TimeQuest Timing Analyzer report for SYSTEM
Mon Aug 03 14:53:54 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 13. Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 14. Slow Model Setup: 'usonic[9]'
 15. Slow Model Setup: 'clk_sample[9]'
 16. Slow Model Setup: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 17. Slow Model Hold: 'clk_sample[9]'
 18. Slow Model Hold: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 19. Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 20. Slow Model Hold: 'usonic[9]'
 21. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 22. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 23. Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 24. Slow Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 25. Slow Model Minimum Pulse Width: 'clk_sample[9]'
 26. Slow Model Minimum Pulse Width: 'usonic[9]'
 27. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 28. Slow Model Minimum Pulse Width: 'iCLK_50'
 29. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Propagation Delay
 35. Minimum Propagation Delay
 36. Fast Model Setup Summary
 37. Fast Model Hold Summary
 38. Fast Model Recovery Summary
 39. Fast Model Removal Summary
 40. Fast Model Minimum Pulse Width Summary
 41. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 42. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 43. Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 44. Fast Model Setup: 'usonic[9]'
 45. Fast Model Setup: 'clk_sample[9]'
 46. Fast Model Setup: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 47. Fast Model Hold: 'clk_sample[9]'
 48. Fast Model Hold: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 49. Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 50. Fast Model Hold: 'usonic[9]'
 51. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 52. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 53. Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 54. Fast Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 55. Fast Model Minimum Pulse Width: 'clk_sample[9]'
 56. Fast Model Minimum Pulse Width: 'usonic[9]'
 57. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 58. Fast Model Minimum Pulse Width: 'iCLK_50'
 59. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Propagation Delay
 65. Minimum Propagation Delay
 66. Multicorner Timing Analysis Summary
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Progagation Delay
 72. Minimum Progagation Delay
 73. Setup Transfers
 74. Hold Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; SYSTEM                                                             ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; Clock Name                              ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; clk_sample[9]                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { clk_sample[9] }                           ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; Generated ; 15.384 ; 65.0 MHz   ; 0.000 ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] } ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; Generated ; 24.615 ; 40.63 MHz  ; 0.000 ; 12.307 ; 50.00      ; 16        ; 13          ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[1] } ;
; iCLK_50                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                 ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_ADC:ADC0_instant|CLK_16[1] }   ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] } ;
; usonic[9]                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { usonic[9] }                               ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                       ;
+------------+-----------------+-----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note ;
+------------+-----------------+-----------------------------------------+------+
; 123.84 MHz ; 123.84 MHz      ; CLKPLL_inst|altpll_component|pll|clk[0] ;      ;
; 285.88 MHz ; 285.88 MHz      ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;      ;
; 392.77 MHz ; 392.77 MHz      ; usonic[9]                               ;      ;
; 400.32 MHz ; 400.32 MHz      ; clk_sample[9]                           ;      ;
; 477.78 MHz ; 477.78 MHz      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;      ;
; 494.56 MHz ; 494.56 MHz      ; CLKPLL_inst|altpll_component|pll|clk[1] ;      ;
+------------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; -6.538 ; -390.519      ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; -4.427 ; -4.793        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -3.566 ; -59.536       ;
; usonic[9]                               ; -1.546 ; -15.460       ;
; clk_sample[9]                           ; -1.498 ; -14.432       ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -1.093 ; -13.977       ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clk_sample[9]                           ; -1.723 ; -27.568       ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -1.196 ; -1.196        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.987 ; -1.801        ;
; usonic[9]                               ; -0.712 ; -7.120        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.049 ; -0.098        ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.141  ; 0.000         ;
+-----------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.500 ; -25.000       ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -0.500 ; -24.000       ;
; clk_sample[9]                           ; -0.500 ; -16.000       ;
; usonic[9]                               ; -0.500 ; -10.000       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 5.565  ; 0.000         ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; 11.307 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                                                                                   ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -6.538 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.809     ; 2.698      ;
; -6.528 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.790     ; 2.707      ;
; -6.478 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.802     ; 2.645      ;
; -6.432 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.787     ; 2.614      ;
; -6.311 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.828     ; 2.452      ;
; -6.220 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.858     ; 2.331      ;
; -6.208 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.842     ; 2.335      ;
; -6.176 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.845     ; 2.300      ;
; -6.167 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.816     ; 2.320      ;
; -6.158 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.834     ; 2.293      ;
; -6.156 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.785     ; 2.340      ;
; -6.147 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.783     ; 2.333      ;
; -6.147 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.779     ; 2.337      ;
; -6.135 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.785     ; 2.319      ;
; -6.134 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.787     ; 2.316      ;
; -6.131 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.792     ; 2.308      ;
; -6.130 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.789     ; 2.310      ;
; -6.122 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.813     ; 2.278      ;
; -6.107 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.822     ; 2.254      ;
; -6.092 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.824     ; 2.237      ;
; -6.091 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.797     ; 2.263      ;
; -6.081 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.833     ; 2.217      ;
; -6.035 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.801     ; 2.203      ;
; -6.029 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.790     ; 2.208      ;
; -6.027 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.808     ; 2.188      ;
; -6.021 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.785     ; 2.205      ;
; -6.021 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.804     ; 2.186      ;
; -5.939 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.801     ; 2.107      ;
; -5.934 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.818     ; 2.085      ;
; -5.917 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.850     ; 2.036      ;
; -5.907 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.834     ; 2.042      ;
; -5.903 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.821     ; 2.051      ;
; -5.890 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.806     ; 2.053      ;
; -5.864 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.777     ; 2.056      ;
; -5.863 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.776     ; 2.056      ;
; -5.859 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.778     ; 2.050      ;
; -5.837 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.779     ; 2.027      ;
; -5.736 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.796     ; 1.909      ;
; -5.732 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.842     ; 1.859      ;
; -5.731 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.856     ; 1.844      ;
; -5.723 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.828     ; 1.864      ;
; -5.708 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.871     ; 1.806      ;
; -5.695 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.799     ; 1.865      ;
; -5.679 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.797     ; 1.851      ;
; -5.649 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.799     ; 1.819      ;
; -5.630 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.801     ; 1.798      ;
; -5.617 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.826     ; 1.760      ;
; -5.604 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.817     ; 1.756      ;
; -5.602 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.837     ; 1.734      ;
; -5.566 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.794     ; 1.741      ;
; -5.553 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.785     ; 1.737      ;
; -5.553 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.789     ; 1.733      ;
; -5.551 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.808     ; 1.712      ;
; -5.551 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.781     ; 1.739      ;
; -5.421 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.859     ; 1.531      ;
; -5.417 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.848     ; 1.538      ;
; -5.396 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.838     ; 1.527      ;
; -5.359 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.810     ; 1.518      ;
; -5.358 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.803     ; 1.524      ;
; -5.355 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.829     ; 1.495      ;
; -5.349 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.815     ; 1.503      ;
; -5.346 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.806     ; 1.509      ;
; -5.320 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.800     ; 1.489      ;
; -5.069 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.822     ; 1.216      ;
; -2.962 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.200     ; 0.806      ;
; -2.961 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.200     ; 0.805      ;
; -2.960 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_ON                                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.200     ; 0.804      ;
; -2.956 ; SPI_MASTER_ADC:ADC0_instant|FIN         ; WR_EDGE                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.200     ; 0.800      ;
; -2.954 ; SPI_MASTER_ADC:ADC0_instant|FIN         ; WR_PREV                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.200     ; 0.798      ;
; -0.367 ; clk_sample[9]                           ; clk_sample[9]                                                                                                                                                                                             ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.130      ; 0.787      ;
; -0.363 ; clk_sample[9]                           ; clk_sample[9]                                                                                                                                                                                             ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.130      ; 0.787      ;
; -0.177 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.190      ; 0.657      ;
; -0.177 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.190      ; 0.657      ;
; -0.173 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.190      ; 0.657      ;
; -0.173 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.190      ; 0.657      ;
; 7.309  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.103      ; 8.143      ;
; 7.601  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.110      ; 7.858      ;
; 7.965  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.090      ; 7.474      ;
; 8.013  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.122      ; 7.458      ;
; 8.133  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.122      ; 7.338      ;
; 8.201  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.079      ; 7.227      ;
; 8.210  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.110      ; 7.249      ;
; 8.210  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.110      ; 7.249      ;
; 8.210  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.110      ; 7.249      ;
; 8.210  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.110      ; 7.249      ;
; 8.210  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.110      ; 7.249      ;
; 8.210  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.110      ; 7.249      ;
; 8.210  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.110      ; 7.249      ;
; 8.210  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.110      ; 7.249      ;
; 8.210  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.110      ; 7.249      ;
; 8.210  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.110      ; 7.249      ;
; 8.210  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.110      ; 7.249      ;
; 8.229  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.122      ; 7.242      ;
; 8.229  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.122      ; 7.242      ;
; 8.229  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.122      ; 7.242      ;
; 8.229  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.122      ; 7.242      ;
; 8.229  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.122      ; 7.242      ;
; 8.229  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.122      ; 7.242      ;
; 8.229  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.122      ; 7.242      ;
; 8.229  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.122      ; 7.242      ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                          ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -4.427 ; counter_burst[8] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.025     ; 1.443      ;
; -4.337 ; counter_burst[7] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.025     ; 1.353      ;
; -4.192 ; counter_burst[6] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.025     ; 1.208      ;
; -4.108 ; counter_burst[9] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.025     ; 1.124      ;
; -4.064 ; counter_burst[5] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -3.025     ; 1.080      ;
; -0.797 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.136      ; 1.224      ;
; -0.797 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.136      ; 1.224      ;
; -0.366 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.136      ; 0.793      ;
; -0.366 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.136      ; 0.793      ;
; 22.593 ; usonic[1]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 2.058      ;
; 22.625 ; usonic[0]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 2.026      ;
; 22.664 ; usonic[1]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.987      ;
; 22.696 ; usonic[2]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.955      ;
; 22.696 ; usonic[0]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.955      ;
; 22.735 ; usonic[1]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.916      ;
; 22.767 ; usonic[2]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.884      ;
; 22.767 ; usonic[0]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.884      ;
; 22.806 ; usonic[1]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.845      ;
; 22.813 ; usonic[3]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.838      ;
; 22.838 ; usonic[2]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.813      ;
; 22.838 ; usonic[0]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.813      ;
; 22.877 ; usonic[1]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.774      ;
; 22.884 ; usonic[3]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.767      ;
; 22.909 ; usonic[2]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.742      ;
; 22.909 ; usonic[0]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.742      ;
; 22.924 ; usonic[4]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.727      ;
; 22.948 ; usonic[1]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.703      ;
; 22.955 ; usonic[5]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.696      ;
; 22.955 ; usonic[3]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.696      ;
; 22.980 ; usonic[2]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.671      ;
; 22.980 ; usonic[0]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.671      ;
; 22.995 ; usonic[4]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.656      ;
; 23.019 ; usonic[1]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.632      ;
; 23.026 ; usonic[5]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.625      ;
; 23.026 ; usonic[3]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.625      ;
; 23.051 ; usonic[2]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.600      ;
; 23.051 ; usonic[0]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.600      ;
; 23.065 ; usonic[6]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.586      ;
; 23.066 ; usonic[4]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.585      ;
; 23.097 ; usonic[7]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.554      ;
; 23.097 ; usonic[5]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.554      ;
; 23.097 ; usonic[3]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.554      ;
; 23.122 ; usonic[2]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.529      ;
; 23.136 ; usonic[6]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.515      ;
; 23.137 ; usonic[4]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.514      ;
; 23.168 ; usonic[7]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.483      ;
; 23.168 ; usonic[5]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.483      ;
; 23.168 ; usonic[3]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.483      ;
; 23.178 ; usonic[1]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.473      ;
; 23.207 ; usonic[8]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.444      ;
; 23.207 ; usonic[6]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.444      ;
; 23.208 ; usonic[4]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.443      ;
; 23.210 ; usonic[0]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.441      ;
; 23.554 ; usonic[7]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.097      ;
; 23.554 ; usonic[5]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.097      ;
; 23.554 ; usonic[3]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.097      ;
; 23.565 ; usonic[1]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.086      ;
; 23.590 ; usonic[8]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.061      ;
; 23.590 ; usonic[6]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.061      ;
; 23.591 ; usonic[4]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.060      ;
; 23.593 ; usonic[0]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.058      ;
; 23.597 ; usonic[2]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.054      ;
; 23.994 ; usonic[0]        ; usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.657      ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.566 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.758      ;
; -3.566 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.758      ;
; -3.566 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.758      ;
; -3.566 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.758      ;
; -3.566 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.758      ;
; -3.566 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.758      ;
; -3.566 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.758      ;
; -3.566 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.758      ;
; -3.566 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.758      ;
; -3.566 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.758      ;
; -3.566 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.758      ;
; -3.566 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.758      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.155      ; 5.600      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.155      ; 5.600      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.155      ; 5.600      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.155      ; 5.600      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.155      ; 5.600      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.155      ; 5.600      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.155      ; 5.600      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.155      ; 5.600      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.155      ; 5.600      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.155      ; 5.600      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.155      ; 5.600      ;
; -3.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.155      ; 5.600      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.545      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.529      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.545      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.545      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.545      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.545      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.545      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.545      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.545      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.545      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.545      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.545      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.164      ; 5.545      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.529      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.529      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.529      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.529      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.529      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.529      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.529      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.529      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.529      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.529      ;
; -3.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.148      ; 5.529      ;
; -3.329 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.156      ; 5.529      ;
; -3.329 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.156      ; 5.529      ;
; -3.329 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.156      ; 5.529      ;
; -3.329 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.156      ; 5.529      ;
; -3.329 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.156      ; 5.529      ;
; -3.329 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.156      ; 5.529      ;
; -3.329 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.156      ; 5.529      ;
; -3.329 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.156      ; 5.529      ;
; -3.329 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.156      ; 5.529      ;
; -3.329 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.156      ; 5.529      ;
; -3.329 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.156      ; 5.529      ;
; -3.329 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.156      ; 5.529      ;
; -3.281 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.174      ; 5.499      ;
; -3.281 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.174      ; 5.499      ;
; -3.281 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.174      ; 5.499      ;
; -3.281 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.174      ; 5.499      ;
; -3.281 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.174      ; 5.499      ;
; -3.281 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.174      ; 5.499      ;
; -3.281 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.174      ; 5.499      ;
; -3.281 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.174      ; 5.499      ;
; -3.281 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.174      ; 5.499      ;
; -3.281 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.174      ; 5.499      ;
; -3.281 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.174      ; 5.499      ;
; -3.281 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.174      ; 5.499      ;
; -3.255 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.162      ; 5.461      ;
; -3.255 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.162      ; 5.461      ;
; -3.255 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.162      ; 5.461      ;
; -3.255 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.162      ; 5.461      ;
; -3.255 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.162      ; 5.461      ;
; -3.255 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.162      ; 5.461      ;
; -3.255 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.162      ; 5.461      ;
; -3.255 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.162      ; 5.461      ;
; -3.255 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.162      ; 5.461      ;
; -3.255 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.162      ; 5.461      ;
; -3.255 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.162      ; 5.461      ;
; -3.255 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.162      ; 5.461      ;
; -3.243 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.131      ; 5.418      ;
; -3.243 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.131      ; 5.418      ;
; -3.243 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.131      ; 5.418      ;
; -3.243 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.131      ; 5.418      ;
; -3.243 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.131      ; 5.418      ;
; -3.243 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.131      ; 5.418      ;
; -3.243 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.131      ; 5.418      ;
; -3.243 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.131      ; 5.418      ;
; -3.243 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.131      ; 5.418      ;
; -3.243 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.131      ; 5.418      ;
; -3.243 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.131      ; 5.418      ;
; -3.243 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.131      ; 5.418      ;
; -3.242 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.143      ; 5.429      ;
; -3.242 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.143      ; 5.429      ;
; -3.242 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.143      ; 5.429      ;
; -3.242 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.143      ; 5.429      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'usonic[9]'                                                                                      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; -1.546 ; counter_burst[5] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.582      ;
; -1.546 ; counter_burst[5] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.582      ;
; -1.546 ; counter_burst[5] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.582      ;
; -1.546 ; counter_burst[5] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.582      ;
; -1.546 ; counter_burst[5] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.582      ;
; -1.546 ; counter_burst[5] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.582      ;
; -1.546 ; counter_burst[5] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.582      ;
; -1.546 ; counter_burst[5] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.582      ;
; -1.546 ; counter_burst[5] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.582      ;
; -1.546 ; counter_burst[5] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.582      ;
; -1.494 ; counter_burst[2] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.530      ;
; -1.494 ; counter_burst[2] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.530      ;
; -1.494 ; counter_burst[2] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.530      ;
; -1.494 ; counter_burst[2] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.530      ;
; -1.494 ; counter_burst[2] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.530      ;
; -1.494 ; counter_burst[2] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.530      ;
; -1.494 ; counter_burst[2] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.530      ;
; -1.494 ; counter_burst[2] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.530      ;
; -1.494 ; counter_burst[2] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.530      ;
; -1.494 ; counter_burst[2] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.530      ;
; -1.373 ; counter_burst[8] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.409      ;
; -1.373 ; counter_burst[8] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.409      ;
; -1.373 ; counter_burst[8] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.409      ;
; -1.373 ; counter_burst[8] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.409      ;
; -1.373 ; counter_burst[8] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.409      ;
; -1.373 ; counter_burst[8] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.409      ;
; -1.373 ; counter_burst[8] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.409      ;
; -1.373 ; counter_burst[8] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.409      ;
; -1.373 ; counter_burst[8] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.409      ;
; -1.373 ; counter_burst[8] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.409      ;
; -1.367 ; counter_burst[3] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.403      ;
; -1.367 ; counter_burst[3] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.403      ;
; -1.367 ; counter_burst[3] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.403      ;
; -1.367 ; counter_burst[3] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.403      ;
; -1.367 ; counter_burst[3] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.403      ;
; -1.367 ; counter_burst[3] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.403      ;
; -1.367 ; counter_burst[3] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.403      ;
; -1.367 ; counter_burst[3] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.403      ;
; -1.367 ; counter_burst[3] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.403      ;
; -1.367 ; counter_burst[3] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.403      ;
; -1.283 ; counter_burst[7] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.319      ;
; -1.283 ; counter_burst[7] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.319      ;
; -1.283 ; counter_burst[7] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.319      ;
; -1.283 ; counter_burst[7] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.319      ;
; -1.283 ; counter_burst[7] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.319      ;
; -1.283 ; counter_burst[7] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.319      ;
; -1.283 ; counter_burst[7] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.319      ;
; -1.283 ; counter_burst[7] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.319      ;
; -1.283 ; counter_burst[7] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.319      ;
; -1.283 ; counter_burst[7] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.319      ;
; -1.226 ; counter_burst[1] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.262      ;
; -1.226 ; counter_burst[1] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.262      ;
; -1.226 ; counter_burst[1] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.262      ;
; -1.226 ; counter_burst[1] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.262      ;
; -1.226 ; counter_burst[1] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.262      ;
; -1.226 ; counter_burst[1] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.262      ;
; -1.226 ; counter_burst[1] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.262      ;
; -1.226 ; counter_burst[1] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.262      ;
; -1.226 ; counter_burst[1] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.262      ;
; -1.226 ; counter_burst[1] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.262      ;
; -1.138 ; counter_burst[6] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.174      ;
; -1.138 ; counter_burst[6] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.174      ;
; -1.138 ; counter_burst[6] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.174      ;
; -1.138 ; counter_burst[6] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.174      ;
; -1.138 ; counter_burst[6] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.174      ;
; -1.138 ; counter_burst[6] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.174      ;
; -1.138 ; counter_burst[6] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.174      ;
; -1.138 ; counter_burst[6] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.174      ;
; -1.138 ; counter_burst[6] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.174      ;
; -1.138 ; counter_burst[6] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.174      ;
; -1.111 ; counter_burst[0] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.147      ;
; -1.077 ; counter_burst[4] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.113      ;
; -1.077 ; counter_burst[4] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.113      ;
; -1.077 ; counter_burst[4] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.113      ;
; -1.077 ; counter_burst[4] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.113      ;
; -1.077 ; counter_burst[4] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.113      ;
; -1.077 ; counter_burst[4] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.113      ;
; -1.077 ; counter_burst[4] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.113      ;
; -1.077 ; counter_burst[4] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.113      ;
; -1.077 ; counter_burst[4] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.113      ;
; -1.077 ; counter_burst[4] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.113      ;
; -1.040 ; counter_burst[0] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.076      ;
; -0.969 ; counter_burst[0] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.005      ;
; -0.898 ; counter_burst[0] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.934      ;
; -0.827 ; counter_burst[0] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.863      ;
; -0.756 ; counter_burst[0] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.792      ;
; -0.709 ; counter_burst[9] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.745      ;
; -0.709 ; counter_burst[9] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.745      ;
; -0.709 ; counter_burst[9] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.745      ;
; -0.709 ; counter_burst[9] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.745      ;
; -0.709 ; counter_burst[9] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.745      ;
; -0.709 ; counter_burst[9] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.745      ;
; -0.709 ; counter_burst[9] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.745      ;
; -0.709 ; counter_burst[9] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.745      ;
; -0.709 ; counter_burst[9] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.745      ;
; -0.709 ; counter_burst[9] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.745      ;
; -0.685 ; counter_burst[0] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.721      ;
; -0.526 ; counter_burst[0] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.562      ;
; -0.455 ; counter_burst[0] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.491      ;
; -0.069 ; counter_burst[0] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.105      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_sample[9]'                                                                                       ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; -1.498 ; check_counter[0]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.534      ;
; -1.437 ; check_counter[1]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.473      ;
; -1.427 ; check_counter[0]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.463      ;
; -1.367 ; check_counter[2]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.403      ;
; -1.366 ; check_counter[1]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.402      ;
; -1.356 ; check_counter[0]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.392      ;
; -1.331 ; check_counter[3]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.367      ;
; -1.296 ; check_counter[2]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.332      ;
; -1.295 ; check_counter[1]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.331      ;
; -1.285 ; check_counter[0]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.321      ;
; -1.260 ; check_counter[3]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.296      ;
; -1.225 ; check_counter[2]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.261      ;
; -1.224 ; check_counter[1]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.260      ;
; -1.217 ; check_counter[4]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.253      ;
; -1.214 ; check_counter[0]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.250      ;
; -1.189 ; check_counter[3]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.225      ;
; -1.182 ; check_counter[5]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.218      ;
; -1.154 ; check_counter[2]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.190      ;
; -1.153 ; check_counter[1]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.189      ;
; -1.146 ; check_counter[4]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.182      ;
; -1.143 ; check_counter[0]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.179      ;
; -1.118 ; check_counter[3]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.154      ;
; -1.111 ; check_counter[6]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.147      ;
; -1.111 ; check_counter[5]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.147      ;
; -1.083 ; check_counter[2]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.119      ;
; -1.082 ; check_counter[1]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.118      ;
; -1.075 ; check_counter[4]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.111      ;
; -1.072 ; check_counter[0]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.108      ;
; -1.047 ; check_counter[3]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.083      ;
; -1.040 ; check_counter[6]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.076      ;
; -1.040 ; check_counter[5]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.076      ;
; -1.012 ; check_counter[2]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.048      ;
; -1.011 ; check_counter[1]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.047      ;
; -1.008 ; check_counter[7]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.044      ;
; -1.004 ; check_counter[4]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.040      ;
; -1.001 ; check_counter[0]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.037      ;
; -0.976 ; check_counter[3]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.012      ;
; -0.969 ; check_counter[6]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.005      ;
; -0.969 ; check_counter[5]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.005      ;
; -0.941 ; check_counter[2]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.977      ;
; -0.940 ; check_counter[1]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.976      ;
; -0.937 ; check_counter[7]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.973      ;
; -0.933 ; check_counter[4]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.969      ;
; -0.905 ; check_counter[3]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.941      ;
; -0.898 ; check_counter[6]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.934      ;
; -0.898 ; check_counter[5]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.934      ;
; -0.888 ; check_counter[8]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.924      ;
; -0.870 ; check_counter[2]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.906      ;
; -0.866 ; check_counter[7]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.902      ;
; -0.862 ; check_counter[4]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.898      ;
; -0.842 ; check_counter[0]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.878      ;
; -0.834 ; check_counter[3]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.870      ;
; -0.827 ; check_counter[6]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.863      ;
; -0.827 ; check_counter[5]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.863      ;
; -0.817 ; check_counter[8]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.853      ;
; -0.795 ; check_counter[7]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.831      ;
; -0.791 ; check_counter[4]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.827      ;
; -0.782 ; check_counter[9]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.818      ;
; -0.781 ; check_counter[1]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.817      ;
; -0.771 ; check_counter[0]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.807      ;
; -0.756 ; check_counter[6]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.792      ;
; -0.756 ; check_counter[5]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.792      ;
; -0.746 ; check_counter[10] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.782      ;
; -0.746 ; check_counter[8]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.782      ;
; -0.724 ; check_counter[7]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.760      ;
; -0.720 ; check_counter[4]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.756      ;
; -0.711 ; check_counter[9]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.747      ;
; -0.711 ; check_counter[2]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.747      ;
; -0.710 ; check_counter[1]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.746      ;
; -0.700 ; check_counter[0]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.736      ;
; -0.685 ; check_counter[6]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.721      ;
; -0.685 ; check_counter[5]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.721      ;
; -0.675 ; check_counter[10] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.711      ;
; -0.675 ; check_counter[8]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.711      ;
; -0.675 ; check_counter[3]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.711      ;
; -0.653 ; check_counter[7]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.689      ;
; -0.640 ; check_counter[9]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.676      ;
; -0.640 ; check_counter[2]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.676      ;
; -0.639 ; check_counter[1]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.675      ;
; -0.632 ; check_counter[11] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.668      ;
; -0.629 ; check_counter[0]  ; check_counter[4]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.665      ;
; -0.614 ; check_counter[6]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.650      ;
; -0.604 ; check_counter[12] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.640      ;
; -0.604 ; check_counter[10] ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.640      ;
; -0.604 ; check_counter[8]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.640      ;
; -0.604 ; check_counter[3]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.640      ;
; -0.582 ; check_counter[7]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.618      ;
; -0.569 ; check_counter[9]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.605      ;
; -0.569 ; check_counter[2]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.605      ;
; -0.568 ; check_counter[1]  ; check_counter[4]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.604      ;
; -0.561 ; check_counter[11] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.597      ;
; -0.561 ; check_counter[4]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.597      ;
; -0.558 ; check_counter[0]  ; check_counter[3]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.594      ;
; -0.533 ; check_counter[12] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.569      ;
; -0.533 ; check_counter[10] ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.569      ;
; -0.533 ; check_counter[8]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.569      ;
; -0.533 ; check_counter[3]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.569      ;
; -0.526 ; check_counter[5]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.562      ;
; -0.511 ; check_counter[7]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.547      ;
; -0.498 ; check_counter[9]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.534      ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                                                                                             ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.093 ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.129      ;
; -1.082 ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.118      ;
; -1.023 ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.059      ;
; -1.021 ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.057      ;
; -1.019 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.008      ; 2.063      ;
; -1.019 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.008      ; 2.063      ;
; -1.019 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.008      ; 2.063      ;
; -1.019 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.008      ; 2.063      ;
; -1.012 ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.048      ;
; -0.956 ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.992      ;
; -0.953 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|FIN          ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.025      ; 2.014      ;
; -0.951 ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.987      ;
; -0.945 ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.981      ;
; -0.942 ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.978      ;
; -0.918 ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.954      ;
; -0.905 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.941      ;
; -0.905 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.941      ;
; -0.905 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.941      ;
; -0.905 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.941      ;
; -0.886 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.922      ;
; -0.884 ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.920      ;
; -0.884 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|FIN          ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.025      ; 1.945      ;
; -0.881 ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.917      ;
; -0.881 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.917      ;
; -0.881 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.917      ;
; -0.881 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.917      ;
; -0.881 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.917      ;
; -0.846 ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.882      ;
; -0.811 ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.847      ;
; -0.702 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.736      ;
; -0.700 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.734      ;
; -0.633 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.667      ;
; -0.631 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.665      ;
; -0.592 ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.628      ;
; -0.560 ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.596      ;
; -0.522 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.556      ;
; -0.499 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.535      ;
; -0.447 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.008      ; 1.491      ;
; -0.445 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.008      ; 1.489      ;
; -0.432 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.466      ;
; -0.432 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.466      ;
; -0.432 ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.468      ;
; -0.430 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.464      ;
; -0.426 ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.462      ;
; -0.426 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.460      ;
; -0.426 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.460      ;
; -0.362 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 1.404      ;
; -0.361 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 1.403      ;
; -0.361 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 1.403      ;
; -0.360 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 1.402      ;
; -0.360 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 1.402      ;
; -0.360 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 1.402      ;
; -0.359 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 1.401      ;
; -0.357 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 1.399      ;
; -0.355 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 1.397      ;
; -0.355 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.389      ;
; -0.354 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 1.396      ;
; -0.354 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 1.396      ;
; -0.354 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 1.396      ;
; -0.353 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.387      ;
; -0.352 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 1.394      ;
; -0.352 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 1.394      ;
; -0.352 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.386      ;
; -0.351 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.385      ;
; -0.350 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.384      ;
; -0.349 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.383      ;
; -0.348 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.382      ;
; -0.348 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.382      ;
; -0.347 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.008      ; 1.391      ;
; -0.347 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.381      ;
; -0.343 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.377      ;
; -0.342 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.376      ;
; -0.339 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.373      ;
; -0.296 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.330      ;
; -0.293 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.327      ;
; -0.212 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.008      ; 1.256      ;
; -0.200 ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 1.238      ;
; -0.198 ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.234      ;
; -0.196 ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.232      ;
; -0.189 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.225      ;
; -0.186 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.220      ;
; -0.185 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.219      ;
; -0.183 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.217      ;
; -0.177 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.211      ;
; -0.167 ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 1.201      ;
; -0.098 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.134      ;
; -0.096 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.132      ;
; -0.074 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.110      ;
; -0.053 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.089      ;
; -0.030 ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.066      ;
; -0.026 ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.062      ;
; -0.026 ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.062      ;
; -0.026 ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.062      ;
; -0.026 ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.062      ;
; -0.025 ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.061      ;
; -0.021 ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.057      ;
; -0.020 ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.056      ;
; 0.110  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.926      ;
; 0.110  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.926      ;
; 0.116  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.920      ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_sample[9]'                                                                                                                  ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                            ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; -1.723 ; RST               ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.463      ;
; -1.723 ; RST               ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.463      ;
; -1.723 ; RST               ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.463      ;
; -1.723 ; RST               ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.463      ;
; -1.723 ; RST               ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.463      ;
; -1.723 ; RST               ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.463      ;
; -1.723 ; RST               ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.463      ;
; -1.723 ; RST               ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.463      ;
; -1.723 ; RST               ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.463      ;
; -1.723 ; RST               ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.463      ;
; -1.723 ; RST               ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.463      ;
; -1.723 ; RST               ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.463      ;
; -1.723 ; RST               ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.463      ;
; -1.723 ; RST               ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.463      ;
; -1.723 ; RST               ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.463      ;
; -1.723 ; RST               ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.463      ;
; -1.439 ; ON                ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.747      ;
; -1.439 ; ON                ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.747      ;
; -1.439 ; ON                ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.747      ;
; -1.439 ; ON                ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.747      ;
; -1.439 ; ON                ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.747      ;
; -1.439 ; ON                ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.747      ;
; -1.439 ; ON                ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.747      ;
; -1.439 ; ON                ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.747      ;
; -1.439 ; ON                ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.747      ;
; -1.439 ; ON                ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.747      ;
; -1.439 ; ON                ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.747      ;
; -1.439 ; ON                ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.747      ;
; -1.439 ; ON                ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.747      ;
; -1.439 ; ON                ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.747      ;
; -1.439 ; ON                ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.747      ;
; -1.439 ; ON                ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.924      ; 2.747      ;
; 0.531  ; check_counter[15] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.797      ;
; 0.803  ; check_counter[0]  ; check_counter[0]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.069      ;
; 0.806  ; check_counter[4]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; check_counter[7]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; check_counter[11] ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; check_counter[13] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.072      ;
; 0.813  ; check_counter[1]  ; check_counter[1]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; check_counter[2]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[9]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[14] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.080      ;
; 0.839  ; check_counter[5]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; check_counter[6]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.105      ;
; 0.846  ; check_counter[3]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; check_counter[8]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; check_counter[10] ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; check_counter[12] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.112      ;
; 1.186  ; check_counter[0]  ; check_counter[1]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.452      ;
; 1.189  ; check_counter[13] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; check_counter[4]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; check_counter[11] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.455      ;
; 1.196  ; check_counter[1]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.462      ;
; 1.197  ; check_counter[14] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; check_counter[2]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; check_counter[9]  ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.463      ;
; 1.225  ; check_counter[6]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.491      ;
; 1.225  ; check_counter[5]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.491      ;
; 1.232  ; check_counter[3]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; check_counter[10] ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; check_counter[12] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; check_counter[8]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.498      ;
; 1.257  ; check_counter[0]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.523      ;
; 1.260  ; check_counter[13] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; check_counter[4]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; check_counter[11] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.526      ;
; 1.267  ; check_counter[1]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.533      ;
; 1.268  ; check_counter[2]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.534      ;
; 1.268  ; check_counter[9]  ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.534      ;
; 1.281  ; check_counter[7]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.547      ;
; 1.296  ; check_counter[5]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.562      ;
; 1.303  ; check_counter[12] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; check_counter[3]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; check_counter[10] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; check_counter[8]  ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.569      ;
; 1.328  ; check_counter[0]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.594      ;
; 1.331  ; check_counter[4]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; check_counter[11] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.597      ;
; 1.338  ; check_counter[1]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.604      ;
; 1.339  ; check_counter[2]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.605      ;
; 1.339  ; check_counter[9]  ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.605      ;
; 1.352  ; check_counter[7]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.618      ;
; 1.374  ; check_counter[12] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.640      ;
; 1.374  ; check_counter[3]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.640      ;
; 1.374  ; check_counter[10] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.640      ;
; 1.374  ; check_counter[8]  ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.640      ;
; 1.384  ; check_counter[6]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.650      ;
; 1.399  ; check_counter[0]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.665      ;
; 1.402  ; check_counter[11] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.668      ;
; 1.409  ; check_counter[1]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.675      ;
; 1.410  ; check_counter[2]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.676      ;
; 1.410  ; check_counter[9]  ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.676      ;
; 1.423  ; check_counter[7]  ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.689      ;
; 1.445  ; check_counter[3]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.711      ;
; 1.445  ; check_counter[10] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.711      ;
; 1.445  ; check_counter[8]  ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.711      ;
; 1.455  ; check_counter[6]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.721      ;
; 1.455  ; check_counter[5]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.721      ;
; 1.470  ; check_counter[0]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.736      ;
; 1.480  ; check_counter[1]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.746      ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                                                                                                ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                            ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.196 ; clk_sample[9]                            ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; clk_sample[9]                           ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 2.297      ; 1.617      ;
; -1.120 ; ON                                       ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 2.200      ; 1.346      ;
; -0.920 ; ADC_OFF                                  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 2.200      ; 1.546      ;
; -0.852 ; RST                                      ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 2.200      ; 1.614      ;
; -0.696 ; clk_sample[9]                            ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; clk_sample[9]                           ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -0.500       ; 2.297      ; 1.617      ;
; 0.391  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.562  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.828      ;
; 0.654  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.920      ;
; 0.660  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.926      ;
; 0.660  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.926      ;
; 0.790  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.056      ;
; 0.791  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.057      ;
; 0.795  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.796  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.796  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.796  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.796  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.800  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.066      ;
; 0.823  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.089      ;
; 0.844  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.110      ;
; 0.866  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.132      ;
; 0.868  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.134      ;
; 0.871  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.137      ;
; 0.937  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.201      ;
; 0.947  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.211      ;
; 0.953  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.217      ;
; 0.955  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.219      ;
; 0.956  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.220      ;
; 0.966  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.232      ;
; 0.968  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.234      ;
; 0.970  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 1.238      ;
; 0.982  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.008      ; 1.256      ;
; 0.984  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.008      ; 1.258      ;
; 1.063  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.327      ;
; 1.066  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.330      ;
; 1.109  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.373      ;
; 1.112  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.376      ;
; 1.113  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.377      ;
; 1.115  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.008      ; 1.389      ;
; 1.117  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.008      ; 1.391      ;
; 1.117  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.008      ; 1.391      ;
; 1.117  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.381      ;
; 1.118  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.382      ;
; 1.118  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.382      ;
; 1.119  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.383      ;
; 1.120  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.384      ;
; 1.121  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.385      ;
; 1.122  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 1.394      ;
; 1.122  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 1.394      ;
; 1.122  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.386      ;
; 1.123  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.387      ;
; 1.124  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 1.396      ;
; 1.124  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 1.396      ;
; 1.124  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 1.396      ;
; 1.125  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.389      ;
; 1.125  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 1.397      ;
; 1.127  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 1.399      ;
; 1.129  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 1.401      ;
; 1.130  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 1.402      ;
; 1.130  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 1.402      ;
; 1.130  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 1.402      ;
; 1.131  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 1.403      ;
; 1.131  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 1.403      ;
; 1.132  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 1.404      ;
; 1.196  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.460      ;
; 1.196  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.460      ;
; 1.196  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.462      ;
; 1.200  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.464      ;
; 1.202  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.466      ;
; 1.202  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.466      ;
; 1.202  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.468      ;
; 1.215  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.008      ; 1.489      ;
; 1.217  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.008      ; 1.491      ;
; 1.252  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.008      ; 1.526      ;
; 1.292  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.556      ;
; 1.330  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.596      ;
; 1.362  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.628      ;
; 1.401  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.665      ;
; 1.403  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.667      ;
; 1.470  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.734      ;
; 1.472  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 1.736      ;
; 1.581  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.847      ;
; 1.616  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.882      ;
; 1.651  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.917      ;
; 1.651  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.917      ;
; 1.651  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.917      ;
; 1.651  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.917      ;
; 1.651  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.917      ;
; 1.654  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|FIN          ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.025      ; 1.945      ;
; 1.654  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.920      ;
; 1.675  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.941      ;
; 1.675  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.941      ;
; 1.675  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.941      ;
; 1.675  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.941      ;
; 1.688  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.954      ;
; 1.712  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.978      ;
; 1.715  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.981      ;
; 1.721  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.987      ;
; 1.723  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|FIN          ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.025      ; 2.014      ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.987 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.200      ; 1.479      ;
; -0.814 ; MBED_ON                                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.217      ; 1.669      ;
; -0.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                          ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.217      ; 1.838      ;
; -0.127 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.200      ; 2.339      ;
; 0.101  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.242      ; 2.609      ;
; 0.221  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.244      ; 2.731      ;
; 0.238  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.225      ; 2.729      ;
; 0.239  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.208      ; 2.713      ;
; 0.262  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.242      ; 2.770      ;
; 0.285  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.212      ; 2.763      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.512  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.267      ; 3.045      ;
; 0.513  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.233      ; 3.012      ;
; 0.524  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.233      ; 3.023      ;
; 0.536  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.239      ; 3.041      ;
; 0.545  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.206      ; 3.017      ;
; 0.586  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.260      ; 3.112      ;
; 0.647  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.225      ; 3.138      ;
; 0.651  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.255      ; 3.172      ;
; 0.686  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.235      ; 3.187      ;
; 0.710  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.263      ; 3.239      ;
; 0.714  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.255      ; 3.235      ;
; 0.764  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.206      ; 3.236      ;
; 0.780  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.047      ;
; 0.781  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.048      ;
; 0.792  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.058      ;
; 0.837  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.212      ; 3.315      ;
; 0.906  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.233      ; 3.405      ;
; 0.999  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.265      ;
; 1.017  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.244      ; 3.527      ;
; 1.018  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.239      ; 3.523      ;
; 1.026  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.292      ;
; 1.045  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.260      ; 3.571      ;
; 1.046  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.208      ; 3.520      ;
; 1.046  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.313      ;
; 1.046  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.313      ;
; 1.047  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.314      ;
; 1.048  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.233      ; 3.547      ;
; 1.083  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.349      ;
; 1.145  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.263      ; 3.674      ;
; 1.165  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.263      ; 3.694      ;
; 1.183  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.449      ;
; 1.186  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.033      ; 1.485      ;
; 1.219  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.485      ;
; 1.258  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.524      ;
; 1.258  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.524      ;
; 1.265  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.235      ; 3.766      ;
; 1.278  ; SPI_MASTER_UC:mbed_instant|data_out[9]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.014     ; 1.530      ;
; 1.315  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.581      ;
; 1.318  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.584      ;
; 1.325  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.004     ; 1.587      ;
; 1.338  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.017     ; 1.587      ;
; 1.346  ; SPI_MASTER_UC:mbed_instant|data_out[8]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.033      ; 1.645      ;
; 1.371  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.017     ; 1.620      ;
; 1.398  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.263      ; 3.927      ;
; 1.411  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.018     ; 1.659      ;
; 1.566  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.832      ;
; 1.568  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.834      ;
; 1.583  ; SPI_MASTER_UC:mbed_instant|data_out[10]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.013     ; 1.836      ;
; 1.593  ; SPI_MASTER_UC:mbed_instant|data_out[7]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.027     ; 1.832      ;
; 1.608  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.032     ; 1.842      ;
; 1.638  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.904      ;
; 1.700  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.966      ;
; 1.709  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.975      ;
; 1.771  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.037      ;
; 1.772  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.267      ; 4.305      ;
; 1.797  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.010      ; 2.073      ;
; 1.803  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 2.070      ;
; 1.803  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 2.070      ;
; 1.803  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 2.070      ;
; 1.803  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 2.070      ;
; 1.812  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.002      ; 2.080      ;
; 1.859  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.028      ; 2.153      ;
; 1.878  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.002     ; 2.142      ;
; 1.885  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.007     ; 2.144      ;
; 1.931  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 2.198      ;
; 1.931  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 2.198      ;
; 1.931  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 2.198      ;
; 1.931  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 2.198      ;
; 1.989  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.055      ; 2.310      ;
; 2.071  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 2.336      ;
; 2.095  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.027      ; 2.388      ;
; 2.100  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.023      ; 2.389      ;
; 2.105  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 2.370      ;
; 2.117  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.032     ; 2.351      ;
; 2.128  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.170      ; 4.564      ;
; 2.128  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.170      ; 4.564      ;
; 2.128  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.170      ; 4.564      ;
; 2.128  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.170      ; 4.564      ;
; 2.128  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.170      ; 4.564      ;
; 2.128  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.170      ; 4.564      ;
; 2.128  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.170      ; 4.564      ;
; 2.128  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.170      ; 4.564      ;
; 2.128  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.170      ; 4.564      ;
; 2.128  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.170      ; 4.564      ;
; 2.128  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.170      ; 4.564      ;
; 2.128  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.170      ; 4.564      ;
; 2.136  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.011      ; 2.413      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'usonic[9]'                                                                                                                  ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.712 ; RST              ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.618      ;
; -0.712 ; RST              ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.618      ;
; -0.712 ; RST              ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.618      ;
; -0.712 ; RST              ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.618      ;
; -0.712 ; RST              ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.618      ;
; -0.712 ; RST              ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.618      ;
; -0.712 ; RST              ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.618      ;
; -0.712 ; RST              ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.618      ;
; -0.712 ; RST              ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.618      ;
; -0.712 ; RST              ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.618      ;
; -0.428 ; ON               ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.902      ;
; -0.428 ; ON               ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.902      ;
; -0.428 ; ON               ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.902      ;
; -0.428 ; ON               ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.902      ;
; -0.428 ; ON               ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.902      ;
; -0.428 ; ON               ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.902      ;
; -0.428 ; ON               ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.902      ;
; -0.428 ; ON               ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.902      ;
; -0.428 ; ON               ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.902      ;
; -0.428 ; ON               ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.064      ; 2.902      ;
; 0.541  ; counter_burst[9] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.807      ;
; 0.802  ; counter_burst[2] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; counter_burst[4] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; counter_burst[6] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; counter_burst[8] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.075      ;
; 0.839  ; counter_burst[0] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.105      ;
; 0.842  ; counter_burst[1] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.108      ;
; 0.843  ; counter_burst[3] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.109      ;
; 0.847  ; counter_burst[5] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.113      ;
; 1.000  ; counter_burst[7] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.266      ;
; 1.188  ; counter_burst[4] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.454      ;
; 1.189  ; counter_burst[6] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.455      ;
; 1.192  ; counter_burst[8] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.458      ;
; 1.225  ; counter_burst[0] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.491      ;
; 1.228  ; counter_burst[1] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.494      ;
; 1.229  ; counter_burst[3] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.495      ;
; 1.233  ; counter_burst[5] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.499      ;
; 1.259  ; counter_burst[4] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.525      ;
; 1.260  ; counter_burst[6] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.526      ;
; 1.277  ; counter_burst[2] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.543      ;
; 1.296  ; counter_burst[0] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.562      ;
; 1.300  ; counter_burst[3] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.566      ;
; 1.304  ; counter_burst[5] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.570      ;
; 1.330  ; counter_burst[4] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.596      ;
; 1.331  ; counter_burst[6] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.597      ;
; 1.348  ; counter_burst[2] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.614      ;
; 1.371  ; counter_burst[3] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.637      ;
; 1.375  ; counter_burst[5] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.641      ;
; 1.383  ; counter_burst[7] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.649      ;
; 1.387  ; counter_burst[1] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.653      ;
; 1.401  ; counter_burst[4] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.667      ;
; 1.419  ; counter_burst[2] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.685      ;
; 1.442  ; counter_burst[3] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.708      ;
; 1.446  ; counter_burst[5] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.712      ;
; 1.454  ; counter_burst[7] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.720      ;
; 1.455  ; counter_burst[0] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.721      ;
; 1.458  ; counter_burst[1] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.724      ;
; 1.472  ; counter_burst[4] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.738      ;
; 1.479  ; counter_burst[9] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.745      ;
; 1.479  ; counter_burst[9] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.745      ;
; 1.479  ; counter_burst[9] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.745      ;
; 1.479  ; counter_burst[9] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.745      ;
; 1.479  ; counter_burst[9] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.745      ;
; 1.479  ; counter_burst[9] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.745      ;
; 1.479  ; counter_burst[9] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.745      ;
; 1.479  ; counter_burst[9] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.745      ;
; 1.479  ; counter_burst[9] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.745      ;
; 1.490  ; counter_burst[2] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.756      ;
; 1.513  ; counter_burst[3] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.779      ;
; 1.526  ; counter_burst[0] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.792      ;
; 1.529  ; counter_burst[1] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.795      ;
; 1.561  ; counter_burst[2] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.827      ;
; 1.584  ; counter_burst[3] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.850      ;
; 1.597  ; counter_burst[0] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.863      ;
; 1.600  ; counter_burst[1] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.866      ;
; 1.632  ; counter_burst[2] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.898      ;
; 1.668  ; counter_burst[0] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.934      ;
; 1.671  ; counter_burst[1] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.937      ;
; 1.703  ; counter_burst[2] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.969      ;
; 1.739  ; counter_burst[0] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.005      ;
; 1.742  ; counter_burst[1] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.008      ;
; 1.810  ; counter_burst[0] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.076      ;
; 1.813  ; counter_burst[1] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.079      ;
; 1.847  ; counter_burst[4] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.113      ;
; 1.847  ; counter_burst[4] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.113      ;
; 1.847  ; counter_burst[4] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.113      ;
; 1.847  ; counter_burst[4] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.113      ;
; 1.881  ; counter_burst[0] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.147      ;
; 1.908  ; counter_burst[6] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.174      ;
; 1.908  ; counter_burst[6] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.174      ;
; 1.908  ; counter_burst[6] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.174      ;
; 1.908  ; counter_burst[6] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.174      ;
; 1.908  ; counter_burst[6] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.174      ;
; 1.908  ; counter_burst[6] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.174      ;
; 1.996  ; counter_burst[1] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.262      ;
; 2.053  ; counter_burst[7] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.319      ;
; 2.053  ; counter_burst[7] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.319      ;
; 2.053  ; counter_burst[7] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.319      ;
; 2.053  ; counter_burst[7] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.319      ;
; 2.053  ; counter_burst[7] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.319      ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                  ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.049 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.049 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.045 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.190      ; 0.657      ;
; -0.045 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.190      ; 0.657      ;
; 0.141  ; clk_sample[9]                                                                                                                                        ; clk_sample[9]                                                                                                                                                                                            ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.130      ; 0.787      ;
; 0.145  ; clk_sample[9]                                                                                                                                        ; clk_sample[9]                                                                                                                                                                                            ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.130      ; 0.787      ;
; 0.391  ; MBED_ON                                                                                                                                              ; MBED_ON                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ADC_OFF                                                                                                                                              ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.521  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522  ; MBED_CLK_PREV                                                                                                                                        ; MBED_CLK_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.531  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.537  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.641  ; MBED_CLK[9]                                                                                                                                          ; MBED_CLK_PREV                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.907      ;
; 0.649  ; WR_PREV                                                                                                                                              ; WR_EDGE                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.668  ; MBED_CLK[9]                                                                                                                                          ; MBED_CLK_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.934      ;
; 0.754  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.020      ;
; 0.766  ; MBED_FIN_EDGE                                                                                                                                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.032      ;
; 0.786  ; FIFO_FULL_PREV                                                                                                                                       ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.052      ;
; 0.801  ; MBED_CLK[8]                                                                                                                                          ; MBED_CLK[8]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; MBED_CLK[3]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; MBED_CLK[6]                                                                                                                                          ; MBED_CLK[6]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.804  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.070      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.807  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.073      ;
; 0.810  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.812  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.078      ;
; 0.813  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.833  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.099      ;
; 0.833  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.099      ;
; 0.835  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; MBED_ON                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; clk_sample[0]                                                                                                                                        ; clk_sample[0]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[2]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; MBED_CLK[4]                                                                                                                                          ; MBED_CLK[4]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; MBED_CLK[5]                                                                                                                                          ; MBED_CLK[5]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK[7]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.841  ; MBED_CLK[9]                                                                                                                                          ; MBED_CLK[9]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.845  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.111      ;
; 0.847  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.113      ;
; 0.927  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.193      ;
; 0.927  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.193      ;
; 0.962  ; ADC_OFF                                                                                                                                              ; WR_EDGE                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 1.261      ;
; 0.977  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.243      ;
; 0.990  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.256      ;
; 1.000  ; clk_sample[0]                                                                                                                                        ; MBED_CLK[1]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.266      ;
; 1.009  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.275      ;
; 1.009  ; MBED_CLK[1]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.275      ;
; 1.010  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.276      ;
; 1.016  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.282      ;
; 1.184  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.450      ;
; 1.184  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.450      ;
; 1.184  ; MBED_CLK[8]                                                                                                                                          ; MBED_CLK[9]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.450      ;
; 1.185  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.451      ;
; 1.185  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.451      ;
; 1.185  ; MBED_CLK[3]                                                                                                                                          ; MBED_CLK[4]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.451      ;
; 1.187  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.453      ;
; 1.189  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.190  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_address_reg3 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.092      ; 1.516      ;
; 1.190  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.456      ;
; 1.193  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.459      ;
; 1.195  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.196  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.462      ;
; 1.221  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.221  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.224  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                          ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.141 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.136      ; 0.793      ;
; 0.141 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.136      ; 0.793      ;
; 0.391 ; usonic[0]        ; usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.572 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.136      ; 1.224      ;
; 0.572 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.136      ; 1.224      ;
; 0.788 ; usonic[2]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.054      ;
; 0.792 ; usonic[0]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.058      ;
; 0.794 ; usonic[4]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795 ; usonic[6]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; usonic[8]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.820 ; usonic[1]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.086      ;
; 0.831 ; usonic[3]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; usonic[5]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; usonic[7]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.097      ;
; 1.175 ; usonic[0]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.441      ;
; 1.177 ; usonic[4]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.443      ;
; 1.178 ; usonic[8]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.444      ;
; 1.178 ; usonic[6]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.444      ;
; 1.207 ; usonic[1]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.473      ;
; 1.217 ; usonic[3]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.217 ; usonic[5]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.217 ; usonic[7]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.248 ; usonic[4]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.514      ;
; 1.249 ; usonic[6]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.515      ;
; 1.263 ; usonic[2]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.529      ;
; 1.288 ; usonic[3]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288 ; usonic[7]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288 ; usonic[5]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.554      ;
; 1.319 ; usonic[4]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.585      ;
; 1.320 ; usonic[6]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.586      ;
; 1.334 ; usonic[2]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.600      ;
; 1.334 ; usonic[0]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.600      ;
; 1.359 ; usonic[3]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.625      ;
; 1.359 ; usonic[5]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.625      ;
; 1.366 ; usonic[1]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.632      ;
; 1.390 ; usonic[4]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.656      ;
; 1.405 ; usonic[2]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.671      ;
; 1.405 ; usonic[0]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.671      ;
; 1.430 ; usonic[3]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.696      ;
; 1.430 ; usonic[5]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.696      ;
; 1.437 ; usonic[1]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.703      ;
; 1.461 ; usonic[4]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.727      ;
; 1.476 ; usonic[2]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.742      ;
; 1.476 ; usonic[0]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.742      ;
; 1.501 ; usonic[3]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.767      ;
; 1.508 ; usonic[1]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.774      ;
; 1.547 ; usonic[2]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.813      ;
; 1.547 ; usonic[0]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.813      ;
; 1.572 ; usonic[3]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.838      ;
; 1.579 ; usonic[1]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.845      ;
; 1.618 ; usonic[2]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.884      ;
; 1.618 ; usonic[0]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.884      ;
; 1.650 ; usonic[1]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.916      ;
; 1.689 ; usonic[2]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.955      ;
; 1.689 ; usonic[0]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.955      ;
; 1.721 ; usonic[1]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.987      ;
; 1.760 ; usonic[0]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.026      ;
; 1.792 ; usonic[1]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.058      ;
; 3.839 ; counter_burst[5] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.025     ; 1.080      ;
; 3.883 ; counter_burst[9] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.025     ; 1.124      ;
; 3.967 ; counter_burst[6] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.025     ; 1.208      ;
; 4.112 ; counter_burst[7] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.025     ; 1.353      ;
; 4.202 ; counter_burst[8] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -3.025     ; 1.443      ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]|regout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]|regout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]~clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]~clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CSbar|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CSbar|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|FIN|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|FIN|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[10]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[10]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[11]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[11]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[12]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[12]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[13]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[13]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[14]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[14]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[15]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[15]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[4]|clk             ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_sample[9]'                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[9]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; ADC0_EN|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; ADC0_EN|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; ADC0_EN|datac            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; ADC0_EN|datac            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; ADC0_EN~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; ADC0_EN~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; ADC0_EN~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; ADC0_EN~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[0]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[0]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[10]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[10]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[11]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[11]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[12]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[12]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[13]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[13]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[14]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[14]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[15]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[15]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[6]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[6]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[7]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[7]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[8]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[8]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[9]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[9]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; clk_sample[9]|regout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; clk_sample[9]|regout     ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'usonic[9]'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse                                         ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse                                         ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse|clk                                     ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse|clk                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-----------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50                               ; 8.072 ; 8.072 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50                               ; 8.072 ; 8.072 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50                               ; 7.749 ; 7.749 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50                               ; 7.749 ; 7.749 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.826 ; 5.826 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.683 ; 5.683 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.826 ; 5.826 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+-----------+---------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+-----------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50                               ; -7.842 ; -7.842 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50                               ; -7.842 ; -7.842 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50                               ; -7.519 ; -7.519 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50                               ; -7.519 ; -7.519 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -5.453 ; -5.453 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -5.453 ; -5.453 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -5.596 ; -5.596 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+-----------+---------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 7.618  ; 7.618  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.779  ; 6.779  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 7.618  ; 7.618  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 13.531 ; 13.531 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 13.531 ; 13.531 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 12.828 ; 12.828 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 12.109 ; 12.109 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 12.580 ; 12.580 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 12.634 ; 12.634 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 12.322 ; 12.322 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 12.138 ; 12.138 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 13.703 ; 13.703 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 13.703 ; 13.703 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 13.662 ; 13.662 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 13.421 ; 13.421 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 13.454 ; 13.454 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 13.163 ; 13.163 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 13.387 ; 13.387 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 13.175 ; 13.175 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 15.057 ; 15.057 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 14.231 ; 14.231 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 13.305 ; 13.305 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 14.040 ; 14.040 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 15.057 ; 15.057 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 12.590 ; 12.590 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 13.190 ; 13.190 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 12.886 ; 12.886 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 15.591 ; 15.591 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 13.032 ; 13.032 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 13.053 ; 13.053 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 15.081 ; 15.081 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 15.591 ; 15.591 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 14.640 ; 14.640 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 15.207 ; 15.207 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 14.600 ; 14.600 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 7.126  ; 7.126  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 7.126  ; 7.126  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 7.996  ; 7.996  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 7.996  ; 7.996  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 5.606  ; 5.606  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 7.214  ; 7.214  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.376  ; 6.376  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 7.214  ; 7.214  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 9.737  ; 9.737  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 9.346  ; 9.346  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.722  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 9.737  ; 9.737  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 9.876  ; 9.876  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 9.876  ; 9.876  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 4.722  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 4.722  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.400  ; 9.400  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.400  ; 9.400  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.323  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.451  ; 8.451  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.568  ; 8.568  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.568  ; 8.568  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.323  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.323  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; clk_sample[9]                           ;        ; 6.782  ; Rise       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ;        ; 6.782  ; Rise       ; clk_sample[9]                           ;
; oLEDG[*]    ; clk_sample[9]                           ; 6.782  ;        ; Fall       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ; 6.782  ;        ; Fall       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 5.583  ; 5.583  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 5.583  ; 5.583  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 6.421  ; 6.421  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 8.494  ; 8.494  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 9.890  ; 9.890  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 9.190  ; 9.190  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 8.494  ; 8.494  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 8.939  ; 8.939  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 8.997  ; 8.997  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 8.683  ; 8.683  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 8.499  ; 8.499  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 9.481  ; 9.481  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 10.022 ; 10.022 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 9.981  ; 9.981  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 9.739  ; 9.739  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 9.771  ; 9.771  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 9.481  ; 9.481  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 9.706  ; 9.706  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 9.495  ; 9.495  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 9.237  ; 9.237  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 10.882 ; 10.882 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 9.952  ; 9.952  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 10.715 ; 10.715 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 11.705 ; 11.705 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 9.237  ; 9.237  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 9.839  ; 9.839  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 9.534  ; 9.534  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 9.152  ; 9.152  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 9.152  ; 9.152  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 9.173  ; 9.173  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 11.197 ; 11.197 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 11.714 ; 11.714 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 10.756 ; 10.756 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 11.330 ; 11.330 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 10.726 ; 10.726 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 6.858  ; 6.858  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 6.858  ; 6.858  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 5.606  ; 5.606  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 7.996  ; 7.996  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 5.606  ; 5.606  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 6.376  ; 6.376  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.376  ; 6.376  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 7.214  ; 7.214  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.722  ; 9.346  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 9.346  ; 9.346  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.722  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 9.737  ; 9.737  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 9.876  ; 9.876  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 9.876  ; 9.876  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 4.722  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 4.722  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.323  ; 8.451  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.400  ; 9.400  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.323  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.451  ; 8.451  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.568  ; 8.568  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.568  ; 8.568  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.323  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.323  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; clk_sample[9]                           ;        ; 6.782  ; Rise       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ;        ; 6.782  ; Rise       ; clk_sample[9]                           ;
; oLEDG[*]    ; clk_sample[9]                           ; 6.782  ;        ; Fall       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ; 6.782  ;        ; Fall       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.327 ;        ;        ; 12.327 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.054 ; 12.054 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.231 ;        ;        ; 12.231 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.033 ;        ;        ; 11.033 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.342 ;        ;        ; 12.342 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.960 ; 11.960 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.694 ;        ;        ; 11.694 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.864 ; 11.864 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 12.008 ;        ;        ; 12.008 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.059 ; 11.059 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.935  ; 9.935  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.327 ;        ;        ; 12.327 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.054 ; 12.054 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.231 ;        ;        ; 12.231 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.033 ;        ;        ; 11.033 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.342 ;        ;        ; 12.342 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.960 ; 11.960 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.694 ;        ;        ; 11.694 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.864 ; 11.864 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 12.008 ;        ;        ; 12.008 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.059 ; 11.059 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.935  ; 9.935  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; -3.495 ; -209.821      ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; -2.457 ; -2.615        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -1.808 ; -26.261       ;
; usonic[9]                               ; -0.193 ; -1.930        ;
; clk_sample[9]                           ; -0.165 ; -0.475        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -0.015 ; -0.060        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clk_sample[9]                           ; -1.194 ; -19.104       ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -0.977 ; -0.977        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.877 ; -4.122        ;
; usonic[9]                               ; -0.690 ; -6.900        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.030 ; -0.060        ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.043  ; 0.000         ;
+-----------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.500 ; -25.000       ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -0.500 ; -24.000       ;
; clk_sample[9]                           ; -0.500 ; -16.000       ;
; usonic[9]                               ; -0.500 ; -10.000       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 5.565  ; 0.000         ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; 11.307 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                                                                                   ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.495 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.152     ; 1.346      ;
; -3.485 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.134     ; 1.354      ;
; -3.467 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.145     ; 1.325      ;
; -3.422 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.131     ; 1.294      ;
; -3.392 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.167     ; 1.228      ;
; -3.356 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.198     ; 1.161      ;
; -3.342 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.183     ; 1.162      ;
; -3.331 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.185     ; 1.149      ;
; -3.316 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.174     ; 1.145      ;
; -3.298 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.130     ; 1.171      ;
; -3.296 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.157     ; 1.142      ;
; -3.289 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.128     ; 1.164      ;
; -3.285 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.158     ; 1.130      ;
; -3.283 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.167     ; 1.119      ;
; -3.279 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.128     ; 1.154      ;
; -3.272 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.134     ; 1.141      ;
; -3.270 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.130     ; 1.143      ;
; -3.268 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.177     ; 1.094      ;
; -3.266 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.131     ; 1.138      ;
; -3.263 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.166     ; 1.100      ;
; -3.257 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.138     ; 1.122      ;
; -3.237 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.126     ; 1.114      ;
; -3.217 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.149     ; 1.071      ;
; -3.216 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.149     ; 1.070      ;
; -3.214 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.143     ; 1.074      ;
; -3.211 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.135     ; 1.079      ;
; -3.210 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.130     ; 1.083      ;
; -3.163 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.193     ; 0.973      ;
; -3.162 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.161     ; 1.004      ;
; -3.155 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.146     ; 1.012      ;
; -3.152 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.178     ; 0.977      ;
; -3.146 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.162     ; 0.987      ;
; -3.137 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.150     ; 0.990      ;
; -3.112 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.124     ; 0.991      ;
; -3.104 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.122     ; 0.985      ;
; -3.099 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.123     ; 0.979      ;
; -3.089 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.198     ; 0.894      ;
; -3.085 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.183     ; 0.905      ;
; -3.084 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.142     ; 0.945      ;
; -3.084 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.125     ; 0.962      ;
; -3.077 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.170     ; 0.910      ;
; -3.074 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.213     ; 0.864      ;
; -3.048 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.144     ; 0.907      ;
; -3.034 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.142     ; 0.895      ;
; -3.018 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.143     ; 0.878      ;
; -3.012 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.169     ; 0.846      ;
; -3.010 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.180     ; 0.833      ;
; -3.003 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.145     ; 0.861      ;
; -2.999 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.161     ; 0.841      ;
; -2.965 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.138     ; 0.830      ;
; -2.959 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.152     ; 0.810      ;
; -2.953 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.129     ; 0.827      ;
; -2.952 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.127     ; 0.828      ;
; -2.950 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.133     ; 0.820      ;
; -2.943 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.200     ; 0.746      ;
; -2.933 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.190     ; 0.746      ;
; -2.913 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.181     ; 0.735      ;
; -2.882 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.172     ; 0.713      ;
; -2.880 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.147     ; 0.736      ;
; -2.878 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.153     ; 0.728      ;
; -2.876 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.150     ; 0.729      ;
; -2.870 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.158     ; 0.715      ;
; -2.864 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.144     ; 0.723      ;
; -2.751 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.165     ; 0.589      ;
; -1.770 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.407     ; 0.403      ;
; -1.769 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.407     ; 0.402      ;
; -1.767 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_ON                                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.407     ; 0.400      ;
; -1.764 ; SPI_MASTER_ADC:ADC0_instant|FIN         ; WR_PREV                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.407     ; 0.397      ;
; -1.764 ; SPI_MASTER_ADC:ADC0_instant|FIN         ; WR_EDGE                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.407     ; 0.397      ;
; -0.162 ; clk_sample[9]                           ; clk_sample[9]                                                                                                                                                                                             ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.051      ; 0.390      ;
; -0.158 ; clk_sample[9]                           ; clk_sample[9]                                                                                                                                                                                             ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.051      ; 0.390      ;
; -0.086 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.104      ; 0.367      ;
; -0.086 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.104      ; 0.367      ;
; -0.082 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.104      ; 0.367      ;
; -0.082 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.104      ; 0.367      ;
; 11.572 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.106      ; 3.917      ;
; 11.708 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.113      ; 3.788      ;
; 11.931 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.113      ; 3.565      ;
; 11.931 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.113      ; 3.565      ;
; 11.931 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.113      ; 3.565      ;
; 11.931 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.113      ; 3.565      ;
; 11.931 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.113      ; 3.565      ;
; 11.931 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.113      ; 3.565      ;
; 11.931 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.113      ; 3.565      ;
; 11.931 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.113      ; 3.565      ;
; 11.931 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.113      ; 3.565      ;
; 11.931 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.113      ; 3.565      ;
; 11.931 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.113      ; 3.565      ;
; 11.941 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.124      ; 3.566      ;
; 11.941 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.124      ; 3.566      ;
; 11.941 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.124      ; 3.566      ;
; 11.941 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.124      ; 3.566      ;
; 11.941 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.124      ; 3.566      ;
; 11.941 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.124      ; 3.566      ;
; 11.941 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.124      ; 3.566      ;
; 11.941 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.124      ; 3.566      ;
; 11.941 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.124      ; 3.566      ;
; 11.941 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.124      ; 3.566      ;
; 11.941 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.124      ; 3.566      ;
; 11.941 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.124      ; 3.566      ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                          ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.457 ; counter_burst[8] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -1.797     ; 0.697      ;
; -2.391 ; counter_burst[7] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -1.797     ; 0.631      ;
; -2.332 ; counter_burst[6] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -1.797     ; 0.572      ;
; -2.297 ; counter_burst[5] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -1.797     ; 0.537      ;
; -2.295 ; counter_burst[9] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -1.797     ; 0.535      ;
; -0.368 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.057      ; 0.603      ;
; -0.368 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.057      ; 0.603      ;
; -0.158 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.057      ; 0.393      ;
; -0.158 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.057      ; 0.393      ;
; 23.686 ; usonic[1]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.961      ;
; 23.698 ; usonic[0]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.949      ;
; 23.721 ; usonic[1]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.926      ;
; 23.733 ; usonic[0]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.914      ;
; 23.738 ; usonic[2]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.909      ;
; 23.756 ; usonic[1]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.891      ;
; 23.768 ; usonic[0]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.879      ;
; 23.773 ; usonic[2]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.874      ;
; 23.791 ; usonic[1]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.856      ;
; 23.803 ; usonic[0]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.844      ;
; 23.808 ; usonic[2]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.839      ;
; 23.811 ; usonic[3]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.836      ;
; 23.826 ; usonic[1]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.821      ;
; 23.838 ; usonic[0]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.809      ;
; 23.843 ; usonic[2]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.804      ;
; 23.846 ; usonic[3]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.801      ;
; 23.861 ; usonic[1]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.786      ;
; 23.861 ; usonic[4]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.786      ;
; 23.873 ; usonic[0]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.774      ;
; 23.878 ; usonic[2]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.769      ;
; 23.881 ; usonic[5]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.766      ;
; 23.881 ; usonic[3]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.766      ;
; 23.896 ; usonic[1]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.751      ;
; 23.896 ; usonic[4]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.751      ;
; 23.908 ; usonic[0]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.739      ;
; 23.913 ; usonic[2]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.734      ;
; 23.916 ; usonic[5]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.731      ;
; 23.916 ; usonic[3]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.731      ;
; 23.931 ; usonic[6]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.716      ;
; 23.931 ; usonic[4]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.716      ;
; 23.948 ; usonic[2]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.699      ;
; 23.950 ; usonic[7]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.697      ;
; 23.951 ; usonic[5]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.696      ;
; 23.951 ; usonic[3]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.696      ;
; 23.966 ; usonic[6]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.681      ;
; 23.966 ; usonic[4]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.681      ;
; 23.985 ; usonic[7]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.662      ;
; 23.986 ; usonic[5]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.661      ;
; 23.986 ; usonic[3]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.661      ;
; 23.990 ; usonic[1]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.657      ;
; 24.001 ; usonic[8]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.646      ;
; 24.001 ; usonic[6]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.646      ;
; 24.001 ; usonic[4]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.646      ;
; 24.002 ; usonic[0]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.645      ;
; 24.125 ; usonic[7]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.522      ;
; 24.126 ; usonic[5]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.521      ;
; 24.126 ; usonic[3]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.521      ;
; 24.130 ; usonic[1]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.517      ;
; 24.137 ; usonic[0]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.510      ;
; 24.139 ; usonic[8]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.508      ;
; 24.139 ; usonic[6]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.508      ;
; 24.139 ; usonic[4]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.508      ;
; 24.141 ; usonic[2]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.506      ;
; 24.280 ; usonic[0]        ; usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.367      ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.808 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.201      ;
; -1.808 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.201      ;
; -1.808 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.201      ;
; -1.808 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.201      ;
; -1.808 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.201      ;
; -1.808 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.201      ;
; -1.808 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.201      ;
; -1.808 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.201      ;
; -1.808 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.201      ;
; -1.808 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.201      ;
; -1.808 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.201      ;
; -1.808 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.353      ; 3.201      ;
; -1.727 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.129      ;
; -1.727 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.129      ;
; -1.727 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.129      ;
; -1.727 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.129      ;
; -1.727 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.129      ;
; -1.727 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.129      ;
; -1.727 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.129      ;
; -1.727 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.129      ;
; -1.727 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.129      ;
; -1.727 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.129      ;
; -1.727 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.129      ;
; -1.727 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.129      ;
; -1.689 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.337      ; 3.066      ;
; -1.689 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.337      ; 3.066      ;
; -1.689 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.337      ; 3.066      ;
; -1.689 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.337      ; 3.066      ;
; -1.689 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.337      ; 3.066      ;
; -1.689 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.337      ; 3.066      ;
; -1.689 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.337      ; 3.066      ;
; -1.689 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.337      ; 3.066      ;
; -1.689 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.337      ; 3.066      ;
; -1.689 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.337      ; 3.066      ;
; -1.689 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.337      ; 3.066      ;
; -1.689 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.337      ; 3.066      ;
; -1.677 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.368      ; 3.085      ;
; -1.677 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.368      ; 3.085      ;
; -1.677 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.368      ; 3.085      ;
; -1.677 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.368      ; 3.085      ;
; -1.677 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.368      ; 3.085      ;
; -1.677 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.368      ; 3.085      ;
; -1.677 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.368      ; 3.085      ;
; -1.677 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.368      ; 3.085      ;
; -1.677 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.368      ; 3.085      ;
; -1.677 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.368      ; 3.085      ;
; -1.677 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.368      ; 3.085      ;
; -1.677 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.368      ; 3.085      ;
; -1.676 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.078      ;
; -1.676 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.078      ;
; -1.676 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.078      ;
; -1.676 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.078      ;
; -1.676 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.078      ;
; -1.676 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.078      ;
; -1.676 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.078      ;
; -1.676 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.078      ;
; -1.676 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.078      ;
; -1.676 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.078      ;
; -1.676 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.078      ;
; -1.676 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.362      ; 3.078      ;
; -1.673 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.359      ; 3.072      ;
; -1.673 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.359      ; 3.072      ;
; -1.673 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.359      ; 3.072      ;
; -1.673 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.359      ; 3.072      ;
; -1.673 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.359      ; 3.072      ;
; -1.673 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.359      ; 3.072      ;
; -1.673 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.359      ; 3.072      ;
; -1.673 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.359      ; 3.072      ;
; -1.673 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.359      ; 3.072      ;
; -1.673 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.359      ; 3.072      ;
; -1.673 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.359      ; 3.072      ;
; -1.673 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.359      ; 3.072      ;
; -1.667 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.352      ; 3.059      ;
; -1.667 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.352      ; 3.059      ;
; -1.667 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.352      ; 3.059      ;
; -1.667 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.352      ; 3.059      ;
; -1.667 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.352      ; 3.059      ;
; -1.667 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.352      ; 3.059      ;
; -1.667 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.352      ; 3.059      ;
; -1.667 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.352      ; 3.059      ;
; -1.667 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.352      ; 3.059      ;
; -1.667 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.352      ; 3.059      ;
; -1.667 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.352      ; 3.059      ;
; -1.667 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.352      ; 3.059      ;
; -1.666 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.374      ; 3.080      ;
; -1.666 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.374      ; 3.080      ;
; -1.666 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.374      ; 3.080      ;
; -1.666 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.374      ; 3.080      ;
; -1.666 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.374      ; 3.080      ;
; -1.666 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.374      ; 3.080      ;
; -1.666 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.374      ; 3.080      ;
; -1.666 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.374      ; 3.080      ;
; -1.666 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.374      ; 3.080      ;
; -1.666 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.374      ; 3.080      ;
; -1.666 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.374      ; 3.080      ;
; -1.666 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.374      ; 3.080      ;
; -1.636 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.341      ; 3.017      ;
; -1.636 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.341      ; 3.017      ;
; -1.636 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.341      ; 3.017      ;
; -1.636 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.341      ; 3.017      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'usonic[9]'                                                                                                                 ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.193 ; counter_burst[5] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.225      ;
; -0.193 ; counter_burst[5] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.225      ;
; -0.193 ; counter_burst[5] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.225      ;
; -0.193 ; counter_burst[5] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.225      ;
; -0.193 ; counter_burst[5] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.225      ;
; -0.193 ; counter_burst[5] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.225      ;
; -0.193 ; counter_burst[5] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.225      ;
; -0.193 ; counter_burst[5] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.225      ;
; -0.193 ; counter_burst[5] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.225      ;
; -0.193 ; counter_burst[5] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.225      ;
; -0.169 ; counter_burst[2] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.201      ;
; -0.169 ; counter_burst[2] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.201      ;
; -0.169 ; counter_burst[2] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.201      ;
; -0.169 ; counter_burst[2] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.201      ;
; -0.169 ; counter_burst[2] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.201      ;
; -0.169 ; counter_burst[2] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.201      ;
; -0.169 ; counter_burst[2] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.201      ;
; -0.169 ; counter_burst[2] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.201      ;
; -0.169 ; counter_burst[2] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.201      ;
; -0.169 ; counter_burst[2] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.201      ;
; -0.143 ; counter_burst[8] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.175      ;
; -0.143 ; counter_burst[8] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.175      ;
; -0.143 ; counter_burst[8] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.175      ;
; -0.143 ; counter_burst[8] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.175      ;
; -0.143 ; counter_burst[8] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.175      ;
; -0.143 ; counter_burst[8] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.175      ;
; -0.143 ; counter_burst[8] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.175      ;
; -0.143 ; counter_burst[8] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.175      ;
; -0.143 ; counter_burst[8] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.175      ;
; -0.143 ; counter_burst[8] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.175      ;
; -0.113 ; counter_burst[3] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.145      ;
; -0.113 ; counter_burst[3] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.145      ;
; -0.113 ; counter_burst[3] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.145      ;
; -0.113 ; counter_burst[3] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.145      ;
; -0.113 ; counter_burst[3] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.145      ;
; -0.113 ; counter_burst[3] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.145      ;
; -0.113 ; counter_burst[3] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.145      ;
; -0.113 ; counter_burst[3] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.145      ;
; -0.113 ; counter_burst[3] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.145      ;
; -0.113 ; counter_burst[3] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.145      ;
; -0.077 ; counter_burst[7] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.109      ;
; -0.077 ; counter_burst[7] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.109      ;
; -0.077 ; counter_burst[7] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.109      ;
; -0.077 ; counter_burst[7] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.109      ;
; -0.077 ; counter_burst[7] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.109      ;
; -0.077 ; counter_burst[7] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.109      ;
; -0.077 ; counter_burst[7] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.109      ;
; -0.077 ; counter_burst[7] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.109      ;
; -0.077 ; counter_burst[7] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.109      ;
; -0.077 ; counter_burst[7] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.109      ;
; -0.076 ; counter_burst[1] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.076 ; counter_burst[1] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.076 ; counter_burst[1] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.076 ; counter_burst[1] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.076 ; counter_burst[1] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.076 ; counter_burst[1] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.076 ; counter_burst[1] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.076 ; counter_burst[1] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.076 ; counter_burst[1] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.076 ; counter_burst[1] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.108      ;
; -0.018 ; counter_burst[6] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[6] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[6] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[6] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[6] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[6] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[6] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[6] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[6] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[6] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.007 ; counter_burst[4] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[4] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[4] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[4] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[4] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[4] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[4] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[4] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[4] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[4] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; 0.027  ; counter_burst[0] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 1.005      ;
; 0.062  ; counter_burst[0] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 0.970      ;
; 0.097  ; counter_burst[0] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 0.935      ;
; 0.132  ; counter_burst[0] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 0.900      ;
; 0.160  ; counter_burst[9] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 0.872      ;
; 0.160  ; counter_burst[9] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 0.872      ;
; 0.160  ; counter_burst[9] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 0.872      ;
; 0.160  ; counter_burst[9] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 0.872      ;
; 0.160  ; counter_burst[9] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 0.872      ;
; 0.160  ; counter_burst[9] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 0.872      ;
; 0.160  ; counter_burst[9] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 0.872      ;
; 0.160  ; counter_burst[9] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 0.872      ;
; 0.160  ; counter_burst[9] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 0.872      ;
; 0.160  ; counter_burst[9] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 0.872      ;
; 0.167  ; counter_burst[0] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 0.865      ;
; 0.202  ; counter_burst[0] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 0.830      ;
; 0.237  ; counter_burst[0] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 0.795      ;
; 0.331  ; counter_burst[0] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 0.701      ;
; 0.366  ; counter_burst[0] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 1.000        ; 0.000      ; 0.666      ;
; 0.447  ; ON               ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.008        ; 1.838      ; 1.431      ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_sample[9]'                                                                                       ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; -0.165 ; check_counter[0]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.197      ;
; -0.134 ; check_counter[1]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.166      ;
; -0.130 ; check_counter[0]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.162      ;
; -0.100 ; check_counter[2]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.132      ;
; -0.099 ; check_counter[1]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.131      ;
; -0.095 ; check_counter[0]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.127      ;
; -0.078 ; check_counter[3]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.110      ;
; -0.065 ; check_counter[2]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.097      ;
; -0.064 ; check_counter[1]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.096      ;
; -0.060 ; check_counter[0]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.092      ;
; -0.043 ; check_counter[3]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.075      ;
; -0.030 ; check_counter[2]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.062      ;
; -0.029 ; check_counter[1]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.061      ;
; -0.028 ; check_counter[4]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.060      ;
; -0.025 ; check_counter[0]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.057      ;
; -0.008 ; check_counter[3]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.040      ;
; -0.006 ; check_counter[5]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.038      ;
; 0.005  ; check_counter[2]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.027      ;
; 0.006  ; check_counter[1]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.026      ;
; 0.007  ; check_counter[4]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.025      ;
; 0.010  ; check_counter[0]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.022      ;
; 0.027  ; check_counter[3]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.005      ;
; 0.029  ; check_counter[6]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.003      ;
; 0.029  ; check_counter[5]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.003      ;
; 0.040  ; check_counter[2]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.992      ;
; 0.041  ; check_counter[1]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.991      ;
; 0.042  ; check_counter[4]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.990      ;
; 0.045  ; check_counter[0]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.987      ;
; 0.062  ; check_counter[3]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.970      ;
; 0.064  ; check_counter[6]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.968      ;
; 0.064  ; check_counter[5]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.968      ;
; 0.075  ; check_counter[2]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.957      ;
; 0.076  ; check_counter[1]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.956      ;
; 0.077  ; check_counter[4]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.955      ;
; 0.080  ; check_counter[0]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.952      ;
; 0.081  ; check_counter[7]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.951      ;
; 0.097  ; check_counter[3]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.935      ;
; 0.099  ; check_counter[6]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.933      ;
; 0.099  ; check_counter[5]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.933      ;
; 0.110  ; check_counter[2]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.922      ;
; 0.111  ; check_counter[1]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.921      ;
; 0.112  ; check_counter[4]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.920      ;
; 0.116  ; check_counter[7]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.916      ;
; 0.132  ; check_counter[3]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.900      ;
; 0.134  ; check_counter[6]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.898      ;
; 0.134  ; check_counter[5]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.898      ;
; 0.145  ; check_counter[2]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.887      ;
; 0.147  ; check_counter[4]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.885      ;
; 0.151  ; check_counter[7]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.881      ;
; 0.156  ; check_counter[8]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.876      ;
; 0.167  ; check_counter[3]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.865      ;
; 0.169  ; check_counter[6]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.863      ;
; 0.169  ; check_counter[5]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.863      ;
; 0.174  ; check_counter[0]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.858      ;
; 0.182  ; check_counter[4]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.850      ;
; 0.186  ; check_counter[7]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.846      ;
; 0.191  ; check_counter[8]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.841      ;
; 0.204  ; check_counter[9]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.828      ;
; 0.204  ; check_counter[6]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.828      ;
; 0.204  ; check_counter[5]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.828      ;
; 0.205  ; check_counter[1]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.827      ;
; 0.209  ; check_counter[0]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.823      ;
; 0.217  ; check_counter[4]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.815      ;
; 0.221  ; check_counter[7]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.811      ;
; 0.226  ; check_counter[10] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.806      ;
; 0.226  ; check_counter[8]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.806      ;
; 0.239  ; check_counter[9]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.793      ;
; 0.239  ; check_counter[6]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.793      ;
; 0.239  ; check_counter[5]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.793      ;
; 0.239  ; check_counter[2]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.793      ;
; 0.240  ; check_counter[1]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.792      ;
; 0.244  ; check_counter[0]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.788      ;
; 0.256  ; check_counter[7]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.776      ;
; 0.261  ; check_counter[10] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.771      ;
; 0.261  ; check_counter[8]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.771      ;
; 0.261  ; check_counter[3]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.771      ;
; 0.274  ; check_counter[9]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.758      ;
; 0.274  ; check_counter[6]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.758      ;
; 0.274  ; check_counter[2]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.758      ;
; 0.275  ; check_counter[1]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.757      ;
; 0.277  ; check_counter[11] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.755      ;
; 0.279  ; check_counter[0]  ; check_counter[4]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.753      ;
; 0.291  ; check_counter[7]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.741      ;
; 0.295  ; check_counter[12] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.737      ;
; 0.296  ; check_counter[10] ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.736      ;
; 0.296  ; check_counter[8]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.736      ;
; 0.296  ; check_counter[3]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.736      ;
; 0.309  ; check_counter[9]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.723      ;
; 0.309  ; check_counter[2]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.723      ;
; 0.310  ; check_counter[1]  ; check_counter[4]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.722      ;
; 0.311  ; check_counter[4]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.721      ;
; 0.312  ; check_counter[11] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.720      ;
; 0.314  ; check_counter[0]  ; check_counter[3]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.718      ;
; 0.326  ; check_counter[7]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.706      ;
; 0.330  ; check_counter[12] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.702      ;
; 0.331  ; check_counter[10] ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.701      ;
; 0.331  ; check_counter[8]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.701      ;
; 0.331  ; check_counter[3]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.701      ;
; 0.333  ; check_counter[5]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.699      ;
; 0.344  ; check_counter[9]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.688      ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                                                                                             ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.015 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.009      ; 1.056      ;
; -0.015 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.009      ; 1.056      ;
; -0.015 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.009      ; 1.056      ;
; -0.015 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.009      ; 1.056      ;
; 0.049  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.983      ;
; 0.049  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.983      ;
; 0.049  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.983      ;
; 0.049  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.983      ;
; 0.069  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.963      ;
; 0.069  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.963      ;
; 0.069  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.963      ;
; 0.069  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.963      ;
; 0.073  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.959      ;
; 0.077  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.955      ;
; 0.106  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|FIN          ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.026      ; 0.952      ;
; 0.107  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.925      ;
; 0.111  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.921      ;
; 0.112  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.920      ;
; 0.138  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.894      ;
; 0.139  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.893      ;
; 0.141  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|FIN          ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.026      ; 0.917      ;
; 0.143  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.889      ;
; 0.146  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.886      ;
; 0.168  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.864      ;
; 0.178  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.854      ;
; 0.181  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.851      ;
; 0.184  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.848      ;
; 0.203  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.829      ;
; 0.208  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.821      ;
; 0.209  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.820      ;
; 0.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.817      ;
; 0.239  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.790      ;
; 0.243  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.786      ;
; 0.244  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.785      ;
; 0.269  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.763      ;
; 0.275  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.757      ;
; 0.300  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.009      ; 0.741      ;
; 0.301  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.009      ; 0.740      ;
; 0.309  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.720      ;
; 0.310  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.719      ;
; 0.311  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.718      ;
; 0.315  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.714      ;
; 0.315  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.714      ;
; 0.324  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.708      ;
; 0.334  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.695      ;
; 0.334  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.695      ;
; 0.334  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.695      ;
; 0.335  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.694      ;
; 0.335  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.694      ;
; 0.337  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.692      ;
; 0.337  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 0.701      ;
; 0.337  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 0.701      ;
; 0.337  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 0.701      ;
; 0.337  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 0.701      ;
; 0.337  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 0.701      ;
; 0.339  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 0.699      ;
; 0.339  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 0.699      ;
; 0.339  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 0.699      ;
; 0.340  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 0.698      ;
; 0.340  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 0.698      ;
; 0.340  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.689      ;
; 0.340  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.689      ;
; 0.341  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 0.697      ;
; 0.341  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 0.697      ;
; 0.342  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 0.696      ;
; 0.342  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 0.696      ;
; 0.345  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.684      ;
; 0.348  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.681      ;
; 0.350  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.682      ;
; 0.353  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.676      ;
; 0.353  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.676      ;
; 0.355  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.677      ;
; 0.362  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.009      ; 0.679      ;
; 0.370  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.659      ;
; 0.370  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.659      ;
; 0.420  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.009      ; 0.621      ;
; 0.432  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.597      ;
; 0.434  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.595      ;
; 0.436  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.593      ;
; 0.440  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.592      ;
; 0.440  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.592      ;
; 0.440  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.589      ;
; 0.441  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.003      ; 0.594      ;
; 0.444  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.003     ; 0.585      ;
; 0.451  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.581      ;
; 0.484  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.548      ;
; 0.488  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.544      ;
; 0.492  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.540      ;
; 0.504  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.528      ;
; 0.516  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.516      ;
; 0.516  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.516      ;
; 0.516  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.516      ;
; 0.517  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.515      ;
; 0.518  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.514      ;
; 0.518  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.514      ;
; 0.520  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.512      ;
; 0.520  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.512      ;
; 0.559  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.473      ;
; 0.583  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.449      ;
; 0.589  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.443      ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_sample[9]'                                                                                                                  ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                            ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; -1.194 ; RST               ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.214      ;
; -1.194 ; RST               ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.214      ;
; -1.194 ; RST               ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.214      ;
; -1.194 ; RST               ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.214      ;
; -1.194 ; RST               ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.214      ;
; -1.194 ; RST               ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.214      ;
; -1.194 ; RST               ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.214      ;
; -1.194 ; RST               ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.214      ;
; -1.194 ; RST               ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.214      ;
; -1.194 ; RST               ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.214      ;
; -1.194 ; RST               ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.214      ;
; -1.194 ; RST               ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.214      ;
; -1.194 ; RST               ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.214      ;
; -1.194 ; RST               ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.214      ;
; -1.194 ; RST               ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.214      ;
; -1.194 ; RST               ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.214      ;
; -1.063 ; ON                ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.345      ;
; -1.063 ; ON                ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.345      ;
; -1.063 ; ON                ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.345      ;
; -1.063 ; ON                ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.345      ;
; -1.063 ; ON                ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.345      ;
; -1.063 ; ON                ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.345      ;
; -1.063 ; ON                ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.345      ;
; -1.063 ; ON                ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.345      ;
; -1.063 ; ON                ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.345      ;
; -1.063 ; ON                ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.345      ;
; -1.063 ; ON                ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.345      ;
; -1.063 ; ON                ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.345      ;
; -1.063 ; ON                ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.345      ;
; -1.063 ; ON                ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.345      ;
; -1.063 ; ON                ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.345      ;
; -1.063 ; ON                ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.260      ; 1.345      ;
; 0.243  ; check_counter[15] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.395      ;
; 0.358  ; check_counter[0]  ; check_counter[0]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; check_counter[11] ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; check_counter[4]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; check_counter[7]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; check_counter[13] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; check_counter[1]  ; check_counter[1]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; check_counter[2]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; check_counter[9]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; check_counter[14] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.516      ;
; 0.372  ; check_counter[5]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; check_counter[6]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; check_counter[3]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; check_counter[8]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; check_counter[10] ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; check_counter[12] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.527      ;
; 0.496  ; check_counter[0]  ; check_counter[1]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.648      ;
; 0.498  ; check_counter[11] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; check_counter[13] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; check_counter[4]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; check_counter[1]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; check_counter[2]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; check_counter[9]  ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.653      ;
; 0.502  ; check_counter[14] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.654      ;
; 0.512  ; check_counter[6]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; check_counter[5]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.664      ;
; 0.514  ; check_counter[10] ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; check_counter[3]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; check_counter[8]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; check_counter[12] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.667      ;
; 0.531  ; check_counter[0]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.683      ;
; 0.533  ; check_counter[11] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; check_counter[13] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.686      ;
; 0.534  ; check_counter[4]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.686      ;
; 0.535  ; check_counter[1]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.687      ;
; 0.536  ; check_counter[9]  ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.688      ;
; 0.536  ; check_counter[2]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.688      ;
; 0.547  ; check_counter[5]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.699      ;
; 0.549  ; check_counter[10] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.701      ;
; 0.549  ; check_counter[3]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.701      ;
; 0.549  ; check_counter[8]  ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.701      ;
; 0.550  ; check_counter[12] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.702      ;
; 0.554  ; check_counter[7]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.706      ;
; 0.566  ; check_counter[0]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.718      ;
; 0.568  ; check_counter[11] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.720      ;
; 0.569  ; check_counter[4]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.721      ;
; 0.570  ; check_counter[1]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.722      ;
; 0.571  ; check_counter[9]  ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.723      ;
; 0.571  ; check_counter[2]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.723      ;
; 0.584  ; check_counter[10] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584  ; check_counter[3]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584  ; check_counter[8]  ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.736      ;
; 0.585  ; check_counter[12] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.737      ;
; 0.589  ; check_counter[7]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.741      ;
; 0.601  ; check_counter[0]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.753      ;
; 0.603  ; check_counter[11] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.755      ;
; 0.605  ; check_counter[1]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.757      ;
; 0.606  ; check_counter[6]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.758      ;
; 0.606  ; check_counter[9]  ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.758      ;
; 0.606  ; check_counter[2]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.758      ;
; 0.619  ; check_counter[10] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.771      ;
; 0.619  ; check_counter[3]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.771      ;
; 0.619  ; check_counter[8]  ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.771      ;
; 0.624  ; check_counter[7]  ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.776      ;
; 0.636  ; check_counter[0]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.788      ;
; 0.640  ; check_counter[1]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.792      ;
; 0.641  ; check_counter[6]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.793      ;
; 0.641  ; check_counter[5]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.793      ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                                                                                                ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                            ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.977 ; clk_sample[9]                            ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; clk_sample[9]                           ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 1.423      ; 0.739      ;
; -0.935 ; ON                                       ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 1.407      ; 0.624      ;
; -0.836 ; ADC_OFF                                  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 1.407      ; 0.723      ;
; -0.808 ; RST                                      ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 1.407      ; 0.751      ;
; -0.477 ; clk_sample[9]                            ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; clk_sample[9]                           ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -0.500       ; 1.423      ; 0.739      ;
; 0.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.261  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.413      ;
; 0.291  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.443      ;
; 0.297  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.449      ;
; 0.321  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.473      ;
; 0.360  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.362  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.376  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.528      ;
; 0.388  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.540      ;
; 0.389  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.541      ;
; 0.392  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.544      ;
; 0.396  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.548      ;
; 0.436  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.585      ;
; 0.439  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.003      ; 0.594      ;
; 0.440  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.592      ;
; 0.440  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.592      ;
; 0.440  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.589      ;
; 0.444  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.593      ;
; 0.446  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.595      ;
; 0.448  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.597      ;
; 0.460  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.009      ; 0.621      ;
; 0.462  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.009      ; 0.623      ;
; 0.510  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.659      ;
; 0.510  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.659      ;
; 0.513  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.009      ; 0.674      ;
; 0.515  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.009      ; 0.676      ;
; 0.518  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.009      ; 0.679      ;
; 0.525  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.677      ;
; 0.527  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.676      ;
; 0.527  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.676      ;
; 0.530  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.682      ;
; 0.532  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.681      ;
; 0.535  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.684      ;
; 0.538  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 0.696      ;
; 0.538  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 0.696      ;
; 0.539  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 0.697      ;
; 0.539  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 0.697      ;
; 0.540  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 0.698      ;
; 0.540  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 0.698      ;
; 0.540  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.689      ;
; 0.540  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.689      ;
; 0.541  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 0.699      ;
; 0.541  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 0.699      ;
; 0.541  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 0.699      ;
; 0.543  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 0.701      ;
; 0.543  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.692      ;
; 0.543  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 0.701      ;
; 0.543  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 0.701      ;
; 0.543  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 0.701      ;
; 0.543  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 0.701      ;
; 0.545  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.694      ;
; 0.545  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.694      ;
; 0.546  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.695      ;
; 0.546  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.695      ;
; 0.546  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.695      ;
; 0.565  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.714      ;
; 0.565  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.714      ;
; 0.569  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.718      ;
; 0.570  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.719      ;
; 0.571  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.720      ;
; 0.579  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.009      ; 0.740      ;
; 0.580  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.009      ; 0.741      ;
; 0.593  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.009      ; 0.754      ;
; 0.605  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.757      ;
; 0.611  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.763      ;
; 0.636  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.785      ;
; 0.637  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.786      ;
; 0.641  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.790      ;
; 0.665  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.817      ;
; 0.671  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.820      ;
; 0.672  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.003     ; 0.821      ;
; 0.677  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.829      ;
; 0.699  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.851      ;
; 0.702  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.854      ;
; 0.712  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.864      ;
; 0.734  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.886      ;
; 0.737  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.889      ;
; 0.739  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|FIN          ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.026      ; 0.917      ;
; 0.741  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.893      ;
; 0.742  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.894      ;
; 0.768  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.920      ;
; 0.769  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.921      ;
; 0.773  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.925      ;
; 0.774  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|FIN          ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.026      ; 0.952      ;
; 0.803  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.955      ;
; 0.807  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.959      ;
; 0.811  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.963      ;
; 0.811  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.963      ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.877 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.407      ; 0.682      ;
; -0.776 ; MBED_ON                                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.424      ; 0.800      ;
; -0.727 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                         ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.424      ; 0.849      ;
; -0.507 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.407      ; 1.052      ;
; -0.378 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.446      ; 1.220      ;
; -0.330 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.446      ; 1.268      ;
; -0.326 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.446      ; 1.272      ;
; -0.273 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.428      ; 1.307      ;
; -0.264 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.411      ; 1.299      ;
; -0.248 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.416      ; 1.320      ;
; -0.154 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.463      ; 1.461      ;
; -0.147 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.441      ; 1.446      ;
; -0.141 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.434      ; 1.445      ;
; -0.129 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.434      ; 1.457      ;
; -0.127 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.408      ; 1.433      ;
; -0.123 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.458      ; 1.487      ;
; -0.121 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.458      ; 1.489      ;
; -0.104 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.466      ; 1.514      ;
; -0.101 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.428      ; 1.479      ;
; -0.067 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.408      ; 1.493      ;
; -0.032 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.463      ; 1.583      ;
; -0.025 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.416      ; 1.543      ;
; -0.023 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.436      ; 1.565      ;
; 0.029  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.446      ; 1.627      ;
; 0.032  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.434      ; 1.618      ;
; 0.042  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.463      ; 1.657      ;
; 0.053  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.441      ; 1.646      ;
; 0.071  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.434      ; 1.657      ;
; 0.094  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.411      ; 1.657      ;
; 0.160  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.463      ; 1.775      ;
; 0.173  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.463      ; 1.788      ;
; 0.210  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.436      ; 1.798      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.253  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.463      ; 1.868      ;
; 0.361  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.517      ;
; 0.364  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.517      ;
; 0.424  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.466      ; 2.042      ;
; 0.451  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.603      ;
; 0.457  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.609      ;
; 0.492  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.645      ;
; 0.492  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.645      ;
; 0.492  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.645      ;
; 0.492  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.644      ;
; 0.516  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.668      ;
; 0.526  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.031      ; 0.709      ;
; 0.531  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.683      ;
; 0.583  ; SPI_MASTER_UC:mbed_instant|data_out[9]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.013     ; 0.722      ;
; 0.594  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.746      ;
; 0.598  ; SPI_MASTER_UC:mbed_instant|data_out[8]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.033      ; 0.783      ;
; 0.598  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.750      ;
; 0.608  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.017     ; 0.743      ;
; 0.608  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.003     ; 0.757      ;
; 0.635  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.017     ; 0.770      ;
; 0.654  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.806      ;
; 0.654  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.806      ;
; 0.654  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.806      ;
; 0.656  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.017     ; 0.791      ;
; 0.658  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.810      ;
; 0.691  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.843      ;
; 0.726  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.878      ;
; 0.734  ; SPI_MASTER_UC:mbed_instant|data_out[10]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.012     ; 0.874      ;
; 0.734  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.886      ;
; 0.738  ; SPI_MASTER_UC:mbed_instant|data_out[7]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.026     ; 0.864      ;
; 0.758  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.030     ; 0.880      ;
; 0.769  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.921      ;
; 0.820  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.972      ;
; 0.836  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.009      ; 0.997      ;
; 0.850  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.026      ; 1.028      ;
; 0.873  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.009     ; 1.016      ;
; 0.875  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 1.026      ;
; 0.888  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.041      ;
; 0.888  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.041      ;
; 0.888  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.041      ;
; 0.888  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.041      ;
; 0.897  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.002     ; 1.047      ;
; 0.897  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 1.048      ;
; 0.930  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 1.081      ;
; 0.936  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.089      ;
; 0.936  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.089      ;
; 0.936  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.089      ;
; 0.936  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.089      ;
; 0.940  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.050      ; 1.142      ;
; 0.943  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 1.094      ;
; 0.965  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 1.116      ;
; 0.965  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 1.116      ;
; 0.973  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.012      ; 1.137      ;
; 0.981  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.021      ; 1.154      ;
; 0.987  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.025      ; 1.164      ;
; 0.998  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 1.149      ;
; 1.009  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.026      ; 1.187      ;
; 1.033  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 1.184      ;
; 1.052  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.030     ; 1.174      ;
; 1.057  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.026      ; 1.235      ;
; 1.080  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.026      ; 1.258      ;
; 1.080  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.026      ; 1.258      ;
; 1.099  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.004      ; 1.255      ;
; 1.100  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.030     ; 1.222      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'usonic[9]'                                                                                                                  ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.690 ; RST              ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.300      ;
; -0.690 ; RST              ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.300      ;
; -0.690 ; RST              ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.300      ;
; -0.690 ; RST              ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.300      ;
; -0.690 ; RST              ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.300      ;
; -0.690 ; RST              ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.300      ;
; -0.690 ; RST              ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.300      ;
; -0.690 ; RST              ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.300      ;
; -0.690 ; RST              ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.300      ;
; -0.690 ; RST              ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.300      ;
; -0.559 ; ON               ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.431      ;
; -0.559 ; ON               ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.431      ;
; -0.559 ; ON               ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.431      ;
; -0.559 ; ON               ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.431      ;
; -0.559 ; ON               ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.431      ;
; -0.559 ; ON               ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.431      ;
; -0.559 ; ON               ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.431      ;
; -0.559 ; ON               ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.431      ;
; -0.559 ; ON               ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.431      ;
; -0.559 ; ON               ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.838      ; 1.431      ;
; 0.249  ; counter_burst[9] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.401      ;
; 0.361  ; counter_burst[2] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; counter_burst[4] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; counter_burst[6] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.514      ;
; 0.364  ; counter_burst[8] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.516      ;
; 0.374  ; counter_burst[0] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; counter_burst[1] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; counter_burst[3] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; counter_burst[5] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.530      ;
; 0.449  ; counter_burst[7] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.601      ;
; 0.500  ; counter_burst[4] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; counter_burst[6] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.652      ;
; 0.502  ; counter_burst[8] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.654      ;
; 0.514  ; counter_burst[0] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.666      ;
; 0.516  ; counter_burst[1] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; counter_burst[3] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.668      ;
; 0.518  ; counter_burst[5] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.670      ;
; 0.535  ; counter_burst[6] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.687      ;
; 0.535  ; counter_burst[4] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.687      ;
; 0.549  ; counter_burst[0] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.701      ;
; 0.551  ; counter_burst[3] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.703      ;
; 0.553  ; counter_burst[5] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.705      ;
; 0.554  ; counter_burst[2] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.706      ;
; 0.570  ; counter_burst[6] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.722      ;
; 0.570  ; counter_burst[4] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.722      ;
; 0.586  ; counter_burst[3] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.738      ;
; 0.587  ; counter_burst[7] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.739      ;
; 0.588  ; counter_burst[5] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.740      ;
; 0.589  ; counter_burst[2] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.741      ;
; 0.605  ; counter_burst[4] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.757      ;
; 0.610  ; counter_burst[1] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.762      ;
; 0.621  ; counter_burst[3] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.773      ;
; 0.622  ; counter_burst[7] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.774      ;
; 0.623  ; counter_burst[5] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.775      ;
; 0.624  ; counter_burst[2] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.776      ;
; 0.640  ; counter_burst[4] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.792      ;
; 0.643  ; counter_burst[0] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.795      ;
; 0.645  ; counter_burst[1] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.797      ;
; 0.656  ; counter_burst[3] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.808      ;
; 0.659  ; counter_burst[2] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.811      ;
; 0.678  ; counter_burst[0] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.830      ;
; 0.680  ; counter_burst[1] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.832      ;
; 0.691  ; counter_burst[3] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.843      ;
; 0.694  ; counter_burst[2] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.846      ;
; 0.713  ; counter_burst[0] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.865      ;
; 0.715  ; counter_burst[1] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.867      ;
; 0.720  ; counter_burst[9] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.872      ;
; 0.720  ; counter_burst[9] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.872      ;
; 0.720  ; counter_burst[9] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.872      ;
; 0.720  ; counter_burst[9] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.872      ;
; 0.720  ; counter_burst[9] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.872      ;
; 0.720  ; counter_burst[9] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.872      ;
; 0.720  ; counter_burst[9] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.872      ;
; 0.720  ; counter_burst[9] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.872      ;
; 0.720  ; counter_burst[9] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.872      ;
; 0.729  ; counter_burst[2] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.881      ;
; 0.748  ; counter_burst[0] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.900      ;
; 0.750  ; counter_burst[1] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.902      ;
; 0.764  ; counter_burst[2] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.916      ;
; 0.783  ; counter_burst[0] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.935      ;
; 0.785  ; counter_burst[1] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.937      ;
; 0.818  ; counter_burst[0] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.970      ;
; 0.820  ; counter_burst[1] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.972      ;
; 0.853  ; counter_burst[0] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.005      ;
; 0.887  ; counter_burst[4] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[4] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[4] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[4] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.898  ; counter_burst[6] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[6] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[6] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[6] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[6] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[6] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.956  ; counter_burst[1] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.108      ;
; 0.957  ; counter_burst[7] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.109      ;
; 0.957  ; counter_burst[7] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.109      ;
; 0.957  ; counter_burst[7] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.109      ;
; 0.957  ; counter_burst[7] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.109      ;
; 0.957  ; counter_burst[7] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.109      ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.030 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; -0.030 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; -0.026 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.104      ; 0.367      ;
; -0.026 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.104      ; 0.367      ;
; 0.046  ; clk_sample[9]                                                                                                                                        ; clk_sample[9]                                                                                                                                        ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 0.390      ;
; 0.050  ; clk_sample[9]                                                                                                                                        ; clk_sample[9]                                                                                                                                        ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.051      ; 0.390      ;
; 0.215  ; MBED_ON                                                                                                                                              ; MBED_ON                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ADC_OFF                                                                                                                                              ; ADC_OFF                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.241  ; MBED_CLK_PREV                                                                                                                                        ; MBED_CLK_EDGE                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.247  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.286  ; WR_PREV                                                                                                                                              ; WR_EDGE                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.438      ;
; 0.327  ; MBED_CLK[9]                                                                                                                                          ; MBED_CLK_EDGE                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.328  ; MBED_CLK[9]                                                                                                                                          ; MBED_CLK_PREV                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.480      ;
; 0.355  ; FIFO_FULL_PREV                                                                                                                                       ; ADC_OFF                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.358  ; MBED_CLK[3]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; MBED_CLK[6]                                                                                                                                          ; MBED_CLK[6]                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; MBED_CLK[8]                                                                                                                                          ; MBED_CLK[8]                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.369  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; MBED_FIN_EDGE                                                                                                                                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[2]                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; clk_sample[0]                                                                                                                                        ; clk_sample[0]                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; MBED_CLK[4]                                                                                                                                          ; MBED_CLK[4]                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; MBED_CLK[5]                                                                                                                                          ; MBED_CLK[5]                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK[7]                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; MBED_CLK[9]                                                                                                                                          ; MBED_CLK[9]                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.385  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; MBED_ON                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.537      ;
; 0.427  ; ADC_OFF                                                                                                                                              ; WR_EDGE                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 0.614      ;
; 0.438  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.590      ;
; 0.446  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.598      ;
; 0.449  ; MBED_CLK[1]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.601      ;
; 0.449  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.601      ;
; 0.452  ; clk_sample[0]                                                                                                                                        ; MBED_CLK[1]                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.604      ;
; 0.454  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.606      ;
; 0.462  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.614      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; MBED_CLK[3]                                                                                                                                          ; MBED_CLK[4]                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; MBED_CLK[8]                                                                                                                                          ; MBED_CLK[9]                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.501  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.653      ;
; 0.502  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.654      ;
; 0.503  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.655      ;
; 0.507  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.509  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.511  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                          ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.043 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 0.393      ;
; 0.043 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 0.393      ;
; 0.215 ; usonic[0]        ; usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.253 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 0.603      ;
; 0.253 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 0.603      ;
; 0.354 ; usonic[2]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.506      ;
; 0.356 ; usonic[4]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; usonic[6]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; usonic[8]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; usonic[0]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.365 ; usonic[1]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.517      ;
; 0.369 ; usonic[3]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; usonic[5]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; usonic[7]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.493 ; usonic[0]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.645      ;
; 0.494 ; usonic[8]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; usonic[4]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; usonic[6]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.646      ;
; 0.505 ; usonic[1]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.509 ; usonic[3]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; usonic[5]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; usonic[7]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.529 ; usonic[4]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529 ; usonic[6]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.681      ;
; 0.544 ; usonic[3]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; usonic[5]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; usonic[7]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.697      ;
; 0.547 ; usonic[2]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.699      ;
; 0.564 ; usonic[4]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.716      ;
; 0.564 ; usonic[6]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.716      ;
; 0.579 ; usonic[3]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; usonic[5]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.582 ; usonic[2]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.734      ;
; 0.587 ; usonic[0]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.739      ;
; 0.599 ; usonic[4]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.751      ;
; 0.599 ; usonic[1]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.751      ;
; 0.614 ; usonic[3]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; usonic[5]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.766      ;
; 0.617 ; usonic[2]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.769      ;
; 0.622 ; usonic[0]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.774      ;
; 0.634 ; usonic[4]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.786      ;
; 0.634 ; usonic[1]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.786      ;
; 0.649 ; usonic[3]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.801      ;
; 0.652 ; usonic[2]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.804      ;
; 0.657 ; usonic[0]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.809      ;
; 0.669 ; usonic[1]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.821      ;
; 0.684 ; usonic[3]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.836      ;
; 0.687 ; usonic[2]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.839      ;
; 0.692 ; usonic[0]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.844      ;
; 0.704 ; usonic[1]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.856      ;
; 0.722 ; usonic[2]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.874      ;
; 0.727 ; usonic[0]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.879      ;
; 0.739 ; usonic[1]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.891      ;
; 0.757 ; usonic[2]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.762 ; usonic[0]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.914      ;
; 0.774 ; usonic[1]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.926      ;
; 0.797 ; usonic[0]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.949      ;
; 0.809 ; usonic[1]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.961      ;
; 2.180 ; counter_burst[9] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -1.797     ; 0.535      ;
; 2.182 ; counter_burst[5] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -1.797     ; 0.537      ;
; 2.217 ; counter_burst[6] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -1.797     ; 0.572      ;
; 2.276 ; counter_burst[7] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -1.797     ; 0.631      ;
; 2.342 ; counter_burst[8] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -1.797     ; 0.697      ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]|regout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]|regout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]~clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]~clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CSbar|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CSbar|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|FIN|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|FIN|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[10]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[10]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[11]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[11]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[12]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[12]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[13]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[13]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[14]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[14]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[15]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[15]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[4]|clk             ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_sample[9]'                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[9]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; ADC0_EN|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; ADC0_EN|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; ADC0_EN|datac            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; ADC0_EN|datac            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; ADC0_EN~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; ADC0_EN~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; ADC0_EN~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; ADC0_EN~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[0]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[0]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[10]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[10]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[11]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[11]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[12]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[12]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[13]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[13]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[14]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[14]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[15]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[15]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[6]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[6]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[7]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[7]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[8]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[8]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[9]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[9]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; clk_sample[9]|regout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; clk_sample[9]|regout     ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'usonic[9]'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse                                         ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse                                         ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse|clk                                     ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse|clk                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-----------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50                               ; 4.540 ; 4.540 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50                               ; 4.540 ; 4.540 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50                               ; 4.511 ; 4.511 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50                               ; 4.511 ; 4.511 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 3.194 ; 3.194 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 3.110 ; 3.110 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 3.194 ; 3.194 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+-----------+---------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+-----------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50                               ; -4.420 ; -4.420 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50                               ; -4.420 ; -4.420 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50                               ; -4.391 ; -4.391 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50                               ; -4.391 ; -4.391 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.990 ; -2.990 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.990 ; -2.990 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -3.074 ; -3.074 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+-----------+---------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 3.900 ; 3.900 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.391 ; 3.391 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 3.900 ; 3.900 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 7.099 ; 7.099 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 7.099 ; 7.099 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 6.779 ; 6.779 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 6.463 ; 6.463 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 6.657 ; 6.657 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 6.702 ; 6.702 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 6.532 ; 6.532 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 6.456 ; 6.456 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 7.240 ; 7.240 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 7.240 ; 7.240 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 7.167 ; 7.167 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 7.059 ; 7.059 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 7.078 ; 7.078 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 6.926 ; 6.926 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 7.038 ; 7.038 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 6.932 ; 6.932 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 7.742 ; 7.742 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 7.405 ; 7.405 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 7.017 ; 7.017 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 7.340 ; 7.340 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 7.742 ; 7.742 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 6.642 ; 6.642 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 6.883 ; 6.883 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 6.786 ; 6.786 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 8.188 ; 8.188 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 6.897 ; 6.897 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 6.912 ; 6.912 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 7.989 ; 7.989 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 8.188 ; 8.188 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 7.633 ; 7.633 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 8.015 ; 8.015 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 7.665 ; 7.665 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 3.687 ; 3.687 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 3.687 ; 3.687 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 4.055 ; 4.055 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 4.055 ; 4.055 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 3.022 ; 3.022 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 3.745 ; 3.745 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.264 ; 3.264 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 3.745 ; 3.745 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.317 ; 5.317 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.040 ; 5.040 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 2.434 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.317 ; 5.317 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.353 ; 5.353 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.353 ; 5.353 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 2.434 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 2.434 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.998 ; 4.998 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.998 ; 4.998 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.216 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.674 ; 4.674 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.643 ; 4.643 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.643 ; 4.643 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.216 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.216 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; clk_sample[9]                           ;       ; 3.518 ; Rise       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ;       ; 3.518 ; Rise       ; clk_sample[9]                           ;
; oLEDG[*]    ; clk_sample[9]                           ; 3.518 ;       ; Fall       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ; 3.518 ;       ; Fall       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 2.829 ; 2.829 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 2.829 ; 2.829 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 3.335 ; 3.335 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 4.228 ; 4.228 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 4.864 ; 4.864 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 4.551 ; 4.551 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 4.235 ; 4.235 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 4.430 ; 4.430 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 4.471 ; 4.471 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 4.303 ; 4.303 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 4.228 ; 4.228 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 4.684 ; 4.684 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 4.999 ; 4.999 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 4.926 ; 4.926 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 4.819 ; 4.819 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 4.833 ; 4.833 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 4.684 ; 4.684 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 4.802 ; 4.802 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 4.693 ; 4.693 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 4.697 ; 4.697 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 5.448 ; 5.448 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 5.071 ; 5.071 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 5.392 ; 5.392 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 5.792 ; 5.792 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 4.697 ; 4.697 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 4.932 ; 4.932 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 4.843 ; 4.843 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 4.541 ; 4.541 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 4.541 ; 4.541 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 4.559 ; 4.559 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 5.633 ; 5.633 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 5.839 ; 5.839 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 5.278 ; 5.278 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 5.665 ; 5.665 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 5.316 ; 5.316 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 3.560 ; 3.560 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 3.560 ; 3.560 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 3.022 ; 3.022 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 4.055 ; 4.055 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 3.022 ; 3.022 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 3.264 ; 3.264 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.264 ; 3.264 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 3.745 ; 3.745 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 2.434 ; 5.040 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.040 ; 5.040 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 2.434 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.317 ; 5.317 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.353 ; 5.353 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.353 ; 5.353 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 2.434 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 2.434 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.216 ; 4.674 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.998 ; 4.998 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.216 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.674 ; 4.674 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.643 ; 4.643 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.643 ; 4.643 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.216 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.216 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; clk_sample[9]                           ;       ; 3.518 ; Rise       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ;       ; 3.518 ; Rise       ; clk_sample[9]                           ;
; oLEDG[*]    ; clk_sample[9]                           ; 3.518 ;       ; Fall       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ; 3.518 ;       ; Fall       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.842 ;       ;       ; 6.842 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.681 ; 6.681 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.790 ;       ;       ; 6.790 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.250 ;       ;       ; 6.250 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.840 ;       ;       ; 6.840 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.664 ; 6.664 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.537 ;       ;       ; 6.537 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.612 ; 6.612 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.691 ;       ;       ; 6.691 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.272 ; 6.272 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.842 ;       ;       ; 6.842 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.681 ; 6.681 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.790 ;       ;       ; 6.790 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.250 ;       ;       ; 6.250 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.840 ;       ;       ; 6.840 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.664 ; 6.664 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.537 ;       ;       ; 6.537 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.612 ; 6.612 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.691 ;       ;       ; 6.691 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.272 ; 6.272 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                    ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                         ; -6.538   ; -1.723  ; N/A      ; N/A     ; -0.500              ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -6.538   ; -0.049  ; N/A      ; N/A     ; 5.565               ;
;  CLKPLL_inst|altpll_component|pll|clk[1] ; -4.427   ; 0.043   ; N/A      ; N/A     ; 11.307              ;
;  SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -1.093   ; -1.196  ; N/A      ; N/A     ; -0.500              ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -3.566   ; -0.987  ; N/A      ; N/A     ; -0.500              ;
;  clk_sample[9]                           ; -1.498   ; -1.723  ; N/A      ; N/A     ; -0.500              ;
;  iCLK_50                                 ; N/A      ; N/A     ; N/A      ; N/A     ; 10.000              ;
;  usonic[9]                               ; -1.546   ; -0.712  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                          ; -498.717 ; -37.783 ; 0.0      ; 0.0     ; -75.0               ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -390.519 ; -0.098  ; N/A      ; N/A     ; 0.000               ;
;  CLKPLL_inst|altpll_component|pll|clk[1] ; -4.793   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -13.977  ; -1.196  ; N/A      ; N/A     ; -24.000             ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -59.536  ; -4.122  ; N/A      ; N/A     ; -25.000             ;
;  clk_sample[9]                           ; -14.432  ; -27.568 ; N/A      ; N/A     ; -16.000             ;
;  iCLK_50                                 ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  usonic[9]                               ; -15.460  ; -7.120  ; N/A      ; N/A     ; -10.000             ;
+------------------------------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-----------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50                               ; 8.072 ; 8.072 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50                               ; 8.072 ; 8.072 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50                               ; 7.749 ; 7.749 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50                               ; 7.749 ; 7.749 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.826 ; 5.826 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.683 ; 5.683 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 5.826 ; 5.826 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+-----------+---------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+-----------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50                               ; -4.420 ; -4.420 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50                               ; -4.420 ; -4.420 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50                               ; -4.391 ; -4.391 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50                               ; -4.391 ; -4.391 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.990 ; -2.990 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.990 ; -2.990 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -3.074 ; -3.074 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+-----------+---------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 7.618  ; 7.618  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.779  ; 6.779  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 7.618  ; 7.618  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 13.531 ; 13.531 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 13.531 ; 13.531 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 12.828 ; 12.828 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 12.109 ; 12.109 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 12.580 ; 12.580 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 12.634 ; 12.634 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 12.322 ; 12.322 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 12.138 ; 12.138 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 13.703 ; 13.703 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 13.703 ; 13.703 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 13.662 ; 13.662 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 13.421 ; 13.421 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 13.454 ; 13.454 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 13.163 ; 13.163 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 13.387 ; 13.387 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 13.175 ; 13.175 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 15.057 ; 15.057 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 14.231 ; 14.231 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 13.305 ; 13.305 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 14.040 ; 14.040 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 15.057 ; 15.057 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 12.590 ; 12.590 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 13.190 ; 13.190 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 12.886 ; 12.886 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 15.591 ; 15.591 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 13.032 ; 13.032 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 13.053 ; 13.053 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 15.081 ; 15.081 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 15.591 ; 15.591 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 14.640 ; 14.640 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 15.207 ; 15.207 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 14.600 ; 14.600 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 7.126  ; 7.126  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 7.126  ; 7.126  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 7.996  ; 7.996  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 7.996  ; 7.996  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 5.606  ; 5.606  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 7.214  ; 7.214  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.376  ; 6.376  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 7.214  ; 7.214  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 9.737  ; 9.737  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 9.346  ; 9.346  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.722  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 9.737  ; 9.737  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 9.876  ; 9.876  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 9.876  ; 9.876  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 4.722  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 4.722  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.400  ; 9.400  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.400  ; 9.400  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.323  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.451  ; 8.451  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.568  ; 8.568  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.568  ; 8.568  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.323  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.323  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; clk_sample[9]                           ;        ; 6.782  ; Rise       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ;        ; 6.782  ; Rise       ; clk_sample[9]                           ;
; oLEDG[*]    ; clk_sample[9]                           ; 6.782  ;        ; Fall       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ; 6.782  ;        ; Fall       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 2.829 ; 2.829 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 2.829 ; 2.829 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 3.335 ; 3.335 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 4.228 ; 4.228 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 4.864 ; 4.864 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 4.551 ; 4.551 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 4.235 ; 4.235 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 4.430 ; 4.430 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 4.471 ; 4.471 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 4.303 ; 4.303 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 4.228 ; 4.228 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 4.684 ; 4.684 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 4.999 ; 4.999 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 4.926 ; 4.926 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 4.819 ; 4.819 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 4.833 ; 4.833 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 4.684 ; 4.684 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 4.802 ; 4.802 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 4.693 ; 4.693 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 4.697 ; 4.697 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 5.448 ; 5.448 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 5.071 ; 5.071 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 5.392 ; 5.392 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 5.792 ; 5.792 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 4.697 ; 4.697 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 4.932 ; 4.932 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 4.843 ; 4.843 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 4.541 ; 4.541 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 4.541 ; 4.541 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 4.559 ; 4.559 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 5.633 ; 5.633 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 5.839 ; 5.839 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 5.278 ; 5.278 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 5.665 ; 5.665 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 5.316 ; 5.316 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 3.560 ; 3.560 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 3.560 ; 3.560 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 3.022 ; 3.022 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 4.055 ; 4.055 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 3.022 ; 3.022 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 3.264 ; 3.264 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.264 ; 3.264 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 3.745 ; 3.745 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 2.434 ; 5.040 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.040 ; 5.040 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 2.434 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.317 ; 5.317 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.353 ; 5.353 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 5.353 ; 5.353 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 2.434 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 2.434 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.216 ; 4.674 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.998 ; 4.998 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.216 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.674 ; 4.674 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.643 ; 4.643 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.643 ; 4.643 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.216 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.216 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; clk_sample[9]                           ;       ; 3.518 ; Rise       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ;       ; 3.518 ; Rise       ; clk_sample[9]                           ;
; oLEDG[*]    ; clk_sample[9]                           ; 3.518 ;       ; Fall       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ; 3.518 ;       ; Fall       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.327 ;        ;        ; 12.327 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.054 ; 12.054 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.231 ;        ;        ; 12.231 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.033 ;        ;        ; 11.033 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.342 ;        ;        ; 12.342 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.960 ; 11.960 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.694 ;        ;        ; 11.694 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.864 ; 11.864 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 12.008 ;        ;        ; 12.008 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.059 ; 11.059 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.935  ; 9.935  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.842 ;       ;       ; 6.842 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.681 ; 6.681 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.790 ;       ;       ; 6.790 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.250 ;       ;       ; 6.250 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.840 ;       ;       ; 6.840 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.664 ; 6.664 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.537 ;       ;       ; 6.537 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.612 ; 6.612 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.691 ;       ;       ; 6.691 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.272 ; 6.272 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clk_sample[9]                           ; clk_sample[9]                           ; 0        ; 0        ; 0        ; 136      ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9]                           ; 0        ; 0        ; 32       ; 0        ;
; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 65       ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 11689    ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 3        ; 1        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 4        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 54       ; 0        ; 0        ; 0        ;
; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 7        ; 2        ; 0        ; 0        ;
; clk_sample[9]                           ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 1        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 3        ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 108      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 818      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 127      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]                               ; 20       ; 0        ; 0        ; 0        ;
; usonic[9]                               ; usonic[9]                               ; 145      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clk_sample[9]                           ; clk_sample[9]                           ; 0        ; 0        ; 0        ; 136      ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9]                           ; 0        ; 0        ; 32       ; 0        ;
; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 65       ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 11689    ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 3        ; 1        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 4        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 54       ; 0        ; 0        ; 0        ;
; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 7        ; 2        ; 0        ; 0        ;
; clk_sample[9]                           ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 1        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 3        ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 108      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 818      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 127      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]                               ; 20       ; 0        ; 0        ; 0        ;
; usonic[9]                               ; usonic[9]                               ; 145      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 35    ; 35   ;
; Unconstrained Output Ports      ; 54    ; 54   ;
; Unconstrained Output Port Paths ; 5483  ; 5483 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Aug 03 14:53:50 2015
Info: Command: quartus_sta SYSTEM -c SYSTEM
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SYSTEM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 16 -multiply_by 13 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[1]} {CLKPLL_inst|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_ADC:ADC0_instant|CLK_16[1] SPI_MASTER_ADC:ADC0_instant|CLK_16[1]
    Info (332105): create_clock -period 1.000 -name clk_sample[9] clk_sample[9]
    Info (332105): create_clock -period 1.000 -name usonic[9] usonic[9]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.538
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.538      -390.519 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -4.427        -4.793 CLKPLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    -3.566       -59.536 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -1.546       -15.460 usonic[9] 
    Info (332119):    -1.498       -14.432 clk_sample[9] 
    Info (332119):    -1.093       -13.977 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
Info (332146): Worst-case hold slack is -1.723
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.723       -27.568 clk_sample[9] 
    Info (332119):    -1.196        -1.196 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -0.987        -1.801 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.712        -7.120 usonic[9] 
    Info (332119):    -0.049        -0.098 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.141         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.500       -24.000 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -0.500       -16.000 clk_sample[9] 
    Info (332119):    -0.500       -10.000 usonic[9] 
    Info (332119):     5.565         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.307         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.495
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.495      -209.821 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -2.457        -2.615 CLKPLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    -1.808       -26.261 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.193        -1.930 usonic[9] 
    Info (332119):    -0.165        -0.475 clk_sample[9] 
    Info (332119):    -0.015        -0.060 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
Info (332146): Worst-case hold slack is -1.194
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.194       -19.104 clk_sample[9] 
    Info (332119):    -0.977        -0.977 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -0.877        -4.122 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.690        -6.900 usonic[9] 
    Info (332119):    -0.030        -0.060 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.043         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.500       -24.000 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -0.500       -16.000 clk_sample[9] 
    Info (332119):    -0.500       -10.000 usonic[9] 
    Info (332119):     5.565         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.307         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 456 megabytes
    Info: Processing ended: Mon Aug 03 14:53:54 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


