<strong>verilog-auto-end-comment-lines-re</strong> is a variable defined in `<code>verilog-mode.el</code>'.<br/>
Its value is<br/>
"\\(\\<\\(`\\(?:case\\|def\\(?:ault\\|ine\\)\\|e\\(?:ls\\(?:e\\|if\\)\\|nd\\(?:for\\|if\\|protect\\|switch\\|while\\)\\)\\|for\\(?:mat\\)?\\|i\\(?:f\\(?:n?def\\)?\\|nclude\\)\\|let\\|protect\\|switch\\|time\\(?:_?scale\\)\\|undef\\|while\\)\\)\\>\\)\\|\\(\\<\\(begin\\|e\\(?:lse\\|nd\\(?:c\\(?:ase\\|l\\(?:ass\\|ocking\\)\\)\\|function\\|group\\|interface\\|module\\|p\\(?:ackage\\|r\\(?:imitive\\|ogram\\)\\)\\|s\\(?:equence\\|pecify\\)\\|ta\\(?:ble\\|sk\\)\\)?\\)\\|interface\\|join\\(?:_\\(?:any\\|none\\)\\)?\\|\\(?:m\\(?:\\(?:acrom\\)?odul\\)\\|p\\(?:ackag\\|rimitiv\\)\\)e\\)\\>\\)"<br/>
<br/>
  This variable may be risky if used as a file-local variable.<br/>
<br/>
Documentation:<br/>
Not documented as a variable.