{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638412206586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638412206602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 18:30:06 2021 " "Processing started: Wed Dec 01 18:30:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638412206602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638412206602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q1 -c q1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off q1 -c q1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638412206602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638412207559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638412207559 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "q1.v(18) " "Verilog HDL warning at q1.v(18): extended using \"x\" or \"z\"" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638412225737 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "q1.v(38) " "Verilog HDL warning at q1.v(38): extended using \"x\" or \"z\"" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638412225737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R0 r0 q1.v(8) " "Verilog HDL Declaration information at q1.v(8): object \"R0\" differs only in case from object \"r0\" in the same scope" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638412225737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 q1.v(8) " "Verilog HDL Declaration information at q1.v(8): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638412225737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 q1.v(8) " "Verilog HDL Declaration information at q1.v(8): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638412225737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 q1.v(8) " "Verilog HDL Declaration information at q1.v(8): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638412225737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tsel Tsel q1.v(5) " "Verilog HDL Declaration information at q1.v(5): object \"tsel\" differs only in case from object \"Tsel\" in the same scope" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638412225737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tout Tout q1.v(10) " "Verilog HDL Declaration information at q1.v(10): object \"tout\" differs only in case from object \"Tout\" in the same scope" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638412225737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q1.v 6 6 " "Found 6 design units, including 6 entities, in source file q1.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638412225737 ""} { "Info" "ISGN_ENTITY_NAME" "2 Dec " "Found entity 2: Dec" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638412225737 ""} { "Info" "ISGN_ENTITY_NAME" "3 RLE " "Found entity 3: RLE" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638412225737 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux3 " "Found entity 4: Mux3" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638412225737 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mux4 " "Found entity 5: Mux4" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638412225737 ""} { "Info" "ISGN_ENTITY_NAME" "6 vDFF " "Found entity 6: vDFF" {  } { { "q1.v" "" { Text "D:/CPEN211/lpt_3/q1.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638412225737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638412225737 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "q1 " "Top-level design entity \"q1\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1638412225808 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CPEN211/lpt_3/output_files/q1.map.smsg " "Generated suppressed messages file D:/CPEN211/lpt_3/output_files/q1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638412225851 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638412225969 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 01 18:30:25 2021 " "Processing ended: Wed Dec 01 18:30:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638412225969 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638412225969 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638412225969 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638412225969 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638412226733 ""}
