<div id="pf2b8" class="pf w0 h0" data-page-no="2b8"><div class="pc pc2b8 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2b8.png"/><div class="t m0 x1b h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws20b">I2C<span class="ff7">x</span><span class="ws0">_D field descriptions</span></div><div class="t m0 x12c h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x1 h7 y1a7 ff2 fs4 fc0 sc0 ls0">7â€“0</div><div class="t m0 x95 h7 y1a8 ff2 fs4 fc0 sc0 ls0">DATA</div><div class="t m0 x83 h7 y1a7 ff2 fs4 fc0 sc0 ls0">Data</div><div class="t m0 x83 h7 y103a ff2 fs4 fc0 sc0 ls0 ws0">In master transmit mode, when data is written to this register, a data transfer is initiated. The most</div><div class="t m0 x83 h7 y1f31 ff2 fs4 fc0 sc0 ls0 ws0">significant bit is sent first. In master receive mode, reading this register initiates receiving of the next byte</div><div class="t m0 x83 h7 y1f32 ff2 fs4 fc0 sc0 ls0 ws0">of data.</div><div class="t m0 x83 h10 y3d2f ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">When making the transition out of master receive mode, switch the I2C mode before reading the</span></div><div class="t m0 x3b h7 y3d30 ff2 fs4 fc0 sc0 ls0 ws0">Data register to prevent an inadvertent initiation of a master receive data transfer.</div><div class="t m0 x83 h7 y3d31 ff2 fs4 fc0 sc0 ls0 ws0">In slave mode, the same functions are available after an address match occurs.</div><div class="t m0 x83 h7 y3d32 ff2 fs4 fc0 sc0 ls0 ws0">The C1[TX] bit must correctly reflect the desired direction of transfer in master and slave modes for the</div><div class="t m0 x83 h7 y3d33 ff2 fs4 fc0 sc0 ls0 ws0">transmission to begin. For example, if the I2C module is configured for master transmit but a master</div><div class="t m0 x83 h7 y3d34 ff2 fs4 fc0 sc0 ls0 ws0">receive is desired, reading the Data register does not initiate the receive.</div><div class="t m0 x83 h7 y3d35 ff2 fs4 fc0 sc0 ls0 ws0">Reading the Data register returns the last byte received while the I2C module is configured in master</div><div class="t m0 x83 h7 y3d36 ff2 fs4 fc0 sc0 ls0 ws0">receive or slave receive mode. The Data register does not reflect every byte that is transmitted on the I2C</div><div class="t m0 x83 h7 y3d37 ff2 fs4 fc0 sc0 ls0 ws0">bus, and neither can software verify that a byte has been written to the Data register correctly by reading it</div><div class="t m0 x83 h7 y3d38 ff2 fs4 fc0 sc0 ls0">back.</div><div class="t m0 x83 h7 y3d39 ff2 fs4 fc0 sc0 ls0 ws0">In master transmit mode, the first byte of data written to the Data register following assertion of MST (start</div><div class="t m0 x83 h7 y3d3a ff2 fs4 fc0 sc0 ls0 ws0">bit) or assertion of RSTA (repeated start bit) is used for the address transfer and must consist of the</div><div class="t m0 x83 h7 y3d3b ff2 fs4 fc0 sc0 ls0 ws0">calling address (in bits 7-1) concatenated with the required R/<span class="v0">W bit (in position bit 0).</span></div><div class="t m0 x9 h1b y3d3c ff1 fsc fc0 sc0 ls0 ws0">38.3.6<span class="_ _b"> </span>I2C Control Register 2 (I2C<span class="ff7 ws24e">x</span>_C2)</div><div class="t m0 x9 h7 y3d3d ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 5h offset</div><div class="t m0 x81 h1d y3d3e ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y3d3f ff2 fs4 fc0 sc0 ls0 ws492">Read <span class="ws3af ve">GCAEN ADEXT<span class="_ _115"> </span>HDRS<span class="_ _2d"> </span>SBRC<span class="_ _165"> </span>RMEN<span class="_ _159"> </span>AD[10:8]</span></div><div class="t m0 x8b h7 y3d40 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y3d41 ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x49 h9 y3d42 ff1 fs2 fc0 sc0 ls0 ws20b">I2C<span class="ff7">x</span><span class="ws0">_C2 field descriptions</span></div><div class="t m0 x12c h10 y3d43 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y3d44 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x4f h7 y3d45 ff2 fs4 fc0 sc0 ls0">GCAEN</div><div class="t m0 x83 h7 y3d44 ff2 fs4 fc0 sc0 ls0 ws0">General Call Address Enable</div><div class="t m0 x83 h7 y3d46 ff2 fs4 fc0 sc0 ls0 ws0">Enables general call address.</div><div class="t m0 x83 h7 y3d47 ff2 fs4 fc0 sc0 ls0 ws319">0 Disabled</div><div class="t m0 x83 h7 y3d48 ff2 fs4 fc0 sc0 ls0 ws319">1 Enabled</div><div class="t m0 x97 h7 y3d49 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x4f h7 y964 ff2 fs4 fc0 sc0 ls0">ADEXT</div><div class="t m0 x83 h7 y3d49 ff2 fs4 fc0 sc0 ls0 ws0">Address Extension</div><div class="t m0 x83 h7 y3d4a ff2 fs4 fc0 sc0 ls0 ws0">Controls the number of bits used for the slave address.</div><div class="t m0 x83 h7 y3d4b ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>7-bit address scheme</div><div class="t m0 x83 h7 y1558 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>10-bit address scheme</div><div class="t m0 x97 h7 y3d4c ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x95 h7 y3d4d ff2 fs4 fc0 sc0 ls0">HDRS</div><div class="t m0 x83 h7 y3d4c ff2 fs4 fc0 sc0 ls0 ws0">High Drive Select</div><div class="t m0 x83 h7 y3d4e ff2 fs4 fc0 sc0 ls0 ws0">Controls the drive capability of the I2C pads.</div><div class="t m0 x1b h7 y3d4f ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory map and register descriptions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">696<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf2b8" data-dest-detail='[696,"XYZ",null,279.25,null]'><div class="d m1" style="border-style:none;position:absolute;left:121.998000px;bottom:344.750000px;width:32.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2b8" data-dest-detail='[696,"XYZ",null,208.75,null]'><div class="d m1" style="border-style:none;position:absolute;left:178.997000px;bottom:344.750000px;width:30.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2b8" data-dest-detail='[696,"XYZ",null,138.25,null]'><div class="d m1" style="border-style:none;position:absolute;left:237.251000px;bottom:344.750000px;width:25.498000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2b9" data-dest-detail='[697,"XYZ",null,658.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:293.499000px;bottom:344.750000px;width:25.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2b9" data-dest-detail='[697,"XYZ",null,566.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:348.752000px;bottom:344.750000px;width:26.496000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2b9" data-dest-detail='[697,"XYZ",null,453.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:456.491000px;bottom:344.750000px;width:35.019000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
