5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd enum1.3.vcd -o enum1.3.cdd -v enum1.3.v
3 0 $root $root NA 0 0 1
3 0 main main enum1.3.v 1 23 1
2 1 7 70007 0 1 0 0 0 A
2 2 7 10003 0 1 400 0 0 foo
2 3 7 10007 1 37 1006 1 2
2 4 8 70007 0 1 0 0 0 D
2 5 8 10003 0 1 400 0 0 bar
2 6 8 10007 1 37 6 4 5
2 7 9 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 8 9 10003 2 2c 12000a 7 0 32 2 aa aa aa aa aa aa aa aa
2 9 10 70007 0 1 0 0 0 C
2 10 10 10003 0 1 400 0 0 foo
2 11 10 10007 1 37 a 9 10
2 12 11 e000e 0 1 0 0 0 E
2 13 11 8000a 0 1 400 0 0 bar
2 14 11 8000e 1 37 a 12 13
1 A 3 a0006 2 0 0 0 31 0 32 1 0 0 0 0 0 0 0 0
1 B 3 a0009 2 0 0 0 31 0 32 1 1 0 0 0 0 0 0 0
1 C 3 a000c 2 0 0 0 31 0 32 1 4 0 0 0 0 0 0 0
1 foo 3 83000f 2 0 0 0 31 0 32 1 2aa aa aa aa aa aa aa aa
1 D 4 a0006 2 0 0 0 31 0 32 1 0 0 0 0 0 0 0 0
1 E 4 a0009 2 0 0 0 31 0 32 1 1 0 0 0 0 0 0 0
1 bar 4 83000c 2 0 0 0 31 0 32 1 1aa aa aa aa aa aa aa aa
4 14 0 0
4 11 14 14
4 8 11 0
4 6 8 8
4 3 6 6
