// Seed: 1259964846
module module_0 #(
    parameter id_1 = 32'd26
);
  parameter id_1 = {1};
  wire [id_1 : id_1] id_2 = 1, id_3 = -1;
  supply1 id_4 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd67,
    parameter id_3 = 32'd34
) (
    input supply1 _id_0[id_0 : id_3],
    output logic id_1,
    output wor id_2,
    output supply1 _id_3
);
  localparam id_5 = (1);
  always id_1 <= 1;
  logic id_6;
  wire  id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4[-1 :-1||1],
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
endmodule
