$comment
	File created using the following command:
		vcd file arch.msim.vcd -direction
$end
$date
	Tue Mar 25 20:20:20 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ramsub_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " CLRN $end
$var wire 1 # MAR [7] $end
$var wire 1 $ MAR [6] $end
$var wire 1 % MAR [5] $end
$var wire 1 & MAR [4] $end
$var wire 1 ' MAR [3] $end
$var wire 1 ( MAR [2] $end
$var wire 1 ) MAR [1] $end
$var wire 1 * MAR [0] $end
$var wire 1 + MBR [7] $end
$var wire 1 , MBR [6] $end
$var wire 1 - MBR [5] $end
$var wire 1 . MBR [4] $end
$var wire 1 / MBR [3] $end
$var wire 1 0 MBR [2] $end
$var wire 1 1 MBR [1] $end
$var wire 1 2 MBR [0] $end
$var wire 1 3 PC [7] $end
$var wire 1 4 PC [6] $end
$var wire 1 5 PC [5] $end
$var wire 1 6 PC [4] $end
$var wire 1 7 PC [3] $end
$var wire 1 8 PC [2] $end
$var wire 1 9 PC [1] $end
$var wire 1 : PC [0] $end
$var wire 1 ; Q [7] $end
$var wire 1 < Q [6] $end
$var wire 1 = Q [5] $end
$var wire 1 > Q [4] $end
$var wire 1 ? Q [3] $end
$var wire 1 @ Q [2] $end
$var wire 1 A Q [1] $end
$var wire 1 B Q [0] $end
$var wire 1 C uIR [7] $end
$var wire 1 D uIR [6] $end
$var wire 1 E uIR [5] $end
$var wire 1 F uIR [4] $end
$var wire 1 G uIR [3] $end
$var wire 1 H uIR [2] $end
$var wire 1 I uIR [1] $end
$var wire 1 J uIR [0] $end
$var wire 1 K sampler $end
$scope module i1 $end
$var wire 1 L gnd $end
$var wire 1 M vcc $end
$var wire 1 N unknown $end
$var tri1 1 O devclrn $end
$var tri1 1 P devpor $end
$var tri1 1 Q devoe $end
$var wire 1 R inst|inst2|inst7|inst2~0_combout $end
$var wire 1 S CLK~combout $end
$var wire 1 T inst|inst1|inst|dffs[0]~0_combout $end
$var wire 1 U CLRN~combout $end
$var wire 1 V inst|inst2|inst1|inst2~combout $end
$var wire 1 W inst|inst2|inst2|inst2~combout $end
$var wire 1 X inst|inst2|inst3|inst2~combout $end
$var wire 1 Y inst|inst2|inst3|inst~combout $end
$var wire 1 Z inst|inst2|inst4|inst2~combout $end
$var wire 1 [ inst|inst2|inst5|inst2~combout $end
$var wire 1 \ inst|inst2|inst6|inst2~combout $end
$var wire 1 ] inst|inst2|inst7|inst2~combout $end
$var wire 1 ^ inst4|inst2|inst1|inst2~combout $end
$var wire 1 _ inst5|inst2[1]~1_combout $end
$var wire 1 ` inst4|inst2|inst2|inst2~combout $end
$var wire 1 a inst4|inst2|inst2|inst~combout $end
$var wire 1 b inst4|inst2|inst3|inst2~combout $end
$var wire 1 c inst4|inst2|inst4|inst2~combout $end
$var wire 1 d inst5|inst2[7]~7_combout $end
$var wire 1 e inst3|inst|dffs[0]~feeder_combout $end
$var wire 1 f inst3|inst|dffs[2]~feeder_combout $end
$var wire 1 g inst3|inst|dffs[3]~feeder_combout $end
$var wire 1 h inst3|inst|dffs[4]~feeder_combout $end
$var wire 1 i inst3|inst|dffs[5]~feeder_combout $end
$var wire 1 j inst3|inst|dffs[6]~feeder_combout $end
$var wire 1 k inst3|inst|dffs[7]~feeder_combout $end
$var wire 1 l inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a1 $end
$var wire 1 m inst3|inst|dffs[1]~feeder_combout $end
$var wire 1 n inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a6 $end
$var wire 1 o inst4|inst2|inst6|inst2~0_combout $end
$var wire 1 p inst4|inst2|inst6|inst2~combout $end
$var wire 1 q inst5|inst2[6]~6_combout $end
$var wire 1 r inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a5 $end
$var wire 1 s inst5|inst2[5]~5_combout $end
$var wire 1 t inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a4 $end
$var wire 1 u inst5|inst2[4]~4_combout $end
$var wire 1 v inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a3 $end
$var wire 1 w inst5|inst2[3]~3_combout $end
$var wire 1 x inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a2 $end
$var wire 1 y inst5|inst2[2]~2_combout $end
$var wire 1 z inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout $end
$var wire 1 { inst5|inst2[0]~0_combout $end
$var wire 1 | inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a7 $end
$var wire 1 } inst4|inst2|inst7|inst2~0_combout $end
$var wire 1 ~ inst4|inst2|inst7|inst2~combout $end
$var wire 1 !! inst4|inst2|inst5|inst2~combout $end
$var wire 1 "! inst4|inst2|inst|inst2~combout $end
$var wire 1 #! inst2|inst|dffs [7] $end
$var wire 1 $! inst2|inst|dffs [6] $end
$var wire 1 %! inst2|inst|dffs [5] $end
$var wire 1 &! inst2|inst|dffs [4] $end
$var wire 1 '! inst2|inst|dffs [3] $end
$var wire 1 (! inst2|inst|dffs [2] $end
$var wire 1 )! inst2|inst|dffs [1] $end
$var wire 1 *! inst2|inst|dffs [0] $end
$var wire 1 +! inst4|inst1|inst|dffs [7] $end
$var wire 1 ,! inst4|inst1|inst|dffs [6] $end
$var wire 1 -! inst4|inst1|inst|dffs [5] $end
$var wire 1 .! inst4|inst1|inst|dffs [4] $end
$var wire 1 /! inst4|inst1|inst|dffs [3] $end
$var wire 1 0! inst4|inst1|inst|dffs [2] $end
$var wire 1 1! inst4|inst1|inst|dffs [1] $end
$var wire 1 2! inst4|inst1|inst|dffs [0] $end
$var wire 1 3! inst3|inst|dffs [7] $end
$var wire 1 4! inst3|inst|dffs [6] $end
$var wire 1 5! inst3|inst|dffs [5] $end
$var wire 1 6! inst3|inst|dffs [4] $end
$var wire 1 7! inst3|inst|dffs [3] $end
$var wire 1 8! inst3|inst|dffs [2] $end
$var wire 1 9! inst3|inst|dffs [1] $end
$var wire 1 :! inst3|inst|dffs [0] $end
$var wire 1 ;! inst1|srom|rom_block|auto_generated|q_a [7] $end
$var wire 1 <! inst1|srom|rom_block|auto_generated|q_a [6] $end
$var wire 1 =! inst1|srom|rom_block|auto_generated|q_a [5] $end
$var wire 1 >! inst1|srom|rom_block|auto_generated|q_a [4] $end
$var wire 1 ?! inst1|srom|rom_block|auto_generated|q_a [3] $end
$var wire 1 @! inst1|srom|rom_block|auto_generated|q_a [2] $end
$var wire 1 A! inst1|srom|rom_block|auto_generated|q_a [1] $end
$var wire 1 B! inst1|srom|rom_block|auto_generated|q_a [0] $end
$var wire 1 C! inst|inst1|inst|dffs [7] $end
$var wire 1 D! inst|inst1|inst|dffs [6] $end
$var wire 1 E! inst|inst1|inst|dffs [5] $end
$var wire 1 F! inst|inst1|inst|dffs [4] $end
$var wire 1 G! inst|inst1|inst|dffs [3] $end
$var wire 1 H! inst|inst1|inst|dffs [2] $end
$var wire 1 I! inst|inst1|inst|dffs [1] $end
$var wire 1 J! inst|inst1|inst|dffs [0] $end
$var wire 1 K! inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 L! inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 M! inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 N! inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 O! inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 P! inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 Q! inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 R! inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 S! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [7] $end
$var wire 1 T! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [6] $end
$var wire 1 U! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [5] $end
$var wire 1 V! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [4] $end
$var wire 1 W! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [3] $end
$var wire 1 X! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [2] $end
$var wire 1 Y! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1] $end
$var wire 1 Z! inst6|content_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0*
0)
0(
0'
0&
0%
0$
0#
02
01
00
0/
0.
0-
0,
0+
0:
09
08
07
06
05
04
03
0B
0A
0@
0?
0>
0=
0<
0;
0J
0I
0H
0G
0F
0E
0D
0C
xK
0L
1M
xN
1O
1P
1Q
1R
0S
1T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
1o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
1}
0~
0!!
0"!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0:!
09!
08!
07!
06!
05!
04!
03!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
$end
#5000
1"
1U
0K
#15000
1!
1S
1K
#15001
1Q!
1A!
1"!
1I
#20000
0!
0S
0K
1J!
12!
1V
0T
0"!
1{
1^
1:
#25000
1!
1S
1K
#25001
0Q!
1M!
0A!
1=!
1"!
0^
0I
1E
#30000
0!
0S
0K
0J!
1I!
1T
#30001
1V!
1t
1h
1>
#35000
1!
1S
1K
#35001
1R!
0M!
1B!
0=!
1J
0E
#40000
0!
0S
0K
1J!
1&!
1W
0V
0T
1&
#45000
1!
1S
1K
#45001
0R!
1O!
1M!
0B!
1?!
1=!
0{
1u
0J
1G
1E
#50000
0!
0S
0K
0J!
0I!
1H!
1T
#50001
1Z!
1X!
1T!
1z
1x
1n
1e
1f
1j
1B
1@
1<
#55000
1!
1S
1K
#55001
1P!
0O!
0M!
1@!
0?!
0=!
1{
0u
1H
0G
0E
#60000
0!
0S
0K
1J!
1:!
18!
16!
14!
1V
0T
12
10
1.
1,
#65000
1!
1S
1K
#65001
1Q!
0P!
1A!
0@!
0"!
1^
1I
0H
#70000
0!
0S
0K
0J!
1I!
11!
02!
1T
1_
1"!
0{
19
0:
#75000
1!
1S
1K
#75001
0Q!
1M!
0A!
1=!
0"!
0I
1E
#80000
0!
0S
0K
1J!
1X
0W
0V
0T
#80001
1Y!
0V!
0T!
1l
0t
0n
1m
0h
0j
1A
0>
0<
#85000
1!
1S
1K
#85001
1R!
0M!
1B!
0=!
1J
0E
#90000
0!
0S
0K
0J!
0I!
0H!
1G!
0&!
1(!
1*!
1)!
1T
0&
1(
1*
1)
#95000
1!
1S
1K
#95001
0R!
1O!
1N!
0B!
1?!
1>!
1{
1y
0J
1G
1F
#100000
0!
0S
0K
1J!
1V
0T
#105000
1!
1S
1K
#105001
1Q!
0O!
0N!
1M!
1A!
0?!
0>!
1=!
1"!
0{
0y
1I
0G
0F
1E
#110000
0!
0S
0K
0J!
1I!
12!
1T
0"!
1{
1`
0^
1:
#115000
1!
1S
1K
#120000
0!
0S
0K
1J!
01!
10!
02!
1W
0V
0T
0_
1y
1"!
0{
09
18
0:
#120001
0Z!
0Y!
0X!
0z
0l
0x
0e
0m
0f
0B
0A
0@
#125000
1!
1S
1K
#130000
0!
0S
0K
0J!
0I!
1H!
12!
1T
0"!
1{
1^
1:
#135000
1!
1S
1K
#140000
0!
0S
0K
1J!
11!
02!
1V
0T
1_
1"!
0{
19
0:
#145000
1!
1S
1K
#150000
0!
0S
0K
0J!
1I!
12!
1T
0"!
1{
1a
0`
0^
1:
1b
#155000
1!
1S
1K
#160000
0!
0S
0K
1J!
01!
00!
1/!
02!
1Y
0X
0W
0V
0T
0a
0_
0y
1w
1c
0b
1"!
0{
09
08
17
0:
1Z
0c
1b
#160001
1Z!
1X!
1V!
1T!
1z
1x
1t
1n
1e
1f
1h
1j
1B
1@
1>
1<
#165000
1!
1S
1K
#170000
0!
0S
0K
0J!
0I!
0H!
0G!
1F!
12!
0Y
1T
1[
0Z
0"!
1{
1^
1:
0[
1Z
#170001
0Z!
0X!
0V!
0T!
0z
0x
0t
0n
0e
0f
0h
0j
0B
0@
0>
0<
#175000
1!
1S
1K
#180000
0!
0S
0K
1J!
11!
02!
1V
0T
1_
1"!
0{
19
0:
#185000
1!
1S
1K
#190000
0!
0S
0K
0J!
1I!
12!
1T
0"!
1{
1`
0^
1:
#195000
1!
1S
1K
#200000
0!
0S
0K
1J!
01!
10!
02!
1W
0V
0T
0_
1y
1"!
0{
09
18
0:
#205000
1!
1S
1K
#210000
0!
0S
0K
0J!
0I!
1H!
12!
1T
0"!
1{
1^
1:
#215000
1!
1S
1K
#220000
0!
0S
0K
1J!
11!
02!
1V
0T
1_
1"!
0{
19
0:
#225000
1!
1S
1K
#230000
0"
0!
0U
0S
0K
0J!
0H!
0F!
01!
00!
0/!
0:!
08!
06!
04!
0(!
0*!
0)!
0W
0V
1T
0Z
0`
0_
0^
0y
0w
0b
09
08
07
02
00
0.
0,
0(
0*
0)
#235000
1"
1!
1U
1S
1K
#235001
0M!
0=!
0E
#240000
0"
0!
0U
0S
0K
#245000
1"
1!
1U
1S
1K
#250000
0"
0!
0U
0S
0K
#255000
1"
1!
1U
1S
1K
#260000
0"
0!
0U
0S
0K
#265000
1"
1!
1U
1S
1K
#270000
0"
0!
0U
0S
0K
#275000
1"
1!
1U
1S
1K
#280000
0"
0!
0U
0S
0K
#285000
1"
1!
1U
1S
1K
#290000
0"
0!
0U
0S
0K
#295000
1"
1!
1U
1S
1K
#300000
0"
0!
0U
0S
0K
#305000
1"
1!
1U
1S
1K
#310000
0"
0!
0U
0S
0K
#315000
1"
1!
1U
1S
1K
#320000
0"
0!
0U
0S
0K
#325000
1"
1!
1U
1S
1K
#330000
0"
0!
0U
0S
0K
#335000
1"
1!
1U
1S
1K
#340000
0"
0!
0U
0S
0K
#345000
1"
1!
1U
1S
1K
#350000
0"
0!
0U
0S
0K
#355000
1"
1!
1U
1S
1K
#360000
0"
0!
0U
0S
0K
#365000
1"
1!
1U
1S
1K
#370000
0"
0!
0U
0S
0K
#375000
1"
1!
1U
1S
1K
#380000
0"
0!
0U
0S
0K
#385000
1"
1!
1U
1S
1K
#390000
0"
0!
0U
0S
0K
#395000
1"
1!
1U
1S
1K
#400000
0"
0!
0U
0S
0K
#405000
1"
1!
1U
1S
1K
#410000
0"
0!
0U
0S
0K
#415000
1"
1!
1U
1S
1K
#420000
0"
0!
0U
0S
0K
#425000
1"
1!
1U
1S
1K
#430000
0"
0!
0U
0S
0K
#435000
1"
1!
1U
1S
1K
#440000
0"
0!
0U
0S
0K
#445000
1"
1!
1U
1S
1K
#450000
0"
0!
0U
0S
0K
#455000
1"
1!
1U
1S
1K
#460000
0"
0!
0U
0S
0K
#465000
1"
1!
1U
1S
1K
#470000
0"
0!
0U
0S
0K
#475000
1"
1!
1U
1S
1K
#480000
0"
0!
0U
0S
0K
#485000
1"
1!
1U
1S
1K
#490000
0"
0!
0U
0S
0K
#495000
1"
1!
1U
1S
1K
#500000
0"
0!
0U
0S
0K
#505000
1"
1!
1U
1S
1K
#510000
0"
0!
0U
0S
0K
#515000
1"
1!
1U
1S
1K
#520000
0"
0!
0U
0S
0K
#525000
1"
1!
1U
1S
1K
#530000
0"
0!
0U
0S
0K
#535000
1"
1!
1U
1S
1K
#540000
0"
0!
0U
0S
0K
#545000
1"
1!
1U
1S
1K
#550000
0"
0!
0U
0S
0K
#555000
1"
1!
1U
1S
1K
#560000
0"
0!
0U
0S
0K
#565000
1"
1!
1U
1S
1K
#570000
0"
0!
0U
0S
0K
#575000
1"
1!
1U
1S
1K
#580000
0"
0!
0U
0S
0K
#585000
1"
1!
1U
1S
1K
#590000
0"
0!
0U
0S
0K
#595000
1"
1!
1U
1S
1K
#600000
0"
0!
0U
0S
0K
#605000
1"
1!
1U
1S
1K
#610000
0"
0!
0U
0S
0K
#615000
1"
1!
1U
1S
1K
#620000
0"
0!
0U
0S
0K
#625000
1"
1!
1U
1S
1K
#630000
0"
0!
0U
0S
0K
#635000
1"
1!
1U
1S
1K
#640000
0"
0!
0U
0S
0K
#645000
1"
1!
1U
1S
1K
#650000
0"
0!
0U
0S
0K
#655000
1"
1!
1U
1S
1K
#660000
0"
0!
0U
0S
0K
#665000
1"
1!
1U
1S
1K
#670000
0"
0!
0U
0S
0K
#675000
1"
1!
1U
1S
1K
#680000
0"
0!
0U
0S
0K
#685000
1"
1!
1U
1S
1K
#690000
0"
0!
0U
0S
0K
#695000
1"
1!
1U
1S
1K
#700000
0"
0!
0U
0S
0K
#705000
1"
1!
1U
1S
1K
#710000
0"
0!
0U
0S
0K
#715000
1"
1!
1U
1S
1K
#720000
0"
0!
0U
0S
0K
#725000
1"
1!
1U
1S
1K
#730000
0"
0!
0U
0S
0K
#735000
1"
1!
1U
1S
1K
#740000
0"
0!
0U
0S
0K
#745000
1"
1!
1U
1S
1K
#750000
0"
0!
0U
0S
0K
#755000
1"
1!
1U
1S
1K
#760000
0"
0!
0U
0S
0K
#765000
1"
1!
1U
1S
1K
#770000
0"
0!
0U
0S
0K
#775000
1"
1!
1U
1S
1K
#780000
0"
0!
0U
0S
0K
#785000
1"
1!
1U
1S
1K
#790000
0"
0!
0U
0S
0K
#795000
1"
1!
1U
1S
1K
#800000
0"
0!
0U
0S
0K
#805000
1"
1!
1U
1S
1K
#810000
0"
0!
0U
0S
0K
#815000
1"
1!
1U
1S
1K
#820000
0"
0!
0U
0S
0K
#825000
1"
1!
1U
1S
1K
#830000
0"
0!
0U
0S
0K
#835000
1"
1!
1U
1S
1K
#840000
0"
0!
0U
0S
0K
#845000
1"
1!
1U
1S
1K
#850000
0"
0!
0U
0S
0K
#855000
1"
1!
1U
1S
1K
#860000
0"
0!
0U
0S
0K
#865000
1"
1!
1U
1S
1K
#870000
0"
0!
0U
0S
0K
#875000
1"
1!
1U
1S
1K
#880000
0"
0!
0U
0S
0K
#885000
1"
1!
1U
1S
1K
#890000
0"
0!
0U
0S
0K
#895000
1"
1!
1U
1S
1K
#900000
0"
0!
0U
0S
0K
#905000
1"
1!
1U
1S
1K
#910000
0"
0!
0U
0S
0K
#915000
1"
1!
1U
1S
1K
#920000
0"
0!
0U
0S
0K
#925000
1"
1!
1U
1S
1K
#930000
0"
0!
0U
0S
0K
#935000
1"
1!
1U
1S
1K
#940000
0"
0!
0U
0S
0K
#945000
1"
1!
1U
1S
1K
#950000
0"
0!
0U
0S
0K
#955000
1"
1!
1U
1S
1K
#960000
0"
0!
0U
0S
0K
#965000
1"
1!
1U
1S
1K
#970000
0"
0!
0U
0S
0K
#975000
1"
1!
1U
1S
1K
#980000
0"
0!
0U
0S
0K
#985000
1"
1!
1U
1S
1K
#990000
0"
0!
0U
0S
0K
#995000
1"
1!
1U
1S
1K
#1000000
