Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_ato_max/src/netlist_0/runs/physical_design/34-openroad-resizertimingpostgrt/netlist_0.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_0
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     4016
Number of terminals:      128
Number of snets:          2
Number of nets:           1353

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 361.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 64552.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 12723.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 690.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 672.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1393 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 355 unique inst patterns.
[INFO DRT-0084]   Complete 1230 groups.
#scanned instances     = 4016
#unique  instances     = 361
#stdCellGenAp          = 11224
#stdCellValidPlanarAp  = 298
#stdCellValidViaAp     = 8111
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4639
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:04, memory = 134.00 (MB), peak = 134.00 (MB)

Number of guides:     14629

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 4764.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4242.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2367.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 142.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 24.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 7155 vertical wires in 1 frboxes and 4384 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 580 vertical wires in 1 frboxes and 1405 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.84 (MB), peak = 159.31 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 147.59 (MB), peak = 159.31 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 197.61 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 255.91 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 271.34 (MB).
    Completing 40% with 179 violations.
    elapsed time = 00:00:00, memory = 302.98 (MB).
    Completing 50% with 179 violations.
    elapsed time = 00:00:01, memory = 320.64 (MB).
    Completing 60% with 409 violations.
    elapsed time = 00:00:01, memory = 317.17 (MB).
    Completing 70% with 409 violations.
    elapsed time = 00:00:02, memory = 333.17 (MB).
    Completing 80% with 409 violations.
    elapsed time = 00:00:02, memory = 338.22 (MB).
    Completing 90% with 563 violations.
    elapsed time = 00:00:03, memory = 374.75 (MB).
    Completing 100% with 747 violations.
    elapsed time = 00:00:03, memory = 376.97 (MB).
[INFO DRT-0199]   Number of violations = 1077.
Viol/Layer         li1   met1    via   met2   met3
Metal Spacing       18    118      0     31     11
Min Hole             0      2      0      0      0
Recheck              0    228      0     94      8
Short                0    500      1     66      0
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:04, memory = 397.38 (MB), peak = 634.33 (MB)
Total wire length = 75915 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36939 um.
Total wire length on LAYER met2 = 35185 um.
Total wire length on LAYER met3 = 2758 um.
Total wire length on LAYER met4 = 1032 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 13211.
Up-via summary (total 13211):.

------------------------
 FR_MASTERSLICE        0
            li1     5906
           met1     7025
           met2      238
           met3       42
           met4        0
------------------------
                   13211


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1077 violations.
    elapsed time = 00:00:00, memory = 402.11 (MB).
    Completing 20% with 1077 violations.
    elapsed time = 00:00:00, memory = 405.39 (MB).
    Completing 30% with 1077 violations.
    elapsed time = 00:00:00, memory = 406.62 (MB).
    Completing 40% with 888 violations.
    elapsed time = 00:00:00, memory = 424.20 (MB).
    Completing 50% with 888 violations.
    elapsed time = 00:00:01, memory = 426.70 (MB).
    Completing 60% with 653 violations.
    elapsed time = 00:00:01, memory = 425.58 (MB).
    Completing 70% with 653 violations.
    elapsed time = 00:00:01, memory = 425.62 (MB).
    Completing 80% with 653 violations.
    elapsed time = 00:00:02, memory = 425.80 (MB).
    Completing 90% with 465 violations.
    elapsed time = 00:00:02, memory = 432.47 (MB).
    Completing 100% with 262 violations.
    elapsed time = 00:00:03, memory = 432.73 (MB).
[INFO DRT-0199]   Number of violations = 265.
Viol/Layer        met1   met2   met3
Metal Spacing       32     18      2
Recheck              1      2      0
Short              197     13      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:03, memory = 443.88 (MB), peak = 676.94 (MB)
Total wire length = 75387 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36575 um.
Total wire length on LAYER met2 = 34964 um.
Total wire length on LAYER met3 = 2796 um.
Total wire length on LAYER met4 = 1050 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 13167.
Up-via summary (total 13167):.

------------------------
 FR_MASTERSLICE        0
            li1     5900
           met1     6978
           met2      246
           met3       43
           met4        0
------------------------
                   13167


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 265 violations.
    elapsed time = 00:00:00, memory = 443.88 (MB).
    Completing 20% with 265 violations.
    elapsed time = 00:00:00, memory = 443.88 (MB).
    Completing 30% with 265 violations.
    elapsed time = 00:00:00, memory = 443.94 (MB).
    Completing 40% with 298 violations.
    elapsed time = 00:00:00, memory = 443.88 (MB).
    Completing 50% with 298 violations.
    elapsed time = 00:00:01, memory = 444.11 (MB).
    Completing 60% with 280 violations.
    elapsed time = 00:00:01, memory = 444.08 (MB).
    Completing 70% with 280 violations.
    elapsed time = 00:00:01, memory = 444.16 (MB).
    Completing 80% with 280 violations.
    elapsed time = 00:00:02, memory = 444.28 (MB).
    Completing 90% with 271 violations.
    elapsed time = 00:00:03, memory = 451.12 (MB).
    Completing 100% with 256 violations.
    elapsed time = 00:00:03, memory = 450.55 (MB).
[INFO DRT-0199]   Number of violations = 259.
Viol/Layer        met1   met2
Metal Spacing       42     18
Min Hole             1      0
Recheck              2      1
Short              191      4
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:03, memory = 462.55 (MB), peak = 697.53 (MB)
Total wire length = 75202 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36584 um.
Total wire length on LAYER met2 = 34808 um.
Total wire length on LAYER met3 = 2752 um.
Total wire length on LAYER met4 = 1057 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 13114.
Up-via summary (total 13114):.

------------------------
 FR_MASTERSLICE        0
            li1     5900
           met1     6929
           met2      240
           met3       45
           met4        0
------------------------
                   13114


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 259 violations.
    elapsed time = 00:00:00, memory = 462.55 (MB).
    Completing 20% with 259 violations.
    elapsed time = 00:00:00, memory = 463.83 (MB).
    Completing 30% with 259 violations.
    elapsed time = 00:00:00, memory = 464.91 (MB).
    Completing 40% with 182 violations.
    elapsed time = 00:00:00, memory = 463.97 (MB).
    Completing 50% with 182 violations.
    elapsed time = 00:00:00, memory = 465.33 (MB).
    Completing 60% with 147 violations.
    elapsed time = 00:00:01, memory = 465.34 (MB).
    Completing 70% with 147 violations.
    elapsed time = 00:00:01, memory = 465.97 (MB).
    Completing 80% with 147 violations.
    elapsed time = 00:00:01, memory = 465.97 (MB).
    Completing 90% with 94 violations.
    elapsed time = 00:00:01, memory = 465.97 (MB).
    Completing 100% with 23 violations.
    elapsed time = 00:00:02, memory = 465.97 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1   met2
Metal Spacing        6      5
Short               12      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 466.66 (MB), peak = 700.62 (MB)
Total wire length = 75165 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35757 um.
Total wire length on LAYER met2 = 34880 um.
Total wire length on LAYER met3 = 3476 um.
Total wire length on LAYER met4 = 1052 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 13330.
Up-via summary (total 13330):.

------------------------
 FR_MASTERSLICE        0
            li1     5900
           met1     7016
           met2      369
           met3       45
           met4        0
------------------------
                   13330


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 466.66 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 466.66 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:00, memory = 466.66 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:00, memory = 466.66 (MB).
    Completing 50% with 21 violations.
    elapsed time = 00:00:00, memory = 466.66 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:00, memory = 466.69 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:00, memory = 466.69 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:00, memory = 466.69 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:00, memory = 466.69 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 466.69 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 466.69 (MB), peak = 700.64 (MB)
Total wire length = 75160 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35720 um.
Total wire length on LAYER met2 = 34868 um.
Total wire length on LAYER met3 = 3501 um.
Total wire length on LAYER met4 = 1069 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 13339.
Up-via summary (total 13339):.

------------------------
 FR_MASTERSLICE        0
            li1     5900
           met1     7020
           met2      372
           met3       47
           met4        0
------------------------
                   13339


[INFO DRT-0198] Complete detail routing.
Total wire length = 75160 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35720 um.
Total wire length on LAYER met2 = 34868 um.
Total wire length on LAYER met3 = 3501 um.
Total wire length on LAYER met4 = 1069 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 13339.
Up-via summary (total 13339):.

------------------------
 FR_MASTERSLICE        0
            li1     5900
           met1     7020
           met2      372
           met3       47
           met4        0
------------------------
                   13339


[INFO DRT-0267] cpu time = 00:00:50, elapsed time = 00:00:15, memory = 466.69 (MB), peak = 700.64 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_ato_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_ato_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_ato_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_ato_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_ato_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.sdc'…
