C:/verilog/20231223_2016contest/B_ICC2016_preliminary_grad_cell-based/Exercise/LBP.v {1 {vlog -work work -stats=none C:/verilog/20231223_2016contest/B_ICC2016_preliminary_grad_cell-based/Exercise/LBP.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module LBP

Top level modules:
	LBP

} {} {}} C:/verilog/20231223_2016contest/B_ICC2016_preliminary_grad_cell-based/Exercise/testfixture.v {1 {vlog -work work -stats=none C:/verilog/20231223_2016contest/B_ICC2016_preliminary_grad_cell-based/Exercise/testfixture.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module testfixture
-- Compiling module lbp_mem

Top level modules:
	testfixture

} {} {}}
