#![no_std]
#![allow(non_camel_case_types, non_snake_case, non_upper_case_globals)]
#[repr(i32)]
pub enum IRQn_Type {
    NonMaskableInt_IRQn = -14,
    MemoryManagement_IRQn = -12,
    BusFault_IRQn = -11,
    UsageFault_IRQn = -10,
    SVCall_IRQn = -5,
    DebugMonitor_IRQn = -4,
    PendSV_IRQn = -2,
    SysTick_IRQn = -1,
    WWDG_IRQn = 0,
    PVD_IRQn = 1,
    TAMP_STAMP_IRQn = 2,
    RTC_WKUP_IRQn = 3,
    FLASH_IRQn = 4,
    RCC_IRQn = 5,
    EXTI0_IRQn = 6,
    EXTI1_IRQn = 7,
    EXTI2_IRQn = 8,
    EXTI3_IRQn = 9,
    EXTI4_IRQn = 10,
    DMA1_Stream0_IRQn = 11,
    DMA1_Stream1_IRQn = 12,
    DMA1_Stream2_IRQn = 13,
    DMA1_Stream3_IRQn = 14,
    DMA1_Stream4_IRQn = 15,
    DMA1_Stream5_IRQn = 16,
    DMA1_Stream6_IRQn = 17,
    ADC_IRQn = 18,
    CAN1_TX_IRQn = 19,
    CAN1_RX0_IRQn = 20,
    CAN1_RX1_IRQn = 21,
    CAN1_SCE_IRQn = 22,
    EXTI9_5_IRQn = 23,
    TIM1_BRK_TIM9_IRQn = 24,
    TIM1_UP_TIM10_IRQn = 25,
    TIM1_TRG_COM_TIM11_IRQn = 26,
    TIM1_CC_IRQn = 27,
    TIM2_IRQn = 28,
    TIM3_IRQn = 29,
    TIM4_IRQn = 30,
    I2C1_EV_IRQn = 31,
    I2C1_ER_IRQn = 32,
    I2C2_EV_IRQn = 33,
    I2C2_ER_IRQn = 34,
    SPI1_IRQn = 35,
    SPI2_IRQn = 36,
    USART1_IRQn = 37,
    USART2_IRQn = 38,
    USART3_IRQn = 39,
    EXTI15_10_IRQn = 40,
    RTC_Alarm_IRQn = 41,
    OTG_FS_WKUP_IRQn = 42,
    TIM8_BRK_TIM12_IRQn = 43,
    TIM8_UP_TIM13_IRQn = 44,
    TIM8_TRG_COM_TIM14_IRQn = 45,
    TIM8_CC_IRQn = 46,
    DMA1_Stream7_IRQn = 47,
    FSMC_IRQn = 48,
    SDIO_IRQn = 49,
    TIM5_IRQn = 50,
    SPI3_IRQn = 51,
    UART4_IRQn = 52,
    UART5_IRQn = 53,
    TIM6_DAC_IRQn = 54,
    TIM7_IRQn = 55,
    DMA2_Stream0_IRQn = 56,
    DMA2_Stream1_IRQn = 57,
    DMA2_Stream2_IRQn = 58,
    DMA2_Stream3_IRQn = 59,
    DMA2_Stream4_IRQn = 60,
    ETH_IRQn = 61,
    ETH_WKUP_IRQn = 62,
    CAN2_TX_IRQn = 63,
    CAN2_RX0_IRQn = 64,
    CAN2_RX1_IRQn = 65,
    CAN2_SCE_IRQn = 66,
    OTG_FS_IRQn = 67,
    DMA2_Stream5_IRQn = 68,
    DMA2_Stream6_IRQn = 69,
    DMA2_Stream7_IRQn = 70,
    USART6_IRQn = 71,
    I2C3_EV_IRQn = 72,
    I2C3_ER_IRQn = 73,
    OTG_HS_EP1_OUT_IRQn = 74,
    OTG_HS_EP1_IN_IRQn = 75,
    OTG_HS_WKUP_IRQn = 76,
    OTG_HS_IRQn = 77,
    DCMI_IRQn = 78,
    RNG_IRQn = 80,
    FPU_IRQn = 81,
}
#[repr(C)]
pub struct ADC_TypeDef {
    pub SR: u32,
    pub CR1: u32,
    pub CR2: u32,
    pub SMPR1: u32,
    pub SMPR2: u32,
    pub JOFR1: u32,
    pub JOFR2: u32,
    pub JOFR3: u32,
    pub JOFR4: u32,
    pub HTR: u32,
    pub LTR: u32,
    pub SQR1: u32,
    pub SQR2: u32,
    pub SQR3: u32,
    pub JSQR: u32,
    pub JDR1: u32,
    pub JDR2: u32,
    pub JDR3: u32,
    pub JDR4: u32,
    pub DR: u32,
}
#[repr(C)]
pub struct ADC_Common_TypeDef {
    pub CSR: u32,
    pub CCR: u32,
    pub CDR: u32,
}
#[repr(C)]
pub struct CAN_TxMailBox_TypeDef {
    pub TIR: u32,
    pub TDTR: u32,
    pub TDLR: u32,
    pub TDHR: u32,
}
#[repr(C)]
pub struct CAN_FIFOMailBox_TypeDef {
    pub RIR: u32,
    pub RDTR: u32,
    pub RDLR: u32,
    pub RDHR: u32,
}
#[repr(C)]
pub struct CAN_FilterRegister_TypeDef {
    pub FR1: u32,
    pub FR2: u32,
}
#[repr(C)]
pub struct CAN_TypeDef {
    pub MCR: u32,
    pub MSR: u32,
    pub TSR: u32,
    pub RF0R: u32,
    pub RF1R: u32,
    pub IER: u32,
    pub ESR: u32,
    pub BTR: u32,
    pub RESERVED0: [u32; 88],
    pub sTxMailBox: [u32; 3],
    pub sFIFOMailBox: [u32; 2],
    pub RESERVED1: [u32; 12],
    pub FMR: u32,
    pub FM1R: u32,
    pub RESERVED2: u32,
    pub FS1R: u32,
    pub RESERVED3: u32,
    pub FFA1R: u32,
    pub RESERVED4: u32,
    pub FA1R: u32,
    pub RESERVED5: [u32; 8],
    pub sFilterRegister: [u32; 28],
}
#[repr(C)]
pub struct CRC_TypeDef {
    pub DR: u32,
    pub IDR: u32,
    pub RESERVED0: u32,
    pub RESERVED1: u32,
    pub CR: u32,
}
#[repr(C)]
pub struct DAC_TypeDef {
    pub CR: u32,
    pub SWTRIGR: u32,
    pub DHR12R1: u32,
    pub DHR12L1: u32,
    pub DHR8R1: u32,
    pub DHR12R2: u32,
    pub DHR12L2: u32,
    pub DHR8R2: u32,
    pub DHR12RD: u32,
    pub DHR12LD: u32,
    pub DHR8RD: u32,
    pub DOR1: u32,
    pub DOR2: u32,
    pub SR: u32,
}
#[repr(C)]
pub struct DBGMCU_TypeDef {
    pub IDCODE: u32,
    pub CR: u32,
    pub APB1FZ: u32,
    pub APB2FZ: u32,
}
#[repr(C)]
pub struct DCMI_TypeDef {
    pub CR: u32,
    pub SR: u32,
    pub RISR: u32,
    pub IER: u32,
    pub MISR: u32,
    pub ICR: u32,
    pub ESCR: u32,
    pub ESUR: u32,
    pub CWSTRTR: u32,
    pub CWSIZER: u32,
    pub DR: u32,
}
#[repr(C)]
pub struct DMA_Stream_TypeDef {
    pub CR: u32,
    pub NDTR: u32,
    pub PAR: u32,
    pub M0AR: u32,
    pub M1AR: u32,
    pub FCR: u32,
}
#[repr(C)]
pub struct DMA_TypeDef {
    pub LISR: u32,
    pub HISR: u32,
    pub LIFCR: u32,
    pub HIFCR: u32,
}
#[repr(C)]
pub struct ETH_TypeDef {
    pub MACCR: u32,
    pub MACFFR: u32,
    pub MACHTHR: u32,
    pub MACHTLR: u32,
    pub MACMIIAR: u32,
    pub MACMIIDR: u32,
    pub MACFCR: u32,
    pub MACVLANTR: u32,
    pub RESERVED0: [u32; 2],
    pub MACRWUFFR: u32,
    pub MACPMTCSR: u32,
    pub RESERVED1: u32,
    pub MACDBGR: u32,
    pub MACSR: u32,
    pub MACIMR: u32,
    pub MACA0HR: u32,
    pub MACA0LR: u32,
    pub MACA1HR: u32,
    pub MACA1LR: u32,
    pub MACA2HR: u32,
    pub MACA2LR: u32,
    pub MACA3HR: u32,
    pub MACA3LR: u32,
    pub RESERVED2: [u32; 40],
    pub MMCCR: u32,
    pub MMCRIR: u32,
    pub MMCTIR: u32,
    pub MMCRIMR: u32,
    pub MMCTIMR: u32,
    pub RESERVED3: [u32; 14],
    pub MMCTGFSCCR: u32,
    pub MMCTGFMSCCR: u32,
    pub RESERVED4: [u32; 5],
    pub MMCTGFCR: u32,
    pub RESERVED5: [u32; 10],
    pub MMCRFCECR: u32,
    pub MMCRFAECR: u32,
    pub RESERVED6: [u32; 10],
    pub MMCRGUFCR: u32,
    pub RESERVED7: [u32; 334],
    pub PTPTSCR: u32,
    pub PTPSSIR: u32,
    pub PTPTSHR: u32,
    pub PTPTSLR: u32,
    pub PTPTSHUR: u32,
    pub PTPTSLUR: u32,
    pub PTPTSAR: u32,
    pub PTPTTHR: u32,
    pub PTPTTLR: u32,
    pub RESERVED8: u32,
    pub PTPTSSR: u32,
    pub RESERVED9: [u32; 565],
    pub DMABMR: u32,
    pub DMATPDR: u32,
    pub DMARPDR: u32,
    pub DMARDLAR: u32,
    pub DMATDLAR: u32,
    pub DMASR: u32,
    pub DMAOMR: u32,
    pub DMAIER: u32,
    pub DMAMFBOCR: u32,
    pub DMARSWTR: u32,
    pub RESERVED10: [u32; 8],
    pub DMACHTDR: u32,
    pub DMACHRDR: u32,
    pub DMACHTBAR: u32,
    pub DMACHRBAR: u32,
}
#[repr(C)]
pub struct EXTI_TypeDef {
    pub IMR: u32,
    pub EMR: u32,
    pub RTSR: u32,
    pub FTSR: u32,
    pub SWIER: u32,
    pub PR: u32,
}
#[repr(C)]
pub struct FLASH_TypeDef {
    pub ACR: u32,
    pub KEYR: u32,
    pub OPTKEYR: u32,
    pub SR: u32,
    pub CR: u32,
    pub OPTCR: u32,
    pub OPTCR1: u32,
}
#[repr(C)]
pub struct FSMC_Bank1_TypeDef {
    pub BTCR: [u32; 8],
}
#[repr(C)]
pub struct FSMC_Bank1E_TypeDef {
    pub BWTR: [u32; 7],
}
#[repr(C)]
pub struct FSMC_Bank2_3_TypeDef {
    pub PCR2: u32,
    pub SR2: u32,
    pub PMEM2: u32,
    pub PATT2: u32,
    pub RESERVED0: u32,
    pub ECCR2: u32,
    pub RESERVED1: u32,
    pub RESERVED2: u32,
    pub PCR3: u32,
    pub SR3: u32,
    pub PMEM3: u32,
    pub PATT3: u32,
    pub RESERVED3: u32,
    pub ECCR3: u32,
}
#[repr(C)]
pub struct FSMC_Bank4_TypeDef {
    pub PCR4: u32,
    pub SR4: u32,
    pub PMEM4: u32,
    pub PATT4: u32,
    pub PIO4: u32,
}
#[repr(C)]
pub struct GPIO_TypeDef {
    pub MODER: u32,
    pub OTYPER: u32,
    pub OSPEEDR: u32,
    pub PUPDR: u32,
    pub IDR: u32,
    pub ODR: u32,
    pub BSRR: u32,
    pub LCKR: u32,
    pub AFR: [u32; 2],
}
#[repr(C)]
pub struct SYSCFG_TypeDef {
    pub MEMRMP: u32,
    pub PMC: u32,
    pub EXTICR: [u32; 4],
    pub RESERVED: [u32; 2],
    pub CMPCR: u32,
}
#[repr(C)]
pub struct I2C_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub OAR1: u32,
    pub OAR2: u32,
    pub DR: u32,
    pub SR1: u32,
    pub SR2: u32,
    pub CCR: u32,
    pub TRISE: u32,
}
#[repr(C)]
pub struct IWDG_TypeDef {
    pub KR: u32,
    pub PR: u32,
    pub RLR: u32,
    pub SR: u32,
}
#[repr(C)]
pub struct PWR_TypeDef {
    pub CR: u32,
    pub CSR: u32,
}
#[repr(C)]
pub struct RCC_TypeDef {
    pub CR: u32,
    pub PLLCFGR: u32,
    pub CFGR: u32,
    pub CIR: u32,
    pub AHB1RSTR: u32,
    pub AHB2RSTR: u32,
    pub AHB3RSTR: u32,
    pub RESERVED0: u32,
    pub APB1RSTR: u32,
    pub APB2RSTR: u32,
    pub RESERVED1: [u32; 2],
    pub AHB1ENR: u32,
    pub AHB2ENR: u32,
    pub AHB3ENR: u32,
    pub RESERVED2: u32,
    pub APB1ENR: u32,
    pub APB2ENR: u32,
    pub RESERVED3: [u32; 2],
    pub AHB1LPENR: u32,
    pub AHB2LPENR: u32,
    pub AHB3LPENR: u32,
    pub RESERVED4: u32,
    pub APB1LPENR: u32,
    pub APB2LPENR: u32,
    pub RESERVED5: [u32; 2],
    pub BDCR: u32,
    pub CSR: u32,
    pub RESERVED6: [u32; 2],
    pub SSCGR: u32,
    pub PLLI2SCFGR: u32,
}
#[repr(C)]
pub struct RTC_TypeDef {
    pub TR: u32,
    pub DR: u32,
    pub CR: u32,
    pub ISR: u32,
    pub PRER: u32,
    pub WUTR: u32,
    pub CALIBR: u32,
    pub ALRMAR: u32,
    pub ALRMBR: u32,
    pub WPR: u32,
    pub SSR: u32,
    pub SHIFTR: u32,
    pub TSTR: u32,
    pub TSDR: u32,
    pub TSSSR: u32,
    pub CALR: u32,
    pub TAFCR: u32,
    pub ALRMASSR: u32,
    pub ALRMBSSR: u32,
    pub RESERVED7: u32,
    pub BKP0R: u32,
    pub BKP1R: u32,
    pub BKP2R: u32,
    pub BKP3R: u32,
    pub BKP4R: u32,
    pub BKP5R: u32,
    pub BKP6R: u32,
    pub BKP7R: u32,
    pub BKP8R: u32,
    pub BKP9R: u32,
    pub BKP10R: u32,
    pub BKP11R: u32,
    pub BKP12R: u32,
    pub BKP13R: u32,
    pub BKP14R: u32,
    pub BKP15R: u32,
    pub BKP16R: u32,
    pub BKP17R: u32,
    pub BKP18R: u32,
    pub BKP19R: u32,
}
#[repr(C)]
pub struct SDIO_TypeDef {
    pub POWER: u32,
    pub CLKCR: u32,
    pub ARG: u32,
    pub CMD: u32,
    pub RESPCMD: u32,
    pub RESP1: u32,
    pub RESP2: u32,
    pub RESP3: u32,
    pub RESP4: u32,
    pub DTIMER: u32,
    pub DLEN: u32,
    pub DCTRL: u32,
    pub DCOUNT: u32,
    pub STA: u32,
    pub ICR: u32,
    pub MASK: u32,
    pub RESERVED0: [u32; 2],
    pub FIFOCNT: u32,
    pub RESERVED1: [u32; 13],
    pub FIFO: u32,
}
#[repr(C)]
pub struct SPI_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub SR: u32,
    pub DR: u32,
    pub CRCPR: u32,
    pub RXCRCR: u32,
    pub TXCRCR: u32,
    pub I2SCFGR: u32,
    pub I2SPR: u32,
}
#[repr(C)]
pub struct TIM_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub SMCR: u32,
    pub DIER: u32,
    pub SR: u32,
    pub EGR: u32,
    pub CCMR1: u32,
    pub CCMR2: u32,
    pub CCER: u32,
    pub CNT: u32,
    pub PSC: u32,
    pub ARR: u32,
    pub RCR: u32,
    pub CCR1: u32,
    pub CCR2: u32,
    pub CCR3: u32,
    pub CCR4: u32,
    pub BDTR: u32,
    pub DCR: u32,
    pub DMAR: u32,
    pub OR: u32,
}
#[repr(C)]
pub struct USART_TypeDef {
    pub SR: u32,
    pub DR: u32,
    pub BRR: u32,
    pub CR1: u32,
    pub CR2: u32,
    pub CR3: u32,
    pub GTPR: u32,
}
#[repr(C)]
pub struct WWDG_TypeDef {
    pub CR: u32,
    pub CFR: u32,
    pub SR: u32,
}
#[repr(C)]
pub struct RNG_TypeDef {
    pub CR: u32,
    pub SR: u32,
    pub DR: u32,
}
#[repr(C)]
pub struct USB_OTG_GlobalTypeDef {
    pub GOTGCTL: u32,
    pub GOTGINT: u32,
    pub GAHBCFG: u32,
    pub GUSBCFG: u32,
    pub GRSTCTL: u32,
    pub GINTSTS: u32,
    pub GINTMSK: u32,
    pub GRXSTSR: u32,
    pub GRXSTSP: u32,
    pub GRXFSIZ: u32,
    pub DIEPTXF0_HNPTXFSIZ: u32,
    pub HNPTXSTS: u32,
    pub Reserved30: [u32; 2],
    pub GCCFG: u32,
    pub CID: u32,
    pub Reserved40: [u32; 48],
    pub HPTXFSIZ: u32,
    pub DIEPTXF: [u32; 0x0F],
}
#[repr(C)]
pub struct USB_OTG_DeviceTypeDef {
    pub DCFG: u32,
    pub DCTL: u32,
    pub DSTS: u32,
    pub Reserved0C: u32,
    pub DIEPMSK: u32,
    pub DOEPMSK: u32,
    pub DAINT: u32,
    pub DAINTMSK: u32,
    pub Reserved20: u32,
    pub Reserved9: u32,
    pub DVBUSDIS: u32,
    pub DVBUSPULSE: u32,
    pub DTHRCTL: u32,
    pub DIEPEMPMSK: u32,
    pub DEACHINT: u32,
    pub DEACHMSK: u32,
    pub Reserved40: u32,
    pub DINEP1MSK: u32,
    pub Reserved44: [u32; 15],
    pub DOUTEP1MSK: u32,
}
#[repr(C)]
pub struct USB_OTG_INEndpointTypeDef {
    pub DIEPCTL: u32,
    pub Reserved04: u32,
    pub DIEPINT: u32,
    pub Reserved0C: u32,
    pub DIEPTSIZ: u32,
    pub DIEPDMA: u32,
    pub DTXFSTS: u32,
    pub Reserved18: u32,
}
#[repr(C)]
pub struct USB_OTG_OUTEndpointTypeDef {
    pub DOEPCTL: u32,
    pub Reserved04: u32,
    pub DOEPINT: u32,
    pub Reserved0C: u32,
    pub DOEPTSIZ: u32,
    pub DOEPDMA: u32,
    pub Reserved18: [u32; 2],
}
#[repr(C)]
pub struct USB_OTG_HostTypeDef {
    pub HCFG: u32,
    pub HFIR: u32,
    pub HFNUM: u32,
    pub Reserved40C: u32,
    pub HPTXSTS: u32,
    pub HAINT: u32,
    pub HAINTMSK: u32,
}
#[repr(C)]
pub struct USB_OTG_HostChannelTypeDef {
    pub HCCHAR: u32,
    pub HCSPLT: u32,
    pub HCINT: u32,
    pub HCINTMSK: u32,
    pub HCTSIZ: u32,
    pub HCDMA: u32,
    pub Reserved: [u32; 2],
}
pub const __CM4_REV: u32 = 0x0001;
pub const __MPU_PRESENT: u32 = 1;
pub const __NVIC_PRIO_BITS: u32 = 4;
pub const __Vendor_SysTickConfig: u32 = 0;
pub const __FPU_PRESENT: u32 = 1;
pub const FLASH_BASE: u32 = 0x08000000;
pub const CCMDATARAM_BASE: u32 = 0x10000000;
pub const SRAM1_BASE: u32 = 0x20000000;
pub const SRAM2_BASE: u32 = 0x2001C000;
pub const PERIPH_BASE: u32 = 0x40000000;
pub const BKPSRAM_BASE: u32 = 0x40024000;
pub const FSMC_R_BASE: u32 = 0xA0000000;
pub const SRAM1_BB_BASE: u32 = 0x22000000;
pub const SRAM2_BB_BASE: u32 = 0x22380000;
pub const PERIPH_BB_BASE: u32 = 0x42000000;
pub const BKPSRAM_BB_BASE: u32 = 0x42480000;
pub const FLASH_END: u32 = 0x080FFFFF;
pub const FLASH_OTP_BASE: u32 = 0x1FFF7800;
pub const FLASH_OTP_END: u32 = 0x1FFF7A0F;
pub const CCMDATARAM_END: u32 = 0x1000FFFF;
pub const SRAM_BASE: u32 = SRAM1_BASE;
pub const SRAM_BB_BASE: u32 = SRAM1_BB_BASE;
pub const APB1PERIPH_BASE: u32 = PERIPH_BASE;
pub const APB2PERIPH_BASE: u32 = PERIPH_BASE + 0x00010000;
pub const AHB1PERIPH_BASE: u32 = PERIPH_BASE + 0x00020000;
pub const AHB2PERIPH_BASE: u32 = PERIPH_BASE + 0x10000000;
pub const TIM2_BASE: u32 = APB1PERIPH_BASE + 0x0000;
pub const TIM3_BASE: u32 = APB1PERIPH_BASE + 0x0400;
pub const TIM4_BASE: u32 = APB1PERIPH_BASE + 0x0800;
pub const TIM5_BASE: u32 = APB1PERIPH_BASE + 0x0C00;
pub const TIM6_BASE: u32 = APB1PERIPH_BASE + 0x1000;
pub const TIM7_BASE: u32 = APB1PERIPH_BASE + 0x1400;
pub const TIM12_BASE: u32 = APB1PERIPH_BASE + 0x1800;
pub const TIM13_BASE: u32 = APB1PERIPH_BASE + 0x1C00;
pub const TIM14_BASE: u32 = APB1PERIPH_BASE + 0x2000;
pub const RTC_BASE: u32 = APB1PERIPH_BASE + 0x2800;
pub const WWDG_BASE: u32 = APB1PERIPH_BASE + 0x2C00;
pub const IWDG_BASE: u32 = APB1PERIPH_BASE + 0x3000;
pub const I2S2ext_BASE: u32 = APB1PERIPH_BASE + 0x3400;
pub const SPI2_BASE: u32 = APB1PERIPH_BASE + 0x3800;
pub const SPI3_BASE: u32 = APB1PERIPH_BASE + 0x3C00;
pub const I2S3ext_BASE: u32 = APB1PERIPH_BASE + 0x4000;
pub const USART2_BASE: u32 = APB1PERIPH_BASE + 0x4400;
pub const USART3_BASE: u32 = APB1PERIPH_BASE + 0x4800;
pub const UART4_BASE: u32 = APB1PERIPH_BASE + 0x4C00;
pub const UART5_BASE: u32 = APB1PERIPH_BASE + 0x5000;
pub const I2C1_BASE: u32 = APB1PERIPH_BASE + 0x5400;
pub const I2C2_BASE: u32 = APB1PERIPH_BASE + 0x5800;
pub const I2C3_BASE: u32 = APB1PERIPH_BASE + 0x5C00;
pub const CAN1_BASE: u32 = APB1PERIPH_BASE + 0x6400;
pub const CAN2_BASE: u32 = APB1PERIPH_BASE + 0x6800;
pub const PWR_BASE: u32 = APB1PERIPH_BASE + 0x7000;
pub const DAC_BASE: u32 = APB1PERIPH_BASE + 0x7400;
pub const TIM1_BASE: u32 = APB2PERIPH_BASE + 0x0000;
pub const TIM8_BASE: u32 = APB2PERIPH_BASE + 0x0400;
pub const USART1_BASE: u32 = APB2PERIPH_BASE + 0x1000;
pub const USART6_BASE: u32 = APB2PERIPH_BASE + 0x1400;
pub const ADC1_BASE: u32 = APB2PERIPH_BASE + 0x2000;
pub const ADC2_BASE: u32 = APB2PERIPH_BASE + 0x2100;
pub const ADC3_BASE: u32 = APB2PERIPH_BASE + 0x2200;
pub const ADC123_COMMON_BASE: u32 = APB2PERIPH_BASE + 0x2300;
pub const ADC_BASE: u32 = ADC123_COMMON_BASE;
pub const SDIO_BASE: u32 = APB2PERIPH_BASE + 0x2C00;
pub const SPI1_BASE: u32 = APB2PERIPH_BASE + 0x3000;
pub const SYSCFG_BASE: u32 = APB2PERIPH_BASE + 0x3800;
pub const EXTI_BASE: u32 = APB2PERIPH_BASE + 0x3C00;
pub const TIM9_BASE: u32 = APB2PERIPH_BASE + 0x4000;
pub const TIM10_BASE: u32 = APB2PERIPH_BASE + 0x4400;
pub const TIM11_BASE: u32 = APB2PERIPH_BASE + 0x4800;
pub const GPIOA_BASE: u32 = AHB1PERIPH_BASE + 0x0000;
pub const GPIOB_BASE: u32 = AHB1PERIPH_BASE + 0x0400;
pub const GPIOC_BASE: u32 = AHB1PERIPH_BASE + 0x0800;
pub const GPIOD_BASE: u32 = AHB1PERIPH_BASE + 0x0C00;
pub const GPIOE_BASE: u32 = AHB1PERIPH_BASE + 0x1000;
pub const GPIOF_BASE: u32 = AHB1PERIPH_BASE + 0x1400;
pub const GPIOG_BASE: u32 = AHB1PERIPH_BASE + 0x1800;
pub const GPIOH_BASE: u32 = AHB1PERIPH_BASE + 0x1C00;
pub const GPIOI_BASE: u32 = AHB1PERIPH_BASE + 0x2000;
pub const CRC_BASE: u32 = AHB1PERIPH_BASE + 0x3000;
pub const RCC_BASE: u32 = AHB1PERIPH_BASE + 0x3800;
pub const FLASH_R_BASE: u32 = AHB1PERIPH_BASE + 0x3C00;
pub const DMA1_BASE: u32 = AHB1PERIPH_BASE + 0x6000;
pub const DMA1_Stream0_BASE: u32 = DMA1_BASE + 0x010;
pub const DMA1_Stream1_BASE: u32 = DMA1_BASE + 0x028;
pub const DMA1_Stream2_BASE: u32 = DMA1_BASE + 0x040;
pub const DMA1_Stream3_BASE: u32 = DMA1_BASE + 0x058;
pub const DMA1_Stream4_BASE: u32 = DMA1_BASE + 0x070;
pub const DMA1_Stream5_BASE: u32 = DMA1_BASE + 0x088;
pub const DMA1_Stream6_BASE: u32 = DMA1_BASE + 0x0A0;
pub const DMA1_Stream7_BASE: u32 = DMA1_BASE + 0x0B8;
pub const DMA2_BASE: u32 = AHB1PERIPH_BASE + 0x6400;
pub const DMA2_Stream0_BASE: u32 = DMA2_BASE + 0x010;
pub const DMA2_Stream1_BASE: u32 = DMA2_BASE + 0x028;
pub const DMA2_Stream2_BASE: u32 = DMA2_BASE + 0x040;
pub const DMA2_Stream3_BASE: u32 = DMA2_BASE + 0x058;
pub const DMA2_Stream4_BASE: u32 = DMA2_BASE + 0x070;
pub const DMA2_Stream5_BASE: u32 = DMA2_BASE + 0x088;
pub const DMA2_Stream6_BASE: u32 = DMA2_BASE + 0x0A0;
pub const DMA2_Stream7_BASE: u32 = DMA2_BASE + 0x0B8;
pub const ETH_BASE: u32 = AHB1PERIPH_BASE + 0x8000;
pub const ETH_MAC_BASE: u32 = ETH_BASE;
pub const ETH_MMC_BASE: u32 = ETH_BASE + 0x0100;
pub const ETH_PTP_BASE: u32 = ETH_BASE + 0x0700;
pub const ETH_DMA_BASE: u32 = ETH_BASE + 0x1000;
pub const DCMI_BASE: u32 = AHB2PERIPH_BASE + 0x50000;
pub const RNG_BASE: u32 = AHB2PERIPH_BASE + 0x60800;
pub const FSMC_Bank1_R_BASE: u32 = FSMC_R_BASE + 0x0000;
pub const FSMC_Bank1E_R_BASE: u32 = FSMC_R_BASE + 0x0104;
pub const FSMC_Bank2_3_R_BASE: u32 = FSMC_R_BASE + 0x0060;
pub const FSMC_Bank4_R_BASE: u32 = FSMC_R_BASE + 0x00A0;
pub const DBGMCU_BASE: u32 = 0xE0042000;
pub const USB_OTG_HS_PERIPH_BASE: u32 = 0x40040000;
pub const USB_OTG_FS_PERIPH_BASE: u32 = 0x50000000;
pub const USB_OTG_GLOBAL_BASE: u32 = 0x000;
pub const USB_OTG_DEVICE_BASE: u32 = 0x800;
pub const USB_OTG_IN_ENDPOINT_BASE: u32 = 0x900;
pub const USB_OTG_OUT_ENDPOINT_BASE: u32 = 0xB00;
pub const USB_OTG_EP_REG_SIZE: u32 = 0x20;
pub const USB_OTG_HOST_BASE: u32 = 0x400;
pub const USB_OTG_HOST_PORT_BASE: u32 = 0x440;
pub const USB_OTG_HOST_CHANNEL_BASE: u32 = 0x500;
pub const USB_OTG_HOST_CHANNEL_SIZE: u32 = 0x20;
pub const USB_OTG_PCGCCTL_BASE: u32 = 0xE00;
pub const USB_OTG_FIFO_BASE: u32 = 0x1000;
pub const USB_OTG_FIFO_SIZE: u32 = 0x1000;
pub const UID_BASE: u32 = 0x1FFF7A10;
pub const FLASHSIZE_BASE: u32 = 0x1FFF7A22;
pub const PACKAGE_BASE: u32 = 0x1FFF7BF0;
pub const LSI_STARTUP_TIME: u32 = 40;
pub const ADC_SR_AWD_Pos: u32 = 0;
pub const ADC_SR_AWD_Msk: u32 = 0x1 << ADC_SR_AWD_Pos;
pub const ADC_SR_AWD: u32 = ADC_SR_AWD_Msk;
pub const ADC_SR_EOC_Pos: u32 = 1;
pub const ADC_SR_EOC_Msk: u32 = 0x1 << ADC_SR_EOC_Pos;
pub const ADC_SR_EOC: u32 = ADC_SR_EOC_Msk;
pub const ADC_SR_JEOC_Pos: u32 = 2;
pub const ADC_SR_JEOC_Msk: u32 = 0x1 << ADC_SR_JEOC_Pos;
pub const ADC_SR_JEOC: u32 = ADC_SR_JEOC_Msk;
pub const ADC_SR_JSTRT_Pos: u32 = 3;
pub const ADC_SR_JSTRT_Msk: u32 = 0x1 << ADC_SR_JSTRT_Pos;
pub const ADC_SR_JSTRT: u32 = ADC_SR_JSTRT_Msk;
pub const ADC_SR_STRT_Pos: u32 = 4;
pub const ADC_SR_STRT_Msk: u32 = 0x1 << ADC_SR_STRT_Pos;
pub const ADC_SR_STRT: u32 = ADC_SR_STRT_Msk;
pub const ADC_SR_OVR_Pos: u32 = 5;
pub const ADC_SR_OVR_Msk: u32 = 0x1 << ADC_SR_OVR_Pos;
pub const ADC_SR_OVR: u32 = ADC_SR_OVR_Msk;
pub const ADC_CR1_AWDCH_Pos: u32 = 0;
pub const ADC_CR1_AWDCH_Msk: u32 = 0x1F << ADC_CR1_AWDCH_Pos;
pub const ADC_CR1_AWDCH: u32 = ADC_CR1_AWDCH_Msk;
pub const ADC_CR1_AWDCH_0: u32 = 0x01 << ADC_CR1_AWDCH_Pos;
pub const ADC_CR1_AWDCH_1: u32 = 0x02 << ADC_CR1_AWDCH_Pos;
pub const ADC_CR1_AWDCH_2: u32 = 0x04 << ADC_CR1_AWDCH_Pos;
pub const ADC_CR1_AWDCH_3: u32 = 0x08 << ADC_CR1_AWDCH_Pos;
pub const ADC_CR1_AWDCH_4: u32 = 0x10 << ADC_CR1_AWDCH_Pos;
pub const ADC_CR1_EOCIE_Pos: u32 = 5;
pub const ADC_CR1_EOCIE_Msk: u32 = 0x1 << ADC_CR1_EOCIE_Pos;
pub const ADC_CR1_EOCIE: u32 = ADC_CR1_EOCIE_Msk;
pub const ADC_CR1_AWDIE_Pos: u32 = 6;
pub const ADC_CR1_AWDIE_Msk: u32 = 0x1 << ADC_CR1_AWDIE_Pos;
pub const ADC_CR1_AWDIE: u32 = ADC_CR1_AWDIE_Msk;
pub const ADC_CR1_JEOCIE_Pos: u32 = 7;
pub const ADC_CR1_JEOCIE_Msk: u32 = 0x1 << ADC_CR1_JEOCIE_Pos;
pub const ADC_CR1_JEOCIE: u32 = ADC_CR1_JEOCIE_Msk;
pub const ADC_CR1_SCAN_Pos: u32 = 8;
pub const ADC_CR1_SCAN_Msk: u32 = 0x1 << ADC_CR1_SCAN_Pos;
pub const ADC_CR1_SCAN: u32 = ADC_CR1_SCAN_Msk;
pub const ADC_CR1_AWDSGL_Pos: u32 = 9;
pub const ADC_CR1_AWDSGL_Msk: u32 = 0x1 << ADC_CR1_AWDSGL_Pos;
pub const ADC_CR1_AWDSGL: u32 = ADC_CR1_AWDSGL_Msk;
pub const ADC_CR1_JAUTO_Pos: u32 = 10;
pub const ADC_CR1_JAUTO_Msk: u32 = 0x1 << ADC_CR1_JAUTO_Pos;
pub const ADC_CR1_JAUTO: u32 = ADC_CR1_JAUTO_Msk;
pub const ADC_CR1_DISCEN_Pos: u32 = 11;
pub const ADC_CR1_DISCEN_Msk: u32 = 0x1 << ADC_CR1_DISCEN_Pos;
pub const ADC_CR1_DISCEN: u32 = ADC_CR1_DISCEN_Msk;
pub const ADC_CR1_JDISCEN_Pos: u32 = 12;
pub const ADC_CR1_JDISCEN_Msk: u32 = 0x1 << ADC_CR1_JDISCEN_Pos;
pub const ADC_CR1_JDISCEN: u32 = ADC_CR1_JDISCEN_Msk;
pub const ADC_CR1_DISCNUM_Pos: u32 = 13;
pub const ADC_CR1_DISCNUM_Msk: u32 = 0x7 << ADC_CR1_DISCNUM_Pos;
pub const ADC_CR1_DISCNUM: u32 = ADC_CR1_DISCNUM_Msk;
pub const ADC_CR1_DISCNUM_0: u32 = 0x1 << ADC_CR1_DISCNUM_Pos;
pub const ADC_CR1_DISCNUM_1: u32 = 0x2 << ADC_CR1_DISCNUM_Pos;
pub const ADC_CR1_DISCNUM_2: u32 = 0x4 << ADC_CR1_DISCNUM_Pos;
pub const ADC_CR1_JAWDEN_Pos: u32 = 22;
pub const ADC_CR1_JAWDEN_Msk: u32 = 0x1 << ADC_CR1_JAWDEN_Pos;
pub const ADC_CR1_JAWDEN: u32 = ADC_CR1_JAWDEN_Msk;
pub const ADC_CR1_AWDEN_Pos: u32 = 23;
pub const ADC_CR1_AWDEN_Msk: u32 = 0x1 << ADC_CR1_AWDEN_Pos;
pub const ADC_CR1_AWDEN: u32 = ADC_CR1_AWDEN_Msk;
pub const ADC_CR1_RES_Pos: u32 = 24;
pub const ADC_CR1_RES_Msk: u32 = 0x3 << ADC_CR1_RES_Pos;
pub const ADC_CR1_RES: u32 = ADC_CR1_RES_Msk;
pub const ADC_CR1_RES_0: u32 = 0x1 << ADC_CR1_RES_Pos;
pub const ADC_CR1_RES_1: u32 = 0x2 << ADC_CR1_RES_Pos;
pub const ADC_CR1_OVRIE_Pos: u32 = 26;
pub const ADC_CR1_OVRIE_Msk: u32 = 0x1 << ADC_CR1_OVRIE_Pos;
pub const ADC_CR1_OVRIE: u32 = ADC_CR1_OVRIE_Msk;
pub const ADC_CR2_ADON_Pos: u32 = 0;
pub const ADC_CR2_ADON_Msk: u32 = 0x1 << ADC_CR2_ADON_Pos;
pub const ADC_CR2_ADON: u32 = ADC_CR2_ADON_Msk;
pub const ADC_CR2_CONT_Pos: u32 = 1;
pub const ADC_CR2_CONT_Msk: u32 = 0x1 << ADC_CR2_CONT_Pos;
pub const ADC_CR2_CONT: u32 = ADC_CR2_CONT_Msk;
pub const ADC_CR2_DMA_Pos: u32 = 8;
pub const ADC_CR2_DMA_Msk: u32 = 0x1 << ADC_CR2_DMA_Pos;
pub const ADC_CR2_DMA: u32 = ADC_CR2_DMA_Msk;
pub const ADC_CR2_DDS_Pos: u32 = 9;
pub const ADC_CR2_DDS_Msk: u32 = 0x1 << ADC_CR2_DDS_Pos;
pub const ADC_CR2_DDS: u32 = ADC_CR2_DDS_Msk;
pub const ADC_CR2_EOCS_Pos: u32 = 10;
pub const ADC_CR2_EOCS_Msk: u32 = 0x1 << ADC_CR2_EOCS_Pos;
pub const ADC_CR2_EOCS: u32 = ADC_CR2_EOCS_Msk;
pub const ADC_CR2_ALIGN_Pos: u32 = 11;
pub const ADC_CR2_ALIGN_Msk: u32 = 0x1 << ADC_CR2_ALIGN_Pos;
pub const ADC_CR2_ALIGN: u32 = ADC_CR2_ALIGN_Msk;
pub const ADC_CR2_JEXTSEL_Pos: u32 = 16;
pub const ADC_CR2_JEXTSEL_Msk: u32 = 0xF << ADC_CR2_JEXTSEL_Pos;
pub const ADC_CR2_JEXTSEL: u32 = ADC_CR2_JEXTSEL_Msk;
pub const ADC_CR2_JEXTSEL_0: u32 = 0x1 << ADC_CR2_JEXTSEL_Pos;
pub const ADC_CR2_JEXTSEL_1: u32 = 0x2 << ADC_CR2_JEXTSEL_Pos;
pub const ADC_CR2_JEXTSEL_2: u32 = 0x4 << ADC_CR2_JEXTSEL_Pos;
pub const ADC_CR2_JEXTSEL_3: u32 = 0x8 << ADC_CR2_JEXTSEL_Pos;
pub const ADC_CR2_JEXTEN_Pos: u32 = 20;
pub const ADC_CR2_JEXTEN_Msk: u32 = 0x3 << ADC_CR2_JEXTEN_Pos;
pub const ADC_CR2_JEXTEN: u32 = ADC_CR2_JEXTEN_Msk;
pub const ADC_CR2_JEXTEN_0: u32 = 0x1 << ADC_CR2_JEXTEN_Pos;
pub const ADC_CR2_JEXTEN_1: u32 = 0x2 << ADC_CR2_JEXTEN_Pos;
pub const ADC_CR2_JSWSTART_Pos: u32 = 22;
pub const ADC_CR2_JSWSTART_Msk: u32 = 0x1 << ADC_CR2_JSWSTART_Pos;
pub const ADC_CR2_JSWSTART: u32 = ADC_CR2_JSWSTART_Msk;
pub const ADC_CR2_EXTSEL_Pos: u32 = 24;
pub const ADC_CR2_EXTSEL_Msk: u32 = 0xF << ADC_CR2_EXTSEL_Pos;
pub const ADC_CR2_EXTSEL: u32 = ADC_CR2_EXTSEL_Msk;
pub const ADC_CR2_EXTSEL_0: u32 = 0x1 << ADC_CR2_EXTSEL_Pos;
pub const ADC_CR2_EXTSEL_1: u32 = 0x2 << ADC_CR2_EXTSEL_Pos;
pub const ADC_CR2_EXTSEL_2: u32 = 0x4 << ADC_CR2_EXTSEL_Pos;
pub const ADC_CR2_EXTSEL_3: u32 = 0x8 << ADC_CR2_EXTSEL_Pos;
pub const ADC_CR2_EXTEN_Pos: u32 = 28;
pub const ADC_CR2_EXTEN_Msk: u32 = 0x3 << ADC_CR2_EXTEN_Pos;
pub const ADC_CR2_EXTEN: u32 = ADC_CR2_EXTEN_Msk;
pub const ADC_CR2_EXTEN_0: u32 = 0x1 << ADC_CR2_EXTEN_Pos;
pub const ADC_CR2_EXTEN_1: u32 = 0x2 << ADC_CR2_EXTEN_Pos;
pub const ADC_CR2_SWSTART_Pos: u32 = 30;
pub const ADC_CR2_SWSTART_Msk: u32 = 0x1 << ADC_CR2_SWSTART_Pos;
pub const ADC_CR2_SWSTART: u32 = ADC_CR2_SWSTART_Msk;
pub const ADC_SMPR1_SMP10_Pos: u32 = 0;
pub const ADC_SMPR1_SMP10_Msk: u32 = 0x7 << ADC_SMPR1_SMP10_Pos;
pub const ADC_SMPR1_SMP10: u32 = ADC_SMPR1_SMP10_Msk;
pub const ADC_SMPR1_SMP10_0: u32 = 0x1 << ADC_SMPR1_SMP10_Pos;
pub const ADC_SMPR1_SMP10_1: u32 = 0x2 << ADC_SMPR1_SMP10_Pos;
pub const ADC_SMPR1_SMP10_2: u32 = 0x4 << ADC_SMPR1_SMP10_Pos;
pub const ADC_SMPR1_SMP11_Pos: u32 = 3;
pub const ADC_SMPR1_SMP11_Msk: u32 = 0x7 << ADC_SMPR1_SMP11_Pos;
pub const ADC_SMPR1_SMP11: u32 = ADC_SMPR1_SMP11_Msk;
pub const ADC_SMPR1_SMP11_0: u32 = 0x1 << ADC_SMPR1_SMP11_Pos;
pub const ADC_SMPR1_SMP11_1: u32 = 0x2 << ADC_SMPR1_SMP11_Pos;
pub const ADC_SMPR1_SMP11_2: u32 = 0x4 << ADC_SMPR1_SMP11_Pos;
pub const ADC_SMPR1_SMP12_Pos: u32 = 6;
pub const ADC_SMPR1_SMP12_Msk: u32 = 0x7 << ADC_SMPR1_SMP12_Pos;
pub const ADC_SMPR1_SMP12: u32 = ADC_SMPR1_SMP12_Msk;
pub const ADC_SMPR1_SMP12_0: u32 = 0x1 << ADC_SMPR1_SMP12_Pos;
pub const ADC_SMPR1_SMP12_1: u32 = 0x2 << ADC_SMPR1_SMP12_Pos;
pub const ADC_SMPR1_SMP12_2: u32 = 0x4 << ADC_SMPR1_SMP12_Pos;
pub const ADC_SMPR1_SMP13_Pos: u32 = 9;
pub const ADC_SMPR1_SMP13_Msk: u32 = 0x7 << ADC_SMPR1_SMP13_Pos;
pub const ADC_SMPR1_SMP13: u32 = ADC_SMPR1_SMP13_Msk;
pub const ADC_SMPR1_SMP13_0: u32 = 0x1 << ADC_SMPR1_SMP13_Pos;
pub const ADC_SMPR1_SMP13_1: u32 = 0x2 << ADC_SMPR1_SMP13_Pos;
pub const ADC_SMPR1_SMP13_2: u32 = 0x4 << ADC_SMPR1_SMP13_Pos;
pub const ADC_SMPR1_SMP14_Pos: u32 = 12;
pub const ADC_SMPR1_SMP14_Msk: u32 = 0x7 << ADC_SMPR1_SMP14_Pos;
pub const ADC_SMPR1_SMP14: u32 = ADC_SMPR1_SMP14_Msk;
pub const ADC_SMPR1_SMP14_0: u32 = 0x1 << ADC_SMPR1_SMP14_Pos;
pub const ADC_SMPR1_SMP14_1: u32 = 0x2 << ADC_SMPR1_SMP14_Pos;
pub const ADC_SMPR1_SMP14_2: u32 = 0x4 << ADC_SMPR1_SMP14_Pos;
pub const ADC_SMPR1_SMP15_Pos: u32 = 15;
pub const ADC_SMPR1_SMP15_Msk: u32 = 0x7 << ADC_SMPR1_SMP15_Pos;
pub const ADC_SMPR1_SMP15: u32 = ADC_SMPR1_SMP15_Msk;
pub const ADC_SMPR1_SMP15_0: u32 = 0x1 << ADC_SMPR1_SMP15_Pos;
pub const ADC_SMPR1_SMP15_1: u32 = 0x2 << ADC_SMPR1_SMP15_Pos;
pub const ADC_SMPR1_SMP15_2: u32 = 0x4 << ADC_SMPR1_SMP15_Pos;
pub const ADC_SMPR1_SMP16_Pos: u32 = 18;
pub const ADC_SMPR1_SMP16_Msk: u32 = 0x7 << ADC_SMPR1_SMP16_Pos;
pub const ADC_SMPR1_SMP16: u32 = ADC_SMPR1_SMP16_Msk;
pub const ADC_SMPR1_SMP16_0: u32 = 0x1 << ADC_SMPR1_SMP16_Pos;
pub const ADC_SMPR1_SMP16_1: u32 = 0x2 << ADC_SMPR1_SMP16_Pos;
pub const ADC_SMPR1_SMP16_2: u32 = 0x4 << ADC_SMPR1_SMP16_Pos;
pub const ADC_SMPR1_SMP17_Pos: u32 = 21;
pub const ADC_SMPR1_SMP17_Msk: u32 = 0x7 << ADC_SMPR1_SMP17_Pos;
pub const ADC_SMPR1_SMP17: u32 = ADC_SMPR1_SMP17_Msk;
pub const ADC_SMPR1_SMP17_0: u32 = 0x1 << ADC_SMPR1_SMP17_Pos;
pub const ADC_SMPR1_SMP17_1: u32 = 0x2 << ADC_SMPR1_SMP17_Pos;
pub const ADC_SMPR1_SMP17_2: u32 = 0x4 << ADC_SMPR1_SMP17_Pos;
pub const ADC_SMPR1_SMP18_Pos: u32 = 24;
pub const ADC_SMPR1_SMP18_Msk: u32 = 0x7 << ADC_SMPR1_SMP18_Pos;
pub const ADC_SMPR1_SMP18: u32 = ADC_SMPR1_SMP18_Msk;
pub const ADC_SMPR1_SMP18_0: u32 = 0x1 << ADC_SMPR1_SMP18_Pos;
pub const ADC_SMPR1_SMP18_1: u32 = 0x2 << ADC_SMPR1_SMP18_Pos;
pub const ADC_SMPR1_SMP18_2: u32 = 0x4 << ADC_SMPR1_SMP18_Pos;
pub const ADC_SMPR2_SMP0_Pos: u32 = 0;
pub const ADC_SMPR2_SMP0_Msk: u32 = 0x7 << ADC_SMPR2_SMP0_Pos;
pub const ADC_SMPR2_SMP0: u32 = ADC_SMPR2_SMP0_Msk;
pub const ADC_SMPR2_SMP0_0: u32 = 0x1 << ADC_SMPR2_SMP0_Pos;
pub const ADC_SMPR2_SMP0_1: u32 = 0x2 << ADC_SMPR2_SMP0_Pos;
pub const ADC_SMPR2_SMP0_2: u32 = 0x4 << ADC_SMPR2_SMP0_Pos;
pub const ADC_SMPR2_SMP1_Pos: u32 = 3;
pub const ADC_SMPR2_SMP1_Msk: u32 = 0x7 << ADC_SMPR2_SMP1_Pos;
pub const ADC_SMPR2_SMP1: u32 = ADC_SMPR2_SMP1_Msk;
pub const ADC_SMPR2_SMP1_0: u32 = 0x1 << ADC_SMPR2_SMP1_Pos;
pub const ADC_SMPR2_SMP1_1: u32 = 0x2 << ADC_SMPR2_SMP1_Pos;
pub const ADC_SMPR2_SMP1_2: u32 = 0x4 << ADC_SMPR2_SMP1_Pos;
pub const ADC_SMPR2_SMP2_Pos: u32 = 6;
pub const ADC_SMPR2_SMP2_Msk: u32 = 0x7 << ADC_SMPR2_SMP2_Pos;
pub const ADC_SMPR2_SMP2: u32 = ADC_SMPR2_SMP2_Msk;
pub const ADC_SMPR2_SMP2_0: u32 = 0x1 << ADC_SMPR2_SMP2_Pos;
pub const ADC_SMPR2_SMP2_1: u32 = 0x2 << ADC_SMPR2_SMP2_Pos;
pub const ADC_SMPR2_SMP2_2: u32 = 0x4 << ADC_SMPR2_SMP2_Pos;
pub const ADC_SMPR2_SMP3_Pos: u32 = 9;
pub const ADC_SMPR2_SMP3_Msk: u32 = 0x7 << ADC_SMPR2_SMP3_Pos;
pub const ADC_SMPR2_SMP3: u32 = ADC_SMPR2_SMP3_Msk;
pub const ADC_SMPR2_SMP3_0: u32 = 0x1 << ADC_SMPR2_SMP3_Pos;
pub const ADC_SMPR2_SMP3_1: u32 = 0x2 << ADC_SMPR2_SMP3_Pos;
pub const ADC_SMPR2_SMP3_2: u32 = 0x4 << ADC_SMPR2_SMP3_Pos;
pub const ADC_SMPR2_SMP4_Pos: u32 = 12;
pub const ADC_SMPR2_SMP4_Msk: u32 = 0x7 << ADC_SMPR2_SMP4_Pos;
pub const ADC_SMPR2_SMP4: u32 = ADC_SMPR2_SMP4_Msk;
pub const ADC_SMPR2_SMP4_0: u32 = 0x1 << ADC_SMPR2_SMP4_Pos;
pub const ADC_SMPR2_SMP4_1: u32 = 0x2 << ADC_SMPR2_SMP4_Pos;
pub const ADC_SMPR2_SMP4_2: u32 = 0x4 << ADC_SMPR2_SMP4_Pos;
pub const ADC_SMPR2_SMP5_Pos: u32 = 15;
pub const ADC_SMPR2_SMP5_Msk: u32 = 0x7 << ADC_SMPR2_SMP5_Pos;
pub const ADC_SMPR2_SMP5: u32 = ADC_SMPR2_SMP5_Msk;
pub const ADC_SMPR2_SMP5_0: u32 = 0x1 << ADC_SMPR2_SMP5_Pos;
pub const ADC_SMPR2_SMP5_1: u32 = 0x2 << ADC_SMPR2_SMP5_Pos;
pub const ADC_SMPR2_SMP5_2: u32 = 0x4 << ADC_SMPR2_SMP5_Pos;
pub const ADC_SMPR2_SMP6_Pos: u32 = 18;
pub const ADC_SMPR2_SMP6_Msk: u32 = 0x7 << ADC_SMPR2_SMP6_Pos;
pub const ADC_SMPR2_SMP6: u32 = ADC_SMPR2_SMP6_Msk;
pub const ADC_SMPR2_SMP6_0: u32 = 0x1 << ADC_SMPR2_SMP6_Pos;
pub const ADC_SMPR2_SMP6_1: u32 = 0x2 << ADC_SMPR2_SMP6_Pos;
pub const ADC_SMPR2_SMP6_2: u32 = 0x4 << ADC_SMPR2_SMP6_Pos;
pub const ADC_SMPR2_SMP7_Pos: u32 = 21;
pub const ADC_SMPR2_SMP7_Msk: u32 = 0x7 << ADC_SMPR2_SMP7_Pos;
pub const ADC_SMPR2_SMP7: u32 = ADC_SMPR2_SMP7_Msk;
pub const ADC_SMPR2_SMP7_0: u32 = 0x1 << ADC_SMPR2_SMP7_Pos;
pub const ADC_SMPR2_SMP7_1: u32 = 0x2 << ADC_SMPR2_SMP7_Pos;
pub const ADC_SMPR2_SMP7_2: u32 = 0x4 << ADC_SMPR2_SMP7_Pos;
pub const ADC_SMPR2_SMP8_Pos: u32 = 24;
pub const ADC_SMPR2_SMP8_Msk: u32 = 0x7 << ADC_SMPR2_SMP8_Pos;
pub const ADC_SMPR2_SMP8: u32 = ADC_SMPR2_SMP8_Msk;
pub const ADC_SMPR2_SMP8_0: u32 = 0x1 << ADC_SMPR2_SMP8_Pos;
pub const ADC_SMPR2_SMP8_1: u32 = 0x2 << ADC_SMPR2_SMP8_Pos;
pub const ADC_SMPR2_SMP8_2: u32 = 0x4 << ADC_SMPR2_SMP8_Pos;
pub const ADC_SMPR2_SMP9_Pos: u32 = 27;
pub const ADC_SMPR2_SMP9_Msk: u32 = 0x7 << ADC_SMPR2_SMP9_Pos;
pub const ADC_SMPR2_SMP9: u32 = ADC_SMPR2_SMP9_Msk;
pub const ADC_SMPR2_SMP9_0: u32 = 0x1 << ADC_SMPR2_SMP9_Pos;
pub const ADC_SMPR2_SMP9_1: u32 = 0x2 << ADC_SMPR2_SMP9_Pos;
pub const ADC_SMPR2_SMP9_2: u32 = 0x4 << ADC_SMPR2_SMP9_Pos;
pub const ADC_JOFR1_JOFFSET1_Pos: u32 = 0;
pub const ADC_JOFR1_JOFFSET1_Msk: u32 = 0xFFF << ADC_JOFR1_JOFFSET1_Pos;
pub const ADC_JOFR1_JOFFSET1: u32 = ADC_JOFR1_JOFFSET1_Msk;
pub const ADC_JOFR2_JOFFSET2_Pos: u32 = 0;
pub const ADC_JOFR2_JOFFSET2_Msk: u32 = 0xFFF << ADC_JOFR2_JOFFSET2_Pos;
pub const ADC_JOFR2_JOFFSET2: u32 = ADC_JOFR2_JOFFSET2_Msk;
pub const ADC_JOFR3_JOFFSET3_Pos: u32 = 0;
pub const ADC_JOFR3_JOFFSET3_Msk: u32 = 0xFFF << ADC_JOFR3_JOFFSET3_Pos;
pub const ADC_JOFR3_JOFFSET3: u32 = ADC_JOFR3_JOFFSET3_Msk;
pub const ADC_JOFR4_JOFFSET4_Pos: u32 = 0;
pub const ADC_JOFR4_JOFFSET4_Msk: u32 = 0xFFF << ADC_JOFR4_JOFFSET4_Pos;
pub const ADC_JOFR4_JOFFSET4: u32 = ADC_JOFR4_JOFFSET4_Msk;
pub const ADC_HTR_HT_Pos: u32 = 0;
pub const ADC_HTR_HT_Msk: u32 = 0xFFF << ADC_HTR_HT_Pos;
pub const ADC_HTR_HT: u32 = ADC_HTR_HT_Msk;
pub const ADC_LTR_LT_Pos: u32 = 0;
pub const ADC_LTR_LT_Msk: u32 = 0xFFF << ADC_LTR_LT_Pos;
pub const ADC_LTR_LT: u32 = ADC_LTR_LT_Msk;
pub const ADC_SQR1_SQ13_Pos: u32 = 0;
pub const ADC_SQR1_SQ13_Msk: u32 = 0x1F << ADC_SQR1_SQ13_Pos;
pub const ADC_SQR1_SQ13: u32 = ADC_SQR1_SQ13_Msk;
pub const ADC_SQR1_SQ13_0: u32 = 0x01 << ADC_SQR1_SQ13_Pos;
pub const ADC_SQR1_SQ13_1: u32 = 0x02 << ADC_SQR1_SQ13_Pos;
pub const ADC_SQR1_SQ13_2: u32 = 0x04 << ADC_SQR1_SQ13_Pos;
pub const ADC_SQR1_SQ13_3: u32 = 0x08 << ADC_SQR1_SQ13_Pos;
pub const ADC_SQR1_SQ13_4: u32 = 0x10 << ADC_SQR1_SQ13_Pos;
pub const ADC_SQR1_SQ14_Pos: u32 = 5;
pub const ADC_SQR1_SQ14_Msk: u32 = 0x1F << ADC_SQR1_SQ14_Pos;
pub const ADC_SQR1_SQ14: u32 = ADC_SQR1_SQ14_Msk;
pub const ADC_SQR1_SQ14_0: u32 = 0x01 << ADC_SQR1_SQ14_Pos;
pub const ADC_SQR1_SQ14_1: u32 = 0x02 << ADC_SQR1_SQ14_Pos;
pub const ADC_SQR1_SQ14_2: u32 = 0x04 << ADC_SQR1_SQ14_Pos;
pub const ADC_SQR1_SQ14_3: u32 = 0x08 << ADC_SQR1_SQ14_Pos;
pub const ADC_SQR1_SQ14_4: u32 = 0x10 << ADC_SQR1_SQ14_Pos;
pub const ADC_SQR1_SQ15_Pos: u32 = 10;
pub const ADC_SQR1_SQ15_Msk: u32 = 0x1F << ADC_SQR1_SQ15_Pos;
pub const ADC_SQR1_SQ15: u32 = ADC_SQR1_SQ15_Msk;
pub const ADC_SQR1_SQ15_0: u32 = 0x01 << ADC_SQR1_SQ15_Pos;
pub const ADC_SQR1_SQ15_1: u32 = 0x02 << ADC_SQR1_SQ15_Pos;
pub const ADC_SQR1_SQ15_2: u32 = 0x04 << ADC_SQR1_SQ15_Pos;
pub const ADC_SQR1_SQ15_3: u32 = 0x08 << ADC_SQR1_SQ15_Pos;
pub const ADC_SQR1_SQ15_4: u32 = 0x10 << ADC_SQR1_SQ15_Pos;
pub const ADC_SQR1_SQ16_Pos: u32 = 15;
pub const ADC_SQR1_SQ16_Msk: u32 = 0x1F << ADC_SQR1_SQ16_Pos;
pub const ADC_SQR1_SQ16: u32 = ADC_SQR1_SQ16_Msk;
pub const ADC_SQR1_SQ16_0: u32 = 0x01 << ADC_SQR1_SQ16_Pos;
pub const ADC_SQR1_SQ16_1: u32 = 0x02 << ADC_SQR1_SQ16_Pos;
pub const ADC_SQR1_SQ16_2: u32 = 0x04 << ADC_SQR1_SQ16_Pos;
pub const ADC_SQR1_SQ16_3: u32 = 0x08 << ADC_SQR1_SQ16_Pos;
pub const ADC_SQR1_SQ16_4: u32 = 0x10 << ADC_SQR1_SQ16_Pos;
pub const ADC_SQR1_L_Pos: u32 = 20;
pub const ADC_SQR1_L_Msk: u32 = 0xF << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L: u32 = ADC_SQR1_L_Msk;
pub const ADC_SQR1_L_0: u32 = 0x1 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L_1: u32 = 0x2 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L_2: u32 = 0x4 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L_3: u32 = 0x8 << ADC_SQR1_L_Pos;
pub const ADC_SQR2_SQ7_Pos: u32 = 0;
pub const ADC_SQR2_SQ7_Msk: u32 = 0x1F << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7: u32 = ADC_SQR2_SQ7_Msk;
pub const ADC_SQR2_SQ7_0: u32 = 0x01 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_1: u32 = 0x02 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_2: u32 = 0x04 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_3: u32 = 0x08 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_4: u32 = 0x10 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ8_Pos: u32 = 5;
pub const ADC_SQR2_SQ8_Msk: u32 = 0x1F << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8: u32 = ADC_SQR2_SQ8_Msk;
pub const ADC_SQR2_SQ8_0: u32 = 0x01 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_1: u32 = 0x02 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_2: u32 = 0x04 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_3: u32 = 0x08 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_4: u32 = 0x10 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ9_Pos: u32 = 10;
pub const ADC_SQR2_SQ9_Msk: u32 = 0x1F << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9: u32 = ADC_SQR2_SQ9_Msk;
pub const ADC_SQR2_SQ9_0: u32 = 0x01 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_1: u32 = 0x02 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_2: u32 = 0x04 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_3: u32 = 0x08 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_4: u32 = 0x10 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ10_Pos: u32 = 15;
pub const ADC_SQR2_SQ10_Msk: u32 = 0x1F << ADC_SQR2_SQ10_Pos;
pub const ADC_SQR2_SQ10: u32 = ADC_SQR2_SQ10_Msk;
pub const ADC_SQR2_SQ10_0: u32 = 0x01 << ADC_SQR2_SQ10_Pos;
pub const ADC_SQR2_SQ10_1: u32 = 0x02 << ADC_SQR2_SQ10_Pos;
pub const ADC_SQR2_SQ10_2: u32 = 0x04 << ADC_SQR2_SQ10_Pos;
pub const ADC_SQR2_SQ10_3: u32 = 0x08 << ADC_SQR2_SQ10_Pos;
pub const ADC_SQR2_SQ10_4: u32 = 0x10 << ADC_SQR2_SQ10_Pos;
pub const ADC_SQR2_SQ11_Pos: u32 = 20;
pub const ADC_SQR2_SQ11_Msk: u32 = 0x1F << ADC_SQR2_SQ11_Pos;
pub const ADC_SQR2_SQ11: u32 = ADC_SQR2_SQ11_Msk;
pub const ADC_SQR2_SQ11_0: u32 = 0x01 << ADC_SQR2_SQ11_Pos;
pub const ADC_SQR2_SQ11_1: u32 = 0x02 << ADC_SQR2_SQ11_Pos;
pub const ADC_SQR2_SQ11_2: u32 = 0x04 << ADC_SQR2_SQ11_Pos;
pub const ADC_SQR2_SQ11_3: u32 = 0x08 << ADC_SQR2_SQ11_Pos;
pub const ADC_SQR2_SQ11_4: u32 = 0x10 << ADC_SQR2_SQ11_Pos;
pub const ADC_SQR2_SQ12_Pos: u32 = 25;
pub const ADC_SQR2_SQ12_Msk: u32 = 0x1F << ADC_SQR2_SQ12_Pos;
pub const ADC_SQR2_SQ12: u32 = ADC_SQR2_SQ12_Msk;
pub const ADC_SQR2_SQ12_0: u32 = 0x01 << ADC_SQR2_SQ12_Pos;
pub const ADC_SQR2_SQ12_1: u32 = 0x02 << ADC_SQR2_SQ12_Pos;
pub const ADC_SQR2_SQ12_2: u32 = 0x04 << ADC_SQR2_SQ12_Pos;
pub const ADC_SQR2_SQ12_3: u32 = 0x08 << ADC_SQR2_SQ12_Pos;
pub const ADC_SQR2_SQ12_4: u32 = 0x10 << ADC_SQR2_SQ12_Pos;
pub const ADC_SQR3_SQ1_Pos: u32 = 0;
pub const ADC_SQR3_SQ1_Msk: u32 = 0x1F << ADC_SQR3_SQ1_Pos;
pub const ADC_SQR3_SQ1: u32 = ADC_SQR3_SQ1_Msk;
pub const ADC_SQR3_SQ1_0: u32 = 0x01 << ADC_SQR3_SQ1_Pos;
pub const ADC_SQR3_SQ1_1: u32 = 0x02 << ADC_SQR3_SQ1_Pos;
pub const ADC_SQR3_SQ1_2: u32 = 0x04 << ADC_SQR3_SQ1_Pos;
pub const ADC_SQR3_SQ1_3: u32 = 0x08 << ADC_SQR3_SQ1_Pos;
pub const ADC_SQR3_SQ1_4: u32 = 0x10 << ADC_SQR3_SQ1_Pos;
pub const ADC_SQR3_SQ2_Pos: u32 = 5;
pub const ADC_SQR3_SQ2_Msk: u32 = 0x1F << ADC_SQR3_SQ2_Pos;
pub const ADC_SQR3_SQ2: u32 = ADC_SQR3_SQ2_Msk;
pub const ADC_SQR3_SQ2_0: u32 = 0x01 << ADC_SQR3_SQ2_Pos;
pub const ADC_SQR3_SQ2_1: u32 = 0x02 << ADC_SQR3_SQ2_Pos;
pub const ADC_SQR3_SQ2_2: u32 = 0x04 << ADC_SQR3_SQ2_Pos;
pub const ADC_SQR3_SQ2_3: u32 = 0x08 << ADC_SQR3_SQ2_Pos;
pub const ADC_SQR3_SQ2_4: u32 = 0x10 << ADC_SQR3_SQ2_Pos;
pub const ADC_SQR3_SQ3_Pos: u32 = 10;
pub const ADC_SQR3_SQ3_Msk: u32 = 0x1F << ADC_SQR3_SQ3_Pos;
pub const ADC_SQR3_SQ3: u32 = ADC_SQR3_SQ3_Msk;
pub const ADC_SQR3_SQ3_0: u32 = 0x01 << ADC_SQR3_SQ3_Pos;
pub const ADC_SQR3_SQ3_1: u32 = 0x02 << ADC_SQR3_SQ3_Pos;
pub const ADC_SQR3_SQ3_2: u32 = 0x04 << ADC_SQR3_SQ3_Pos;
pub const ADC_SQR3_SQ3_3: u32 = 0x08 << ADC_SQR3_SQ3_Pos;
pub const ADC_SQR3_SQ3_4: u32 = 0x10 << ADC_SQR3_SQ3_Pos;
pub const ADC_SQR3_SQ4_Pos: u32 = 15;
pub const ADC_SQR3_SQ4_Msk: u32 = 0x1F << ADC_SQR3_SQ4_Pos;
pub const ADC_SQR3_SQ4: u32 = ADC_SQR3_SQ4_Msk;
pub const ADC_SQR3_SQ4_0: u32 = 0x01 << ADC_SQR3_SQ4_Pos;
pub const ADC_SQR3_SQ4_1: u32 = 0x02 << ADC_SQR3_SQ4_Pos;
pub const ADC_SQR3_SQ4_2: u32 = 0x04 << ADC_SQR3_SQ4_Pos;
pub const ADC_SQR3_SQ4_3: u32 = 0x08 << ADC_SQR3_SQ4_Pos;
pub const ADC_SQR3_SQ4_4: u32 = 0x10 << ADC_SQR3_SQ4_Pos;
pub const ADC_SQR3_SQ5_Pos: u32 = 20;
pub const ADC_SQR3_SQ5_Msk: u32 = 0x1F << ADC_SQR3_SQ5_Pos;
pub const ADC_SQR3_SQ5: u32 = ADC_SQR3_SQ5_Msk;
pub const ADC_SQR3_SQ5_0: u32 = 0x01 << ADC_SQR3_SQ5_Pos;
pub const ADC_SQR3_SQ5_1: u32 = 0x02 << ADC_SQR3_SQ5_Pos;
pub const ADC_SQR3_SQ5_2: u32 = 0x04 << ADC_SQR3_SQ5_Pos;
pub const ADC_SQR3_SQ5_3: u32 = 0x08 << ADC_SQR3_SQ5_Pos;
pub const ADC_SQR3_SQ5_4: u32 = 0x10 << ADC_SQR3_SQ5_Pos;
pub const ADC_SQR3_SQ6_Pos: u32 = 25;
pub const ADC_SQR3_SQ6_Msk: u32 = 0x1F << ADC_SQR3_SQ6_Pos;
pub const ADC_SQR3_SQ6: u32 = ADC_SQR3_SQ6_Msk;
pub const ADC_SQR3_SQ6_0: u32 = 0x01 << ADC_SQR3_SQ6_Pos;
pub const ADC_SQR3_SQ6_1: u32 = 0x02 << ADC_SQR3_SQ6_Pos;
pub const ADC_SQR3_SQ6_2: u32 = 0x04 << ADC_SQR3_SQ6_Pos;
pub const ADC_SQR3_SQ6_3: u32 = 0x08 << ADC_SQR3_SQ6_Pos;
pub const ADC_SQR3_SQ6_4: u32 = 0x10 << ADC_SQR3_SQ6_Pos;
pub const ADC_JSQR_JSQ1_Pos: u32 = 0;
pub const ADC_JSQR_JSQ1_Msk: u32 = 0x1F << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1: u32 = ADC_JSQR_JSQ1_Msk;
pub const ADC_JSQR_JSQ1_0: u32 = 0x01 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_1: u32 = 0x02 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_2: u32 = 0x04 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_3: u32 = 0x08 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_4: u32 = 0x10 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ2_Pos: u32 = 5;
pub const ADC_JSQR_JSQ2_Msk: u32 = 0x1F << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2: u32 = ADC_JSQR_JSQ2_Msk;
pub const ADC_JSQR_JSQ2_0: u32 = 0x01 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_1: u32 = 0x02 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_2: u32 = 0x04 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_3: u32 = 0x08 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_4: u32 = 0x10 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ3_Pos: u32 = 10;
pub const ADC_JSQR_JSQ3_Msk: u32 = 0x1F << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3: u32 = ADC_JSQR_JSQ3_Msk;
pub const ADC_JSQR_JSQ3_0: u32 = 0x01 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_1: u32 = 0x02 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_2: u32 = 0x04 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_3: u32 = 0x08 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_4: u32 = 0x10 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ4_Pos: u32 = 15;
pub const ADC_JSQR_JSQ4_Msk: u32 = 0x1F << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4: u32 = ADC_JSQR_JSQ4_Msk;
pub const ADC_JSQR_JSQ4_0: u32 = 0x01 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_1: u32 = 0x02 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_2: u32 = 0x04 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_3: u32 = 0x08 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_4: u32 = 0x10 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JL_Pos: u32 = 20;
pub const ADC_JSQR_JL_Msk: u32 = 0x3 << ADC_JSQR_JL_Pos;
pub const ADC_JSQR_JL: u32 = ADC_JSQR_JL_Msk;
pub const ADC_JSQR_JL_0: u32 = 0x1 << ADC_JSQR_JL_Pos;
pub const ADC_JSQR_JL_1: u32 = 0x2 << ADC_JSQR_JL_Pos;
pub const ADC_JDR1_JDATA_Pos: u32 = 0;
pub const ADC_JDR1_JDATA_Msk: u32 = 0xFFFF << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA: u32 = ADC_JDR1_JDATA_Msk;
pub const ADC_JDR2_JDATA_Pos: u32 = 0;
pub const ADC_JDR2_JDATA_Msk: u32 = 0xFFFF << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA: u32 = ADC_JDR2_JDATA_Msk;
pub const ADC_JDR3_JDATA_Pos: u32 = 0;
pub const ADC_JDR3_JDATA_Msk: u32 = 0xFFFF << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA: u32 = ADC_JDR3_JDATA_Msk;
pub const ADC_JDR4_JDATA_Pos: u32 = 0;
pub const ADC_JDR4_JDATA_Msk: u32 = 0xFFFF << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA: u32 = ADC_JDR4_JDATA_Msk;
pub const ADC_DR_DATA_Pos: u32 = 0;
pub const ADC_DR_DATA_Msk: u32 = 0xFFFF << ADC_DR_DATA_Pos;
pub const ADC_DR_DATA: u32 = ADC_DR_DATA_Msk;
pub const ADC_DR_ADC2DATA_Pos: u32 = 16;
pub const ADC_DR_ADC2DATA_Msk: u32 = 0xFFFF << ADC_DR_ADC2DATA_Pos;
pub const ADC_DR_ADC2DATA: u32 = ADC_DR_ADC2DATA_Msk;
pub const ADC_CSR_AWD1_Pos: u32 = 0;
pub const ADC_CSR_AWD1_Msk: u32 = 0x1 << ADC_CSR_AWD1_Pos;
pub const ADC_CSR_AWD1: u32 = ADC_CSR_AWD1_Msk;
pub const ADC_CSR_EOC1_Pos: u32 = 1;
pub const ADC_CSR_EOC1_Msk: u32 = 0x1 << ADC_CSR_EOC1_Pos;
pub const ADC_CSR_EOC1: u32 = ADC_CSR_EOC1_Msk;
pub const ADC_CSR_JEOC1_Pos: u32 = 2;
pub const ADC_CSR_JEOC1_Msk: u32 = 0x1 << ADC_CSR_JEOC1_Pos;
pub const ADC_CSR_JEOC1: u32 = ADC_CSR_JEOC1_Msk;
pub const ADC_CSR_JSTRT1_Pos: u32 = 3;
pub const ADC_CSR_JSTRT1_Msk: u32 = 0x1 << ADC_CSR_JSTRT1_Pos;
pub const ADC_CSR_JSTRT1: u32 = ADC_CSR_JSTRT1_Msk;
pub const ADC_CSR_STRT1_Pos: u32 = 4;
pub const ADC_CSR_STRT1_Msk: u32 = 0x1 << ADC_CSR_STRT1_Pos;
pub const ADC_CSR_STRT1: u32 = ADC_CSR_STRT1_Msk;
pub const ADC_CSR_OVR1_Pos: u32 = 5;
pub const ADC_CSR_OVR1_Msk: u32 = 0x1 << ADC_CSR_OVR1_Pos;
pub const ADC_CSR_OVR1: u32 = ADC_CSR_OVR1_Msk;
pub const ADC_CSR_AWD2_Pos: u32 = 8;
pub const ADC_CSR_AWD2_Msk: u32 = 0x1 << ADC_CSR_AWD2_Pos;
pub const ADC_CSR_AWD2: u32 = ADC_CSR_AWD2_Msk;
pub const ADC_CSR_EOC2_Pos: u32 = 9;
pub const ADC_CSR_EOC2_Msk: u32 = 0x1 << ADC_CSR_EOC2_Pos;
pub const ADC_CSR_EOC2: u32 = ADC_CSR_EOC2_Msk;
pub const ADC_CSR_JEOC2_Pos: u32 = 10;
pub const ADC_CSR_JEOC2_Msk: u32 = 0x1 << ADC_CSR_JEOC2_Pos;
pub const ADC_CSR_JEOC2: u32 = ADC_CSR_JEOC2_Msk;
pub const ADC_CSR_JSTRT2_Pos: u32 = 11;
pub const ADC_CSR_JSTRT2_Msk: u32 = 0x1 << ADC_CSR_JSTRT2_Pos;
pub const ADC_CSR_JSTRT2: u32 = ADC_CSR_JSTRT2_Msk;
pub const ADC_CSR_STRT2_Pos: u32 = 12;
pub const ADC_CSR_STRT2_Msk: u32 = 0x1 << ADC_CSR_STRT2_Pos;
pub const ADC_CSR_STRT2: u32 = ADC_CSR_STRT2_Msk;
pub const ADC_CSR_OVR2_Pos: u32 = 13;
pub const ADC_CSR_OVR2_Msk: u32 = 0x1 << ADC_CSR_OVR2_Pos;
pub const ADC_CSR_OVR2: u32 = ADC_CSR_OVR2_Msk;
pub const ADC_CSR_AWD3_Pos: u32 = 16;
pub const ADC_CSR_AWD3_Msk: u32 = 0x1 << ADC_CSR_AWD3_Pos;
pub const ADC_CSR_AWD3: u32 = ADC_CSR_AWD3_Msk;
pub const ADC_CSR_EOC3_Pos: u32 = 17;
pub const ADC_CSR_EOC3_Msk: u32 = 0x1 << ADC_CSR_EOC3_Pos;
pub const ADC_CSR_EOC3: u32 = ADC_CSR_EOC3_Msk;
pub const ADC_CSR_JEOC3_Pos: u32 = 18;
pub const ADC_CSR_JEOC3_Msk: u32 = 0x1 << ADC_CSR_JEOC3_Pos;
pub const ADC_CSR_JEOC3: u32 = ADC_CSR_JEOC3_Msk;
pub const ADC_CSR_JSTRT3_Pos: u32 = 19;
pub const ADC_CSR_JSTRT3_Msk: u32 = 0x1 << ADC_CSR_JSTRT3_Pos;
pub const ADC_CSR_JSTRT3: u32 = ADC_CSR_JSTRT3_Msk;
pub const ADC_CSR_STRT3_Pos: u32 = 20;
pub const ADC_CSR_STRT3_Msk: u32 = 0x1 << ADC_CSR_STRT3_Pos;
pub const ADC_CSR_STRT3: u32 = ADC_CSR_STRT3_Msk;
pub const ADC_CSR_OVR3_Pos: u32 = 21;
pub const ADC_CSR_OVR3_Msk: u32 = 0x1 << ADC_CSR_OVR3_Pos;
pub const ADC_CSR_OVR3: u32 = ADC_CSR_OVR3_Msk;
pub const ADC_CSR_DOVR1: u32 = ADC_CSR_OVR1;
pub const ADC_CSR_DOVR2: u32 = ADC_CSR_OVR2;
pub const ADC_CSR_DOVR3: u32 = ADC_CSR_OVR3;
pub const ADC_CCR_MULTI_Pos: u32 = 0;
pub const ADC_CCR_MULTI_Msk: u32 = 0x1F << ADC_CCR_MULTI_Pos;
pub const ADC_CCR_MULTI: u32 = ADC_CCR_MULTI_Msk;
pub const ADC_CCR_MULTI_0: u32 = 0x01 << ADC_CCR_MULTI_Pos;
pub const ADC_CCR_MULTI_1: u32 = 0x02 << ADC_CCR_MULTI_Pos;
pub const ADC_CCR_MULTI_2: u32 = 0x04 << ADC_CCR_MULTI_Pos;
pub const ADC_CCR_MULTI_3: u32 = 0x08 << ADC_CCR_MULTI_Pos;
pub const ADC_CCR_MULTI_4: u32 = 0x10 << ADC_CCR_MULTI_Pos;
pub const ADC_CCR_DELAY_Pos: u32 = 8;
pub const ADC_CCR_DELAY_Msk: u32 = 0xF << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY: u32 = ADC_CCR_DELAY_Msk;
pub const ADC_CCR_DELAY_0: u32 = 0x1 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY_1: u32 = 0x2 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY_2: u32 = 0x4 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY_3: u32 = 0x8 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DDS_Pos: u32 = 13;
pub const ADC_CCR_DDS_Msk: u32 = 0x1 << ADC_CCR_DDS_Pos;
pub const ADC_CCR_DDS: u32 = ADC_CCR_DDS_Msk;
pub const ADC_CCR_DMA_Pos: u32 = 14;
pub const ADC_CCR_DMA_Msk: u32 = 0x3 << ADC_CCR_DMA_Pos;
pub const ADC_CCR_DMA: u32 = ADC_CCR_DMA_Msk;
pub const ADC_CCR_DMA_0: u32 = 0x1 << ADC_CCR_DMA_Pos;
pub const ADC_CCR_DMA_1: u32 = 0x2 << ADC_CCR_DMA_Pos;
pub const ADC_CCR_ADCPRE_Pos: u32 = 16;
pub const ADC_CCR_ADCPRE_Msk: u32 = 0x3 << ADC_CCR_ADCPRE_Pos;
pub const ADC_CCR_ADCPRE: u32 = ADC_CCR_ADCPRE_Msk;
pub const ADC_CCR_ADCPRE_0: u32 = 0x1 << ADC_CCR_ADCPRE_Pos;
pub const ADC_CCR_ADCPRE_1: u32 = 0x2 << ADC_CCR_ADCPRE_Pos;
pub const ADC_CCR_VBATE_Pos: u32 = 22;
pub const ADC_CCR_VBATE_Msk: u32 = 0x1 << ADC_CCR_VBATE_Pos;
pub const ADC_CCR_VBATE: u32 = ADC_CCR_VBATE_Msk;
pub const ADC_CCR_TSVREFE_Pos: u32 = 23;
pub const ADC_CCR_TSVREFE_Msk: u32 = 0x1 << ADC_CCR_TSVREFE_Pos;
pub const ADC_CCR_TSVREFE: u32 = ADC_CCR_TSVREFE_Msk;
pub const ADC_CDR_DATA1_Pos: u32 = 0;
pub const ADC_CDR_DATA1_Msk: u32 = 0xFFFF << ADC_CDR_DATA1_Pos;
pub const ADC_CDR_DATA1: u32 = ADC_CDR_DATA1_Msk;
pub const ADC_CDR_DATA2_Pos: u32 = 16;
pub const ADC_CDR_DATA2_Msk: u32 = 0xFFFF << ADC_CDR_DATA2_Pos;
pub const ADC_CDR_DATA2: u32 = ADC_CDR_DATA2_Msk;
pub const ADC_CDR_RDATA_MST: u32 = ADC_CDR_DATA1;
pub const ADC_CDR_RDATA_SLV: u32 = ADC_CDR_DATA2;
pub const CAN_MCR_INRQ_Pos: u32 = 0;
pub const CAN_MCR_INRQ_Msk: u32 = 0x1 << CAN_MCR_INRQ_Pos;
pub const CAN_MCR_INRQ: u32 = CAN_MCR_INRQ_Msk;
pub const CAN_MCR_SLEEP_Pos: u32 = 1;
pub const CAN_MCR_SLEEP_Msk: u32 = 0x1 << CAN_MCR_SLEEP_Pos;
pub const CAN_MCR_SLEEP: u32 = CAN_MCR_SLEEP_Msk;
pub const CAN_MCR_TXFP_Pos: u32 = 2;
pub const CAN_MCR_TXFP_Msk: u32 = 0x1 << CAN_MCR_TXFP_Pos;
pub const CAN_MCR_TXFP: u32 = CAN_MCR_TXFP_Msk;
pub const CAN_MCR_RFLM_Pos: u32 = 3;
pub const CAN_MCR_RFLM_Msk: u32 = 0x1 << CAN_MCR_RFLM_Pos;
pub const CAN_MCR_RFLM: u32 = CAN_MCR_RFLM_Msk;
pub const CAN_MCR_NART_Pos: u32 = 4;
pub const CAN_MCR_NART_Msk: u32 = 0x1 << CAN_MCR_NART_Pos;
pub const CAN_MCR_NART: u32 = CAN_MCR_NART_Msk;
pub const CAN_MCR_AWUM_Pos: u32 = 5;
pub const CAN_MCR_AWUM_Msk: u32 = 0x1 << CAN_MCR_AWUM_Pos;
pub const CAN_MCR_AWUM: u32 = CAN_MCR_AWUM_Msk;
pub const CAN_MCR_ABOM_Pos: u32 = 6;
pub const CAN_MCR_ABOM_Msk: u32 = 0x1 << CAN_MCR_ABOM_Pos;
pub const CAN_MCR_ABOM: u32 = CAN_MCR_ABOM_Msk;
pub const CAN_MCR_TTCM_Pos: u32 = 7;
pub const CAN_MCR_TTCM_Msk: u32 = 0x1 << CAN_MCR_TTCM_Pos;
pub const CAN_MCR_TTCM: u32 = CAN_MCR_TTCM_Msk;
pub const CAN_MCR_RESET_Pos: u32 = 15;
pub const CAN_MCR_RESET_Msk: u32 = 0x1 << CAN_MCR_RESET_Pos;
pub const CAN_MCR_RESET: u32 = CAN_MCR_RESET_Msk;
pub const CAN_MCR_DBF_Pos: u32 = 16;
pub const CAN_MCR_DBF_Msk: u32 = 0x1 << CAN_MCR_DBF_Pos;
pub const CAN_MCR_DBF: u32 = CAN_MCR_DBF_Msk;
pub const CAN_MSR_INAK_Pos: u32 = 0;
pub const CAN_MSR_INAK_Msk: u32 = 0x1 << CAN_MSR_INAK_Pos;
pub const CAN_MSR_INAK: u32 = CAN_MSR_INAK_Msk;
pub const CAN_MSR_SLAK_Pos: u32 = 1;
pub const CAN_MSR_SLAK_Msk: u32 = 0x1 << CAN_MSR_SLAK_Pos;
pub const CAN_MSR_SLAK: u32 = CAN_MSR_SLAK_Msk;
pub const CAN_MSR_ERRI_Pos: u32 = 2;
pub const CAN_MSR_ERRI_Msk: u32 = 0x1 << CAN_MSR_ERRI_Pos;
pub const CAN_MSR_ERRI: u32 = CAN_MSR_ERRI_Msk;
pub const CAN_MSR_WKUI_Pos: u32 = 3;
pub const CAN_MSR_WKUI_Msk: u32 = 0x1 << CAN_MSR_WKUI_Pos;
pub const CAN_MSR_WKUI: u32 = CAN_MSR_WKUI_Msk;
pub const CAN_MSR_SLAKI_Pos: u32 = 4;
pub const CAN_MSR_SLAKI_Msk: u32 = 0x1 << CAN_MSR_SLAKI_Pos;
pub const CAN_MSR_SLAKI: u32 = CAN_MSR_SLAKI_Msk;
pub const CAN_MSR_TXM_Pos: u32 = 8;
pub const CAN_MSR_TXM_Msk: u32 = 0x1 << CAN_MSR_TXM_Pos;
pub const CAN_MSR_TXM: u32 = CAN_MSR_TXM_Msk;
pub const CAN_MSR_RXM_Pos: u32 = 9;
pub const CAN_MSR_RXM_Msk: u32 = 0x1 << CAN_MSR_RXM_Pos;
pub const CAN_MSR_RXM: u32 = CAN_MSR_RXM_Msk;
pub const CAN_MSR_SAMP_Pos: u32 = 10;
pub const CAN_MSR_SAMP_Msk: u32 = 0x1 << CAN_MSR_SAMP_Pos;
pub const CAN_MSR_SAMP: u32 = CAN_MSR_SAMP_Msk;
pub const CAN_MSR_RX_Pos: u32 = 11;
pub const CAN_MSR_RX_Msk: u32 = 0x1 << CAN_MSR_RX_Pos;
pub const CAN_MSR_RX: u32 = CAN_MSR_RX_Msk;
pub const CAN_TSR_RQCP0_Pos: u32 = 0;
pub const CAN_TSR_RQCP0_Msk: u32 = 0x1 << CAN_TSR_RQCP0_Pos;
pub const CAN_TSR_RQCP0: u32 = CAN_TSR_RQCP0_Msk;
pub const CAN_TSR_TXOK0_Pos: u32 = 1;
pub const CAN_TSR_TXOK0_Msk: u32 = 0x1 << CAN_TSR_TXOK0_Pos;
pub const CAN_TSR_TXOK0: u32 = CAN_TSR_TXOK0_Msk;
pub const CAN_TSR_ALST0_Pos: u32 = 2;
pub const CAN_TSR_ALST0_Msk: u32 = 0x1 << CAN_TSR_ALST0_Pos;
pub const CAN_TSR_ALST0: u32 = CAN_TSR_ALST0_Msk;
pub const CAN_TSR_TERR0_Pos: u32 = 3;
pub const CAN_TSR_TERR0_Msk: u32 = 0x1 << CAN_TSR_TERR0_Pos;
pub const CAN_TSR_TERR0: u32 = CAN_TSR_TERR0_Msk;
pub const CAN_TSR_ABRQ0_Pos: u32 = 7;
pub const CAN_TSR_ABRQ0_Msk: u32 = 0x1 << CAN_TSR_ABRQ0_Pos;
pub const CAN_TSR_ABRQ0: u32 = CAN_TSR_ABRQ0_Msk;
pub const CAN_TSR_RQCP1_Pos: u32 = 8;
pub const CAN_TSR_RQCP1_Msk: u32 = 0x1 << CAN_TSR_RQCP1_Pos;
pub const CAN_TSR_RQCP1: u32 = CAN_TSR_RQCP1_Msk;
pub const CAN_TSR_TXOK1_Pos: u32 = 9;
pub const CAN_TSR_TXOK1_Msk: u32 = 0x1 << CAN_TSR_TXOK1_Pos;
pub const CAN_TSR_TXOK1: u32 = CAN_TSR_TXOK1_Msk;
pub const CAN_TSR_ALST1_Pos: u32 = 10;
pub const CAN_TSR_ALST1_Msk: u32 = 0x1 << CAN_TSR_ALST1_Pos;
pub const CAN_TSR_ALST1: u32 = CAN_TSR_ALST1_Msk;
pub const CAN_TSR_TERR1_Pos: u32 = 11;
pub const CAN_TSR_TERR1_Msk: u32 = 0x1 << CAN_TSR_TERR1_Pos;
pub const CAN_TSR_TERR1: u32 = CAN_TSR_TERR1_Msk;
pub const CAN_TSR_ABRQ1_Pos: u32 = 15;
pub const CAN_TSR_ABRQ1_Msk: u32 = 0x1 << CAN_TSR_ABRQ1_Pos;
pub const CAN_TSR_ABRQ1: u32 = CAN_TSR_ABRQ1_Msk;
pub const CAN_TSR_RQCP2_Pos: u32 = 16;
pub const CAN_TSR_RQCP2_Msk: u32 = 0x1 << CAN_TSR_RQCP2_Pos;
pub const CAN_TSR_RQCP2: u32 = CAN_TSR_RQCP2_Msk;
pub const CAN_TSR_TXOK2_Pos: u32 = 17;
pub const CAN_TSR_TXOK2_Msk: u32 = 0x1 << CAN_TSR_TXOK2_Pos;
pub const CAN_TSR_TXOK2: u32 = CAN_TSR_TXOK2_Msk;
pub const CAN_TSR_ALST2_Pos: u32 = 18;
pub const CAN_TSR_ALST2_Msk: u32 = 0x1 << CAN_TSR_ALST2_Pos;
pub const CAN_TSR_ALST2: u32 = CAN_TSR_ALST2_Msk;
pub const CAN_TSR_TERR2_Pos: u32 = 19;
pub const CAN_TSR_TERR2_Msk: u32 = 0x1 << CAN_TSR_TERR2_Pos;
pub const CAN_TSR_TERR2: u32 = CAN_TSR_TERR2_Msk;
pub const CAN_TSR_ABRQ2_Pos: u32 = 23;
pub const CAN_TSR_ABRQ2_Msk: u32 = 0x1 << CAN_TSR_ABRQ2_Pos;
pub const CAN_TSR_ABRQ2: u32 = CAN_TSR_ABRQ2_Msk;
pub const CAN_TSR_CODE_Pos: u32 = 24;
pub const CAN_TSR_CODE_Msk: u32 = 0x3 << CAN_TSR_CODE_Pos;
pub const CAN_TSR_CODE: u32 = CAN_TSR_CODE_Msk;
pub const CAN_TSR_TME_Pos: u32 = 26;
pub const CAN_TSR_TME_Msk: u32 = 0x7 << CAN_TSR_TME_Pos;
pub const CAN_TSR_TME: u32 = CAN_TSR_TME_Msk;
pub const CAN_TSR_TME0_Pos: u32 = 26;
pub const CAN_TSR_TME0_Msk: u32 = 0x1 << CAN_TSR_TME0_Pos;
pub const CAN_TSR_TME0: u32 = CAN_TSR_TME0_Msk;
pub const CAN_TSR_TME1_Pos: u32 = 27;
pub const CAN_TSR_TME1_Msk: u32 = 0x1 << CAN_TSR_TME1_Pos;
pub const CAN_TSR_TME1: u32 = CAN_TSR_TME1_Msk;
pub const CAN_TSR_TME2_Pos: u32 = 28;
pub const CAN_TSR_TME2_Msk: u32 = 0x1 << CAN_TSR_TME2_Pos;
pub const CAN_TSR_TME2: u32 = CAN_TSR_TME2_Msk;
pub const CAN_TSR_LOW_Pos: u32 = 29;
pub const CAN_TSR_LOW_Msk: u32 = 0x7 << CAN_TSR_LOW_Pos;
pub const CAN_TSR_LOW: u32 = CAN_TSR_LOW_Msk;
pub const CAN_TSR_LOW0_Pos: u32 = 29;
pub const CAN_TSR_LOW0_Msk: u32 = 0x1 << CAN_TSR_LOW0_Pos;
pub const CAN_TSR_LOW0: u32 = CAN_TSR_LOW0_Msk;
pub const CAN_TSR_LOW1_Pos: u32 = 30;
pub const CAN_TSR_LOW1_Msk: u32 = 0x1 << CAN_TSR_LOW1_Pos;
pub const CAN_TSR_LOW1: u32 = CAN_TSR_LOW1_Msk;
pub const CAN_TSR_LOW2_Pos: u32 = 31;
pub const CAN_TSR_LOW2_Msk: u32 = 0x1 << CAN_TSR_LOW2_Pos;
pub const CAN_TSR_LOW2: u32 = CAN_TSR_LOW2_Msk;
pub const CAN_RF0R_FMP0_Pos: u32 = 0;
pub const CAN_RF0R_FMP0_Msk: u32 = 0x3 << CAN_RF0R_FMP0_Pos;
pub const CAN_RF0R_FMP0: u32 = CAN_RF0R_FMP0_Msk;
pub const CAN_RF0R_FULL0_Pos: u32 = 3;
pub const CAN_RF0R_FULL0_Msk: u32 = 0x1 << CAN_RF0R_FULL0_Pos;
pub const CAN_RF0R_FULL0: u32 = CAN_RF0R_FULL0_Msk;
pub const CAN_RF0R_FOVR0_Pos: u32 = 4;
pub const CAN_RF0R_FOVR0_Msk: u32 = 0x1 << CAN_RF0R_FOVR0_Pos;
pub const CAN_RF0R_FOVR0: u32 = CAN_RF0R_FOVR0_Msk;
pub const CAN_RF0R_RFOM0_Pos: u32 = 5;
pub const CAN_RF0R_RFOM0_Msk: u32 = 0x1 << CAN_RF0R_RFOM0_Pos;
pub const CAN_RF0R_RFOM0: u32 = CAN_RF0R_RFOM0_Msk;
pub const CAN_RF1R_FMP1_Pos: u32 = 0;
pub const CAN_RF1R_FMP1_Msk: u32 = 0x3 << CAN_RF1R_FMP1_Pos;
pub const CAN_RF1R_FMP1: u32 = CAN_RF1R_FMP1_Msk;
pub const CAN_RF1R_FULL1_Pos: u32 = 3;
pub const CAN_RF1R_FULL1_Msk: u32 = 0x1 << CAN_RF1R_FULL1_Pos;
pub const CAN_RF1R_FULL1: u32 = CAN_RF1R_FULL1_Msk;
pub const CAN_RF1R_FOVR1_Pos: u32 = 4;
pub const CAN_RF1R_FOVR1_Msk: u32 = 0x1 << CAN_RF1R_FOVR1_Pos;
pub const CAN_RF1R_FOVR1: u32 = CAN_RF1R_FOVR1_Msk;
pub const CAN_RF1R_RFOM1_Pos: u32 = 5;
pub const CAN_RF1R_RFOM1_Msk: u32 = 0x1 << CAN_RF1R_RFOM1_Pos;
pub const CAN_RF1R_RFOM1: u32 = CAN_RF1R_RFOM1_Msk;
pub const CAN_IER_TMEIE_Pos: u32 = 0;
pub const CAN_IER_TMEIE_Msk: u32 = 0x1 << CAN_IER_TMEIE_Pos;
pub const CAN_IER_TMEIE: u32 = CAN_IER_TMEIE_Msk;
pub const CAN_IER_FMPIE0_Pos: u32 = 1;
pub const CAN_IER_FMPIE0_Msk: u32 = 0x1 << CAN_IER_FMPIE0_Pos;
pub const CAN_IER_FMPIE0: u32 = CAN_IER_FMPIE0_Msk;
pub const CAN_IER_FFIE0_Pos: u32 = 2;
pub const CAN_IER_FFIE0_Msk: u32 = 0x1 << CAN_IER_FFIE0_Pos;
pub const CAN_IER_FFIE0: u32 = CAN_IER_FFIE0_Msk;
pub const CAN_IER_FOVIE0_Pos: u32 = 3;
pub const CAN_IER_FOVIE0_Msk: u32 = 0x1 << CAN_IER_FOVIE0_Pos;
pub const CAN_IER_FOVIE0: u32 = CAN_IER_FOVIE0_Msk;
pub const CAN_IER_FMPIE1_Pos: u32 = 4;
pub const CAN_IER_FMPIE1_Msk: u32 = 0x1 << CAN_IER_FMPIE1_Pos;
pub const CAN_IER_FMPIE1: u32 = CAN_IER_FMPIE1_Msk;
pub const CAN_IER_FFIE1_Pos: u32 = 5;
pub const CAN_IER_FFIE1_Msk: u32 = 0x1 << CAN_IER_FFIE1_Pos;
pub const CAN_IER_FFIE1: u32 = CAN_IER_FFIE1_Msk;
pub const CAN_IER_FOVIE1_Pos: u32 = 6;
pub const CAN_IER_FOVIE1_Msk: u32 = 0x1 << CAN_IER_FOVIE1_Pos;
pub const CAN_IER_FOVIE1: u32 = CAN_IER_FOVIE1_Msk;
pub const CAN_IER_EWGIE_Pos: u32 = 8;
pub const CAN_IER_EWGIE_Msk: u32 = 0x1 << CAN_IER_EWGIE_Pos;
pub const CAN_IER_EWGIE: u32 = CAN_IER_EWGIE_Msk;
pub const CAN_IER_EPVIE_Pos: u32 = 9;
pub const CAN_IER_EPVIE_Msk: u32 = 0x1 << CAN_IER_EPVIE_Pos;
pub const CAN_IER_EPVIE: u32 = CAN_IER_EPVIE_Msk;
pub const CAN_IER_BOFIE_Pos: u32 = 10;
pub const CAN_IER_BOFIE_Msk: u32 = 0x1 << CAN_IER_BOFIE_Pos;
pub const CAN_IER_BOFIE: u32 = CAN_IER_BOFIE_Msk;
pub const CAN_IER_LECIE_Pos: u32 = 11;
pub const CAN_IER_LECIE_Msk: u32 = 0x1 << CAN_IER_LECIE_Pos;
pub const CAN_IER_LECIE: u32 = CAN_IER_LECIE_Msk;
pub const CAN_IER_ERRIE_Pos: u32 = 15;
pub const CAN_IER_ERRIE_Msk: u32 = 0x1 << CAN_IER_ERRIE_Pos;
pub const CAN_IER_ERRIE: u32 = CAN_IER_ERRIE_Msk;
pub const CAN_IER_WKUIE_Pos: u32 = 16;
pub const CAN_IER_WKUIE_Msk: u32 = 0x1 << CAN_IER_WKUIE_Pos;
pub const CAN_IER_WKUIE: u32 = CAN_IER_WKUIE_Msk;
pub const CAN_IER_SLKIE_Pos: u32 = 17;
pub const CAN_IER_SLKIE_Msk: u32 = 0x1 << CAN_IER_SLKIE_Pos;
pub const CAN_IER_SLKIE: u32 = CAN_IER_SLKIE_Msk;
pub const CAN_ESR_EWGF_Pos: u32 = 0;
pub const CAN_ESR_EWGF_Msk: u32 = 0x1 << CAN_ESR_EWGF_Pos;
pub const CAN_ESR_EWGF: u32 = CAN_ESR_EWGF_Msk;
pub const CAN_ESR_EPVF_Pos: u32 = 1;
pub const CAN_ESR_EPVF_Msk: u32 = 0x1 << CAN_ESR_EPVF_Pos;
pub const CAN_ESR_EPVF: u32 = CAN_ESR_EPVF_Msk;
pub const CAN_ESR_BOFF_Pos: u32 = 2;
pub const CAN_ESR_BOFF_Msk: u32 = 0x1 << CAN_ESR_BOFF_Pos;
pub const CAN_ESR_BOFF: u32 = CAN_ESR_BOFF_Msk;
pub const CAN_ESR_LEC_Pos: u32 = 4;
pub const CAN_ESR_LEC_Msk: u32 = 0x7 << CAN_ESR_LEC_Pos;
pub const CAN_ESR_LEC: u32 = CAN_ESR_LEC_Msk;
pub const CAN_ESR_LEC_0: u32 = 0x1 << CAN_ESR_LEC_Pos;
pub const CAN_ESR_LEC_1: u32 = 0x2 << CAN_ESR_LEC_Pos;
pub const CAN_ESR_LEC_2: u32 = 0x4 << CAN_ESR_LEC_Pos;
pub const CAN_ESR_TEC_Pos: u32 = 16;
pub const CAN_ESR_TEC_Msk: u32 = 0xFF << CAN_ESR_TEC_Pos;
pub const CAN_ESR_TEC: u32 = CAN_ESR_TEC_Msk;
pub const CAN_ESR_REC_Pos: u32 = 24;
pub const CAN_ESR_REC_Msk: u32 = 0xFF << CAN_ESR_REC_Pos;
pub const CAN_ESR_REC: u32 = CAN_ESR_REC_Msk;
pub const CAN_BTR_BRP_Pos: u32 = 0;
pub const CAN_BTR_BRP_Msk: u32 = 0x3FF << CAN_BTR_BRP_Pos;
pub const CAN_BTR_BRP: u32 = CAN_BTR_BRP_Msk;
pub const CAN_BTR_TS1_Pos: u32 = 16;
pub const CAN_BTR_TS1_Msk: u32 = 0xF << CAN_BTR_TS1_Pos;
pub const CAN_BTR_TS1: u32 = CAN_BTR_TS1_Msk;
pub const CAN_BTR_TS1_0: u32 = 0x1 << CAN_BTR_TS1_Pos;
pub const CAN_BTR_TS1_1: u32 = 0x2 << CAN_BTR_TS1_Pos;
pub const CAN_BTR_TS1_2: u32 = 0x4 << CAN_BTR_TS1_Pos;
pub const CAN_BTR_TS1_3: u32 = 0x8 << CAN_BTR_TS1_Pos;
pub const CAN_BTR_TS2_Pos: u32 = 20;
pub const CAN_BTR_TS2_Msk: u32 = 0x7 << CAN_BTR_TS2_Pos;
pub const CAN_BTR_TS2: u32 = CAN_BTR_TS2_Msk;
pub const CAN_BTR_TS2_0: u32 = 0x1 << CAN_BTR_TS2_Pos;
pub const CAN_BTR_TS2_1: u32 = 0x2 << CAN_BTR_TS2_Pos;
pub const CAN_BTR_TS2_2: u32 = 0x4 << CAN_BTR_TS2_Pos;
pub const CAN_BTR_SJW_Pos: u32 = 24;
pub const CAN_BTR_SJW_Msk: u32 = 0x3 << CAN_BTR_SJW_Pos;
pub const CAN_BTR_SJW: u32 = CAN_BTR_SJW_Msk;
pub const CAN_BTR_SJW_0: u32 = 0x1 << CAN_BTR_SJW_Pos;
pub const CAN_BTR_SJW_1: u32 = 0x2 << CAN_BTR_SJW_Pos;
pub const CAN_BTR_LBKM_Pos: u32 = 30;
pub const CAN_BTR_LBKM_Msk: u32 = 0x1 << CAN_BTR_LBKM_Pos;
pub const CAN_BTR_LBKM: u32 = CAN_BTR_LBKM_Msk;
pub const CAN_BTR_SILM_Pos: u32 = 31;
pub const CAN_BTR_SILM_Msk: u32 = 0x1 << CAN_BTR_SILM_Pos;
pub const CAN_BTR_SILM: u32 = CAN_BTR_SILM_Msk;
pub const CAN_TI0R_TXRQ_Pos: u32 = 0;
pub const CAN_TI0R_TXRQ_Msk: u32 = 0x1 << CAN_TI0R_TXRQ_Pos;
pub const CAN_TI0R_TXRQ: u32 = CAN_TI0R_TXRQ_Msk;
pub const CAN_TI0R_RTR_Pos: u32 = 1;
pub const CAN_TI0R_RTR_Msk: u32 = 0x1 << CAN_TI0R_RTR_Pos;
pub const CAN_TI0R_RTR: u32 = CAN_TI0R_RTR_Msk;
pub const CAN_TI0R_IDE_Pos: u32 = 2;
pub const CAN_TI0R_IDE_Msk: u32 = 0x1 << CAN_TI0R_IDE_Pos;
pub const CAN_TI0R_IDE: u32 = CAN_TI0R_IDE_Msk;
pub const CAN_TI0R_EXID_Pos: u32 = 3;
pub const CAN_TI0R_EXID_Msk: u32 = 0x3FFFF << CAN_TI0R_EXID_Pos;
pub const CAN_TI0R_EXID: u32 = CAN_TI0R_EXID_Msk;
pub const CAN_TI0R_STID_Pos: u32 = 21;
pub const CAN_TI0R_STID_Msk: u32 = 0x7FF << CAN_TI0R_STID_Pos;
pub const CAN_TI0R_STID: u32 = CAN_TI0R_STID_Msk;
pub const CAN_TDT0R_DLC_Pos: u32 = 0;
pub const CAN_TDT0R_DLC_Msk: u32 = 0xF << CAN_TDT0R_DLC_Pos;
pub const CAN_TDT0R_DLC: u32 = CAN_TDT0R_DLC_Msk;
pub const CAN_TDT0R_TGT_Pos: u32 = 8;
pub const CAN_TDT0R_TGT_Msk: u32 = 0x1 << CAN_TDT0R_TGT_Pos;
pub const CAN_TDT0R_TGT: u32 = CAN_TDT0R_TGT_Msk;
pub const CAN_TDT0R_TIME_Pos: u32 = 16;
pub const CAN_TDT0R_TIME_Msk: u32 = 0xFFFF << CAN_TDT0R_TIME_Pos;
pub const CAN_TDT0R_TIME: u32 = CAN_TDT0R_TIME_Msk;
pub const CAN_TDL0R_DATA0_Pos: u32 = 0;
pub const CAN_TDL0R_DATA0_Msk: u32 = 0xFF << CAN_TDL0R_DATA0_Pos;
pub const CAN_TDL0R_DATA0: u32 = CAN_TDL0R_DATA0_Msk;
pub const CAN_TDL0R_DATA1_Pos: u32 = 8;
pub const CAN_TDL0R_DATA1_Msk: u32 = 0xFF << CAN_TDL0R_DATA1_Pos;
pub const CAN_TDL0R_DATA1: u32 = CAN_TDL0R_DATA1_Msk;
pub const CAN_TDL0R_DATA2_Pos: u32 = 16;
pub const CAN_TDL0R_DATA2_Msk: u32 = 0xFF << CAN_TDL0R_DATA2_Pos;
pub const CAN_TDL0R_DATA2: u32 = CAN_TDL0R_DATA2_Msk;
pub const CAN_TDL0R_DATA3_Pos: u32 = 24;
pub const CAN_TDL0R_DATA3_Msk: u32 = 0xFF << CAN_TDL0R_DATA3_Pos;
pub const CAN_TDL0R_DATA3: u32 = CAN_TDL0R_DATA3_Msk;
pub const CAN_TDH0R_DATA4_Pos: u32 = 0;
pub const CAN_TDH0R_DATA4_Msk: u32 = 0xFF << CAN_TDH0R_DATA4_Pos;
pub const CAN_TDH0R_DATA4: u32 = CAN_TDH0R_DATA4_Msk;
pub const CAN_TDH0R_DATA5_Pos: u32 = 8;
pub const CAN_TDH0R_DATA5_Msk: u32 = 0xFF << CAN_TDH0R_DATA5_Pos;
pub const CAN_TDH0R_DATA5: u32 = CAN_TDH0R_DATA5_Msk;
pub const CAN_TDH0R_DATA6_Pos: u32 = 16;
pub const CAN_TDH0R_DATA6_Msk: u32 = 0xFF << CAN_TDH0R_DATA6_Pos;
pub const CAN_TDH0R_DATA6: u32 = CAN_TDH0R_DATA6_Msk;
pub const CAN_TDH0R_DATA7_Pos: u32 = 24;
pub const CAN_TDH0R_DATA7_Msk: u32 = 0xFF << CAN_TDH0R_DATA7_Pos;
pub const CAN_TDH0R_DATA7: u32 = CAN_TDH0R_DATA7_Msk;
pub const CAN_TI1R_TXRQ_Pos: u32 = 0;
pub const CAN_TI1R_TXRQ_Msk: u32 = 0x1 << CAN_TI1R_TXRQ_Pos;
pub const CAN_TI1R_TXRQ: u32 = CAN_TI1R_TXRQ_Msk;
pub const CAN_TI1R_RTR_Pos: u32 = 1;
pub const CAN_TI1R_RTR_Msk: u32 = 0x1 << CAN_TI1R_RTR_Pos;
pub const CAN_TI1R_RTR: u32 = CAN_TI1R_RTR_Msk;
pub const CAN_TI1R_IDE_Pos: u32 = 2;
pub const CAN_TI1R_IDE_Msk: u32 = 0x1 << CAN_TI1R_IDE_Pos;
pub const CAN_TI1R_IDE: u32 = CAN_TI1R_IDE_Msk;
pub const CAN_TI1R_EXID_Pos: u32 = 3;
pub const CAN_TI1R_EXID_Msk: u32 = 0x3FFFF << CAN_TI1R_EXID_Pos;
pub const CAN_TI1R_EXID: u32 = CAN_TI1R_EXID_Msk;
pub const CAN_TI1R_STID_Pos: u32 = 21;
pub const CAN_TI1R_STID_Msk: u32 = 0x7FF << CAN_TI1R_STID_Pos;
pub const CAN_TI1R_STID: u32 = CAN_TI1R_STID_Msk;
pub const CAN_TDT1R_DLC_Pos: u32 = 0;
pub const CAN_TDT1R_DLC_Msk: u32 = 0xF << CAN_TDT1R_DLC_Pos;
pub const CAN_TDT1R_DLC: u32 = CAN_TDT1R_DLC_Msk;
pub const CAN_TDT1R_TGT_Pos: u32 = 8;
pub const CAN_TDT1R_TGT_Msk: u32 = 0x1 << CAN_TDT1R_TGT_Pos;
pub const CAN_TDT1R_TGT: u32 = CAN_TDT1R_TGT_Msk;
pub const CAN_TDT1R_TIME_Pos: u32 = 16;
pub const CAN_TDT1R_TIME_Msk: u32 = 0xFFFF << CAN_TDT1R_TIME_Pos;
pub const CAN_TDT1R_TIME: u32 = CAN_TDT1R_TIME_Msk;
pub const CAN_TDL1R_DATA0_Pos: u32 = 0;
pub const CAN_TDL1R_DATA0_Msk: u32 = 0xFF << CAN_TDL1R_DATA0_Pos;
pub const CAN_TDL1R_DATA0: u32 = CAN_TDL1R_DATA0_Msk;
pub const CAN_TDL1R_DATA1_Pos: u32 = 8;
pub const CAN_TDL1R_DATA1_Msk: u32 = 0xFF << CAN_TDL1R_DATA1_Pos;
pub const CAN_TDL1R_DATA1: u32 = CAN_TDL1R_DATA1_Msk;
pub const CAN_TDL1R_DATA2_Pos: u32 = 16;
pub const CAN_TDL1R_DATA2_Msk: u32 = 0xFF << CAN_TDL1R_DATA2_Pos;
pub const CAN_TDL1R_DATA2: u32 = CAN_TDL1R_DATA2_Msk;
pub const CAN_TDL1R_DATA3_Pos: u32 = 24;
pub const CAN_TDL1R_DATA3_Msk: u32 = 0xFF << CAN_TDL1R_DATA3_Pos;
pub const CAN_TDL1R_DATA3: u32 = CAN_TDL1R_DATA3_Msk;
pub const CAN_TDH1R_DATA4_Pos: u32 = 0;
pub const CAN_TDH1R_DATA4_Msk: u32 = 0xFF << CAN_TDH1R_DATA4_Pos;
pub const CAN_TDH1R_DATA4: u32 = CAN_TDH1R_DATA4_Msk;
pub const CAN_TDH1R_DATA5_Pos: u32 = 8;
pub const CAN_TDH1R_DATA5_Msk: u32 = 0xFF << CAN_TDH1R_DATA5_Pos;
pub const CAN_TDH1R_DATA5: u32 = CAN_TDH1R_DATA5_Msk;
pub const CAN_TDH1R_DATA6_Pos: u32 = 16;
pub const CAN_TDH1R_DATA6_Msk: u32 = 0xFF << CAN_TDH1R_DATA6_Pos;
pub const CAN_TDH1R_DATA6: u32 = CAN_TDH1R_DATA6_Msk;
pub const CAN_TDH1R_DATA7_Pos: u32 = 24;
pub const CAN_TDH1R_DATA7_Msk: u32 = 0xFF << CAN_TDH1R_DATA7_Pos;
pub const CAN_TDH1R_DATA7: u32 = CAN_TDH1R_DATA7_Msk;
pub const CAN_TI2R_TXRQ_Pos: u32 = 0;
pub const CAN_TI2R_TXRQ_Msk: u32 = 0x1 << CAN_TI2R_TXRQ_Pos;
pub const CAN_TI2R_TXRQ: u32 = CAN_TI2R_TXRQ_Msk;
pub const CAN_TI2R_RTR_Pos: u32 = 1;
pub const CAN_TI2R_RTR_Msk: u32 = 0x1 << CAN_TI2R_RTR_Pos;
pub const CAN_TI2R_RTR: u32 = CAN_TI2R_RTR_Msk;
pub const CAN_TI2R_IDE_Pos: u32 = 2;
pub const CAN_TI2R_IDE_Msk: u32 = 0x1 << CAN_TI2R_IDE_Pos;
pub const CAN_TI2R_IDE: u32 = CAN_TI2R_IDE_Msk;
pub const CAN_TI2R_EXID_Pos: u32 = 3;
pub const CAN_TI2R_EXID_Msk: u32 = 0x3FFFF << CAN_TI2R_EXID_Pos;
pub const CAN_TI2R_EXID: u32 = CAN_TI2R_EXID_Msk;
pub const CAN_TI2R_STID_Pos: u32 = 21;
pub const CAN_TI2R_STID_Msk: u32 = 0x7FF << CAN_TI2R_STID_Pos;
pub const CAN_TI2R_STID: u32 = CAN_TI2R_STID_Msk;
pub const CAN_TDT2R_DLC_Pos: u32 = 0;
pub const CAN_TDT2R_DLC_Msk: u32 = 0xF << CAN_TDT2R_DLC_Pos;
pub const CAN_TDT2R_DLC: u32 = CAN_TDT2R_DLC_Msk;
pub const CAN_TDT2R_TGT_Pos: u32 = 8;
pub const CAN_TDT2R_TGT_Msk: u32 = 0x1 << CAN_TDT2R_TGT_Pos;
pub const CAN_TDT2R_TGT: u32 = CAN_TDT2R_TGT_Msk;
pub const CAN_TDT2R_TIME_Pos: u32 = 16;
pub const CAN_TDT2R_TIME_Msk: u32 = 0xFFFF << CAN_TDT2R_TIME_Pos;
pub const CAN_TDT2R_TIME: u32 = CAN_TDT2R_TIME_Msk;
pub const CAN_TDL2R_DATA0_Pos: u32 = 0;
pub const CAN_TDL2R_DATA0_Msk: u32 = 0xFF << CAN_TDL2R_DATA0_Pos;
pub const CAN_TDL2R_DATA0: u32 = CAN_TDL2R_DATA0_Msk;
pub const CAN_TDL2R_DATA1_Pos: u32 = 8;
pub const CAN_TDL2R_DATA1_Msk: u32 = 0xFF << CAN_TDL2R_DATA1_Pos;
pub const CAN_TDL2R_DATA1: u32 = CAN_TDL2R_DATA1_Msk;
pub const CAN_TDL2R_DATA2_Pos: u32 = 16;
pub const CAN_TDL2R_DATA2_Msk: u32 = 0xFF << CAN_TDL2R_DATA2_Pos;
pub const CAN_TDL2R_DATA2: u32 = CAN_TDL2R_DATA2_Msk;
pub const CAN_TDL2R_DATA3_Pos: u32 = 24;
pub const CAN_TDL2R_DATA3_Msk: u32 = 0xFF << CAN_TDL2R_DATA3_Pos;
pub const CAN_TDL2R_DATA3: u32 = CAN_TDL2R_DATA3_Msk;
pub const CAN_TDH2R_DATA4_Pos: u32 = 0;
pub const CAN_TDH2R_DATA4_Msk: u32 = 0xFF << CAN_TDH2R_DATA4_Pos;
pub const CAN_TDH2R_DATA4: u32 = CAN_TDH2R_DATA4_Msk;
pub const CAN_TDH2R_DATA5_Pos: u32 = 8;
pub const CAN_TDH2R_DATA5_Msk: u32 = 0xFF << CAN_TDH2R_DATA5_Pos;
pub const CAN_TDH2R_DATA5: u32 = CAN_TDH2R_DATA5_Msk;
pub const CAN_TDH2R_DATA6_Pos: u32 = 16;
pub const CAN_TDH2R_DATA6_Msk: u32 = 0xFF << CAN_TDH2R_DATA6_Pos;
pub const CAN_TDH2R_DATA6: u32 = CAN_TDH2R_DATA6_Msk;
pub const CAN_TDH2R_DATA7_Pos: u32 = 24;
pub const CAN_TDH2R_DATA7_Msk: u32 = 0xFF << CAN_TDH2R_DATA7_Pos;
pub const CAN_TDH2R_DATA7: u32 = CAN_TDH2R_DATA7_Msk;
pub const CAN_RI0R_RTR_Pos: u32 = 1;
pub const CAN_RI0R_RTR_Msk: u32 = 0x1 << CAN_RI0R_RTR_Pos;
pub const CAN_RI0R_RTR: u32 = CAN_RI0R_RTR_Msk;
pub const CAN_RI0R_IDE_Pos: u32 = 2;
pub const CAN_RI0R_IDE_Msk: u32 = 0x1 << CAN_RI0R_IDE_Pos;
pub const CAN_RI0R_IDE: u32 = CAN_RI0R_IDE_Msk;
pub const CAN_RI0R_EXID_Pos: u32 = 3;
pub const CAN_RI0R_EXID_Msk: u32 = 0x3FFFF << CAN_RI0R_EXID_Pos;
pub const CAN_RI0R_EXID: u32 = CAN_RI0R_EXID_Msk;
pub const CAN_RI0R_STID_Pos: u32 = 21;
pub const CAN_RI0R_STID_Msk: u32 = 0x7FF << CAN_RI0R_STID_Pos;
pub const CAN_RI0R_STID: u32 = CAN_RI0R_STID_Msk;
pub const CAN_RDT0R_DLC_Pos: u32 = 0;
pub const CAN_RDT0R_DLC_Msk: u32 = 0xF << CAN_RDT0R_DLC_Pos;
pub const CAN_RDT0R_DLC: u32 = CAN_RDT0R_DLC_Msk;
pub const CAN_RDT0R_FMI_Pos: u32 = 8;
pub const CAN_RDT0R_FMI_Msk: u32 = 0xFF << CAN_RDT0R_FMI_Pos;
pub const CAN_RDT0R_FMI: u32 = CAN_RDT0R_FMI_Msk;
pub const CAN_RDT0R_TIME_Pos: u32 = 16;
pub const CAN_RDT0R_TIME_Msk: u32 = 0xFFFF << CAN_RDT0R_TIME_Pos;
pub const CAN_RDT0R_TIME: u32 = CAN_RDT0R_TIME_Msk;
pub const CAN_RDL0R_DATA0_Pos: u32 = 0;
pub const CAN_RDL0R_DATA0_Msk: u32 = 0xFF << CAN_RDL0R_DATA0_Pos;
pub const CAN_RDL0R_DATA0: u32 = CAN_RDL0R_DATA0_Msk;
pub const CAN_RDL0R_DATA1_Pos: u32 = 8;
pub const CAN_RDL0R_DATA1_Msk: u32 = 0xFF << CAN_RDL0R_DATA1_Pos;
pub const CAN_RDL0R_DATA1: u32 = CAN_RDL0R_DATA1_Msk;
pub const CAN_RDL0R_DATA2_Pos: u32 = 16;
pub const CAN_RDL0R_DATA2_Msk: u32 = 0xFF << CAN_RDL0R_DATA2_Pos;
pub const CAN_RDL0R_DATA2: u32 = CAN_RDL0R_DATA2_Msk;
pub const CAN_RDL0R_DATA3_Pos: u32 = 24;
pub const CAN_RDL0R_DATA3_Msk: u32 = 0xFF << CAN_RDL0R_DATA3_Pos;
pub const CAN_RDL0R_DATA3: u32 = CAN_RDL0R_DATA3_Msk;
pub const CAN_RDH0R_DATA4_Pos: u32 = 0;
pub const CAN_RDH0R_DATA4_Msk: u32 = 0xFF << CAN_RDH0R_DATA4_Pos;
pub const CAN_RDH0R_DATA4: u32 = CAN_RDH0R_DATA4_Msk;
pub const CAN_RDH0R_DATA5_Pos: u32 = 8;
pub const CAN_RDH0R_DATA5_Msk: u32 = 0xFF << CAN_RDH0R_DATA5_Pos;
pub const CAN_RDH0R_DATA5: u32 = CAN_RDH0R_DATA5_Msk;
pub const CAN_RDH0R_DATA6_Pos: u32 = 16;
pub const CAN_RDH0R_DATA6_Msk: u32 = 0xFF << CAN_RDH0R_DATA6_Pos;
pub const CAN_RDH0R_DATA6: u32 = CAN_RDH0R_DATA6_Msk;
pub const CAN_RDH0R_DATA7_Pos: u32 = 24;
pub const CAN_RDH0R_DATA7_Msk: u32 = 0xFF << CAN_RDH0R_DATA7_Pos;
pub const CAN_RDH0R_DATA7: u32 = CAN_RDH0R_DATA7_Msk;
pub const CAN_RI1R_RTR_Pos: u32 = 1;
pub const CAN_RI1R_RTR_Msk: u32 = 0x1 << CAN_RI1R_RTR_Pos;
pub const CAN_RI1R_RTR: u32 = CAN_RI1R_RTR_Msk;
pub const CAN_RI1R_IDE_Pos: u32 = 2;
pub const CAN_RI1R_IDE_Msk: u32 = 0x1 << CAN_RI1R_IDE_Pos;
pub const CAN_RI1R_IDE: u32 = CAN_RI1R_IDE_Msk;
pub const CAN_RI1R_EXID_Pos: u32 = 3;
pub const CAN_RI1R_EXID_Msk: u32 = 0x3FFFF << CAN_RI1R_EXID_Pos;
pub const CAN_RI1R_EXID: u32 = CAN_RI1R_EXID_Msk;
pub const CAN_RI1R_STID_Pos: u32 = 21;
pub const CAN_RI1R_STID_Msk: u32 = 0x7FF << CAN_RI1R_STID_Pos;
pub const CAN_RI1R_STID: u32 = CAN_RI1R_STID_Msk;
pub const CAN_RDT1R_DLC_Pos: u32 = 0;
pub const CAN_RDT1R_DLC_Msk: u32 = 0xF << CAN_RDT1R_DLC_Pos;
pub const CAN_RDT1R_DLC: u32 = CAN_RDT1R_DLC_Msk;
pub const CAN_RDT1R_FMI_Pos: u32 = 8;
pub const CAN_RDT1R_FMI_Msk: u32 = 0xFF << CAN_RDT1R_FMI_Pos;
pub const CAN_RDT1R_FMI: u32 = CAN_RDT1R_FMI_Msk;
pub const CAN_RDT1R_TIME_Pos: u32 = 16;
pub const CAN_RDT1R_TIME_Msk: u32 = 0xFFFF << CAN_RDT1R_TIME_Pos;
pub const CAN_RDT1R_TIME: u32 = CAN_RDT1R_TIME_Msk;
pub const CAN_RDL1R_DATA0_Pos: u32 = 0;
pub const CAN_RDL1R_DATA0_Msk: u32 = 0xFF << CAN_RDL1R_DATA0_Pos;
pub const CAN_RDL1R_DATA0: u32 = CAN_RDL1R_DATA0_Msk;
pub const CAN_RDL1R_DATA1_Pos: u32 = 8;
pub const CAN_RDL1R_DATA1_Msk: u32 = 0xFF << CAN_RDL1R_DATA1_Pos;
pub const CAN_RDL1R_DATA1: u32 = CAN_RDL1R_DATA1_Msk;
pub const CAN_RDL1R_DATA2_Pos: u32 = 16;
pub const CAN_RDL1R_DATA2_Msk: u32 = 0xFF << CAN_RDL1R_DATA2_Pos;
pub const CAN_RDL1R_DATA2: u32 = CAN_RDL1R_DATA2_Msk;
pub const CAN_RDL1R_DATA3_Pos: u32 = 24;
pub const CAN_RDL1R_DATA3_Msk: u32 = 0xFF << CAN_RDL1R_DATA3_Pos;
pub const CAN_RDL1R_DATA3: u32 = CAN_RDL1R_DATA3_Msk;
pub const CAN_RDH1R_DATA4_Pos: u32 = 0;
pub const CAN_RDH1R_DATA4_Msk: u32 = 0xFF << CAN_RDH1R_DATA4_Pos;
pub const CAN_RDH1R_DATA4: u32 = CAN_RDH1R_DATA4_Msk;
pub const CAN_RDH1R_DATA5_Pos: u32 = 8;
pub const CAN_RDH1R_DATA5_Msk: u32 = 0xFF << CAN_RDH1R_DATA5_Pos;
pub const CAN_RDH1R_DATA5: u32 = CAN_RDH1R_DATA5_Msk;
pub const CAN_RDH1R_DATA6_Pos: u32 = 16;
pub const CAN_RDH1R_DATA6_Msk: u32 = 0xFF << CAN_RDH1R_DATA6_Pos;
pub const CAN_RDH1R_DATA6: u32 = CAN_RDH1R_DATA6_Msk;
pub const CAN_RDH1R_DATA7_Pos: u32 = 24;
pub const CAN_RDH1R_DATA7_Msk: u32 = 0xFF << CAN_RDH1R_DATA7_Pos;
pub const CAN_RDH1R_DATA7: u32 = CAN_RDH1R_DATA7_Msk;
pub const CAN_FMR_FINIT_Pos: u32 = 0;
pub const CAN_FMR_FINIT_Msk: u32 = 0x1 << CAN_FMR_FINIT_Pos;
pub const CAN_FMR_FINIT: u32 = CAN_FMR_FINIT_Msk;
pub const CAN_FMR_CAN2SB_Pos: u32 = 8;
pub const CAN_FMR_CAN2SB_Msk: u32 = 0x3F << CAN_FMR_CAN2SB_Pos;
pub const CAN_FMR_CAN2SB: u32 = CAN_FMR_CAN2SB_Msk;
pub const CAN_FM1R_FBM_Pos: u32 = 0;
pub const CAN_FM1R_FBM_Msk: u32 = 0xFFFFFFF << CAN_FM1R_FBM_Pos;
pub const CAN_FM1R_FBM: u32 = CAN_FM1R_FBM_Msk;
pub const CAN_FM1R_FBM0_Pos: u32 = 0;
pub const CAN_FM1R_FBM0_Msk: u32 = 0x1 << CAN_FM1R_FBM0_Pos;
pub const CAN_FM1R_FBM0: u32 = CAN_FM1R_FBM0_Msk;
pub const CAN_FM1R_FBM1_Pos: u32 = 1;
pub const CAN_FM1R_FBM1_Msk: u32 = 0x1 << CAN_FM1R_FBM1_Pos;
pub const CAN_FM1R_FBM1: u32 = CAN_FM1R_FBM1_Msk;
pub const CAN_FM1R_FBM2_Pos: u32 = 2;
pub const CAN_FM1R_FBM2_Msk: u32 = 0x1 << CAN_FM1R_FBM2_Pos;
pub const CAN_FM1R_FBM2: u32 = CAN_FM1R_FBM2_Msk;
pub const CAN_FM1R_FBM3_Pos: u32 = 3;
pub const CAN_FM1R_FBM3_Msk: u32 = 0x1 << CAN_FM1R_FBM3_Pos;
pub const CAN_FM1R_FBM3: u32 = CAN_FM1R_FBM3_Msk;
pub const CAN_FM1R_FBM4_Pos: u32 = 4;
pub const CAN_FM1R_FBM4_Msk: u32 = 0x1 << CAN_FM1R_FBM4_Pos;
pub const CAN_FM1R_FBM4: u32 = CAN_FM1R_FBM4_Msk;
pub const CAN_FM1R_FBM5_Pos: u32 = 5;
pub const CAN_FM1R_FBM5_Msk: u32 = 0x1 << CAN_FM1R_FBM5_Pos;
pub const CAN_FM1R_FBM5: u32 = CAN_FM1R_FBM5_Msk;
pub const CAN_FM1R_FBM6_Pos: u32 = 6;
pub const CAN_FM1R_FBM6_Msk: u32 = 0x1 << CAN_FM1R_FBM6_Pos;
pub const CAN_FM1R_FBM6: u32 = CAN_FM1R_FBM6_Msk;
pub const CAN_FM1R_FBM7_Pos: u32 = 7;
pub const CAN_FM1R_FBM7_Msk: u32 = 0x1 << CAN_FM1R_FBM7_Pos;
pub const CAN_FM1R_FBM7: u32 = CAN_FM1R_FBM7_Msk;
pub const CAN_FM1R_FBM8_Pos: u32 = 8;
pub const CAN_FM1R_FBM8_Msk: u32 = 0x1 << CAN_FM1R_FBM8_Pos;
pub const CAN_FM1R_FBM8: u32 = CAN_FM1R_FBM8_Msk;
pub const CAN_FM1R_FBM9_Pos: u32 = 9;
pub const CAN_FM1R_FBM9_Msk: u32 = 0x1 << CAN_FM1R_FBM9_Pos;
pub const CAN_FM1R_FBM9: u32 = CAN_FM1R_FBM9_Msk;
pub const CAN_FM1R_FBM10_Pos: u32 = 10;
pub const CAN_FM1R_FBM10_Msk: u32 = 0x1 << CAN_FM1R_FBM10_Pos;
pub const CAN_FM1R_FBM10: u32 = CAN_FM1R_FBM10_Msk;
pub const CAN_FM1R_FBM11_Pos: u32 = 11;
pub const CAN_FM1R_FBM11_Msk: u32 = 0x1 << CAN_FM1R_FBM11_Pos;
pub const CAN_FM1R_FBM11: u32 = CAN_FM1R_FBM11_Msk;
pub const CAN_FM1R_FBM12_Pos: u32 = 12;
pub const CAN_FM1R_FBM12_Msk: u32 = 0x1 << CAN_FM1R_FBM12_Pos;
pub const CAN_FM1R_FBM12: u32 = CAN_FM1R_FBM12_Msk;
pub const CAN_FM1R_FBM13_Pos: u32 = 13;
pub const CAN_FM1R_FBM13_Msk: u32 = 0x1 << CAN_FM1R_FBM13_Pos;
pub const CAN_FM1R_FBM13: u32 = CAN_FM1R_FBM13_Msk;
pub const CAN_FM1R_FBM14_Pos: u32 = 14;
pub const CAN_FM1R_FBM14_Msk: u32 = 0x1 << CAN_FM1R_FBM14_Pos;
pub const CAN_FM1R_FBM14: u32 = CAN_FM1R_FBM14_Msk;
pub const CAN_FM1R_FBM15_Pos: u32 = 15;
pub const CAN_FM1R_FBM15_Msk: u32 = 0x1 << CAN_FM1R_FBM15_Pos;
pub const CAN_FM1R_FBM15: u32 = CAN_FM1R_FBM15_Msk;
pub const CAN_FM1R_FBM16_Pos: u32 = 16;
pub const CAN_FM1R_FBM16_Msk: u32 = 0x1 << CAN_FM1R_FBM16_Pos;
pub const CAN_FM1R_FBM16: u32 = CAN_FM1R_FBM16_Msk;
pub const CAN_FM1R_FBM17_Pos: u32 = 17;
pub const CAN_FM1R_FBM17_Msk: u32 = 0x1 << CAN_FM1R_FBM17_Pos;
pub const CAN_FM1R_FBM17: u32 = CAN_FM1R_FBM17_Msk;
pub const CAN_FM1R_FBM18_Pos: u32 = 18;
pub const CAN_FM1R_FBM18_Msk: u32 = 0x1 << CAN_FM1R_FBM18_Pos;
pub const CAN_FM1R_FBM18: u32 = CAN_FM1R_FBM18_Msk;
pub const CAN_FM1R_FBM19_Pos: u32 = 19;
pub const CAN_FM1R_FBM19_Msk: u32 = 0x1 << CAN_FM1R_FBM19_Pos;
pub const CAN_FM1R_FBM19: u32 = CAN_FM1R_FBM19_Msk;
pub const CAN_FM1R_FBM20_Pos: u32 = 20;
pub const CAN_FM1R_FBM20_Msk: u32 = 0x1 << CAN_FM1R_FBM20_Pos;
pub const CAN_FM1R_FBM20: u32 = CAN_FM1R_FBM20_Msk;
pub const CAN_FM1R_FBM21_Pos: u32 = 21;
pub const CAN_FM1R_FBM21_Msk: u32 = 0x1 << CAN_FM1R_FBM21_Pos;
pub const CAN_FM1R_FBM21: u32 = CAN_FM1R_FBM21_Msk;
pub const CAN_FM1R_FBM22_Pos: u32 = 22;
pub const CAN_FM1R_FBM22_Msk: u32 = 0x1 << CAN_FM1R_FBM22_Pos;
pub const CAN_FM1R_FBM22: u32 = CAN_FM1R_FBM22_Msk;
pub const CAN_FM1R_FBM23_Pos: u32 = 23;
pub const CAN_FM1R_FBM23_Msk: u32 = 0x1 << CAN_FM1R_FBM23_Pos;
pub const CAN_FM1R_FBM23: u32 = CAN_FM1R_FBM23_Msk;
pub const CAN_FM1R_FBM24_Pos: u32 = 24;
pub const CAN_FM1R_FBM24_Msk: u32 = 0x1 << CAN_FM1R_FBM24_Pos;
pub const CAN_FM1R_FBM24: u32 = CAN_FM1R_FBM24_Msk;
pub const CAN_FM1R_FBM25_Pos: u32 = 25;
pub const CAN_FM1R_FBM25_Msk: u32 = 0x1 << CAN_FM1R_FBM25_Pos;
pub const CAN_FM1R_FBM25: u32 = CAN_FM1R_FBM25_Msk;
pub const CAN_FM1R_FBM26_Pos: u32 = 26;
pub const CAN_FM1R_FBM26_Msk: u32 = 0x1 << CAN_FM1R_FBM26_Pos;
pub const CAN_FM1R_FBM26: u32 = CAN_FM1R_FBM26_Msk;
pub const CAN_FM1R_FBM27_Pos: u32 = 27;
pub const CAN_FM1R_FBM27_Msk: u32 = 0x1 << CAN_FM1R_FBM27_Pos;
pub const CAN_FM1R_FBM27: u32 = CAN_FM1R_FBM27_Msk;
pub const CAN_FS1R_FSC_Pos: u32 = 0;
pub const CAN_FS1R_FSC_Msk: u32 = 0xFFFFFFF << CAN_FS1R_FSC_Pos;
pub const CAN_FS1R_FSC: u32 = CAN_FS1R_FSC_Msk;
pub const CAN_FS1R_FSC0_Pos: u32 = 0;
pub const CAN_FS1R_FSC0_Msk: u32 = 0x1 << CAN_FS1R_FSC0_Pos;
pub const CAN_FS1R_FSC0: u32 = CAN_FS1R_FSC0_Msk;
pub const CAN_FS1R_FSC1_Pos: u32 = 1;
pub const CAN_FS1R_FSC1_Msk: u32 = 0x1 << CAN_FS1R_FSC1_Pos;
pub const CAN_FS1R_FSC1: u32 = CAN_FS1R_FSC1_Msk;
pub const CAN_FS1R_FSC2_Pos: u32 = 2;
pub const CAN_FS1R_FSC2_Msk: u32 = 0x1 << CAN_FS1R_FSC2_Pos;
pub const CAN_FS1R_FSC2: u32 = CAN_FS1R_FSC2_Msk;
pub const CAN_FS1R_FSC3_Pos: u32 = 3;
pub const CAN_FS1R_FSC3_Msk: u32 = 0x1 << CAN_FS1R_FSC3_Pos;
pub const CAN_FS1R_FSC3: u32 = CAN_FS1R_FSC3_Msk;
pub const CAN_FS1R_FSC4_Pos: u32 = 4;
pub const CAN_FS1R_FSC4_Msk: u32 = 0x1 << CAN_FS1R_FSC4_Pos;
pub const CAN_FS1R_FSC4: u32 = CAN_FS1R_FSC4_Msk;
pub const CAN_FS1R_FSC5_Pos: u32 = 5;
pub const CAN_FS1R_FSC5_Msk: u32 = 0x1 << CAN_FS1R_FSC5_Pos;
pub const CAN_FS1R_FSC5: u32 = CAN_FS1R_FSC5_Msk;
pub const CAN_FS1R_FSC6_Pos: u32 = 6;
pub const CAN_FS1R_FSC6_Msk: u32 = 0x1 << CAN_FS1R_FSC6_Pos;
pub const CAN_FS1R_FSC6: u32 = CAN_FS1R_FSC6_Msk;
pub const CAN_FS1R_FSC7_Pos: u32 = 7;
pub const CAN_FS1R_FSC7_Msk: u32 = 0x1 << CAN_FS1R_FSC7_Pos;
pub const CAN_FS1R_FSC7: u32 = CAN_FS1R_FSC7_Msk;
pub const CAN_FS1R_FSC8_Pos: u32 = 8;
pub const CAN_FS1R_FSC8_Msk: u32 = 0x1 << CAN_FS1R_FSC8_Pos;
pub const CAN_FS1R_FSC8: u32 = CAN_FS1R_FSC8_Msk;
pub const CAN_FS1R_FSC9_Pos: u32 = 9;
pub const CAN_FS1R_FSC9_Msk: u32 = 0x1 << CAN_FS1R_FSC9_Pos;
pub const CAN_FS1R_FSC9: u32 = CAN_FS1R_FSC9_Msk;
pub const CAN_FS1R_FSC10_Pos: u32 = 10;
pub const CAN_FS1R_FSC10_Msk: u32 = 0x1 << CAN_FS1R_FSC10_Pos;
pub const CAN_FS1R_FSC10: u32 = CAN_FS1R_FSC10_Msk;
pub const CAN_FS1R_FSC11_Pos: u32 = 11;
pub const CAN_FS1R_FSC11_Msk: u32 = 0x1 << CAN_FS1R_FSC11_Pos;
pub const CAN_FS1R_FSC11: u32 = CAN_FS1R_FSC11_Msk;
pub const CAN_FS1R_FSC12_Pos: u32 = 12;
pub const CAN_FS1R_FSC12_Msk: u32 = 0x1 << CAN_FS1R_FSC12_Pos;
pub const CAN_FS1R_FSC12: u32 = CAN_FS1R_FSC12_Msk;
pub const CAN_FS1R_FSC13_Pos: u32 = 13;
pub const CAN_FS1R_FSC13_Msk: u32 = 0x1 << CAN_FS1R_FSC13_Pos;
pub const CAN_FS1R_FSC13: u32 = CAN_FS1R_FSC13_Msk;
pub const CAN_FS1R_FSC14_Pos: u32 = 14;
pub const CAN_FS1R_FSC14_Msk: u32 = 0x1 << CAN_FS1R_FSC14_Pos;
pub const CAN_FS1R_FSC14: u32 = CAN_FS1R_FSC14_Msk;
pub const CAN_FS1R_FSC15_Pos: u32 = 15;
pub const CAN_FS1R_FSC15_Msk: u32 = 0x1 << CAN_FS1R_FSC15_Pos;
pub const CAN_FS1R_FSC15: u32 = CAN_FS1R_FSC15_Msk;
pub const CAN_FS1R_FSC16_Pos: u32 = 16;
pub const CAN_FS1R_FSC16_Msk: u32 = 0x1 << CAN_FS1R_FSC16_Pos;
pub const CAN_FS1R_FSC16: u32 = CAN_FS1R_FSC16_Msk;
pub const CAN_FS1R_FSC17_Pos: u32 = 17;
pub const CAN_FS1R_FSC17_Msk: u32 = 0x1 << CAN_FS1R_FSC17_Pos;
pub const CAN_FS1R_FSC17: u32 = CAN_FS1R_FSC17_Msk;
pub const CAN_FS1R_FSC18_Pos: u32 = 18;
pub const CAN_FS1R_FSC18_Msk: u32 = 0x1 << CAN_FS1R_FSC18_Pos;
pub const CAN_FS1R_FSC18: u32 = CAN_FS1R_FSC18_Msk;
pub const CAN_FS1R_FSC19_Pos: u32 = 19;
pub const CAN_FS1R_FSC19_Msk: u32 = 0x1 << CAN_FS1R_FSC19_Pos;
pub const CAN_FS1R_FSC19: u32 = CAN_FS1R_FSC19_Msk;
pub const CAN_FS1R_FSC20_Pos: u32 = 20;
pub const CAN_FS1R_FSC20_Msk: u32 = 0x1 << CAN_FS1R_FSC20_Pos;
pub const CAN_FS1R_FSC20: u32 = CAN_FS1R_FSC20_Msk;
pub const CAN_FS1R_FSC21_Pos: u32 = 21;
pub const CAN_FS1R_FSC21_Msk: u32 = 0x1 << CAN_FS1R_FSC21_Pos;
pub const CAN_FS1R_FSC21: u32 = CAN_FS1R_FSC21_Msk;
pub const CAN_FS1R_FSC22_Pos: u32 = 22;
pub const CAN_FS1R_FSC22_Msk: u32 = 0x1 << CAN_FS1R_FSC22_Pos;
pub const CAN_FS1R_FSC22: u32 = CAN_FS1R_FSC22_Msk;
pub const CAN_FS1R_FSC23_Pos: u32 = 23;
pub const CAN_FS1R_FSC23_Msk: u32 = 0x1 << CAN_FS1R_FSC23_Pos;
pub const CAN_FS1R_FSC23: u32 = CAN_FS1R_FSC23_Msk;
pub const CAN_FS1R_FSC24_Pos: u32 = 24;
pub const CAN_FS1R_FSC24_Msk: u32 = 0x1 << CAN_FS1R_FSC24_Pos;
pub const CAN_FS1R_FSC24: u32 = CAN_FS1R_FSC24_Msk;
pub const CAN_FS1R_FSC25_Pos: u32 = 25;
pub const CAN_FS1R_FSC25_Msk: u32 = 0x1 << CAN_FS1R_FSC25_Pos;
pub const CAN_FS1R_FSC25: u32 = CAN_FS1R_FSC25_Msk;
pub const CAN_FS1R_FSC26_Pos: u32 = 26;
pub const CAN_FS1R_FSC26_Msk: u32 = 0x1 << CAN_FS1R_FSC26_Pos;
pub const CAN_FS1R_FSC26: u32 = CAN_FS1R_FSC26_Msk;
pub const CAN_FS1R_FSC27_Pos: u32 = 27;
pub const CAN_FS1R_FSC27_Msk: u32 = 0x1 << CAN_FS1R_FSC27_Pos;
pub const CAN_FS1R_FSC27: u32 = CAN_FS1R_FSC27_Msk;
pub const CAN_FFA1R_FFA_Pos: u32 = 0;
pub const CAN_FFA1R_FFA_Msk: u32 = 0xFFFFFFF << CAN_FFA1R_FFA_Pos;
pub const CAN_FFA1R_FFA: u32 = CAN_FFA1R_FFA_Msk;
pub const CAN_FFA1R_FFA0_Pos: u32 = 0;
pub const CAN_FFA1R_FFA0_Msk: u32 = 0x1 << CAN_FFA1R_FFA0_Pos;
pub const CAN_FFA1R_FFA0: u32 = CAN_FFA1R_FFA0_Msk;
pub const CAN_FFA1R_FFA1_Pos: u32 = 1;
pub const CAN_FFA1R_FFA1_Msk: u32 = 0x1 << CAN_FFA1R_FFA1_Pos;
pub const CAN_FFA1R_FFA1: u32 = CAN_FFA1R_FFA1_Msk;
pub const CAN_FFA1R_FFA2_Pos: u32 = 2;
pub const CAN_FFA1R_FFA2_Msk: u32 = 0x1 << CAN_FFA1R_FFA2_Pos;
pub const CAN_FFA1R_FFA2: u32 = CAN_FFA1R_FFA2_Msk;
pub const CAN_FFA1R_FFA3_Pos: u32 = 3;
pub const CAN_FFA1R_FFA3_Msk: u32 = 0x1 << CAN_FFA1R_FFA3_Pos;
pub const CAN_FFA1R_FFA3: u32 = CAN_FFA1R_FFA3_Msk;
pub const CAN_FFA1R_FFA4_Pos: u32 = 4;
pub const CAN_FFA1R_FFA4_Msk: u32 = 0x1 << CAN_FFA1R_FFA4_Pos;
pub const CAN_FFA1R_FFA4: u32 = CAN_FFA1R_FFA4_Msk;
pub const CAN_FFA1R_FFA5_Pos: u32 = 5;
pub const CAN_FFA1R_FFA5_Msk: u32 = 0x1 << CAN_FFA1R_FFA5_Pos;
pub const CAN_FFA1R_FFA5: u32 = CAN_FFA1R_FFA5_Msk;
pub const CAN_FFA1R_FFA6_Pos: u32 = 6;
pub const CAN_FFA1R_FFA6_Msk: u32 = 0x1 << CAN_FFA1R_FFA6_Pos;
pub const CAN_FFA1R_FFA6: u32 = CAN_FFA1R_FFA6_Msk;
pub const CAN_FFA1R_FFA7_Pos: u32 = 7;
pub const CAN_FFA1R_FFA7_Msk: u32 = 0x1 << CAN_FFA1R_FFA7_Pos;
pub const CAN_FFA1R_FFA7: u32 = CAN_FFA1R_FFA7_Msk;
pub const CAN_FFA1R_FFA8_Pos: u32 = 8;
pub const CAN_FFA1R_FFA8_Msk: u32 = 0x1 << CAN_FFA1R_FFA8_Pos;
pub const CAN_FFA1R_FFA8: u32 = CAN_FFA1R_FFA8_Msk;
pub const CAN_FFA1R_FFA9_Pos: u32 = 9;
pub const CAN_FFA1R_FFA9_Msk: u32 = 0x1 << CAN_FFA1R_FFA9_Pos;
pub const CAN_FFA1R_FFA9: u32 = CAN_FFA1R_FFA9_Msk;
pub const CAN_FFA1R_FFA10_Pos: u32 = 10;
pub const CAN_FFA1R_FFA10_Msk: u32 = 0x1 << CAN_FFA1R_FFA10_Pos;
pub const CAN_FFA1R_FFA10: u32 = CAN_FFA1R_FFA10_Msk;
pub const CAN_FFA1R_FFA11_Pos: u32 = 11;
pub const CAN_FFA1R_FFA11_Msk: u32 = 0x1 << CAN_FFA1R_FFA11_Pos;
pub const CAN_FFA1R_FFA11: u32 = CAN_FFA1R_FFA11_Msk;
pub const CAN_FFA1R_FFA12_Pos: u32 = 12;
pub const CAN_FFA1R_FFA12_Msk: u32 = 0x1 << CAN_FFA1R_FFA12_Pos;
pub const CAN_FFA1R_FFA12: u32 = CAN_FFA1R_FFA12_Msk;
pub const CAN_FFA1R_FFA13_Pos: u32 = 13;
pub const CAN_FFA1R_FFA13_Msk: u32 = 0x1 << CAN_FFA1R_FFA13_Pos;
pub const CAN_FFA1R_FFA13: u32 = CAN_FFA1R_FFA13_Msk;
pub const CAN_FFA1R_FFA14_Pos: u32 = 14;
pub const CAN_FFA1R_FFA14_Msk: u32 = 0x1 << CAN_FFA1R_FFA14_Pos;
pub const CAN_FFA1R_FFA14: u32 = CAN_FFA1R_FFA14_Msk;
pub const CAN_FFA1R_FFA15_Pos: u32 = 15;
pub const CAN_FFA1R_FFA15_Msk: u32 = 0x1 << CAN_FFA1R_FFA15_Pos;
pub const CAN_FFA1R_FFA15: u32 = CAN_FFA1R_FFA15_Msk;
pub const CAN_FFA1R_FFA16_Pos: u32 = 16;
pub const CAN_FFA1R_FFA16_Msk: u32 = 0x1 << CAN_FFA1R_FFA16_Pos;
pub const CAN_FFA1R_FFA16: u32 = CAN_FFA1R_FFA16_Msk;
pub const CAN_FFA1R_FFA17_Pos: u32 = 17;
pub const CAN_FFA1R_FFA17_Msk: u32 = 0x1 << CAN_FFA1R_FFA17_Pos;
pub const CAN_FFA1R_FFA17: u32 = CAN_FFA1R_FFA17_Msk;
pub const CAN_FFA1R_FFA18_Pos: u32 = 18;
pub const CAN_FFA1R_FFA18_Msk: u32 = 0x1 << CAN_FFA1R_FFA18_Pos;
pub const CAN_FFA1R_FFA18: u32 = CAN_FFA1R_FFA18_Msk;
pub const CAN_FFA1R_FFA19_Pos: u32 = 19;
pub const CAN_FFA1R_FFA19_Msk: u32 = 0x1 << CAN_FFA1R_FFA19_Pos;
pub const CAN_FFA1R_FFA19: u32 = CAN_FFA1R_FFA19_Msk;
pub const CAN_FFA1R_FFA20_Pos: u32 = 20;
pub const CAN_FFA1R_FFA20_Msk: u32 = 0x1 << CAN_FFA1R_FFA20_Pos;
pub const CAN_FFA1R_FFA20: u32 = CAN_FFA1R_FFA20_Msk;
pub const CAN_FFA1R_FFA21_Pos: u32 = 21;
pub const CAN_FFA1R_FFA21_Msk: u32 = 0x1 << CAN_FFA1R_FFA21_Pos;
pub const CAN_FFA1R_FFA21: u32 = CAN_FFA1R_FFA21_Msk;
pub const CAN_FFA1R_FFA22_Pos: u32 = 22;
pub const CAN_FFA1R_FFA22_Msk: u32 = 0x1 << CAN_FFA1R_FFA22_Pos;
pub const CAN_FFA1R_FFA22: u32 = CAN_FFA1R_FFA22_Msk;
pub const CAN_FFA1R_FFA23_Pos: u32 = 23;
pub const CAN_FFA1R_FFA23_Msk: u32 = 0x1 << CAN_FFA1R_FFA23_Pos;
pub const CAN_FFA1R_FFA23: u32 = CAN_FFA1R_FFA23_Msk;
pub const CAN_FFA1R_FFA24_Pos: u32 = 24;
pub const CAN_FFA1R_FFA24_Msk: u32 = 0x1 << CAN_FFA1R_FFA24_Pos;
pub const CAN_FFA1R_FFA24: u32 = CAN_FFA1R_FFA24_Msk;
pub const CAN_FFA1R_FFA25_Pos: u32 = 25;
pub const CAN_FFA1R_FFA25_Msk: u32 = 0x1 << CAN_FFA1R_FFA25_Pos;
pub const CAN_FFA1R_FFA25: u32 = CAN_FFA1R_FFA25_Msk;
pub const CAN_FFA1R_FFA26_Pos: u32 = 26;
pub const CAN_FFA1R_FFA26_Msk: u32 = 0x1 << CAN_FFA1R_FFA26_Pos;
pub const CAN_FFA1R_FFA26: u32 = CAN_FFA1R_FFA26_Msk;
pub const CAN_FFA1R_FFA27_Pos: u32 = 27;
pub const CAN_FFA1R_FFA27_Msk: u32 = 0x1 << CAN_FFA1R_FFA27_Pos;
pub const CAN_FFA1R_FFA27: u32 = CAN_FFA1R_FFA27_Msk;
pub const CAN_FA1R_FACT_Pos: u32 = 0;
pub const CAN_FA1R_FACT_Msk: u32 = 0xFFFFFFF << CAN_FA1R_FACT_Pos;
pub const CAN_FA1R_FACT: u32 = CAN_FA1R_FACT_Msk;
pub const CAN_FA1R_FACT0_Pos: u32 = 0;
pub const CAN_FA1R_FACT0_Msk: u32 = 0x1 << CAN_FA1R_FACT0_Pos;
pub const CAN_FA1R_FACT0: u32 = CAN_FA1R_FACT0_Msk;
pub const CAN_FA1R_FACT1_Pos: u32 = 1;
pub const CAN_FA1R_FACT1_Msk: u32 = 0x1 << CAN_FA1R_FACT1_Pos;
pub const CAN_FA1R_FACT1: u32 = CAN_FA1R_FACT1_Msk;
pub const CAN_FA1R_FACT2_Pos: u32 = 2;
pub const CAN_FA1R_FACT2_Msk: u32 = 0x1 << CAN_FA1R_FACT2_Pos;
pub const CAN_FA1R_FACT2: u32 = CAN_FA1R_FACT2_Msk;
pub const CAN_FA1R_FACT3_Pos: u32 = 3;
pub const CAN_FA1R_FACT3_Msk: u32 = 0x1 << CAN_FA1R_FACT3_Pos;
pub const CAN_FA1R_FACT3: u32 = CAN_FA1R_FACT3_Msk;
pub const CAN_FA1R_FACT4_Pos: u32 = 4;
pub const CAN_FA1R_FACT4_Msk: u32 = 0x1 << CAN_FA1R_FACT4_Pos;
pub const CAN_FA1R_FACT4: u32 = CAN_FA1R_FACT4_Msk;
pub const CAN_FA1R_FACT5_Pos: u32 = 5;
pub const CAN_FA1R_FACT5_Msk: u32 = 0x1 << CAN_FA1R_FACT5_Pos;
pub const CAN_FA1R_FACT5: u32 = CAN_FA1R_FACT5_Msk;
pub const CAN_FA1R_FACT6_Pos: u32 = 6;
pub const CAN_FA1R_FACT6_Msk: u32 = 0x1 << CAN_FA1R_FACT6_Pos;
pub const CAN_FA1R_FACT6: u32 = CAN_FA1R_FACT6_Msk;
pub const CAN_FA1R_FACT7_Pos: u32 = 7;
pub const CAN_FA1R_FACT7_Msk: u32 = 0x1 << CAN_FA1R_FACT7_Pos;
pub const CAN_FA1R_FACT7: u32 = CAN_FA1R_FACT7_Msk;
pub const CAN_FA1R_FACT8_Pos: u32 = 8;
pub const CAN_FA1R_FACT8_Msk: u32 = 0x1 << CAN_FA1R_FACT8_Pos;
pub const CAN_FA1R_FACT8: u32 = CAN_FA1R_FACT8_Msk;
pub const CAN_FA1R_FACT9_Pos: u32 = 9;
pub const CAN_FA1R_FACT9_Msk: u32 = 0x1 << CAN_FA1R_FACT9_Pos;
pub const CAN_FA1R_FACT9: u32 = CAN_FA1R_FACT9_Msk;
pub const CAN_FA1R_FACT10_Pos: u32 = 10;
pub const CAN_FA1R_FACT10_Msk: u32 = 0x1 << CAN_FA1R_FACT10_Pos;
pub const CAN_FA1R_FACT10: u32 = CAN_FA1R_FACT10_Msk;
pub const CAN_FA1R_FACT11_Pos: u32 = 11;
pub const CAN_FA1R_FACT11_Msk: u32 = 0x1 << CAN_FA1R_FACT11_Pos;
pub const CAN_FA1R_FACT11: u32 = CAN_FA1R_FACT11_Msk;
pub const CAN_FA1R_FACT12_Pos: u32 = 12;
pub const CAN_FA1R_FACT12_Msk: u32 = 0x1 << CAN_FA1R_FACT12_Pos;
pub const CAN_FA1R_FACT12: u32 = CAN_FA1R_FACT12_Msk;
pub const CAN_FA1R_FACT13_Pos: u32 = 13;
pub const CAN_FA1R_FACT13_Msk: u32 = 0x1 << CAN_FA1R_FACT13_Pos;
pub const CAN_FA1R_FACT13: u32 = CAN_FA1R_FACT13_Msk;
pub const CAN_FA1R_FACT14_Pos: u32 = 14;
pub const CAN_FA1R_FACT14_Msk: u32 = 0x1 << CAN_FA1R_FACT14_Pos;
pub const CAN_FA1R_FACT14: u32 = CAN_FA1R_FACT14_Msk;
pub const CAN_FA1R_FACT15_Pos: u32 = 15;
pub const CAN_FA1R_FACT15_Msk: u32 = 0x1 << CAN_FA1R_FACT15_Pos;
pub const CAN_FA1R_FACT15: u32 = CAN_FA1R_FACT15_Msk;
pub const CAN_FA1R_FACT16_Pos: u32 = 16;
pub const CAN_FA1R_FACT16_Msk: u32 = 0x1 << CAN_FA1R_FACT16_Pos;
pub const CAN_FA1R_FACT16: u32 = CAN_FA1R_FACT16_Msk;
pub const CAN_FA1R_FACT17_Pos: u32 = 17;
pub const CAN_FA1R_FACT17_Msk: u32 = 0x1 << CAN_FA1R_FACT17_Pos;
pub const CAN_FA1R_FACT17: u32 = CAN_FA1R_FACT17_Msk;
pub const CAN_FA1R_FACT18_Pos: u32 = 18;
pub const CAN_FA1R_FACT18_Msk: u32 = 0x1 << CAN_FA1R_FACT18_Pos;
pub const CAN_FA1R_FACT18: u32 = CAN_FA1R_FACT18_Msk;
pub const CAN_FA1R_FACT19_Pos: u32 = 19;
pub const CAN_FA1R_FACT19_Msk: u32 = 0x1 << CAN_FA1R_FACT19_Pos;
pub const CAN_FA1R_FACT19: u32 = CAN_FA1R_FACT19_Msk;
pub const CAN_FA1R_FACT20_Pos: u32 = 20;
pub const CAN_FA1R_FACT20_Msk: u32 = 0x1 << CAN_FA1R_FACT20_Pos;
pub const CAN_FA1R_FACT20: u32 = CAN_FA1R_FACT20_Msk;
pub const CAN_FA1R_FACT21_Pos: u32 = 21;
pub const CAN_FA1R_FACT21_Msk: u32 = 0x1 << CAN_FA1R_FACT21_Pos;
pub const CAN_FA1R_FACT21: u32 = CAN_FA1R_FACT21_Msk;
pub const CAN_FA1R_FACT22_Pos: u32 = 22;
pub const CAN_FA1R_FACT22_Msk: u32 = 0x1 << CAN_FA1R_FACT22_Pos;
pub const CAN_FA1R_FACT22: u32 = CAN_FA1R_FACT22_Msk;
pub const CAN_FA1R_FACT23_Pos: u32 = 23;
pub const CAN_FA1R_FACT23_Msk: u32 = 0x1 << CAN_FA1R_FACT23_Pos;
pub const CAN_FA1R_FACT23: u32 = CAN_FA1R_FACT23_Msk;
pub const CAN_FA1R_FACT24_Pos: u32 = 24;
pub const CAN_FA1R_FACT24_Msk: u32 = 0x1 << CAN_FA1R_FACT24_Pos;
pub const CAN_FA1R_FACT24: u32 = CAN_FA1R_FACT24_Msk;
pub const CAN_FA1R_FACT25_Pos: u32 = 25;
pub const CAN_FA1R_FACT25_Msk: u32 = 0x1 << CAN_FA1R_FACT25_Pos;
pub const CAN_FA1R_FACT25: u32 = CAN_FA1R_FACT25_Msk;
pub const CAN_FA1R_FACT26_Pos: u32 = 26;
pub const CAN_FA1R_FACT26_Msk: u32 = 0x1 << CAN_FA1R_FACT26_Pos;
pub const CAN_FA1R_FACT26: u32 = CAN_FA1R_FACT26_Msk;
pub const CAN_FA1R_FACT27_Pos: u32 = 27;
pub const CAN_FA1R_FACT27_Msk: u32 = 0x1 << CAN_FA1R_FACT27_Pos;
pub const CAN_FA1R_FACT27: u32 = CAN_FA1R_FACT27_Msk;
pub const CAN_F0R1_FB0_Pos: u32 = 0;
pub const CAN_F0R1_FB0_Msk: u32 = 0x1 << CAN_F0R1_FB0_Pos;
pub const CAN_F0R1_FB0: u32 = CAN_F0R1_FB0_Msk;
pub const CAN_F0R1_FB1_Pos: u32 = 1;
pub const CAN_F0R1_FB1_Msk: u32 = 0x1 << CAN_F0R1_FB1_Pos;
pub const CAN_F0R1_FB1: u32 = CAN_F0R1_FB1_Msk;
pub const CAN_F0R1_FB2_Pos: u32 = 2;
pub const CAN_F0R1_FB2_Msk: u32 = 0x1 << CAN_F0R1_FB2_Pos;
pub const CAN_F0R1_FB2: u32 = CAN_F0R1_FB2_Msk;
pub const CAN_F0R1_FB3_Pos: u32 = 3;
pub const CAN_F0R1_FB3_Msk: u32 = 0x1 << CAN_F0R1_FB3_Pos;
pub const CAN_F0R1_FB3: u32 = CAN_F0R1_FB3_Msk;
pub const CAN_F0R1_FB4_Pos: u32 = 4;
pub const CAN_F0R1_FB4_Msk: u32 = 0x1 << CAN_F0R1_FB4_Pos;
pub const CAN_F0R1_FB4: u32 = CAN_F0R1_FB4_Msk;
pub const CAN_F0R1_FB5_Pos: u32 = 5;
pub const CAN_F0R1_FB5_Msk: u32 = 0x1 << CAN_F0R1_FB5_Pos;
pub const CAN_F0R1_FB5: u32 = CAN_F0R1_FB5_Msk;
pub const CAN_F0R1_FB6_Pos: u32 = 6;
pub const CAN_F0R1_FB6_Msk: u32 = 0x1 << CAN_F0R1_FB6_Pos;
pub const CAN_F0R1_FB6: u32 = CAN_F0R1_FB6_Msk;
pub const CAN_F0R1_FB7_Pos: u32 = 7;
pub const CAN_F0R1_FB7_Msk: u32 = 0x1 << CAN_F0R1_FB7_Pos;
pub const CAN_F0R1_FB7: u32 = CAN_F0R1_FB7_Msk;
pub const CAN_F0R1_FB8_Pos: u32 = 8;
pub const CAN_F0R1_FB8_Msk: u32 = 0x1 << CAN_F0R1_FB8_Pos;
pub const CAN_F0R1_FB8: u32 = CAN_F0R1_FB8_Msk;
pub const CAN_F0R1_FB9_Pos: u32 = 9;
pub const CAN_F0R1_FB9_Msk: u32 = 0x1 << CAN_F0R1_FB9_Pos;
pub const CAN_F0R1_FB9: u32 = CAN_F0R1_FB9_Msk;
pub const CAN_F0R1_FB10_Pos: u32 = 10;
pub const CAN_F0R1_FB10_Msk: u32 = 0x1 << CAN_F0R1_FB10_Pos;
pub const CAN_F0R1_FB10: u32 = CAN_F0R1_FB10_Msk;
pub const CAN_F0R1_FB11_Pos: u32 = 11;
pub const CAN_F0R1_FB11_Msk: u32 = 0x1 << CAN_F0R1_FB11_Pos;
pub const CAN_F0R1_FB11: u32 = CAN_F0R1_FB11_Msk;
pub const CAN_F0R1_FB12_Pos: u32 = 12;
pub const CAN_F0R1_FB12_Msk: u32 = 0x1 << CAN_F0R1_FB12_Pos;
pub const CAN_F0R1_FB12: u32 = CAN_F0R1_FB12_Msk;
pub const CAN_F0R1_FB13_Pos: u32 = 13;
pub const CAN_F0R1_FB13_Msk: u32 = 0x1 << CAN_F0R1_FB13_Pos;
pub const CAN_F0R1_FB13: u32 = CAN_F0R1_FB13_Msk;
pub const CAN_F0R1_FB14_Pos: u32 = 14;
pub const CAN_F0R1_FB14_Msk: u32 = 0x1 << CAN_F0R1_FB14_Pos;
pub const CAN_F0R1_FB14: u32 = CAN_F0R1_FB14_Msk;
pub const CAN_F0R1_FB15_Pos: u32 = 15;
pub const CAN_F0R1_FB15_Msk: u32 = 0x1 << CAN_F0R1_FB15_Pos;
pub const CAN_F0R1_FB15: u32 = CAN_F0R1_FB15_Msk;
pub const CAN_F0R1_FB16_Pos: u32 = 16;
pub const CAN_F0R1_FB16_Msk: u32 = 0x1 << CAN_F0R1_FB16_Pos;
pub const CAN_F0R1_FB16: u32 = CAN_F0R1_FB16_Msk;
pub const CAN_F0R1_FB17_Pos: u32 = 17;
pub const CAN_F0R1_FB17_Msk: u32 = 0x1 << CAN_F0R1_FB17_Pos;
pub const CAN_F0R1_FB17: u32 = CAN_F0R1_FB17_Msk;
pub const CAN_F0R1_FB18_Pos: u32 = 18;
pub const CAN_F0R1_FB18_Msk: u32 = 0x1 << CAN_F0R1_FB18_Pos;
pub const CAN_F0R1_FB18: u32 = CAN_F0R1_FB18_Msk;
pub const CAN_F0R1_FB19_Pos: u32 = 19;
pub const CAN_F0R1_FB19_Msk: u32 = 0x1 << CAN_F0R1_FB19_Pos;
pub const CAN_F0R1_FB19: u32 = CAN_F0R1_FB19_Msk;
pub const CAN_F0R1_FB20_Pos: u32 = 20;
pub const CAN_F0R1_FB20_Msk: u32 = 0x1 << CAN_F0R1_FB20_Pos;
pub const CAN_F0R1_FB20: u32 = CAN_F0R1_FB20_Msk;
pub const CAN_F0R1_FB21_Pos: u32 = 21;
pub const CAN_F0R1_FB21_Msk: u32 = 0x1 << CAN_F0R1_FB21_Pos;
pub const CAN_F0R1_FB21: u32 = CAN_F0R1_FB21_Msk;
pub const CAN_F0R1_FB22_Pos: u32 = 22;
pub const CAN_F0R1_FB22_Msk: u32 = 0x1 << CAN_F0R1_FB22_Pos;
pub const CAN_F0R1_FB22: u32 = CAN_F0R1_FB22_Msk;
pub const CAN_F0R1_FB23_Pos: u32 = 23;
pub const CAN_F0R1_FB23_Msk: u32 = 0x1 << CAN_F0R1_FB23_Pos;
pub const CAN_F0R1_FB23: u32 = CAN_F0R1_FB23_Msk;
pub const CAN_F0R1_FB24_Pos: u32 = 24;
pub const CAN_F0R1_FB24_Msk: u32 = 0x1 << CAN_F0R1_FB24_Pos;
pub const CAN_F0R1_FB24: u32 = CAN_F0R1_FB24_Msk;
pub const CAN_F0R1_FB25_Pos: u32 = 25;
pub const CAN_F0R1_FB25_Msk: u32 = 0x1 << CAN_F0R1_FB25_Pos;
pub const CAN_F0R1_FB25: u32 = CAN_F0R1_FB25_Msk;
pub const CAN_F0R1_FB26_Pos: u32 = 26;
pub const CAN_F0R1_FB26_Msk: u32 = 0x1 << CAN_F0R1_FB26_Pos;
pub const CAN_F0R1_FB26: u32 = CAN_F0R1_FB26_Msk;
pub const CAN_F0R1_FB27_Pos: u32 = 27;
pub const CAN_F0R1_FB27_Msk: u32 = 0x1 << CAN_F0R1_FB27_Pos;
pub const CAN_F0R1_FB27: u32 = CAN_F0R1_FB27_Msk;
pub const CAN_F0R1_FB28_Pos: u32 = 28;
pub const CAN_F0R1_FB28_Msk: u32 = 0x1 << CAN_F0R1_FB28_Pos;
pub const CAN_F0R1_FB28: u32 = CAN_F0R1_FB28_Msk;
pub const CAN_F0R1_FB29_Pos: u32 = 29;
pub const CAN_F0R1_FB29_Msk: u32 = 0x1 << CAN_F0R1_FB29_Pos;
pub const CAN_F0R1_FB29: u32 = CAN_F0R1_FB29_Msk;
pub const CAN_F0R1_FB30_Pos: u32 = 30;
pub const CAN_F0R1_FB30_Msk: u32 = 0x1 << CAN_F0R1_FB30_Pos;
pub const CAN_F0R1_FB30: u32 = CAN_F0R1_FB30_Msk;
pub const CAN_F0R1_FB31_Pos: u32 = 31;
pub const CAN_F0R1_FB31_Msk: u32 = 0x1 << CAN_F0R1_FB31_Pos;
pub const CAN_F0R1_FB31: u32 = CAN_F0R1_FB31_Msk;
pub const CAN_F1R1_FB0_Pos: u32 = 0;
pub const CAN_F1R1_FB0_Msk: u32 = 0x1 << CAN_F1R1_FB0_Pos;
pub const CAN_F1R1_FB0: u32 = CAN_F1R1_FB0_Msk;
pub const CAN_F1R1_FB1_Pos: u32 = 1;
pub const CAN_F1R1_FB1_Msk: u32 = 0x1 << CAN_F1R1_FB1_Pos;
pub const CAN_F1R1_FB1: u32 = CAN_F1R1_FB1_Msk;
pub const CAN_F1R1_FB2_Pos: u32 = 2;
pub const CAN_F1R1_FB2_Msk: u32 = 0x1 << CAN_F1R1_FB2_Pos;
pub const CAN_F1R1_FB2: u32 = CAN_F1R1_FB2_Msk;
pub const CAN_F1R1_FB3_Pos: u32 = 3;
pub const CAN_F1R1_FB3_Msk: u32 = 0x1 << CAN_F1R1_FB3_Pos;
pub const CAN_F1R1_FB3: u32 = CAN_F1R1_FB3_Msk;
pub const CAN_F1R1_FB4_Pos: u32 = 4;
pub const CAN_F1R1_FB4_Msk: u32 = 0x1 << CAN_F1R1_FB4_Pos;
pub const CAN_F1R1_FB4: u32 = CAN_F1R1_FB4_Msk;
pub const CAN_F1R1_FB5_Pos: u32 = 5;
pub const CAN_F1R1_FB5_Msk: u32 = 0x1 << CAN_F1R1_FB5_Pos;
pub const CAN_F1R1_FB5: u32 = CAN_F1R1_FB5_Msk;
pub const CAN_F1R1_FB6_Pos: u32 = 6;
pub const CAN_F1R1_FB6_Msk: u32 = 0x1 << CAN_F1R1_FB6_Pos;
pub const CAN_F1R1_FB6: u32 = CAN_F1R1_FB6_Msk;
pub const CAN_F1R1_FB7_Pos: u32 = 7;
pub const CAN_F1R1_FB7_Msk: u32 = 0x1 << CAN_F1R1_FB7_Pos;
pub const CAN_F1R1_FB7: u32 = CAN_F1R1_FB7_Msk;
pub const CAN_F1R1_FB8_Pos: u32 = 8;
pub const CAN_F1R1_FB8_Msk: u32 = 0x1 << CAN_F1R1_FB8_Pos;
pub const CAN_F1R1_FB8: u32 = CAN_F1R1_FB8_Msk;
pub const CAN_F1R1_FB9_Pos: u32 = 9;
pub const CAN_F1R1_FB9_Msk: u32 = 0x1 << CAN_F1R1_FB9_Pos;
pub const CAN_F1R1_FB9: u32 = CAN_F1R1_FB9_Msk;
pub const CAN_F1R1_FB10_Pos: u32 = 10;
pub const CAN_F1R1_FB10_Msk: u32 = 0x1 << CAN_F1R1_FB10_Pos;
pub const CAN_F1R1_FB10: u32 = CAN_F1R1_FB10_Msk;
pub const CAN_F1R1_FB11_Pos: u32 = 11;
pub const CAN_F1R1_FB11_Msk: u32 = 0x1 << CAN_F1R1_FB11_Pos;
pub const CAN_F1R1_FB11: u32 = CAN_F1R1_FB11_Msk;
pub const CAN_F1R1_FB12_Pos: u32 = 12;
pub const CAN_F1R1_FB12_Msk: u32 = 0x1 << CAN_F1R1_FB12_Pos;
pub const CAN_F1R1_FB12: u32 = CAN_F1R1_FB12_Msk;
pub const CAN_F1R1_FB13_Pos: u32 = 13;
pub const CAN_F1R1_FB13_Msk: u32 = 0x1 << CAN_F1R1_FB13_Pos;
pub const CAN_F1R1_FB13: u32 = CAN_F1R1_FB13_Msk;
pub const CAN_F1R1_FB14_Pos: u32 = 14;
pub const CAN_F1R1_FB14_Msk: u32 = 0x1 << CAN_F1R1_FB14_Pos;
pub const CAN_F1R1_FB14: u32 = CAN_F1R1_FB14_Msk;
pub const CAN_F1R1_FB15_Pos: u32 = 15;
pub const CAN_F1R1_FB15_Msk: u32 = 0x1 << CAN_F1R1_FB15_Pos;
pub const CAN_F1R1_FB15: u32 = CAN_F1R1_FB15_Msk;
pub const CAN_F1R1_FB16_Pos: u32 = 16;
pub const CAN_F1R1_FB16_Msk: u32 = 0x1 << CAN_F1R1_FB16_Pos;
pub const CAN_F1R1_FB16: u32 = CAN_F1R1_FB16_Msk;
pub const CAN_F1R1_FB17_Pos: u32 = 17;
pub const CAN_F1R1_FB17_Msk: u32 = 0x1 << CAN_F1R1_FB17_Pos;
pub const CAN_F1R1_FB17: u32 = CAN_F1R1_FB17_Msk;
pub const CAN_F1R1_FB18_Pos: u32 = 18;
pub const CAN_F1R1_FB18_Msk: u32 = 0x1 << CAN_F1R1_FB18_Pos;
pub const CAN_F1R1_FB18: u32 = CAN_F1R1_FB18_Msk;
pub const CAN_F1R1_FB19_Pos: u32 = 19;
pub const CAN_F1R1_FB19_Msk: u32 = 0x1 << CAN_F1R1_FB19_Pos;
pub const CAN_F1R1_FB19: u32 = CAN_F1R1_FB19_Msk;
pub const CAN_F1R1_FB20_Pos: u32 = 20;
pub const CAN_F1R1_FB20_Msk: u32 = 0x1 << CAN_F1R1_FB20_Pos;
pub const CAN_F1R1_FB20: u32 = CAN_F1R1_FB20_Msk;
pub const CAN_F1R1_FB21_Pos: u32 = 21;
pub const CAN_F1R1_FB21_Msk: u32 = 0x1 << CAN_F1R1_FB21_Pos;
pub const CAN_F1R1_FB21: u32 = CAN_F1R1_FB21_Msk;
pub const CAN_F1R1_FB22_Pos: u32 = 22;
pub const CAN_F1R1_FB22_Msk: u32 = 0x1 << CAN_F1R1_FB22_Pos;
pub const CAN_F1R1_FB22: u32 = CAN_F1R1_FB22_Msk;
pub const CAN_F1R1_FB23_Pos: u32 = 23;
pub const CAN_F1R1_FB23_Msk: u32 = 0x1 << CAN_F1R1_FB23_Pos;
pub const CAN_F1R1_FB23: u32 = CAN_F1R1_FB23_Msk;
pub const CAN_F1R1_FB24_Pos: u32 = 24;
pub const CAN_F1R1_FB24_Msk: u32 = 0x1 << CAN_F1R1_FB24_Pos;
pub const CAN_F1R1_FB24: u32 = CAN_F1R1_FB24_Msk;
pub const CAN_F1R1_FB25_Pos: u32 = 25;
pub const CAN_F1R1_FB25_Msk: u32 = 0x1 << CAN_F1R1_FB25_Pos;
pub const CAN_F1R1_FB25: u32 = CAN_F1R1_FB25_Msk;
pub const CAN_F1R1_FB26_Pos: u32 = 26;
pub const CAN_F1R1_FB26_Msk: u32 = 0x1 << CAN_F1R1_FB26_Pos;
pub const CAN_F1R1_FB26: u32 = CAN_F1R1_FB26_Msk;
pub const CAN_F1R1_FB27_Pos: u32 = 27;
pub const CAN_F1R1_FB27_Msk: u32 = 0x1 << CAN_F1R1_FB27_Pos;
pub const CAN_F1R1_FB27: u32 = CAN_F1R1_FB27_Msk;
pub const CAN_F1R1_FB28_Pos: u32 = 28;
pub const CAN_F1R1_FB28_Msk: u32 = 0x1 << CAN_F1R1_FB28_Pos;
pub const CAN_F1R1_FB28: u32 = CAN_F1R1_FB28_Msk;
pub const CAN_F1R1_FB29_Pos: u32 = 29;
pub const CAN_F1R1_FB29_Msk: u32 = 0x1 << CAN_F1R1_FB29_Pos;
pub const CAN_F1R1_FB29: u32 = CAN_F1R1_FB29_Msk;
pub const CAN_F1R1_FB30_Pos: u32 = 30;
pub const CAN_F1R1_FB30_Msk: u32 = 0x1 << CAN_F1R1_FB30_Pos;
pub const CAN_F1R1_FB30: u32 = CAN_F1R1_FB30_Msk;
pub const CAN_F1R1_FB31_Pos: u32 = 31;
pub const CAN_F1R1_FB31_Msk: u32 = 0x1 << CAN_F1R1_FB31_Pos;
pub const CAN_F1R1_FB31: u32 = CAN_F1R1_FB31_Msk;
pub const CAN_F2R1_FB0_Pos: u32 = 0;
pub const CAN_F2R1_FB0_Msk: u32 = 0x1 << CAN_F2R1_FB0_Pos;
pub const CAN_F2R1_FB0: u32 = CAN_F2R1_FB0_Msk;
pub const CAN_F2R1_FB1_Pos: u32 = 1;
pub const CAN_F2R1_FB1_Msk: u32 = 0x1 << CAN_F2R1_FB1_Pos;
pub const CAN_F2R1_FB1: u32 = CAN_F2R1_FB1_Msk;
pub const CAN_F2R1_FB2_Pos: u32 = 2;
pub const CAN_F2R1_FB2_Msk: u32 = 0x1 << CAN_F2R1_FB2_Pos;
pub const CAN_F2R1_FB2: u32 = CAN_F2R1_FB2_Msk;
pub const CAN_F2R1_FB3_Pos: u32 = 3;
pub const CAN_F2R1_FB3_Msk: u32 = 0x1 << CAN_F2R1_FB3_Pos;
pub const CAN_F2R1_FB3: u32 = CAN_F2R1_FB3_Msk;
pub const CAN_F2R1_FB4_Pos: u32 = 4;
pub const CAN_F2R1_FB4_Msk: u32 = 0x1 << CAN_F2R1_FB4_Pos;
pub const CAN_F2R1_FB4: u32 = CAN_F2R1_FB4_Msk;
pub const CAN_F2R1_FB5_Pos: u32 = 5;
pub const CAN_F2R1_FB5_Msk: u32 = 0x1 << CAN_F2R1_FB5_Pos;
pub const CAN_F2R1_FB5: u32 = CAN_F2R1_FB5_Msk;
pub const CAN_F2R1_FB6_Pos: u32 = 6;
pub const CAN_F2R1_FB6_Msk: u32 = 0x1 << CAN_F2R1_FB6_Pos;
pub const CAN_F2R1_FB6: u32 = CAN_F2R1_FB6_Msk;
pub const CAN_F2R1_FB7_Pos: u32 = 7;
pub const CAN_F2R1_FB7_Msk: u32 = 0x1 << CAN_F2R1_FB7_Pos;
pub const CAN_F2R1_FB7: u32 = CAN_F2R1_FB7_Msk;
pub const CAN_F2R1_FB8_Pos: u32 = 8;
pub const CAN_F2R1_FB8_Msk: u32 = 0x1 << CAN_F2R1_FB8_Pos;
pub const CAN_F2R1_FB8: u32 = CAN_F2R1_FB8_Msk;
pub const CAN_F2R1_FB9_Pos: u32 = 9;
pub const CAN_F2R1_FB9_Msk: u32 = 0x1 << CAN_F2R1_FB9_Pos;
pub const CAN_F2R1_FB9: u32 = CAN_F2R1_FB9_Msk;
pub const CAN_F2R1_FB10_Pos: u32 = 10;
pub const CAN_F2R1_FB10_Msk: u32 = 0x1 << CAN_F2R1_FB10_Pos;
pub const CAN_F2R1_FB10: u32 = CAN_F2R1_FB10_Msk;
pub const CAN_F2R1_FB11_Pos: u32 = 11;
pub const CAN_F2R1_FB11_Msk: u32 = 0x1 << CAN_F2R1_FB11_Pos;
pub const CAN_F2R1_FB11: u32 = CAN_F2R1_FB11_Msk;
pub const CAN_F2R1_FB12_Pos: u32 = 12;
pub const CAN_F2R1_FB12_Msk: u32 = 0x1 << CAN_F2R1_FB12_Pos;
pub const CAN_F2R1_FB12: u32 = CAN_F2R1_FB12_Msk;
pub const CAN_F2R1_FB13_Pos: u32 = 13;
pub const CAN_F2R1_FB13_Msk: u32 = 0x1 << CAN_F2R1_FB13_Pos;
pub const CAN_F2R1_FB13: u32 = CAN_F2R1_FB13_Msk;
pub const CAN_F2R1_FB14_Pos: u32 = 14;
pub const CAN_F2R1_FB14_Msk: u32 = 0x1 << CAN_F2R1_FB14_Pos;
pub const CAN_F2R1_FB14: u32 = CAN_F2R1_FB14_Msk;
pub const CAN_F2R1_FB15_Pos: u32 = 15;
pub const CAN_F2R1_FB15_Msk: u32 = 0x1 << CAN_F2R1_FB15_Pos;
pub const CAN_F2R1_FB15: u32 = CAN_F2R1_FB15_Msk;
pub const CAN_F2R1_FB16_Pos: u32 = 16;
pub const CAN_F2R1_FB16_Msk: u32 = 0x1 << CAN_F2R1_FB16_Pos;
pub const CAN_F2R1_FB16: u32 = CAN_F2R1_FB16_Msk;
pub const CAN_F2R1_FB17_Pos: u32 = 17;
pub const CAN_F2R1_FB17_Msk: u32 = 0x1 << CAN_F2R1_FB17_Pos;
pub const CAN_F2R1_FB17: u32 = CAN_F2R1_FB17_Msk;
pub const CAN_F2R1_FB18_Pos: u32 = 18;
pub const CAN_F2R1_FB18_Msk: u32 = 0x1 << CAN_F2R1_FB18_Pos;
pub const CAN_F2R1_FB18: u32 = CAN_F2R1_FB18_Msk;
pub const CAN_F2R1_FB19_Pos: u32 = 19;
pub const CAN_F2R1_FB19_Msk: u32 = 0x1 << CAN_F2R1_FB19_Pos;
pub const CAN_F2R1_FB19: u32 = CAN_F2R1_FB19_Msk;
pub const CAN_F2R1_FB20_Pos: u32 = 20;
pub const CAN_F2R1_FB20_Msk: u32 = 0x1 << CAN_F2R1_FB20_Pos;
pub const CAN_F2R1_FB20: u32 = CAN_F2R1_FB20_Msk;
pub const CAN_F2R1_FB21_Pos: u32 = 21;
pub const CAN_F2R1_FB21_Msk: u32 = 0x1 << CAN_F2R1_FB21_Pos;
pub const CAN_F2R1_FB21: u32 = CAN_F2R1_FB21_Msk;
pub const CAN_F2R1_FB22_Pos: u32 = 22;
pub const CAN_F2R1_FB22_Msk: u32 = 0x1 << CAN_F2R1_FB22_Pos;
pub const CAN_F2R1_FB22: u32 = CAN_F2R1_FB22_Msk;
pub const CAN_F2R1_FB23_Pos: u32 = 23;
pub const CAN_F2R1_FB23_Msk: u32 = 0x1 << CAN_F2R1_FB23_Pos;
pub const CAN_F2R1_FB23: u32 = CAN_F2R1_FB23_Msk;
pub const CAN_F2R1_FB24_Pos: u32 = 24;
pub const CAN_F2R1_FB24_Msk: u32 = 0x1 << CAN_F2R1_FB24_Pos;
pub const CAN_F2R1_FB24: u32 = CAN_F2R1_FB24_Msk;
pub const CAN_F2R1_FB25_Pos: u32 = 25;
pub const CAN_F2R1_FB25_Msk: u32 = 0x1 << CAN_F2R1_FB25_Pos;
pub const CAN_F2R1_FB25: u32 = CAN_F2R1_FB25_Msk;
pub const CAN_F2R1_FB26_Pos: u32 = 26;
pub const CAN_F2R1_FB26_Msk: u32 = 0x1 << CAN_F2R1_FB26_Pos;
pub const CAN_F2R1_FB26: u32 = CAN_F2R1_FB26_Msk;
pub const CAN_F2R1_FB27_Pos: u32 = 27;
pub const CAN_F2R1_FB27_Msk: u32 = 0x1 << CAN_F2R1_FB27_Pos;
pub const CAN_F2R1_FB27: u32 = CAN_F2R1_FB27_Msk;
pub const CAN_F2R1_FB28_Pos: u32 = 28;
pub const CAN_F2R1_FB28_Msk: u32 = 0x1 << CAN_F2R1_FB28_Pos;
pub const CAN_F2R1_FB28: u32 = CAN_F2R1_FB28_Msk;
pub const CAN_F2R1_FB29_Pos: u32 = 29;
pub const CAN_F2R1_FB29_Msk: u32 = 0x1 << CAN_F2R1_FB29_Pos;
pub const CAN_F2R1_FB29: u32 = CAN_F2R1_FB29_Msk;
pub const CAN_F2R1_FB30_Pos: u32 = 30;
pub const CAN_F2R1_FB30_Msk: u32 = 0x1 << CAN_F2R1_FB30_Pos;
pub const CAN_F2R1_FB30: u32 = CAN_F2R1_FB30_Msk;
pub const CAN_F2R1_FB31_Pos: u32 = 31;
pub const CAN_F2R1_FB31_Msk: u32 = 0x1 << CAN_F2R1_FB31_Pos;
pub const CAN_F2R1_FB31: u32 = CAN_F2R1_FB31_Msk;
pub const CAN_F3R1_FB0_Pos: u32 = 0;
pub const CAN_F3R1_FB0_Msk: u32 = 0x1 << CAN_F3R1_FB0_Pos;
pub const CAN_F3R1_FB0: u32 = CAN_F3R1_FB0_Msk;
pub const CAN_F3R1_FB1_Pos: u32 = 1;
pub const CAN_F3R1_FB1_Msk: u32 = 0x1 << CAN_F3R1_FB1_Pos;
pub const CAN_F3R1_FB1: u32 = CAN_F3R1_FB1_Msk;
pub const CAN_F3R1_FB2_Pos: u32 = 2;
pub const CAN_F3R1_FB2_Msk: u32 = 0x1 << CAN_F3R1_FB2_Pos;
pub const CAN_F3R1_FB2: u32 = CAN_F3R1_FB2_Msk;
pub const CAN_F3R1_FB3_Pos: u32 = 3;
pub const CAN_F3R1_FB3_Msk: u32 = 0x1 << CAN_F3R1_FB3_Pos;
pub const CAN_F3R1_FB3: u32 = CAN_F3R1_FB3_Msk;
pub const CAN_F3R1_FB4_Pos: u32 = 4;
pub const CAN_F3R1_FB4_Msk: u32 = 0x1 << CAN_F3R1_FB4_Pos;
pub const CAN_F3R1_FB4: u32 = CAN_F3R1_FB4_Msk;
pub const CAN_F3R1_FB5_Pos: u32 = 5;
pub const CAN_F3R1_FB5_Msk: u32 = 0x1 << CAN_F3R1_FB5_Pos;
pub const CAN_F3R1_FB5: u32 = CAN_F3R1_FB5_Msk;
pub const CAN_F3R1_FB6_Pos: u32 = 6;
pub const CAN_F3R1_FB6_Msk: u32 = 0x1 << CAN_F3R1_FB6_Pos;
pub const CAN_F3R1_FB6: u32 = CAN_F3R1_FB6_Msk;
pub const CAN_F3R1_FB7_Pos: u32 = 7;
pub const CAN_F3R1_FB7_Msk: u32 = 0x1 << CAN_F3R1_FB7_Pos;
pub const CAN_F3R1_FB7: u32 = CAN_F3R1_FB7_Msk;
pub const CAN_F3R1_FB8_Pos: u32 = 8;
pub const CAN_F3R1_FB8_Msk: u32 = 0x1 << CAN_F3R1_FB8_Pos;
pub const CAN_F3R1_FB8: u32 = CAN_F3R1_FB8_Msk;
pub const CAN_F3R1_FB9_Pos: u32 = 9;
pub const CAN_F3R1_FB9_Msk: u32 = 0x1 << CAN_F3R1_FB9_Pos;
pub const CAN_F3R1_FB9: u32 = CAN_F3R1_FB9_Msk;
pub const CAN_F3R1_FB10_Pos: u32 = 10;
pub const CAN_F3R1_FB10_Msk: u32 = 0x1 << CAN_F3R1_FB10_Pos;
pub const CAN_F3R1_FB10: u32 = CAN_F3R1_FB10_Msk;
pub const CAN_F3R1_FB11_Pos: u32 = 11;
pub const CAN_F3R1_FB11_Msk: u32 = 0x1 << CAN_F3R1_FB11_Pos;
pub const CAN_F3R1_FB11: u32 = CAN_F3R1_FB11_Msk;
pub const CAN_F3R1_FB12_Pos: u32 = 12;
pub const CAN_F3R1_FB12_Msk: u32 = 0x1 << CAN_F3R1_FB12_Pos;
pub const CAN_F3R1_FB12: u32 = CAN_F3R1_FB12_Msk;
pub const CAN_F3R1_FB13_Pos: u32 = 13;
pub const CAN_F3R1_FB13_Msk: u32 = 0x1 << CAN_F3R1_FB13_Pos;
pub const CAN_F3R1_FB13: u32 = CAN_F3R1_FB13_Msk;
pub const CAN_F3R1_FB14_Pos: u32 = 14;
pub const CAN_F3R1_FB14_Msk: u32 = 0x1 << CAN_F3R1_FB14_Pos;
pub const CAN_F3R1_FB14: u32 = CAN_F3R1_FB14_Msk;
pub const CAN_F3R1_FB15_Pos: u32 = 15;
pub const CAN_F3R1_FB15_Msk: u32 = 0x1 << CAN_F3R1_FB15_Pos;
pub const CAN_F3R1_FB15: u32 = CAN_F3R1_FB15_Msk;
pub const CAN_F3R1_FB16_Pos: u32 = 16;
pub const CAN_F3R1_FB16_Msk: u32 = 0x1 << CAN_F3R1_FB16_Pos;
pub const CAN_F3R1_FB16: u32 = CAN_F3R1_FB16_Msk;
pub const CAN_F3R1_FB17_Pos: u32 = 17;
pub const CAN_F3R1_FB17_Msk: u32 = 0x1 << CAN_F3R1_FB17_Pos;
pub const CAN_F3R1_FB17: u32 = CAN_F3R1_FB17_Msk;
pub const CAN_F3R1_FB18_Pos: u32 = 18;
pub const CAN_F3R1_FB18_Msk: u32 = 0x1 << CAN_F3R1_FB18_Pos;
pub const CAN_F3R1_FB18: u32 = CAN_F3R1_FB18_Msk;
pub const CAN_F3R1_FB19_Pos: u32 = 19;
pub const CAN_F3R1_FB19_Msk: u32 = 0x1 << CAN_F3R1_FB19_Pos;
pub const CAN_F3R1_FB19: u32 = CAN_F3R1_FB19_Msk;
pub const CAN_F3R1_FB20_Pos: u32 = 20;
pub const CAN_F3R1_FB20_Msk: u32 = 0x1 << CAN_F3R1_FB20_Pos;
pub const CAN_F3R1_FB20: u32 = CAN_F3R1_FB20_Msk;
pub const CAN_F3R1_FB21_Pos: u32 = 21;
pub const CAN_F3R1_FB21_Msk: u32 = 0x1 << CAN_F3R1_FB21_Pos;
pub const CAN_F3R1_FB21: u32 = CAN_F3R1_FB21_Msk;
pub const CAN_F3R1_FB22_Pos: u32 = 22;
pub const CAN_F3R1_FB22_Msk: u32 = 0x1 << CAN_F3R1_FB22_Pos;
pub const CAN_F3R1_FB22: u32 = CAN_F3R1_FB22_Msk;
pub const CAN_F3R1_FB23_Pos: u32 = 23;
pub const CAN_F3R1_FB23_Msk: u32 = 0x1 << CAN_F3R1_FB23_Pos;
pub const CAN_F3R1_FB23: u32 = CAN_F3R1_FB23_Msk;
pub const CAN_F3R1_FB24_Pos: u32 = 24;
pub const CAN_F3R1_FB24_Msk: u32 = 0x1 << CAN_F3R1_FB24_Pos;
pub const CAN_F3R1_FB24: u32 = CAN_F3R1_FB24_Msk;
pub const CAN_F3R1_FB25_Pos: u32 = 25;
pub const CAN_F3R1_FB25_Msk: u32 = 0x1 << CAN_F3R1_FB25_Pos;
pub const CAN_F3R1_FB25: u32 = CAN_F3R1_FB25_Msk;
pub const CAN_F3R1_FB26_Pos: u32 = 26;
pub const CAN_F3R1_FB26_Msk: u32 = 0x1 << CAN_F3R1_FB26_Pos;
pub const CAN_F3R1_FB26: u32 = CAN_F3R1_FB26_Msk;
pub const CAN_F3R1_FB27_Pos: u32 = 27;
pub const CAN_F3R1_FB27_Msk: u32 = 0x1 << CAN_F3R1_FB27_Pos;
pub const CAN_F3R1_FB27: u32 = CAN_F3R1_FB27_Msk;
pub const CAN_F3R1_FB28_Pos: u32 = 28;
pub const CAN_F3R1_FB28_Msk: u32 = 0x1 << CAN_F3R1_FB28_Pos;
pub const CAN_F3R1_FB28: u32 = CAN_F3R1_FB28_Msk;
pub const CAN_F3R1_FB29_Pos: u32 = 29;
pub const CAN_F3R1_FB29_Msk: u32 = 0x1 << CAN_F3R1_FB29_Pos;
pub const CAN_F3R1_FB29: u32 = CAN_F3R1_FB29_Msk;
pub const CAN_F3R1_FB30_Pos: u32 = 30;
pub const CAN_F3R1_FB30_Msk: u32 = 0x1 << CAN_F3R1_FB30_Pos;
pub const CAN_F3R1_FB30: u32 = CAN_F3R1_FB30_Msk;
pub const CAN_F3R1_FB31_Pos: u32 = 31;
pub const CAN_F3R1_FB31_Msk: u32 = 0x1 << CAN_F3R1_FB31_Pos;
pub const CAN_F3R1_FB31: u32 = CAN_F3R1_FB31_Msk;
pub const CAN_F4R1_FB0_Pos: u32 = 0;
pub const CAN_F4R1_FB0_Msk: u32 = 0x1 << CAN_F4R1_FB0_Pos;
pub const CAN_F4R1_FB0: u32 = CAN_F4R1_FB0_Msk;
pub const CAN_F4R1_FB1_Pos: u32 = 1;
pub const CAN_F4R1_FB1_Msk: u32 = 0x1 << CAN_F4R1_FB1_Pos;
pub const CAN_F4R1_FB1: u32 = CAN_F4R1_FB1_Msk;
pub const CAN_F4R1_FB2_Pos: u32 = 2;
pub const CAN_F4R1_FB2_Msk: u32 = 0x1 << CAN_F4R1_FB2_Pos;
pub const CAN_F4R1_FB2: u32 = CAN_F4R1_FB2_Msk;
pub const CAN_F4R1_FB3_Pos: u32 = 3;
pub const CAN_F4R1_FB3_Msk: u32 = 0x1 << CAN_F4R1_FB3_Pos;
pub const CAN_F4R1_FB3: u32 = CAN_F4R1_FB3_Msk;
pub const CAN_F4R1_FB4_Pos: u32 = 4;
pub const CAN_F4R1_FB4_Msk: u32 = 0x1 << CAN_F4R1_FB4_Pos;
pub const CAN_F4R1_FB4: u32 = CAN_F4R1_FB4_Msk;
pub const CAN_F4R1_FB5_Pos: u32 = 5;
pub const CAN_F4R1_FB5_Msk: u32 = 0x1 << CAN_F4R1_FB5_Pos;
pub const CAN_F4R1_FB5: u32 = CAN_F4R1_FB5_Msk;
pub const CAN_F4R1_FB6_Pos: u32 = 6;
pub const CAN_F4R1_FB6_Msk: u32 = 0x1 << CAN_F4R1_FB6_Pos;
pub const CAN_F4R1_FB6: u32 = CAN_F4R1_FB6_Msk;
pub const CAN_F4R1_FB7_Pos: u32 = 7;
pub const CAN_F4R1_FB7_Msk: u32 = 0x1 << CAN_F4R1_FB7_Pos;
pub const CAN_F4R1_FB7: u32 = CAN_F4R1_FB7_Msk;
pub const CAN_F4R1_FB8_Pos: u32 = 8;
pub const CAN_F4R1_FB8_Msk: u32 = 0x1 << CAN_F4R1_FB8_Pos;
pub const CAN_F4R1_FB8: u32 = CAN_F4R1_FB8_Msk;
pub const CAN_F4R1_FB9_Pos: u32 = 9;
pub const CAN_F4R1_FB9_Msk: u32 = 0x1 << CAN_F4R1_FB9_Pos;
pub const CAN_F4R1_FB9: u32 = CAN_F4R1_FB9_Msk;
pub const CAN_F4R1_FB10_Pos: u32 = 10;
pub const CAN_F4R1_FB10_Msk: u32 = 0x1 << CAN_F4R1_FB10_Pos;
pub const CAN_F4R1_FB10: u32 = CAN_F4R1_FB10_Msk;
pub const CAN_F4R1_FB11_Pos: u32 = 11;
pub const CAN_F4R1_FB11_Msk: u32 = 0x1 << CAN_F4R1_FB11_Pos;
pub const CAN_F4R1_FB11: u32 = CAN_F4R1_FB11_Msk;
pub const CAN_F4R1_FB12_Pos: u32 = 12;
pub const CAN_F4R1_FB12_Msk: u32 = 0x1 << CAN_F4R1_FB12_Pos;
pub const CAN_F4R1_FB12: u32 = CAN_F4R1_FB12_Msk;
pub const CAN_F4R1_FB13_Pos: u32 = 13;
pub const CAN_F4R1_FB13_Msk: u32 = 0x1 << CAN_F4R1_FB13_Pos;
pub const CAN_F4R1_FB13: u32 = CAN_F4R1_FB13_Msk;
pub const CAN_F4R1_FB14_Pos: u32 = 14;
pub const CAN_F4R1_FB14_Msk: u32 = 0x1 << CAN_F4R1_FB14_Pos;
pub const CAN_F4R1_FB14: u32 = CAN_F4R1_FB14_Msk;
pub const CAN_F4R1_FB15_Pos: u32 = 15;
pub const CAN_F4R1_FB15_Msk: u32 = 0x1 << CAN_F4R1_FB15_Pos;
pub const CAN_F4R1_FB15: u32 = CAN_F4R1_FB15_Msk;
pub const CAN_F4R1_FB16_Pos: u32 = 16;
pub const CAN_F4R1_FB16_Msk: u32 = 0x1 << CAN_F4R1_FB16_Pos;
pub const CAN_F4R1_FB16: u32 = CAN_F4R1_FB16_Msk;
pub const CAN_F4R1_FB17_Pos: u32 = 17;
pub const CAN_F4R1_FB17_Msk: u32 = 0x1 << CAN_F4R1_FB17_Pos;
pub const CAN_F4R1_FB17: u32 = CAN_F4R1_FB17_Msk;
pub const CAN_F4R1_FB18_Pos: u32 = 18;
pub const CAN_F4R1_FB18_Msk: u32 = 0x1 << CAN_F4R1_FB18_Pos;
pub const CAN_F4R1_FB18: u32 = CAN_F4R1_FB18_Msk;
pub const CAN_F4R1_FB19_Pos: u32 = 19;
pub const CAN_F4R1_FB19_Msk: u32 = 0x1 << CAN_F4R1_FB19_Pos;
pub const CAN_F4R1_FB19: u32 = CAN_F4R1_FB19_Msk;
pub const CAN_F4R1_FB20_Pos: u32 = 20;
pub const CAN_F4R1_FB20_Msk: u32 = 0x1 << CAN_F4R1_FB20_Pos;
pub const CAN_F4R1_FB20: u32 = CAN_F4R1_FB20_Msk;
pub const CAN_F4R1_FB21_Pos: u32 = 21;
pub const CAN_F4R1_FB21_Msk: u32 = 0x1 << CAN_F4R1_FB21_Pos;
pub const CAN_F4R1_FB21: u32 = CAN_F4R1_FB21_Msk;
pub const CAN_F4R1_FB22_Pos: u32 = 22;
pub const CAN_F4R1_FB22_Msk: u32 = 0x1 << CAN_F4R1_FB22_Pos;
pub const CAN_F4R1_FB22: u32 = CAN_F4R1_FB22_Msk;
pub const CAN_F4R1_FB23_Pos: u32 = 23;
pub const CAN_F4R1_FB23_Msk: u32 = 0x1 << CAN_F4R1_FB23_Pos;
pub const CAN_F4R1_FB23: u32 = CAN_F4R1_FB23_Msk;
pub const CAN_F4R1_FB24_Pos: u32 = 24;
pub const CAN_F4R1_FB24_Msk: u32 = 0x1 << CAN_F4R1_FB24_Pos;
pub const CAN_F4R1_FB24: u32 = CAN_F4R1_FB24_Msk;
pub const CAN_F4R1_FB25_Pos: u32 = 25;
pub const CAN_F4R1_FB25_Msk: u32 = 0x1 << CAN_F4R1_FB25_Pos;
pub const CAN_F4R1_FB25: u32 = CAN_F4R1_FB25_Msk;
pub const CAN_F4R1_FB26_Pos: u32 = 26;
pub const CAN_F4R1_FB26_Msk: u32 = 0x1 << CAN_F4R1_FB26_Pos;
pub const CAN_F4R1_FB26: u32 = CAN_F4R1_FB26_Msk;
pub const CAN_F4R1_FB27_Pos: u32 = 27;
pub const CAN_F4R1_FB27_Msk: u32 = 0x1 << CAN_F4R1_FB27_Pos;
pub const CAN_F4R1_FB27: u32 = CAN_F4R1_FB27_Msk;
pub const CAN_F4R1_FB28_Pos: u32 = 28;
pub const CAN_F4R1_FB28_Msk: u32 = 0x1 << CAN_F4R1_FB28_Pos;
pub const CAN_F4R1_FB28: u32 = CAN_F4R1_FB28_Msk;
pub const CAN_F4R1_FB29_Pos: u32 = 29;
pub const CAN_F4R1_FB29_Msk: u32 = 0x1 << CAN_F4R1_FB29_Pos;
pub const CAN_F4R1_FB29: u32 = CAN_F4R1_FB29_Msk;
pub const CAN_F4R1_FB30_Pos: u32 = 30;
pub const CAN_F4R1_FB30_Msk: u32 = 0x1 << CAN_F4R1_FB30_Pos;
pub const CAN_F4R1_FB30: u32 = CAN_F4R1_FB30_Msk;
pub const CAN_F4R1_FB31_Pos: u32 = 31;
pub const CAN_F4R1_FB31_Msk: u32 = 0x1 << CAN_F4R1_FB31_Pos;
pub const CAN_F4R1_FB31: u32 = CAN_F4R1_FB31_Msk;
pub const CAN_F5R1_FB0_Pos: u32 = 0;
pub const CAN_F5R1_FB0_Msk: u32 = 0x1 << CAN_F5R1_FB0_Pos;
pub const CAN_F5R1_FB0: u32 = CAN_F5R1_FB0_Msk;
pub const CAN_F5R1_FB1_Pos: u32 = 1;
pub const CAN_F5R1_FB1_Msk: u32 = 0x1 << CAN_F5R1_FB1_Pos;
pub const CAN_F5R1_FB1: u32 = CAN_F5R1_FB1_Msk;
pub const CAN_F5R1_FB2_Pos: u32 = 2;
pub const CAN_F5R1_FB2_Msk: u32 = 0x1 << CAN_F5R1_FB2_Pos;
pub const CAN_F5R1_FB2: u32 = CAN_F5R1_FB2_Msk;
pub const CAN_F5R1_FB3_Pos: u32 = 3;
pub const CAN_F5R1_FB3_Msk: u32 = 0x1 << CAN_F5R1_FB3_Pos;
pub const CAN_F5R1_FB3: u32 = CAN_F5R1_FB3_Msk;
pub const CAN_F5R1_FB4_Pos: u32 = 4;
pub const CAN_F5R1_FB4_Msk: u32 = 0x1 << CAN_F5R1_FB4_Pos;
pub const CAN_F5R1_FB4: u32 = CAN_F5R1_FB4_Msk;
pub const CAN_F5R1_FB5_Pos: u32 = 5;
pub const CAN_F5R1_FB5_Msk: u32 = 0x1 << CAN_F5R1_FB5_Pos;
pub const CAN_F5R1_FB5: u32 = CAN_F5R1_FB5_Msk;
pub const CAN_F5R1_FB6_Pos: u32 = 6;
pub const CAN_F5R1_FB6_Msk: u32 = 0x1 << CAN_F5R1_FB6_Pos;
pub const CAN_F5R1_FB6: u32 = CAN_F5R1_FB6_Msk;
pub const CAN_F5R1_FB7_Pos: u32 = 7;
pub const CAN_F5R1_FB7_Msk: u32 = 0x1 << CAN_F5R1_FB7_Pos;
pub const CAN_F5R1_FB7: u32 = CAN_F5R1_FB7_Msk;
pub const CAN_F5R1_FB8_Pos: u32 = 8;
pub const CAN_F5R1_FB8_Msk: u32 = 0x1 << CAN_F5R1_FB8_Pos;
pub const CAN_F5R1_FB8: u32 = CAN_F5R1_FB8_Msk;
pub const CAN_F5R1_FB9_Pos: u32 = 9;
pub const CAN_F5R1_FB9_Msk: u32 = 0x1 << CAN_F5R1_FB9_Pos;
pub const CAN_F5R1_FB9: u32 = CAN_F5R1_FB9_Msk;
pub const CAN_F5R1_FB10_Pos: u32 = 10;
pub const CAN_F5R1_FB10_Msk: u32 = 0x1 << CAN_F5R1_FB10_Pos;
pub const CAN_F5R1_FB10: u32 = CAN_F5R1_FB10_Msk;
pub const CAN_F5R1_FB11_Pos: u32 = 11;
pub const CAN_F5R1_FB11_Msk: u32 = 0x1 << CAN_F5R1_FB11_Pos;
pub const CAN_F5R1_FB11: u32 = CAN_F5R1_FB11_Msk;
pub const CAN_F5R1_FB12_Pos: u32 = 12;
pub const CAN_F5R1_FB12_Msk: u32 = 0x1 << CAN_F5R1_FB12_Pos;
pub const CAN_F5R1_FB12: u32 = CAN_F5R1_FB12_Msk;
pub const CAN_F5R1_FB13_Pos: u32 = 13;
pub const CAN_F5R1_FB13_Msk: u32 = 0x1 << CAN_F5R1_FB13_Pos;
pub const CAN_F5R1_FB13: u32 = CAN_F5R1_FB13_Msk;
pub const CAN_F5R1_FB14_Pos: u32 = 14;
pub const CAN_F5R1_FB14_Msk: u32 = 0x1 << CAN_F5R1_FB14_Pos;
pub const CAN_F5R1_FB14: u32 = CAN_F5R1_FB14_Msk;
pub const CAN_F5R1_FB15_Pos: u32 = 15;
pub const CAN_F5R1_FB15_Msk: u32 = 0x1 << CAN_F5R1_FB15_Pos;
pub const CAN_F5R1_FB15: u32 = CAN_F5R1_FB15_Msk;
pub const CAN_F5R1_FB16_Pos: u32 = 16;
pub const CAN_F5R1_FB16_Msk: u32 = 0x1 << CAN_F5R1_FB16_Pos;
pub const CAN_F5R1_FB16: u32 = CAN_F5R1_FB16_Msk;
pub const CAN_F5R1_FB17_Pos: u32 = 17;
pub const CAN_F5R1_FB17_Msk: u32 = 0x1 << CAN_F5R1_FB17_Pos;
pub const CAN_F5R1_FB17: u32 = CAN_F5R1_FB17_Msk;
pub const CAN_F5R1_FB18_Pos: u32 = 18;
pub const CAN_F5R1_FB18_Msk: u32 = 0x1 << CAN_F5R1_FB18_Pos;
pub const CAN_F5R1_FB18: u32 = CAN_F5R1_FB18_Msk;
pub const CAN_F5R1_FB19_Pos: u32 = 19;
pub const CAN_F5R1_FB19_Msk: u32 = 0x1 << CAN_F5R1_FB19_Pos;
pub const CAN_F5R1_FB19: u32 = CAN_F5R1_FB19_Msk;
pub const CAN_F5R1_FB20_Pos: u32 = 20;
pub const CAN_F5R1_FB20_Msk: u32 = 0x1 << CAN_F5R1_FB20_Pos;
pub const CAN_F5R1_FB20: u32 = CAN_F5R1_FB20_Msk;
pub const CAN_F5R1_FB21_Pos: u32 = 21;
pub const CAN_F5R1_FB21_Msk: u32 = 0x1 << CAN_F5R1_FB21_Pos;
pub const CAN_F5R1_FB21: u32 = CAN_F5R1_FB21_Msk;
pub const CAN_F5R1_FB22_Pos: u32 = 22;
pub const CAN_F5R1_FB22_Msk: u32 = 0x1 << CAN_F5R1_FB22_Pos;
pub const CAN_F5R1_FB22: u32 = CAN_F5R1_FB22_Msk;
pub const CAN_F5R1_FB23_Pos: u32 = 23;
pub const CAN_F5R1_FB23_Msk: u32 = 0x1 << CAN_F5R1_FB23_Pos;
pub const CAN_F5R1_FB23: u32 = CAN_F5R1_FB23_Msk;
pub const CAN_F5R1_FB24_Pos: u32 = 24;
pub const CAN_F5R1_FB24_Msk: u32 = 0x1 << CAN_F5R1_FB24_Pos;
pub const CAN_F5R1_FB24: u32 = CAN_F5R1_FB24_Msk;
pub const CAN_F5R1_FB25_Pos: u32 = 25;
pub const CAN_F5R1_FB25_Msk: u32 = 0x1 << CAN_F5R1_FB25_Pos;
pub const CAN_F5R1_FB25: u32 = CAN_F5R1_FB25_Msk;
pub const CAN_F5R1_FB26_Pos: u32 = 26;
pub const CAN_F5R1_FB26_Msk: u32 = 0x1 << CAN_F5R1_FB26_Pos;
pub const CAN_F5R1_FB26: u32 = CAN_F5R1_FB26_Msk;
pub const CAN_F5R1_FB27_Pos: u32 = 27;
pub const CAN_F5R1_FB27_Msk: u32 = 0x1 << CAN_F5R1_FB27_Pos;
pub const CAN_F5R1_FB27: u32 = CAN_F5R1_FB27_Msk;
pub const CAN_F5R1_FB28_Pos: u32 = 28;
pub const CAN_F5R1_FB28_Msk: u32 = 0x1 << CAN_F5R1_FB28_Pos;
pub const CAN_F5R1_FB28: u32 = CAN_F5R1_FB28_Msk;
pub const CAN_F5R1_FB29_Pos: u32 = 29;
pub const CAN_F5R1_FB29_Msk: u32 = 0x1 << CAN_F5R1_FB29_Pos;
pub const CAN_F5R1_FB29: u32 = CAN_F5R1_FB29_Msk;
pub const CAN_F5R1_FB30_Pos: u32 = 30;
pub const CAN_F5R1_FB30_Msk: u32 = 0x1 << CAN_F5R1_FB30_Pos;
pub const CAN_F5R1_FB30: u32 = CAN_F5R1_FB30_Msk;
pub const CAN_F5R1_FB31_Pos: u32 = 31;
pub const CAN_F5R1_FB31_Msk: u32 = 0x1 << CAN_F5R1_FB31_Pos;
pub const CAN_F5R1_FB31: u32 = CAN_F5R1_FB31_Msk;
pub const CAN_F6R1_FB0_Pos: u32 = 0;
pub const CAN_F6R1_FB0_Msk: u32 = 0x1 << CAN_F6R1_FB0_Pos;
pub const CAN_F6R1_FB0: u32 = CAN_F6R1_FB0_Msk;
pub const CAN_F6R1_FB1_Pos: u32 = 1;
pub const CAN_F6R1_FB1_Msk: u32 = 0x1 << CAN_F6R1_FB1_Pos;
pub const CAN_F6R1_FB1: u32 = CAN_F6R1_FB1_Msk;
pub const CAN_F6R1_FB2_Pos: u32 = 2;
pub const CAN_F6R1_FB2_Msk: u32 = 0x1 << CAN_F6R1_FB2_Pos;
pub const CAN_F6R1_FB2: u32 = CAN_F6R1_FB2_Msk;
pub const CAN_F6R1_FB3_Pos: u32 = 3;
pub const CAN_F6R1_FB3_Msk: u32 = 0x1 << CAN_F6R1_FB3_Pos;
pub const CAN_F6R1_FB3: u32 = CAN_F6R1_FB3_Msk;
pub const CAN_F6R1_FB4_Pos: u32 = 4;
pub const CAN_F6R1_FB4_Msk: u32 = 0x1 << CAN_F6R1_FB4_Pos;
pub const CAN_F6R1_FB4: u32 = CAN_F6R1_FB4_Msk;
pub const CAN_F6R1_FB5_Pos: u32 = 5;
pub const CAN_F6R1_FB5_Msk: u32 = 0x1 << CAN_F6R1_FB5_Pos;
pub const CAN_F6R1_FB5: u32 = CAN_F6R1_FB5_Msk;
pub const CAN_F6R1_FB6_Pos: u32 = 6;
pub const CAN_F6R1_FB6_Msk: u32 = 0x1 << CAN_F6R1_FB6_Pos;
pub const CAN_F6R1_FB6: u32 = CAN_F6R1_FB6_Msk;
pub const CAN_F6R1_FB7_Pos: u32 = 7;
pub const CAN_F6R1_FB7_Msk: u32 = 0x1 << CAN_F6R1_FB7_Pos;
pub const CAN_F6R1_FB7: u32 = CAN_F6R1_FB7_Msk;
pub const CAN_F6R1_FB8_Pos: u32 = 8;
pub const CAN_F6R1_FB8_Msk: u32 = 0x1 << CAN_F6R1_FB8_Pos;
pub const CAN_F6R1_FB8: u32 = CAN_F6R1_FB8_Msk;
pub const CAN_F6R1_FB9_Pos: u32 = 9;
pub const CAN_F6R1_FB9_Msk: u32 = 0x1 << CAN_F6R1_FB9_Pos;
pub const CAN_F6R1_FB9: u32 = CAN_F6R1_FB9_Msk;
pub const CAN_F6R1_FB10_Pos: u32 = 10;
pub const CAN_F6R1_FB10_Msk: u32 = 0x1 << CAN_F6R1_FB10_Pos;
pub const CAN_F6R1_FB10: u32 = CAN_F6R1_FB10_Msk;
pub const CAN_F6R1_FB11_Pos: u32 = 11;
pub const CAN_F6R1_FB11_Msk: u32 = 0x1 << CAN_F6R1_FB11_Pos;
pub const CAN_F6R1_FB11: u32 = CAN_F6R1_FB11_Msk;
pub const CAN_F6R1_FB12_Pos: u32 = 12;
pub const CAN_F6R1_FB12_Msk: u32 = 0x1 << CAN_F6R1_FB12_Pos;
pub const CAN_F6R1_FB12: u32 = CAN_F6R1_FB12_Msk;
pub const CAN_F6R1_FB13_Pos: u32 = 13;
pub const CAN_F6R1_FB13_Msk: u32 = 0x1 << CAN_F6R1_FB13_Pos;
pub const CAN_F6R1_FB13: u32 = CAN_F6R1_FB13_Msk;
pub const CAN_F6R1_FB14_Pos: u32 = 14;
pub const CAN_F6R1_FB14_Msk: u32 = 0x1 << CAN_F6R1_FB14_Pos;
pub const CAN_F6R1_FB14: u32 = CAN_F6R1_FB14_Msk;
pub const CAN_F6R1_FB15_Pos: u32 = 15;
pub const CAN_F6R1_FB15_Msk: u32 = 0x1 << CAN_F6R1_FB15_Pos;
pub const CAN_F6R1_FB15: u32 = CAN_F6R1_FB15_Msk;
pub const CAN_F6R1_FB16_Pos: u32 = 16;
pub const CAN_F6R1_FB16_Msk: u32 = 0x1 << CAN_F6R1_FB16_Pos;
pub const CAN_F6R1_FB16: u32 = CAN_F6R1_FB16_Msk;
pub const CAN_F6R1_FB17_Pos: u32 = 17;
pub const CAN_F6R1_FB17_Msk: u32 = 0x1 << CAN_F6R1_FB17_Pos;
pub const CAN_F6R1_FB17: u32 = CAN_F6R1_FB17_Msk;
pub const CAN_F6R1_FB18_Pos: u32 = 18;
pub const CAN_F6R1_FB18_Msk: u32 = 0x1 << CAN_F6R1_FB18_Pos;
pub const CAN_F6R1_FB18: u32 = CAN_F6R1_FB18_Msk;
pub const CAN_F6R1_FB19_Pos: u32 = 19;
pub const CAN_F6R1_FB19_Msk: u32 = 0x1 << CAN_F6R1_FB19_Pos;
pub const CAN_F6R1_FB19: u32 = CAN_F6R1_FB19_Msk;
pub const CAN_F6R1_FB20_Pos: u32 = 20;
pub const CAN_F6R1_FB20_Msk: u32 = 0x1 << CAN_F6R1_FB20_Pos;
pub const CAN_F6R1_FB20: u32 = CAN_F6R1_FB20_Msk;
pub const CAN_F6R1_FB21_Pos: u32 = 21;
pub const CAN_F6R1_FB21_Msk: u32 = 0x1 << CAN_F6R1_FB21_Pos;
pub const CAN_F6R1_FB21: u32 = CAN_F6R1_FB21_Msk;
pub const CAN_F6R1_FB22_Pos: u32 = 22;
pub const CAN_F6R1_FB22_Msk: u32 = 0x1 << CAN_F6R1_FB22_Pos;
pub const CAN_F6R1_FB22: u32 = CAN_F6R1_FB22_Msk;
pub const CAN_F6R1_FB23_Pos: u32 = 23;
pub const CAN_F6R1_FB23_Msk: u32 = 0x1 << CAN_F6R1_FB23_Pos;
pub const CAN_F6R1_FB23: u32 = CAN_F6R1_FB23_Msk;
pub const CAN_F6R1_FB24_Pos: u32 = 24;
pub const CAN_F6R1_FB24_Msk: u32 = 0x1 << CAN_F6R1_FB24_Pos;
pub const CAN_F6R1_FB24: u32 = CAN_F6R1_FB24_Msk;
pub const CAN_F6R1_FB25_Pos: u32 = 25;
pub const CAN_F6R1_FB25_Msk: u32 = 0x1 << CAN_F6R1_FB25_Pos;
pub const CAN_F6R1_FB25: u32 = CAN_F6R1_FB25_Msk;
pub const CAN_F6R1_FB26_Pos: u32 = 26;
pub const CAN_F6R1_FB26_Msk: u32 = 0x1 << CAN_F6R1_FB26_Pos;
pub const CAN_F6R1_FB26: u32 = CAN_F6R1_FB26_Msk;
pub const CAN_F6R1_FB27_Pos: u32 = 27;
pub const CAN_F6R1_FB27_Msk: u32 = 0x1 << CAN_F6R1_FB27_Pos;
pub const CAN_F6R1_FB27: u32 = CAN_F6R1_FB27_Msk;
pub const CAN_F6R1_FB28_Pos: u32 = 28;
pub const CAN_F6R1_FB28_Msk: u32 = 0x1 << CAN_F6R1_FB28_Pos;
pub const CAN_F6R1_FB28: u32 = CAN_F6R1_FB28_Msk;
pub const CAN_F6R1_FB29_Pos: u32 = 29;
pub const CAN_F6R1_FB29_Msk: u32 = 0x1 << CAN_F6R1_FB29_Pos;
pub const CAN_F6R1_FB29: u32 = CAN_F6R1_FB29_Msk;
pub const CAN_F6R1_FB30_Pos: u32 = 30;
pub const CAN_F6R1_FB30_Msk: u32 = 0x1 << CAN_F6R1_FB30_Pos;
pub const CAN_F6R1_FB30: u32 = CAN_F6R1_FB30_Msk;
pub const CAN_F6R1_FB31_Pos: u32 = 31;
pub const CAN_F6R1_FB31_Msk: u32 = 0x1 << CAN_F6R1_FB31_Pos;
pub const CAN_F6R1_FB31: u32 = CAN_F6R1_FB31_Msk;
pub const CAN_F7R1_FB0_Pos: u32 = 0;
pub const CAN_F7R1_FB0_Msk: u32 = 0x1 << CAN_F7R1_FB0_Pos;
pub const CAN_F7R1_FB0: u32 = CAN_F7R1_FB0_Msk;
pub const CAN_F7R1_FB1_Pos: u32 = 1;
pub const CAN_F7R1_FB1_Msk: u32 = 0x1 << CAN_F7R1_FB1_Pos;
pub const CAN_F7R1_FB1: u32 = CAN_F7R1_FB1_Msk;
pub const CAN_F7R1_FB2_Pos: u32 = 2;
pub const CAN_F7R1_FB2_Msk: u32 = 0x1 << CAN_F7R1_FB2_Pos;
pub const CAN_F7R1_FB2: u32 = CAN_F7R1_FB2_Msk;
pub const CAN_F7R1_FB3_Pos: u32 = 3;
pub const CAN_F7R1_FB3_Msk: u32 = 0x1 << CAN_F7R1_FB3_Pos;
pub const CAN_F7R1_FB3: u32 = CAN_F7R1_FB3_Msk;
pub const CAN_F7R1_FB4_Pos: u32 = 4;
pub const CAN_F7R1_FB4_Msk: u32 = 0x1 << CAN_F7R1_FB4_Pos;
pub const CAN_F7R1_FB4: u32 = CAN_F7R1_FB4_Msk;
pub const CAN_F7R1_FB5_Pos: u32 = 5;
pub const CAN_F7R1_FB5_Msk: u32 = 0x1 << CAN_F7R1_FB5_Pos;
pub const CAN_F7R1_FB5: u32 = CAN_F7R1_FB5_Msk;
pub const CAN_F7R1_FB6_Pos: u32 = 6;
pub const CAN_F7R1_FB6_Msk: u32 = 0x1 << CAN_F7R1_FB6_Pos;
pub const CAN_F7R1_FB6: u32 = CAN_F7R1_FB6_Msk;
pub const CAN_F7R1_FB7_Pos: u32 = 7;
pub const CAN_F7R1_FB7_Msk: u32 = 0x1 << CAN_F7R1_FB7_Pos;
pub const CAN_F7R1_FB7: u32 = CAN_F7R1_FB7_Msk;
pub const CAN_F7R1_FB8_Pos: u32 = 8;
pub const CAN_F7R1_FB8_Msk: u32 = 0x1 << CAN_F7R1_FB8_Pos;
pub const CAN_F7R1_FB8: u32 = CAN_F7R1_FB8_Msk;
pub const CAN_F7R1_FB9_Pos: u32 = 9;
pub const CAN_F7R1_FB9_Msk: u32 = 0x1 << CAN_F7R1_FB9_Pos;
pub const CAN_F7R1_FB9: u32 = CAN_F7R1_FB9_Msk;
pub const CAN_F7R1_FB10_Pos: u32 = 10;
pub const CAN_F7R1_FB10_Msk: u32 = 0x1 << CAN_F7R1_FB10_Pos;
pub const CAN_F7R1_FB10: u32 = CAN_F7R1_FB10_Msk;
pub const CAN_F7R1_FB11_Pos: u32 = 11;
pub const CAN_F7R1_FB11_Msk: u32 = 0x1 << CAN_F7R1_FB11_Pos;
pub const CAN_F7R1_FB11: u32 = CAN_F7R1_FB11_Msk;
pub const CAN_F7R1_FB12_Pos: u32 = 12;
pub const CAN_F7R1_FB12_Msk: u32 = 0x1 << CAN_F7R1_FB12_Pos;
pub const CAN_F7R1_FB12: u32 = CAN_F7R1_FB12_Msk;
pub const CAN_F7R1_FB13_Pos: u32 = 13;
pub const CAN_F7R1_FB13_Msk: u32 = 0x1 << CAN_F7R1_FB13_Pos;
pub const CAN_F7R1_FB13: u32 = CAN_F7R1_FB13_Msk;
pub const CAN_F7R1_FB14_Pos: u32 = 14;
pub const CAN_F7R1_FB14_Msk: u32 = 0x1 << CAN_F7R1_FB14_Pos;
pub const CAN_F7R1_FB14: u32 = CAN_F7R1_FB14_Msk;
pub const CAN_F7R1_FB15_Pos: u32 = 15;
pub const CAN_F7R1_FB15_Msk: u32 = 0x1 << CAN_F7R1_FB15_Pos;
pub const CAN_F7R1_FB15: u32 = CAN_F7R1_FB15_Msk;
pub const CAN_F7R1_FB16_Pos: u32 = 16;
pub const CAN_F7R1_FB16_Msk: u32 = 0x1 << CAN_F7R1_FB16_Pos;
pub const CAN_F7R1_FB16: u32 = CAN_F7R1_FB16_Msk;
pub const CAN_F7R1_FB17_Pos: u32 = 17;
pub const CAN_F7R1_FB17_Msk: u32 = 0x1 << CAN_F7R1_FB17_Pos;
pub const CAN_F7R1_FB17: u32 = CAN_F7R1_FB17_Msk;
pub const CAN_F7R1_FB18_Pos: u32 = 18;
pub const CAN_F7R1_FB18_Msk: u32 = 0x1 << CAN_F7R1_FB18_Pos;
pub const CAN_F7R1_FB18: u32 = CAN_F7R1_FB18_Msk;
pub const CAN_F7R1_FB19_Pos: u32 = 19;
pub const CAN_F7R1_FB19_Msk: u32 = 0x1 << CAN_F7R1_FB19_Pos;
pub const CAN_F7R1_FB19: u32 = CAN_F7R1_FB19_Msk;
pub const CAN_F7R1_FB20_Pos: u32 = 20;
pub const CAN_F7R1_FB20_Msk: u32 = 0x1 << CAN_F7R1_FB20_Pos;
pub const CAN_F7R1_FB20: u32 = CAN_F7R1_FB20_Msk;
pub const CAN_F7R1_FB21_Pos: u32 = 21;
pub const CAN_F7R1_FB21_Msk: u32 = 0x1 << CAN_F7R1_FB21_Pos;
pub const CAN_F7R1_FB21: u32 = CAN_F7R1_FB21_Msk;
pub const CAN_F7R1_FB22_Pos: u32 = 22;
pub const CAN_F7R1_FB22_Msk: u32 = 0x1 << CAN_F7R1_FB22_Pos;
pub const CAN_F7R1_FB22: u32 = CAN_F7R1_FB22_Msk;
pub const CAN_F7R1_FB23_Pos: u32 = 23;
pub const CAN_F7R1_FB23_Msk: u32 = 0x1 << CAN_F7R1_FB23_Pos;
pub const CAN_F7R1_FB23: u32 = CAN_F7R1_FB23_Msk;
pub const CAN_F7R1_FB24_Pos: u32 = 24;
pub const CAN_F7R1_FB24_Msk: u32 = 0x1 << CAN_F7R1_FB24_Pos;
pub const CAN_F7R1_FB24: u32 = CAN_F7R1_FB24_Msk;
pub const CAN_F7R1_FB25_Pos: u32 = 25;
pub const CAN_F7R1_FB25_Msk: u32 = 0x1 << CAN_F7R1_FB25_Pos;
pub const CAN_F7R1_FB25: u32 = CAN_F7R1_FB25_Msk;
pub const CAN_F7R1_FB26_Pos: u32 = 26;
pub const CAN_F7R1_FB26_Msk: u32 = 0x1 << CAN_F7R1_FB26_Pos;
pub const CAN_F7R1_FB26: u32 = CAN_F7R1_FB26_Msk;
pub const CAN_F7R1_FB27_Pos: u32 = 27;
pub const CAN_F7R1_FB27_Msk: u32 = 0x1 << CAN_F7R1_FB27_Pos;
pub const CAN_F7R1_FB27: u32 = CAN_F7R1_FB27_Msk;
pub const CAN_F7R1_FB28_Pos: u32 = 28;
pub const CAN_F7R1_FB28_Msk: u32 = 0x1 << CAN_F7R1_FB28_Pos;
pub const CAN_F7R1_FB28: u32 = CAN_F7R1_FB28_Msk;
pub const CAN_F7R1_FB29_Pos: u32 = 29;
pub const CAN_F7R1_FB29_Msk: u32 = 0x1 << CAN_F7R1_FB29_Pos;
pub const CAN_F7R1_FB29: u32 = CAN_F7R1_FB29_Msk;
pub const CAN_F7R1_FB30_Pos: u32 = 30;
pub const CAN_F7R1_FB30_Msk: u32 = 0x1 << CAN_F7R1_FB30_Pos;
pub const CAN_F7R1_FB30: u32 = CAN_F7R1_FB30_Msk;
pub const CAN_F7R1_FB31_Pos: u32 = 31;
pub const CAN_F7R1_FB31_Msk: u32 = 0x1 << CAN_F7R1_FB31_Pos;
pub const CAN_F7R1_FB31: u32 = CAN_F7R1_FB31_Msk;
pub const CAN_F8R1_FB0_Pos: u32 = 0;
pub const CAN_F8R1_FB0_Msk: u32 = 0x1 << CAN_F8R1_FB0_Pos;
pub const CAN_F8R1_FB0: u32 = CAN_F8R1_FB0_Msk;
pub const CAN_F8R1_FB1_Pos: u32 = 1;
pub const CAN_F8R1_FB1_Msk: u32 = 0x1 << CAN_F8R1_FB1_Pos;
pub const CAN_F8R1_FB1: u32 = CAN_F8R1_FB1_Msk;
pub const CAN_F8R1_FB2_Pos: u32 = 2;
pub const CAN_F8R1_FB2_Msk: u32 = 0x1 << CAN_F8R1_FB2_Pos;
pub const CAN_F8R1_FB2: u32 = CAN_F8R1_FB2_Msk;
pub const CAN_F8R1_FB3_Pos: u32 = 3;
pub const CAN_F8R1_FB3_Msk: u32 = 0x1 << CAN_F8R1_FB3_Pos;
pub const CAN_F8R1_FB3: u32 = CAN_F8R1_FB3_Msk;
pub const CAN_F8R1_FB4_Pos: u32 = 4;
pub const CAN_F8R1_FB4_Msk: u32 = 0x1 << CAN_F8R1_FB4_Pos;
pub const CAN_F8R1_FB4: u32 = CAN_F8R1_FB4_Msk;
pub const CAN_F8R1_FB5_Pos: u32 = 5;
pub const CAN_F8R1_FB5_Msk: u32 = 0x1 << CAN_F8R1_FB5_Pos;
pub const CAN_F8R1_FB5: u32 = CAN_F8R1_FB5_Msk;
pub const CAN_F8R1_FB6_Pos: u32 = 6;
pub const CAN_F8R1_FB6_Msk: u32 = 0x1 << CAN_F8R1_FB6_Pos;
pub const CAN_F8R1_FB6: u32 = CAN_F8R1_FB6_Msk;
pub const CAN_F8R1_FB7_Pos: u32 = 7;
pub const CAN_F8R1_FB7_Msk: u32 = 0x1 << CAN_F8R1_FB7_Pos;
pub const CAN_F8R1_FB7: u32 = CAN_F8R1_FB7_Msk;
pub const CAN_F8R1_FB8_Pos: u32 = 8;
pub const CAN_F8R1_FB8_Msk: u32 = 0x1 << CAN_F8R1_FB8_Pos;
pub const CAN_F8R1_FB8: u32 = CAN_F8R1_FB8_Msk;
pub const CAN_F8R1_FB9_Pos: u32 = 9;
pub const CAN_F8R1_FB9_Msk: u32 = 0x1 << CAN_F8R1_FB9_Pos;
pub const CAN_F8R1_FB9: u32 = CAN_F8R1_FB9_Msk;
pub const CAN_F8R1_FB10_Pos: u32 = 10;
pub const CAN_F8R1_FB10_Msk: u32 = 0x1 << CAN_F8R1_FB10_Pos;
pub const CAN_F8R1_FB10: u32 = CAN_F8R1_FB10_Msk;
pub const CAN_F8R1_FB11_Pos: u32 = 11;
pub const CAN_F8R1_FB11_Msk: u32 = 0x1 << CAN_F8R1_FB11_Pos;
pub const CAN_F8R1_FB11: u32 = CAN_F8R1_FB11_Msk;
pub const CAN_F8R1_FB12_Pos: u32 = 12;
pub const CAN_F8R1_FB12_Msk: u32 = 0x1 << CAN_F8R1_FB12_Pos;
pub const CAN_F8R1_FB12: u32 = CAN_F8R1_FB12_Msk;
pub const CAN_F8R1_FB13_Pos: u32 = 13;
pub const CAN_F8R1_FB13_Msk: u32 = 0x1 << CAN_F8R1_FB13_Pos;
pub const CAN_F8R1_FB13: u32 = CAN_F8R1_FB13_Msk;
pub const CAN_F8R1_FB14_Pos: u32 = 14;
pub const CAN_F8R1_FB14_Msk: u32 = 0x1 << CAN_F8R1_FB14_Pos;
pub const CAN_F8R1_FB14: u32 = CAN_F8R1_FB14_Msk;
pub const CAN_F8R1_FB15_Pos: u32 = 15;
pub const CAN_F8R1_FB15_Msk: u32 = 0x1 << CAN_F8R1_FB15_Pos;
pub const CAN_F8R1_FB15: u32 = CAN_F8R1_FB15_Msk;
pub const CAN_F8R1_FB16_Pos: u32 = 16;
pub const CAN_F8R1_FB16_Msk: u32 = 0x1 << CAN_F8R1_FB16_Pos;
pub const CAN_F8R1_FB16: u32 = CAN_F8R1_FB16_Msk;
pub const CAN_F8R1_FB17_Pos: u32 = 17;
pub const CAN_F8R1_FB17_Msk: u32 = 0x1 << CAN_F8R1_FB17_Pos;
pub const CAN_F8R1_FB17: u32 = CAN_F8R1_FB17_Msk;
pub const CAN_F8R1_FB18_Pos: u32 = 18;
pub const CAN_F8R1_FB18_Msk: u32 = 0x1 << CAN_F8R1_FB18_Pos;
pub const CAN_F8R1_FB18: u32 = CAN_F8R1_FB18_Msk;
pub const CAN_F8R1_FB19_Pos: u32 = 19;
pub const CAN_F8R1_FB19_Msk: u32 = 0x1 << CAN_F8R1_FB19_Pos;
pub const CAN_F8R1_FB19: u32 = CAN_F8R1_FB19_Msk;
pub const CAN_F8R1_FB20_Pos: u32 = 20;
pub const CAN_F8R1_FB20_Msk: u32 = 0x1 << CAN_F8R1_FB20_Pos;
pub const CAN_F8R1_FB20: u32 = CAN_F8R1_FB20_Msk;
pub const CAN_F8R1_FB21_Pos: u32 = 21;
pub const CAN_F8R1_FB21_Msk: u32 = 0x1 << CAN_F8R1_FB21_Pos;
pub const CAN_F8R1_FB21: u32 = CAN_F8R1_FB21_Msk;
pub const CAN_F8R1_FB22_Pos: u32 = 22;
pub const CAN_F8R1_FB22_Msk: u32 = 0x1 << CAN_F8R1_FB22_Pos;
pub const CAN_F8R1_FB22: u32 = CAN_F8R1_FB22_Msk;
pub const CAN_F8R1_FB23_Pos: u32 = 23;
pub const CAN_F8R1_FB23_Msk: u32 = 0x1 << CAN_F8R1_FB23_Pos;
pub const CAN_F8R1_FB23: u32 = CAN_F8R1_FB23_Msk;
pub const CAN_F8R1_FB24_Pos: u32 = 24;
pub const CAN_F8R1_FB24_Msk: u32 = 0x1 << CAN_F8R1_FB24_Pos;
pub const CAN_F8R1_FB24: u32 = CAN_F8R1_FB24_Msk;
pub const CAN_F8R1_FB25_Pos: u32 = 25;
pub const CAN_F8R1_FB25_Msk: u32 = 0x1 << CAN_F8R1_FB25_Pos;
pub const CAN_F8R1_FB25: u32 = CAN_F8R1_FB25_Msk;
pub const CAN_F8R1_FB26_Pos: u32 = 26;
pub const CAN_F8R1_FB26_Msk: u32 = 0x1 << CAN_F8R1_FB26_Pos;
pub const CAN_F8R1_FB26: u32 = CAN_F8R1_FB26_Msk;
pub const CAN_F8R1_FB27_Pos: u32 = 27;
pub const CAN_F8R1_FB27_Msk: u32 = 0x1 << CAN_F8R1_FB27_Pos;
pub const CAN_F8R1_FB27: u32 = CAN_F8R1_FB27_Msk;
pub const CAN_F8R1_FB28_Pos: u32 = 28;
pub const CAN_F8R1_FB28_Msk: u32 = 0x1 << CAN_F8R1_FB28_Pos;
pub const CAN_F8R1_FB28: u32 = CAN_F8R1_FB28_Msk;
pub const CAN_F8R1_FB29_Pos: u32 = 29;
pub const CAN_F8R1_FB29_Msk: u32 = 0x1 << CAN_F8R1_FB29_Pos;
pub const CAN_F8R1_FB29: u32 = CAN_F8R1_FB29_Msk;
pub const CAN_F8R1_FB30_Pos: u32 = 30;
pub const CAN_F8R1_FB30_Msk: u32 = 0x1 << CAN_F8R1_FB30_Pos;
pub const CAN_F8R1_FB30: u32 = CAN_F8R1_FB30_Msk;
pub const CAN_F8R1_FB31_Pos: u32 = 31;
pub const CAN_F8R1_FB31_Msk: u32 = 0x1 << CAN_F8R1_FB31_Pos;
pub const CAN_F8R1_FB31: u32 = CAN_F8R1_FB31_Msk;
pub const CAN_F9R1_FB0_Pos: u32 = 0;
pub const CAN_F9R1_FB0_Msk: u32 = 0x1 << CAN_F9R1_FB0_Pos;
pub const CAN_F9R1_FB0: u32 = CAN_F9R1_FB0_Msk;
pub const CAN_F9R1_FB1_Pos: u32 = 1;
pub const CAN_F9R1_FB1_Msk: u32 = 0x1 << CAN_F9R1_FB1_Pos;
pub const CAN_F9R1_FB1: u32 = CAN_F9R1_FB1_Msk;
pub const CAN_F9R1_FB2_Pos: u32 = 2;
pub const CAN_F9R1_FB2_Msk: u32 = 0x1 << CAN_F9R1_FB2_Pos;
pub const CAN_F9R1_FB2: u32 = CAN_F9R1_FB2_Msk;
pub const CAN_F9R1_FB3_Pos: u32 = 3;
pub const CAN_F9R1_FB3_Msk: u32 = 0x1 << CAN_F9R1_FB3_Pos;
pub const CAN_F9R1_FB3: u32 = CAN_F9R1_FB3_Msk;
pub const CAN_F9R1_FB4_Pos: u32 = 4;
pub const CAN_F9R1_FB4_Msk: u32 = 0x1 << CAN_F9R1_FB4_Pos;
pub const CAN_F9R1_FB4: u32 = CAN_F9R1_FB4_Msk;
pub const CAN_F9R1_FB5_Pos: u32 = 5;
pub const CAN_F9R1_FB5_Msk: u32 = 0x1 << CAN_F9R1_FB5_Pos;
pub const CAN_F9R1_FB5: u32 = CAN_F9R1_FB5_Msk;
pub const CAN_F9R1_FB6_Pos: u32 = 6;
pub const CAN_F9R1_FB6_Msk: u32 = 0x1 << CAN_F9R1_FB6_Pos;
pub const CAN_F9R1_FB6: u32 = CAN_F9R1_FB6_Msk;
pub const CAN_F9R1_FB7_Pos: u32 = 7;
pub const CAN_F9R1_FB7_Msk: u32 = 0x1 << CAN_F9R1_FB7_Pos;
pub const CAN_F9R1_FB7: u32 = CAN_F9R1_FB7_Msk;
pub const CAN_F9R1_FB8_Pos: u32 = 8;
pub const CAN_F9R1_FB8_Msk: u32 = 0x1 << CAN_F9R1_FB8_Pos;
pub const CAN_F9R1_FB8: u32 = CAN_F9R1_FB8_Msk;
pub const CAN_F9R1_FB9_Pos: u32 = 9;
pub const CAN_F9R1_FB9_Msk: u32 = 0x1 << CAN_F9R1_FB9_Pos;
pub const CAN_F9R1_FB9: u32 = CAN_F9R1_FB9_Msk;
pub const CAN_F9R1_FB10_Pos: u32 = 10;
pub const CAN_F9R1_FB10_Msk: u32 = 0x1 << CAN_F9R1_FB10_Pos;
pub const CAN_F9R1_FB10: u32 = CAN_F9R1_FB10_Msk;
pub const CAN_F9R1_FB11_Pos: u32 = 11;
pub const CAN_F9R1_FB11_Msk: u32 = 0x1 << CAN_F9R1_FB11_Pos;
pub const CAN_F9R1_FB11: u32 = CAN_F9R1_FB11_Msk;
pub const CAN_F9R1_FB12_Pos: u32 = 12;
pub const CAN_F9R1_FB12_Msk: u32 = 0x1 << CAN_F9R1_FB12_Pos;
pub const CAN_F9R1_FB12: u32 = CAN_F9R1_FB12_Msk;
pub const CAN_F9R1_FB13_Pos: u32 = 13;
pub const CAN_F9R1_FB13_Msk: u32 = 0x1 << CAN_F9R1_FB13_Pos;
pub const CAN_F9R1_FB13: u32 = CAN_F9R1_FB13_Msk;
pub const CAN_F9R1_FB14_Pos: u32 = 14;
pub const CAN_F9R1_FB14_Msk: u32 = 0x1 << CAN_F9R1_FB14_Pos;
pub const CAN_F9R1_FB14: u32 = CAN_F9R1_FB14_Msk;
pub const CAN_F9R1_FB15_Pos: u32 = 15;
pub const CAN_F9R1_FB15_Msk: u32 = 0x1 << CAN_F9R1_FB15_Pos;
pub const CAN_F9R1_FB15: u32 = CAN_F9R1_FB15_Msk;
pub const CAN_F9R1_FB16_Pos: u32 = 16;
pub const CAN_F9R1_FB16_Msk: u32 = 0x1 << CAN_F9R1_FB16_Pos;
pub const CAN_F9R1_FB16: u32 = CAN_F9R1_FB16_Msk;
pub const CAN_F9R1_FB17_Pos: u32 = 17;
pub const CAN_F9R1_FB17_Msk: u32 = 0x1 << CAN_F9R1_FB17_Pos;
pub const CAN_F9R1_FB17: u32 = CAN_F9R1_FB17_Msk;
pub const CAN_F9R1_FB18_Pos: u32 = 18;
pub const CAN_F9R1_FB18_Msk: u32 = 0x1 << CAN_F9R1_FB18_Pos;
pub const CAN_F9R1_FB18: u32 = CAN_F9R1_FB18_Msk;
pub const CAN_F9R1_FB19_Pos: u32 = 19;
pub const CAN_F9R1_FB19_Msk: u32 = 0x1 << CAN_F9R1_FB19_Pos;
pub const CAN_F9R1_FB19: u32 = CAN_F9R1_FB19_Msk;
pub const CAN_F9R1_FB20_Pos: u32 = 20;
pub const CAN_F9R1_FB20_Msk: u32 = 0x1 << CAN_F9R1_FB20_Pos;
pub const CAN_F9R1_FB20: u32 = CAN_F9R1_FB20_Msk;
pub const CAN_F9R1_FB21_Pos: u32 = 21;
pub const CAN_F9R1_FB21_Msk: u32 = 0x1 << CAN_F9R1_FB21_Pos;
pub const CAN_F9R1_FB21: u32 = CAN_F9R1_FB21_Msk;
pub const CAN_F9R1_FB22_Pos: u32 = 22;
pub const CAN_F9R1_FB22_Msk: u32 = 0x1 << CAN_F9R1_FB22_Pos;
pub const CAN_F9R1_FB22: u32 = CAN_F9R1_FB22_Msk;
pub const CAN_F9R1_FB23_Pos: u32 = 23;
pub const CAN_F9R1_FB23_Msk: u32 = 0x1 << CAN_F9R1_FB23_Pos;
pub const CAN_F9R1_FB23: u32 = CAN_F9R1_FB23_Msk;
pub const CAN_F9R1_FB24_Pos: u32 = 24;
pub const CAN_F9R1_FB24_Msk: u32 = 0x1 << CAN_F9R1_FB24_Pos;
pub const CAN_F9R1_FB24: u32 = CAN_F9R1_FB24_Msk;
pub const CAN_F9R1_FB25_Pos: u32 = 25;
pub const CAN_F9R1_FB25_Msk: u32 = 0x1 << CAN_F9R1_FB25_Pos;
pub const CAN_F9R1_FB25: u32 = CAN_F9R1_FB25_Msk;
pub const CAN_F9R1_FB26_Pos: u32 = 26;
pub const CAN_F9R1_FB26_Msk: u32 = 0x1 << CAN_F9R1_FB26_Pos;
pub const CAN_F9R1_FB26: u32 = CAN_F9R1_FB26_Msk;
pub const CAN_F9R1_FB27_Pos: u32 = 27;
pub const CAN_F9R1_FB27_Msk: u32 = 0x1 << CAN_F9R1_FB27_Pos;
pub const CAN_F9R1_FB27: u32 = CAN_F9R1_FB27_Msk;
pub const CAN_F9R1_FB28_Pos: u32 = 28;
pub const CAN_F9R1_FB28_Msk: u32 = 0x1 << CAN_F9R1_FB28_Pos;
pub const CAN_F9R1_FB28: u32 = CAN_F9R1_FB28_Msk;
pub const CAN_F9R1_FB29_Pos: u32 = 29;
pub const CAN_F9R1_FB29_Msk: u32 = 0x1 << CAN_F9R1_FB29_Pos;
pub const CAN_F9R1_FB29: u32 = CAN_F9R1_FB29_Msk;
pub const CAN_F9R1_FB30_Pos: u32 = 30;
pub const CAN_F9R1_FB30_Msk: u32 = 0x1 << CAN_F9R1_FB30_Pos;
pub const CAN_F9R1_FB30: u32 = CAN_F9R1_FB30_Msk;
pub const CAN_F9R1_FB31_Pos: u32 = 31;
pub const CAN_F9R1_FB31_Msk: u32 = 0x1 << CAN_F9R1_FB31_Pos;
pub const CAN_F9R1_FB31: u32 = CAN_F9R1_FB31_Msk;
pub const CAN_F10R1_FB0_Pos: u32 = 0;
pub const CAN_F10R1_FB0_Msk: u32 = 0x1 << CAN_F10R1_FB0_Pos;
pub const CAN_F10R1_FB0: u32 = CAN_F10R1_FB0_Msk;
pub const CAN_F10R1_FB1_Pos: u32 = 1;
pub const CAN_F10R1_FB1_Msk: u32 = 0x1 << CAN_F10R1_FB1_Pos;
pub const CAN_F10R1_FB1: u32 = CAN_F10R1_FB1_Msk;
pub const CAN_F10R1_FB2_Pos: u32 = 2;
pub const CAN_F10R1_FB2_Msk: u32 = 0x1 << CAN_F10R1_FB2_Pos;
pub const CAN_F10R1_FB2: u32 = CAN_F10R1_FB2_Msk;
pub const CAN_F10R1_FB3_Pos: u32 = 3;
pub const CAN_F10R1_FB3_Msk: u32 = 0x1 << CAN_F10R1_FB3_Pos;
pub const CAN_F10R1_FB3: u32 = CAN_F10R1_FB3_Msk;
pub const CAN_F10R1_FB4_Pos: u32 = 4;
pub const CAN_F10R1_FB4_Msk: u32 = 0x1 << CAN_F10R1_FB4_Pos;
pub const CAN_F10R1_FB4: u32 = CAN_F10R1_FB4_Msk;
pub const CAN_F10R1_FB5_Pos: u32 = 5;
pub const CAN_F10R1_FB5_Msk: u32 = 0x1 << CAN_F10R1_FB5_Pos;
pub const CAN_F10R1_FB5: u32 = CAN_F10R1_FB5_Msk;
pub const CAN_F10R1_FB6_Pos: u32 = 6;
pub const CAN_F10R1_FB6_Msk: u32 = 0x1 << CAN_F10R1_FB6_Pos;
pub const CAN_F10R1_FB6: u32 = CAN_F10R1_FB6_Msk;
pub const CAN_F10R1_FB7_Pos: u32 = 7;
pub const CAN_F10R1_FB7_Msk: u32 = 0x1 << CAN_F10R1_FB7_Pos;
pub const CAN_F10R1_FB7: u32 = CAN_F10R1_FB7_Msk;
pub const CAN_F10R1_FB8_Pos: u32 = 8;
pub const CAN_F10R1_FB8_Msk: u32 = 0x1 << CAN_F10R1_FB8_Pos;
pub const CAN_F10R1_FB8: u32 = CAN_F10R1_FB8_Msk;
pub const CAN_F10R1_FB9_Pos: u32 = 9;
pub const CAN_F10R1_FB9_Msk: u32 = 0x1 << CAN_F10R1_FB9_Pos;
pub const CAN_F10R1_FB9: u32 = CAN_F10R1_FB9_Msk;
pub const CAN_F10R1_FB10_Pos: u32 = 10;
pub const CAN_F10R1_FB10_Msk: u32 = 0x1 << CAN_F10R1_FB10_Pos;
pub const CAN_F10R1_FB10: u32 = CAN_F10R1_FB10_Msk;
pub const CAN_F10R1_FB11_Pos: u32 = 11;
pub const CAN_F10R1_FB11_Msk: u32 = 0x1 << CAN_F10R1_FB11_Pos;
pub const CAN_F10R1_FB11: u32 = CAN_F10R1_FB11_Msk;
pub const CAN_F10R1_FB12_Pos: u32 = 12;
pub const CAN_F10R1_FB12_Msk: u32 = 0x1 << CAN_F10R1_FB12_Pos;
pub const CAN_F10R1_FB12: u32 = CAN_F10R1_FB12_Msk;
pub const CAN_F10R1_FB13_Pos: u32 = 13;
pub const CAN_F10R1_FB13_Msk: u32 = 0x1 << CAN_F10R1_FB13_Pos;
pub const CAN_F10R1_FB13: u32 = CAN_F10R1_FB13_Msk;
pub const CAN_F10R1_FB14_Pos: u32 = 14;
pub const CAN_F10R1_FB14_Msk: u32 = 0x1 << CAN_F10R1_FB14_Pos;
pub const CAN_F10R1_FB14: u32 = CAN_F10R1_FB14_Msk;
pub const CAN_F10R1_FB15_Pos: u32 = 15;
pub const CAN_F10R1_FB15_Msk: u32 = 0x1 << CAN_F10R1_FB15_Pos;
pub const CAN_F10R1_FB15: u32 = CAN_F10R1_FB15_Msk;
pub const CAN_F10R1_FB16_Pos: u32 = 16;
pub const CAN_F10R1_FB16_Msk: u32 = 0x1 << CAN_F10R1_FB16_Pos;
pub const CAN_F10R1_FB16: u32 = CAN_F10R1_FB16_Msk;
pub const CAN_F10R1_FB17_Pos: u32 = 17;
pub const CAN_F10R1_FB17_Msk: u32 = 0x1 << CAN_F10R1_FB17_Pos;
pub const CAN_F10R1_FB17: u32 = CAN_F10R1_FB17_Msk;
pub const CAN_F10R1_FB18_Pos: u32 = 18;
pub const CAN_F10R1_FB18_Msk: u32 = 0x1 << CAN_F10R1_FB18_Pos;
pub const CAN_F10R1_FB18: u32 = CAN_F10R1_FB18_Msk;
pub const CAN_F10R1_FB19_Pos: u32 = 19;
pub const CAN_F10R1_FB19_Msk: u32 = 0x1 << CAN_F10R1_FB19_Pos;
pub const CAN_F10R1_FB19: u32 = CAN_F10R1_FB19_Msk;
pub const CAN_F10R1_FB20_Pos: u32 = 20;
pub const CAN_F10R1_FB20_Msk: u32 = 0x1 << CAN_F10R1_FB20_Pos;
pub const CAN_F10R1_FB20: u32 = CAN_F10R1_FB20_Msk;
pub const CAN_F10R1_FB21_Pos: u32 = 21;
pub const CAN_F10R1_FB21_Msk: u32 = 0x1 << CAN_F10R1_FB21_Pos;
pub const CAN_F10R1_FB21: u32 = CAN_F10R1_FB21_Msk;
pub const CAN_F10R1_FB22_Pos: u32 = 22;
pub const CAN_F10R1_FB22_Msk: u32 = 0x1 << CAN_F10R1_FB22_Pos;
pub const CAN_F10R1_FB22: u32 = CAN_F10R1_FB22_Msk;
pub const CAN_F10R1_FB23_Pos: u32 = 23;
pub const CAN_F10R1_FB23_Msk: u32 = 0x1 << CAN_F10R1_FB23_Pos;
pub const CAN_F10R1_FB23: u32 = CAN_F10R1_FB23_Msk;
pub const CAN_F10R1_FB24_Pos: u32 = 24;
pub const CAN_F10R1_FB24_Msk: u32 = 0x1 << CAN_F10R1_FB24_Pos;
pub const CAN_F10R1_FB24: u32 = CAN_F10R1_FB24_Msk;
pub const CAN_F10R1_FB25_Pos: u32 = 25;
pub const CAN_F10R1_FB25_Msk: u32 = 0x1 << CAN_F10R1_FB25_Pos;
pub const CAN_F10R1_FB25: u32 = CAN_F10R1_FB25_Msk;
pub const CAN_F10R1_FB26_Pos: u32 = 26;
pub const CAN_F10R1_FB26_Msk: u32 = 0x1 << CAN_F10R1_FB26_Pos;
pub const CAN_F10R1_FB26: u32 = CAN_F10R1_FB26_Msk;
pub const CAN_F10R1_FB27_Pos: u32 = 27;
pub const CAN_F10R1_FB27_Msk: u32 = 0x1 << CAN_F10R1_FB27_Pos;
pub const CAN_F10R1_FB27: u32 = CAN_F10R1_FB27_Msk;
pub const CAN_F10R1_FB28_Pos: u32 = 28;
pub const CAN_F10R1_FB28_Msk: u32 = 0x1 << CAN_F10R1_FB28_Pos;
pub const CAN_F10R1_FB28: u32 = CAN_F10R1_FB28_Msk;
pub const CAN_F10R1_FB29_Pos: u32 = 29;
pub const CAN_F10R1_FB29_Msk: u32 = 0x1 << CAN_F10R1_FB29_Pos;
pub const CAN_F10R1_FB29: u32 = CAN_F10R1_FB29_Msk;
pub const CAN_F10R1_FB30_Pos: u32 = 30;
pub const CAN_F10R1_FB30_Msk: u32 = 0x1 << CAN_F10R1_FB30_Pos;
pub const CAN_F10R1_FB30: u32 = CAN_F10R1_FB30_Msk;
pub const CAN_F10R1_FB31_Pos: u32 = 31;
pub const CAN_F10R1_FB31_Msk: u32 = 0x1 << CAN_F10R1_FB31_Pos;
pub const CAN_F10R1_FB31: u32 = CAN_F10R1_FB31_Msk;
pub const CAN_F11R1_FB0_Pos: u32 = 0;
pub const CAN_F11R1_FB0_Msk: u32 = 0x1 << CAN_F11R1_FB0_Pos;
pub const CAN_F11R1_FB0: u32 = CAN_F11R1_FB0_Msk;
pub const CAN_F11R1_FB1_Pos: u32 = 1;
pub const CAN_F11R1_FB1_Msk: u32 = 0x1 << CAN_F11R1_FB1_Pos;
pub const CAN_F11R1_FB1: u32 = CAN_F11R1_FB1_Msk;
pub const CAN_F11R1_FB2_Pos: u32 = 2;
pub const CAN_F11R1_FB2_Msk: u32 = 0x1 << CAN_F11R1_FB2_Pos;
pub const CAN_F11R1_FB2: u32 = CAN_F11R1_FB2_Msk;
pub const CAN_F11R1_FB3_Pos: u32 = 3;
pub const CAN_F11R1_FB3_Msk: u32 = 0x1 << CAN_F11R1_FB3_Pos;
pub const CAN_F11R1_FB3: u32 = CAN_F11R1_FB3_Msk;
pub const CAN_F11R1_FB4_Pos: u32 = 4;
pub const CAN_F11R1_FB4_Msk: u32 = 0x1 << CAN_F11R1_FB4_Pos;
pub const CAN_F11R1_FB4: u32 = CAN_F11R1_FB4_Msk;
pub const CAN_F11R1_FB5_Pos: u32 = 5;
pub const CAN_F11R1_FB5_Msk: u32 = 0x1 << CAN_F11R1_FB5_Pos;
pub const CAN_F11R1_FB5: u32 = CAN_F11R1_FB5_Msk;
pub const CAN_F11R1_FB6_Pos: u32 = 6;
pub const CAN_F11R1_FB6_Msk: u32 = 0x1 << CAN_F11R1_FB6_Pos;
pub const CAN_F11R1_FB6: u32 = CAN_F11R1_FB6_Msk;
pub const CAN_F11R1_FB7_Pos: u32 = 7;
pub const CAN_F11R1_FB7_Msk: u32 = 0x1 << CAN_F11R1_FB7_Pos;
pub const CAN_F11R1_FB7: u32 = CAN_F11R1_FB7_Msk;
pub const CAN_F11R1_FB8_Pos: u32 = 8;
pub const CAN_F11R1_FB8_Msk: u32 = 0x1 << CAN_F11R1_FB8_Pos;
pub const CAN_F11R1_FB8: u32 = CAN_F11R1_FB8_Msk;
pub const CAN_F11R1_FB9_Pos: u32 = 9;
pub const CAN_F11R1_FB9_Msk: u32 = 0x1 << CAN_F11R1_FB9_Pos;
pub const CAN_F11R1_FB9: u32 = CAN_F11R1_FB9_Msk;
pub const CAN_F11R1_FB10_Pos: u32 = 10;
pub const CAN_F11R1_FB10_Msk: u32 = 0x1 << CAN_F11R1_FB10_Pos;
pub const CAN_F11R1_FB10: u32 = CAN_F11R1_FB10_Msk;
pub const CAN_F11R1_FB11_Pos: u32 = 11;
pub const CAN_F11R1_FB11_Msk: u32 = 0x1 << CAN_F11R1_FB11_Pos;
pub const CAN_F11R1_FB11: u32 = CAN_F11R1_FB11_Msk;
pub const CAN_F11R1_FB12_Pos: u32 = 12;
pub const CAN_F11R1_FB12_Msk: u32 = 0x1 << CAN_F11R1_FB12_Pos;
pub const CAN_F11R1_FB12: u32 = CAN_F11R1_FB12_Msk;
pub const CAN_F11R1_FB13_Pos: u32 = 13;
pub const CAN_F11R1_FB13_Msk: u32 = 0x1 << CAN_F11R1_FB13_Pos;
pub const CAN_F11R1_FB13: u32 = CAN_F11R1_FB13_Msk;
pub const CAN_F11R1_FB14_Pos: u32 = 14;
pub const CAN_F11R1_FB14_Msk: u32 = 0x1 << CAN_F11R1_FB14_Pos;
pub const CAN_F11R1_FB14: u32 = CAN_F11R1_FB14_Msk;
pub const CAN_F11R1_FB15_Pos: u32 = 15;
pub const CAN_F11R1_FB15_Msk: u32 = 0x1 << CAN_F11R1_FB15_Pos;
pub const CAN_F11R1_FB15: u32 = CAN_F11R1_FB15_Msk;
pub const CAN_F11R1_FB16_Pos: u32 = 16;
pub const CAN_F11R1_FB16_Msk: u32 = 0x1 << CAN_F11R1_FB16_Pos;
pub const CAN_F11R1_FB16: u32 = CAN_F11R1_FB16_Msk;
pub const CAN_F11R1_FB17_Pos: u32 = 17;
pub const CAN_F11R1_FB17_Msk: u32 = 0x1 << CAN_F11R1_FB17_Pos;
pub const CAN_F11R1_FB17: u32 = CAN_F11R1_FB17_Msk;
pub const CAN_F11R1_FB18_Pos: u32 = 18;
pub const CAN_F11R1_FB18_Msk: u32 = 0x1 << CAN_F11R1_FB18_Pos;
pub const CAN_F11R1_FB18: u32 = CAN_F11R1_FB18_Msk;
pub const CAN_F11R1_FB19_Pos: u32 = 19;
pub const CAN_F11R1_FB19_Msk: u32 = 0x1 << CAN_F11R1_FB19_Pos;
pub const CAN_F11R1_FB19: u32 = CAN_F11R1_FB19_Msk;
pub const CAN_F11R1_FB20_Pos: u32 = 20;
pub const CAN_F11R1_FB20_Msk: u32 = 0x1 << CAN_F11R1_FB20_Pos;
pub const CAN_F11R1_FB20: u32 = CAN_F11R1_FB20_Msk;
pub const CAN_F11R1_FB21_Pos: u32 = 21;
pub const CAN_F11R1_FB21_Msk: u32 = 0x1 << CAN_F11R1_FB21_Pos;
pub const CAN_F11R1_FB21: u32 = CAN_F11R1_FB21_Msk;
pub const CAN_F11R1_FB22_Pos: u32 = 22;
pub const CAN_F11R1_FB22_Msk: u32 = 0x1 << CAN_F11R1_FB22_Pos;
pub const CAN_F11R1_FB22: u32 = CAN_F11R1_FB22_Msk;
pub const CAN_F11R1_FB23_Pos: u32 = 23;
pub const CAN_F11R1_FB23_Msk: u32 = 0x1 << CAN_F11R1_FB23_Pos;
pub const CAN_F11R1_FB23: u32 = CAN_F11R1_FB23_Msk;
pub const CAN_F11R1_FB24_Pos: u32 = 24;
pub const CAN_F11R1_FB24_Msk: u32 = 0x1 << CAN_F11R1_FB24_Pos;
pub const CAN_F11R1_FB24: u32 = CAN_F11R1_FB24_Msk;
pub const CAN_F11R1_FB25_Pos: u32 = 25;
pub const CAN_F11R1_FB25_Msk: u32 = 0x1 << CAN_F11R1_FB25_Pos;
pub const CAN_F11R1_FB25: u32 = CAN_F11R1_FB25_Msk;
pub const CAN_F11R1_FB26_Pos: u32 = 26;
pub const CAN_F11R1_FB26_Msk: u32 = 0x1 << CAN_F11R1_FB26_Pos;
pub const CAN_F11R1_FB26: u32 = CAN_F11R1_FB26_Msk;
pub const CAN_F11R1_FB27_Pos: u32 = 27;
pub const CAN_F11R1_FB27_Msk: u32 = 0x1 << CAN_F11R1_FB27_Pos;
pub const CAN_F11R1_FB27: u32 = CAN_F11R1_FB27_Msk;
pub const CAN_F11R1_FB28_Pos: u32 = 28;
pub const CAN_F11R1_FB28_Msk: u32 = 0x1 << CAN_F11R1_FB28_Pos;
pub const CAN_F11R1_FB28: u32 = CAN_F11R1_FB28_Msk;
pub const CAN_F11R1_FB29_Pos: u32 = 29;
pub const CAN_F11R1_FB29_Msk: u32 = 0x1 << CAN_F11R1_FB29_Pos;
pub const CAN_F11R1_FB29: u32 = CAN_F11R1_FB29_Msk;
pub const CAN_F11R1_FB30_Pos: u32 = 30;
pub const CAN_F11R1_FB30_Msk: u32 = 0x1 << CAN_F11R1_FB30_Pos;
pub const CAN_F11R1_FB30: u32 = CAN_F11R1_FB30_Msk;
pub const CAN_F11R1_FB31_Pos: u32 = 31;
pub const CAN_F11R1_FB31_Msk: u32 = 0x1 << CAN_F11R1_FB31_Pos;
pub const CAN_F11R1_FB31: u32 = CAN_F11R1_FB31_Msk;
pub const CAN_F12R1_FB0_Pos: u32 = 0;
pub const CAN_F12R1_FB0_Msk: u32 = 0x1 << CAN_F12R1_FB0_Pos;
pub const CAN_F12R1_FB0: u32 = CAN_F12R1_FB0_Msk;
pub const CAN_F12R1_FB1_Pos: u32 = 1;
pub const CAN_F12R1_FB1_Msk: u32 = 0x1 << CAN_F12R1_FB1_Pos;
pub const CAN_F12R1_FB1: u32 = CAN_F12R1_FB1_Msk;
pub const CAN_F12R1_FB2_Pos: u32 = 2;
pub const CAN_F12R1_FB2_Msk: u32 = 0x1 << CAN_F12R1_FB2_Pos;
pub const CAN_F12R1_FB2: u32 = CAN_F12R1_FB2_Msk;
pub const CAN_F12R1_FB3_Pos: u32 = 3;
pub const CAN_F12R1_FB3_Msk: u32 = 0x1 << CAN_F12R1_FB3_Pos;
pub const CAN_F12R1_FB3: u32 = CAN_F12R1_FB3_Msk;
pub const CAN_F12R1_FB4_Pos: u32 = 4;
pub const CAN_F12R1_FB4_Msk: u32 = 0x1 << CAN_F12R1_FB4_Pos;
pub const CAN_F12R1_FB4: u32 = CAN_F12R1_FB4_Msk;
pub const CAN_F12R1_FB5_Pos: u32 = 5;
pub const CAN_F12R1_FB5_Msk: u32 = 0x1 << CAN_F12R1_FB5_Pos;
pub const CAN_F12R1_FB5: u32 = CAN_F12R1_FB5_Msk;
pub const CAN_F12R1_FB6_Pos: u32 = 6;
pub const CAN_F12R1_FB6_Msk: u32 = 0x1 << CAN_F12R1_FB6_Pos;
pub const CAN_F12R1_FB6: u32 = CAN_F12R1_FB6_Msk;
pub const CAN_F12R1_FB7_Pos: u32 = 7;
pub const CAN_F12R1_FB7_Msk: u32 = 0x1 << CAN_F12R1_FB7_Pos;
pub const CAN_F12R1_FB7: u32 = CAN_F12R1_FB7_Msk;
pub const CAN_F12R1_FB8_Pos: u32 = 8;
pub const CAN_F12R1_FB8_Msk: u32 = 0x1 << CAN_F12R1_FB8_Pos;
pub const CAN_F12R1_FB8: u32 = CAN_F12R1_FB8_Msk;
pub const CAN_F12R1_FB9_Pos: u32 = 9;
pub const CAN_F12R1_FB9_Msk: u32 = 0x1 << CAN_F12R1_FB9_Pos;
pub const CAN_F12R1_FB9: u32 = CAN_F12R1_FB9_Msk;
pub const CAN_F12R1_FB10_Pos: u32 = 10;
pub const CAN_F12R1_FB10_Msk: u32 = 0x1 << CAN_F12R1_FB10_Pos;
pub const CAN_F12R1_FB10: u32 = CAN_F12R1_FB10_Msk;
pub const CAN_F12R1_FB11_Pos: u32 = 11;
pub const CAN_F12R1_FB11_Msk: u32 = 0x1 << CAN_F12R1_FB11_Pos;
pub const CAN_F12R1_FB11: u32 = CAN_F12R1_FB11_Msk;
pub const CAN_F12R1_FB12_Pos: u32 = 12;
pub const CAN_F12R1_FB12_Msk: u32 = 0x1 << CAN_F12R1_FB12_Pos;
pub const CAN_F12R1_FB12: u32 = CAN_F12R1_FB12_Msk;
pub const CAN_F12R1_FB13_Pos: u32 = 13;
pub const CAN_F12R1_FB13_Msk: u32 = 0x1 << CAN_F12R1_FB13_Pos;
pub const CAN_F12R1_FB13: u32 = CAN_F12R1_FB13_Msk;
pub const CAN_F12R1_FB14_Pos: u32 = 14;
pub const CAN_F12R1_FB14_Msk: u32 = 0x1 << CAN_F12R1_FB14_Pos;
pub const CAN_F12R1_FB14: u32 = CAN_F12R1_FB14_Msk;
pub const CAN_F12R1_FB15_Pos: u32 = 15;
pub const CAN_F12R1_FB15_Msk: u32 = 0x1 << CAN_F12R1_FB15_Pos;
pub const CAN_F12R1_FB15: u32 = CAN_F12R1_FB15_Msk;
pub const CAN_F12R1_FB16_Pos: u32 = 16;
pub const CAN_F12R1_FB16_Msk: u32 = 0x1 << CAN_F12R1_FB16_Pos;
pub const CAN_F12R1_FB16: u32 = CAN_F12R1_FB16_Msk;
pub const CAN_F12R1_FB17_Pos: u32 = 17;
pub const CAN_F12R1_FB17_Msk: u32 = 0x1 << CAN_F12R1_FB17_Pos;
pub const CAN_F12R1_FB17: u32 = CAN_F12R1_FB17_Msk;
pub const CAN_F12R1_FB18_Pos: u32 = 18;
pub const CAN_F12R1_FB18_Msk: u32 = 0x1 << CAN_F12R1_FB18_Pos;
pub const CAN_F12R1_FB18: u32 = CAN_F12R1_FB18_Msk;
pub const CAN_F12R1_FB19_Pos: u32 = 19;
pub const CAN_F12R1_FB19_Msk: u32 = 0x1 << CAN_F12R1_FB19_Pos;
pub const CAN_F12R1_FB19: u32 = CAN_F12R1_FB19_Msk;
pub const CAN_F12R1_FB20_Pos: u32 = 20;
pub const CAN_F12R1_FB20_Msk: u32 = 0x1 << CAN_F12R1_FB20_Pos;
pub const CAN_F12R1_FB20: u32 = CAN_F12R1_FB20_Msk;
pub const CAN_F12R1_FB21_Pos: u32 = 21;
pub const CAN_F12R1_FB21_Msk: u32 = 0x1 << CAN_F12R1_FB21_Pos;
pub const CAN_F12R1_FB21: u32 = CAN_F12R1_FB21_Msk;
pub const CAN_F12R1_FB22_Pos: u32 = 22;
pub const CAN_F12R1_FB22_Msk: u32 = 0x1 << CAN_F12R1_FB22_Pos;
pub const CAN_F12R1_FB22: u32 = CAN_F12R1_FB22_Msk;
pub const CAN_F12R1_FB23_Pos: u32 = 23;
pub const CAN_F12R1_FB23_Msk: u32 = 0x1 << CAN_F12R1_FB23_Pos;
pub const CAN_F12R1_FB23: u32 = CAN_F12R1_FB23_Msk;
pub const CAN_F12R1_FB24_Pos: u32 = 24;
pub const CAN_F12R1_FB24_Msk: u32 = 0x1 << CAN_F12R1_FB24_Pos;
pub const CAN_F12R1_FB24: u32 = CAN_F12R1_FB24_Msk;
pub const CAN_F12R1_FB25_Pos: u32 = 25;
pub const CAN_F12R1_FB25_Msk: u32 = 0x1 << CAN_F12R1_FB25_Pos;
pub const CAN_F12R1_FB25: u32 = CAN_F12R1_FB25_Msk;
pub const CAN_F12R1_FB26_Pos: u32 = 26;
pub const CAN_F12R1_FB26_Msk: u32 = 0x1 << CAN_F12R1_FB26_Pos;
pub const CAN_F12R1_FB26: u32 = CAN_F12R1_FB26_Msk;
pub const CAN_F12R1_FB27_Pos: u32 = 27;
pub const CAN_F12R1_FB27_Msk: u32 = 0x1 << CAN_F12R1_FB27_Pos;
pub const CAN_F12R1_FB27: u32 = CAN_F12R1_FB27_Msk;
pub const CAN_F12R1_FB28_Pos: u32 = 28;
pub const CAN_F12R1_FB28_Msk: u32 = 0x1 << CAN_F12R1_FB28_Pos;
pub const CAN_F12R1_FB28: u32 = CAN_F12R1_FB28_Msk;
pub const CAN_F12R1_FB29_Pos: u32 = 29;
pub const CAN_F12R1_FB29_Msk: u32 = 0x1 << CAN_F12R1_FB29_Pos;
pub const CAN_F12R1_FB29: u32 = CAN_F12R1_FB29_Msk;
pub const CAN_F12R1_FB30_Pos: u32 = 30;
pub const CAN_F12R1_FB30_Msk: u32 = 0x1 << CAN_F12R1_FB30_Pos;
pub const CAN_F12R1_FB30: u32 = CAN_F12R1_FB30_Msk;
pub const CAN_F12R1_FB31_Pos: u32 = 31;
pub const CAN_F12R1_FB31_Msk: u32 = 0x1 << CAN_F12R1_FB31_Pos;
pub const CAN_F12R1_FB31: u32 = CAN_F12R1_FB31_Msk;
pub const CAN_F13R1_FB0_Pos: u32 = 0;
pub const CAN_F13R1_FB0_Msk: u32 = 0x1 << CAN_F13R1_FB0_Pos;
pub const CAN_F13R1_FB0: u32 = CAN_F13R1_FB0_Msk;
pub const CAN_F13R1_FB1_Pos: u32 = 1;
pub const CAN_F13R1_FB1_Msk: u32 = 0x1 << CAN_F13R1_FB1_Pos;
pub const CAN_F13R1_FB1: u32 = CAN_F13R1_FB1_Msk;
pub const CAN_F13R1_FB2_Pos: u32 = 2;
pub const CAN_F13R1_FB2_Msk: u32 = 0x1 << CAN_F13R1_FB2_Pos;
pub const CAN_F13R1_FB2: u32 = CAN_F13R1_FB2_Msk;
pub const CAN_F13R1_FB3_Pos: u32 = 3;
pub const CAN_F13R1_FB3_Msk: u32 = 0x1 << CAN_F13R1_FB3_Pos;
pub const CAN_F13R1_FB3: u32 = CAN_F13R1_FB3_Msk;
pub const CAN_F13R1_FB4_Pos: u32 = 4;
pub const CAN_F13R1_FB4_Msk: u32 = 0x1 << CAN_F13R1_FB4_Pos;
pub const CAN_F13R1_FB4: u32 = CAN_F13R1_FB4_Msk;
pub const CAN_F13R1_FB5_Pos: u32 = 5;
pub const CAN_F13R1_FB5_Msk: u32 = 0x1 << CAN_F13R1_FB5_Pos;
pub const CAN_F13R1_FB5: u32 = CAN_F13R1_FB5_Msk;
pub const CAN_F13R1_FB6_Pos: u32 = 6;
pub const CAN_F13R1_FB6_Msk: u32 = 0x1 << CAN_F13R1_FB6_Pos;
pub const CAN_F13R1_FB6: u32 = CAN_F13R1_FB6_Msk;
pub const CAN_F13R1_FB7_Pos: u32 = 7;
pub const CAN_F13R1_FB7_Msk: u32 = 0x1 << CAN_F13R1_FB7_Pos;
pub const CAN_F13R1_FB7: u32 = CAN_F13R1_FB7_Msk;
pub const CAN_F13R1_FB8_Pos: u32 = 8;
pub const CAN_F13R1_FB8_Msk: u32 = 0x1 << CAN_F13R1_FB8_Pos;
pub const CAN_F13R1_FB8: u32 = CAN_F13R1_FB8_Msk;
pub const CAN_F13R1_FB9_Pos: u32 = 9;
pub const CAN_F13R1_FB9_Msk: u32 = 0x1 << CAN_F13R1_FB9_Pos;
pub const CAN_F13R1_FB9: u32 = CAN_F13R1_FB9_Msk;
pub const CAN_F13R1_FB10_Pos: u32 = 10;
pub const CAN_F13R1_FB10_Msk: u32 = 0x1 << CAN_F13R1_FB10_Pos;
pub const CAN_F13R1_FB10: u32 = CAN_F13R1_FB10_Msk;
pub const CAN_F13R1_FB11_Pos: u32 = 11;
pub const CAN_F13R1_FB11_Msk: u32 = 0x1 << CAN_F13R1_FB11_Pos;
pub const CAN_F13R1_FB11: u32 = CAN_F13R1_FB11_Msk;
pub const CAN_F13R1_FB12_Pos: u32 = 12;
pub const CAN_F13R1_FB12_Msk: u32 = 0x1 << CAN_F13R1_FB12_Pos;
pub const CAN_F13R1_FB12: u32 = CAN_F13R1_FB12_Msk;
pub const CAN_F13R1_FB13_Pos: u32 = 13;
pub const CAN_F13R1_FB13_Msk: u32 = 0x1 << CAN_F13R1_FB13_Pos;
pub const CAN_F13R1_FB13: u32 = CAN_F13R1_FB13_Msk;
pub const CAN_F13R1_FB14_Pos: u32 = 14;
pub const CAN_F13R1_FB14_Msk: u32 = 0x1 << CAN_F13R1_FB14_Pos;
pub const CAN_F13R1_FB14: u32 = CAN_F13R1_FB14_Msk;
pub const CAN_F13R1_FB15_Pos: u32 = 15;
pub const CAN_F13R1_FB15_Msk: u32 = 0x1 << CAN_F13R1_FB15_Pos;
pub const CAN_F13R1_FB15: u32 = CAN_F13R1_FB15_Msk;
pub const CAN_F13R1_FB16_Pos: u32 = 16;
pub const CAN_F13R1_FB16_Msk: u32 = 0x1 << CAN_F13R1_FB16_Pos;
pub const CAN_F13R1_FB16: u32 = CAN_F13R1_FB16_Msk;
pub const CAN_F13R1_FB17_Pos: u32 = 17;
pub const CAN_F13R1_FB17_Msk: u32 = 0x1 << CAN_F13R1_FB17_Pos;
pub const CAN_F13R1_FB17: u32 = CAN_F13R1_FB17_Msk;
pub const CAN_F13R1_FB18_Pos: u32 = 18;
pub const CAN_F13R1_FB18_Msk: u32 = 0x1 << CAN_F13R1_FB18_Pos;
pub const CAN_F13R1_FB18: u32 = CAN_F13R1_FB18_Msk;
pub const CAN_F13R1_FB19_Pos: u32 = 19;
pub const CAN_F13R1_FB19_Msk: u32 = 0x1 << CAN_F13R1_FB19_Pos;
pub const CAN_F13R1_FB19: u32 = CAN_F13R1_FB19_Msk;
pub const CAN_F13R1_FB20_Pos: u32 = 20;
pub const CAN_F13R1_FB20_Msk: u32 = 0x1 << CAN_F13R1_FB20_Pos;
pub const CAN_F13R1_FB20: u32 = CAN_F13R1_FB20_Msk;
pub const CAN_F13R1_FB21_Pos: u32 = 21;
pub const CAN_F13R1_FB21_Msk: u32 = 0x1 << CAN_F13R1_FB21_Pos;
pub const CAN_F13R1_FB21: u32 = CAN_F13R1_FB21_Msk;
pub const CAN_F13R1_FB22_Pos: u32 = 22;
pub const CAN_F13R1_FB22_Msk: u32 = 0x1 << CAN_F13R1_FB22_Pos;
pub const CAN_F13R1_FB22: u32 = CAN_F13R1_FB22_Msk;
pub const CAN_F13R1_FB23_Pos: u32 = 23;
pub const CAN_F13R1_FB23_Msk: u32 = 0x1 << CAN_F13R1_FB23_Pos;
pub const CAN_F13R1_FB23: u32 = CAN_F13R1_FB23_Msk;
pub const CAN_F13R1_FB24_Pos: u32 = 24;
pub const CAN_F13R1_FB24_Msk: u32 = 0x1 << CAN_F13R1_FB24_Pos;
pub const CAN_F13R1_FB24: u32 = CAN_F13R1_FB24_Msk;
pub const CAN_F13R1_FB25_Pos: u32 = 25;
pub const CAN_F13R1_FB25_Msk: u32 = 0x1 << CAN_F13R1_FB25_Pos;
pub const CAN_F13R1_FB25: u32 = CAN_F13R1_FB25_Msk;
pub const CAN_F13R1_FB26_Pos: u32 = 26;
pub const CAN_F13R1_FB26_Msk: u32 = 0x1 << CAN_F13R1_FB26_Pos;
pub const CAN_F13R1_FB26: u32 = CAN_F13R1_FB26_Msk;
pub const CAN_F13R1_FB27_Pos: u32 = 27;
pub const CAN_F13R1_FB27_Msk: u32 = 0x1 << CAN_F13R1_FB27_Pos;
pub const CAN_F13R1_FB27: u32 = CAN_F13R1_FB27_Msk;
pub const CAN_F13R1_FB28_Pos: u32 = 28;
pub const CAN_F13R1_FB28_Msk: u32 = 0x1 << CAN_F13R1_FB28_Pos;
pub const CAN_F13R1_FB28: u32 = CAN_F13R1_FB28_Msk;
pub const CAN_F13R1_FB29_Pos: u32 = 29;
pub const CAN_F13R1_FB29_Msk: u32 = 0x1 << CAN_F13R1_FB29_Pos;
pub const CAN_F13R1_FB29: u32 = CAN_F13R1_FB29_Msk;
pub const CAN_F13R1_FB30_Pos: u32 = 30;
pub const CAN_F13R1_FB30_Msk: u32 = 0x1 << CAN_F13R1_FB30_Pos;
pub const CAN_F13R1_FB30: u32 = CAN_F13R1_FB30_Msk;
pub const CAN_F13R1_FB31_Pos: u32 = 31;
pub const CAN_F13R1_FB31_Msk: u32 = 0x1 << CAN_F13R1_FB31_Pos;
pub const CAN_F13R1_FB31: u32 = CAN_F13R1_FB31_Msk;
pub const CAN_F0R2_FB0_Pos: u32 = 0;
pub const CAN_F0R2_FB0_Msk: u32 = 0x1 << CAN_F0R2_FB0_Pos;
pub const CAN_F0R2_FB0: u32 = CAN_F0R2_FB0_Msk;
pub const CAN_F0R2_FB1_Pos: u32 = 1;
pub const CAN_F0R2_FB1_Msk: u32 = 0x1 << CAN_F0R2_FB1_Pos;
pub const CAN_F0R2_FB1: u32 = CAN_F0R2_FB1_Msk;
pub const CAN_F0R2_FB2_Pos: u32 = 2;
pub const CAN_F0R2_FB2_Msk: u32 = 0x1 << CAN_F0R2_FB2_Pos;
pub const CAN_F0R2_FB2: u32 = CAN_F0R2_FB2_Msk;
pub const CAN_F0R2_FB3_Pos: u32 = 3;
pub const CAN_F0R2_FB3_Msk: u32 = 0x1 << CAN_F0R2_FB3_Pos;
pub const CAN_F0R2_FB3: u32 = CAN_F0R2_FB3_Msk;
pub const CAN_F0R2_FB4_Pos: u32 = 4;
pub const CAN_F0R2_FB4_Msk: u32 = 0x1 << CAN_F0R2_FB4_Pos;
pub const CAN_F0R2_FB4: u32 = CAN_F0R2_FB4_Msk;
pub const CAN_F0R2_FB5_Pos: u32 = 5;
pub const CAN_F0R2_FB5_Msk: u32 = 0x1 << CAN_F0R2_FB5_Pos;
pub const CAN_F0R2_FB5: u32 = CAN_F0R2_FB5_Msk;
pub const CAN_F0R2_FB6_Pos: u32 = 6;
pub const CAN_F0R2_FB6_Msk: u32 = 0x1 << CAN_F0R2_FB6_Pos;
pub const CAN_F0R2_FB6: u32 = CAN_F0R2_FB6_Msk;
pub const CAN_F0R2_FB7_Pos: u32 = 7;
pub const CAN_F0R2_FB7_Msk: u32 = 0x1 << CAN_F0R2_FB7_Pos;
pub const CAN_F0R2_FB7: u32 = CAN_F0R2_FB7_Msk;
pub const CAN_F0R2_FB8_Pos: u32 = 8;
pub const CAN_F0R2_FB8_Msk: u32 = 0x1 << CAN_F0R2_FB8_Pos;
pub const CAN_F0R2_FB8: u32 = CAN_F0R2_FB8_Msk;
pub const CAN_F0R2_FB9_Pos: u32 = 9;
pub const CAN_F0R2_FB9_Msk: u32 = 0x1 << CAN_F0R2_FB9_Pos;
pub const CAN_F0R2_FB9: u32 = CAN_F0R2_FB9_Msk;
pub const CAN_F0R2_FB10_Pos: u32 = 10;
pub const CAN_F0R2_FB10_Msk: u32 = 0x1 << CAN_F0R2_FB10_Pos;
pub const CAN_F0R2_FB10: u32 = CAN_F0R2_FB10_Msk;
pub const CAN_F0R2_FB11_Pos: u32 = 11;
pub const CAN_F0R2_FB11_Msk: u32 = 0x1 << CAN_F0R2_FB11_Pos;
pub const CAN_F0R2_FB11: u32 = CAN_F0R2_FB11_Msk;
pub const CAN_F0R2_FB12_Pos: u32 = 12;
pub const CAN_F0R2_FB12_Msk: u32 = 0x1 << CAN_F0R2_FB12_Pos;
pub const CAN_F0R2_FB12: u32 = CAN_F0R2_FB12_Msk;
pub const CAN_F0R2_FB13_Pos: u32 = 13;
pub const CAN_F0R2_FB13_Msk: u32 = 0x1 << CAN_F0R2_FB13_Pos;
pub const CAN_F0R2_FB13: u32 = CAN_F0R2_FB13_Msk;
pub const CAN_F0R2_FB14_Pos: u32 = 14;
pub const CAN_F0R2_FB14_Msk: u32 = 0x1 << CAN_F0R2_FB14_Pos;
pub const CAN_F0R2_FB14: u32 = CAN_F0R2_FB14_Msk;
pub const CAN_F0R2_FB15_Pos: u32 = 15;
pub const CAN_F0R2_FB15_Msk: u32 = 0x1 << CAN_F0R2_FB15_Pos;
pub const CAN_F0R2_FB15: u32 = CAN_F0R2_FB15_Msk;
pub const CAN_F0R2_FB16_Pos: u32 = 16;
pub const CAN_F0R2_FB16_Msk: u32 = 0x1 << CAN_F0R2_FB16_Pos;
pub const CAN_F0R2_FB16: u32 = CAN_F0R2_FB16_Msk;
pub const CAN_F0R2_FB17_Pos: u32 = 17;
pub const CAN_F0R2_FB17_Msk: u32 = 0x1 << CAN_F0R2_FB17_Pos;
pub const CAN_F0R2_FB17: u32 = CAN_F0R2_FB17_Msk;
pub const CAN_F0R2_FB18_Pos: u32 = 18;
pub const CAN_F0R2_FB18_Msk: u32 = 0x1 << CAN_F0R2_FB18_Pos;
pub const CAN_F0R2_FB18: u32 = CAN_F0R2_FB18_Msk;
pub const CAN_F0R2_FB19_Pos: u32 = 19;
pub const CAN_F0R2_FB19_Msk: u32 = 0x1 << CAN_F0R2_FB19_Pos;
pub const CAN_F0R2_FB19: u32 = CAN_F0R2_FB19_Msk;
pub const CAN_F0R2_FB20_Pos: u32 = 20;
pub const CAN_F0R2_FB20_Msk: u32 = 0x1 << CAN_F0R2_FB20_Pos;
pub const CAN_F0R2_FB20: u32 = CAN_F0R2_FB20_Msk;
pub const CAN_F0R2_FB21_Pos: u32 = 21;
pub const CAN_F0R2_FB21_Msk: u32 = 0x1 << CAN_F0R2_FB21_Pos;
pub const CAN_F0R2_FB21: u32 = CAN_F0R2_FB21_Msk;
pub const CAN_F0R2_FB22_Pos: u32 = 22;
pub const CAN_F0R2_FB22_Msk: u32 = 0x1 << CAN_F0R2_FB22_Pos;
pub const CAN_F0R2_FB22: u32 = CAN_F0R2_FB22_Msk;
pub const CAN_F0R2_FB23_Pos: u32 = 23;
pub const CAN_F0R2_FB23_Msk: u32 = 0x1 << CAN_F0R2_FB23_Pos;
pub const CAN_F0R2_FB23: u32 = CAN_F0R2_FB23_Msk;
pub const CAN_F0R2_FB24_Pos: u32 = 24;
pub const CAN_F0R2_FB24_Msk: u32 = 0x1 << CAN_F0R2_FB24_Pos;
pub const CAN_F0R2_FB24: u32 = CAN_F0R2_FB24_Msk;
pub const CAN_F0R2_FB25_Pos: u32 = 25;
pub const CAN_F0R2_FB25_Msk: u32 = 0x1 << CAN_F0R2_FB25_Pos;
pub const CAN_F0R2_FB25: u32 = CAN_F0R2_FB25_Msk;
pub const CAN_F0R2_FB26_Pos: u32 = 26;
pub const CAN_F0R2_FB26_Msk: u32 = 0x1 << CAN_F0R2_FB26_Pos;
pub const CAN_F0R2_FB26: u32 = CAN_F0R2_FB26_Msk;
pub const CAN_F0R2_FB27_Pos: u32 = 27;
pub const CAN_F0R2_FB27_Msk: u32 = 0x1 << CAN_F0R2_FB27_Pos;
pub const CAN_F0R2_FB27: u32 = CAN_F0R2_FB27_Msk;
pub const CAN_F0R2_FB28_Pos: u32 = 28;
pub const CAN_F0R2_FB28_Msk: u32 = 0x1 << CAN_F0R2_FB28_Pos;
pub const CAN_F0R2_FB28: u32 = CAN_F0R2_FB28_Msk;
pub const CAN_F0R2_FB29_Pos: u32 = 29;
pub const CAN_F0R2_FB29_Msk: u32 = 0x1 << CAN_F0R2_FB29_Pos;
pub const CAN_F0R2_FB29: u32 = CAN_F0R2_FB29_Msk;
pub const CAN_F0R2_FB30_Pos: u32 = 30;
pub const CAN_F0R2_FB30_Msk: u32 = 0x1 << CAN_F0R2_FB30_Pos;
pub const CAN_F0R2_FB30: u32 = CAN_F0R2_FB30_Msk;
pub const CAN_F0R2_FB31_Pos: u32 = 31;
pub const CAN_F0R2_FB31_Msk: u32 = 0x1 << CAN_F0R2_FB31_Pos;
pub const CAN_F0R2_FB31: u32 = CAN_F0R2_FB31_Msk;
pub const CAN_F1R2_FB0_Pos: u32 = 0;
pub const CAN_F1R2_FB0_Msk: u32 = 0x1 << CAN_F1R2_FB0_Pos;
pub const CAN_F1R2_FB0: u32 = CAN_F1R2_FB0_Msk;
pub const CAN_F1R2_FB1_Pos: u32 = 1;
pub const CAN_F1R2_FB1_Msk: u32 = 0x1 << CAN_F1R2_FB1_Pos;
pub const CAN_F1R2_FB1: u32 = CAN_F1R2_FB1_Msk;
pub const CAN_F1R2_FB2_Pos: u32 = 2;
pub const CAN_F1R2_FB2_Msk: u32 = 0x1 << CAN_F1R2_FB2_Pos;
pub const CAN_F1R2_FB2: u32 = CAN_F1R2_FB2_Msk;
pub const CAN_F1R2_FB3_Pos: u32 = 3;
pub const CAN_F1R2_FB3_Msk: u32 = 0x1 << CAN_F1R2_FB3_Pos;
pub const CAN_F1R2_FB3: u32 = CAN_F1R2_FB3_Msk;
pub const CAN_F1R2_FB4_Pos: u32 = 4;
pub const CAN_F1R2_FB4_Msk: u32 = 0x1 << CAN_F1R2_FB4_Pos;
pub const CAN_F1R2_FB4: u32 = CAN_F1R2_FB4_Msk;
pub const CAN_F1R2_FB5_Pos: u32 = 5;
pub const CAN_F1R2_FB5_Msk: u32 = 0x1 << CAN_F1R2_FB5_Pos;
pub const CAN_F1R2_FB5: u32 = CAN_F1R2_FB5_Msk;
pub const CAN_F1R2_FB6_Pos: u32 = 6;
pub const CAN_F1R2_FB6_Msk: u32 = 0x1 << CAN_F1R2_FB6_Pos;
pub const CAN_F1R2_FB6: u32 = CAN_F1R2_FB6_Msk;
pub const CAN_F1R2_FB7_Pos: u32 = 7;
pub const CAN_F1R2_FB7_Msk: u32 = 0x1 << CAN_F1R2_FB7_Pos;
pub const CAN_F1R2_FB7: u32 = CAN_F1R2_FB7_Msk;
pub const CAN_F1R2_FB8_Pos: u32 = 8;
pub const CAN_F1R2_FB8_Msk: u32 = 0x1 << CAN_F1R2_FB8_Pos;
pub const CAN_F1R2_FB8: u32 = CAN_F1R2_FB8_Msk;
pub const CAN_F1R2_FB9_Pos: u32 = 9;
pub const CAN_F1R2_FB9_Msk: u32 = 0x1 << CAN_F1R2_FB9_Pos;
pub const CAN_F1R2_FB9: u32 = CAN_F1R2_FB9_Msk;
pub const CAN_F1R2_FB10_Pos: u32 = 10;
pub const CAN_F1R2_FB10_Msk: u32 = 0x1 << CAN_F1R2_FB10_Pos;
pub const CAN_F1R2_FB10: u32 = CAN_F1R2_FB10_Msk;
pub const CAN_F1R2_FB11_Pos: u32 = 11;
pub const CAN_F1R2_FB11_Msk: u32 = 0x1 << CAN_F1R2_FB11_Pos;
pub const CAN_F1R2_FB11: u32 = CAN_F1R2_FB11_Msk;
pub const CAN_F1R2_FB12_Pos: u32 = 12;
pub const CAN_F1R2_FB12_Msk: u32 = 0x1 << CAN_F1R2_FB12_Pos;
pub const CAN_F1R2_FB12: u32 = CAN_F1R2_FB12_Msk;
pub const CAN_F1R2_FB13_Pos: u32 = 13;
pub const CAN_F1R2_FB13_Msk: u32 = 0x1 << CAN_F1R2_FB13_Pos;
pub const CAN_F1R2_FB13: u32 = CAN_F1R2_FB13_Msk;
pub const CAN_F1R2_FB14_Pos: u32 = 14;
pub const CAN_F1R2_FB14_Msk: u32 = 0x1 << CAN_F1R2_FB14_Pos;
pub const CAN_F1R2_FB14: u32 = CAN_F1R2_FB14_Msk;
pub const CAN_F1R2_FB15_Pos: u32 = 15;
pub const CAN_F1R2_FB15_Msk: u32 = 0x1 << CAN_F1R2_FB15_Pos;
pub const CAN_F1R2_FB15: u32 = CAN_F1R2_FB15_Msk;
pub const CAN_F1R2_FB16_Pos: u32 = 16;
pub const CAN_F1R2_FB16_Msk: u32 = 0x1 << CAN_F1R2_FB16_Pos;
pub const CAN_F1R2_FB16: u32 = CAN_F1R2_FB16_Msk;
pub const CAN_F1R2_FB17_Pos: u32 = 17;
pub const CAN_F1R2_FB17_Msk: u32 = 0x1 << CAN_F1R2_FB17_Pos;
pub const CAN_F1R2_FB17: u32 = CAN_F1R2_FB17_Msk;
pub const CAN_F1R2_FB18_Pos: u32 = 18;
pub const CAN_F1R2_FB18_Msk: u32 = 0x1 << CAN_F1R2_FB18_Pos;
pub const CAN_F1R2_FB18: u32 = CAN_F1R2_FB18_Msk;
pub const CAN_F1R2_FB19_Pos: u32 = 19;
pub const CAN_F1R2_FB19_Msk: u32 = 0x1 << CAN_F1R2_FB19_Pos;
pub const CAN_F1R2_FB19: u32 = CAN_F1R2_FB19_Msk;
pub const CAN_F1R2_FB20_Pos: u32 = 20;
pub const CAN_F1R2_FB20_Msk: u32 = 0x1 << CAN_F1R2_FB20_Pos;
pub const CAN_F1R2_FB20: u32 = CAN_F1R2_FB20_Msk;
pub const CAN_F1R2_FB21_Pos: u32 = 21;
pub const CAN_F1R2_FB21_Msk: u32 = 0x1 << CAN_F1R2_FB21_Pos;
pub const CAN_F1R2_FB21: u32 = CAN_F1R2_FB21_Msk;
pub const CAN_F1R2_FB22_Pos: u32 = 22;
pub const CAN_F1R2_FB22_Msk: u32 = 0x1 << CAN_F1R2_FB22_Pos;
pub const CAN_F1R2_FB22: u32 = CAN_F1R2_FB22_Msk;
pub const CAN_F1R2_FB23_Pos: u32 = 23;
pub const CAN_F1R2_FB23_Msk: u32 = 0x1 << CAN_F1R2_FB23_Pos;
pub const CAN_F1R2_FB23: u32 = CAN_F1R2_FB23_Msk;
pub const CAN_F1R2_FB24_Pos: u32 = 24;
pub const CAN_F1R2_FB24_Msk: u32 = 0x1 << CAN_F1R2_FB24_Pos;
pub const CAN_F1R2_FB24: u32 = CAN_F1R2_FB24_Msk;
pub const CAN_F1R2_FB25_Pos: u32 = 25;
pub const CAN_F1R2_FB25_Msk: u32 = 0x1 << CAN_F1R2_FB25_Pos;
pub const CAN_F1R2_FB25: u32 = CAN_F1R2_FB25_Msk;
pub const CAN_F1R2_FB26_Pos: u32 = 26;
pub const CAN_F1R2_FB26_Msk: u32 = 0x1 << CAN_F1R2_FB26_Pos;
pub const CAN_F1R2_FB26: u32 = CAN_F1R2_FB26_Msk;
pub const CAN_F1R2_FB27_Pos: u32 = 27;
pub const CAN_F1R2_FB27_Msk: u32 = 0x1 << CAN_F1R2_FB27_Pos;
pub const CAN_F1R2_FB27: u32 = CAN_F1R2_FB27_Msk;
pub const CAN_F1R2_FB28_Pos: u32 = 28;
pub const CAN_F1R2_FB28_Msk: u32 = 0x1 << CAN_F1R2_FB28_Pos;
pub const CAN_F1R2_FB28: u32 = CAN_F1R2_FB28_Msk;
pub const CAN_F1R2_FB29_Pos: u32 = 29;
pub const CAN_F1R2_FB29_Msk: u32 = 0x1 << CAN_F1R2_FB29_Pos;
pub const CAN_F1R2_FB29: u32 = CAN_F1R2_FB29_Msk;
pub const CAN_F1R2_FB30_Pos: u32 = 30;
pub const CAN_F1R2_FB30_Msk: u32 = 0x1 << CAN_F1R2_FB30_Pos;
pub const CAN_F1R2_FB30: u32 = CAN_F1R2_FB30_Msk;
pub const CAN_F1R2_FB31_Pos: u32 = 31;
pub const CAN_F1R2_FB31_Msk: u32 = 0x1 << CAN_F1R2_FB31_Pos;
pub const CAN_F1R2_FB31: u32 = CAN_F1R2_FB31_Msk;
pub const CAN_F2R2_FB0_Pos: u32 = 0;
pub const CAN_F2R2_FB0_Msk: u32 = 0x1 << CAN_F2R2_FB0_Pos;
pub const CAN_F2R2_FB0: u32 = CAN_F2R2_FB0_Msk;
pub const CAN_F2R2_FB1_Pos: u32 = 1;
pub const CAN_F2R2_FB1_Msk: u32 = 0x1 << CAN_F2R2_FB1_Pos;
pub const CAN_F2R2_FB1: u32 = CAN_F2R2_FB1_Msk;
pub const CAN_F2R2_FB2_Pos: u32 = 2;
pub const CAN_F2R2_FB2_Msk: u32 = 0x1 << CAN_F2R2_FB2_Pos;
pub const CAN_F2R2_FB2: u32 = CAN_F2R2_FB2_Msk;
pub const CAN_F2R2_FB3_Pos: u32 = 3;
pub const CAN_F2R2_FB3_Msk: u32 = 0x1 << CAN_F2R2_FB3_Pos;
pub const CAN_F2R2_FB3: u32 = CAN_F2R2_FB3_Msk;
pub const CAN_F2R2_FB4_Pos: u32 = 4;
pub const CAN_F2R2_FB4_Msk: u32 = 0x1 << CAN_F2R2_FB4_Pos;
pub const CAN_F2R2_FB4: u32 = CAN_F2R2_FB4_Msk;
pub const CAN_F2R2_FB5_Pos: u32 = 5;
pub const CAN_F2R2_FB5_Msk: u32 = 0x1 << CAN_F2R2_FB5_Pos;
pub const CAN_F2R2_FB5: u32 = CAN_F2R2_FB5_Msk;
pub const CAN_F2R2_FB6_Pos: u32 = 6;
pub const CAN_F2R2_FB6_Msk: u32 = 0x1 << CAN_F2R2_FB6_Pos;
pub const CAN_F2R2_FB6: u32 = CAN_F2R2_FB6_Msk;
pub const CAN_F2R2_FB7_Pos: u32 = 7;
pub const CAN_F2R2_FB7_Msk: u32 = 0x1 << CAN_F2R2_FB7_Pos;
pub const CAN_F2R2_FB7: u32 = CAN_F2R2_FB7_Msk;
pub const CAN_F2R2_FB8_Pos: u32 = 8;
pub const CAN_F2R2_FB8_Msk: u32 = 0x1 << CAN_F2R2_FB8_Pos;
pub const CAN_F2R2_FB8: u32 = CAN_F2R2_FB8_Msk;
pub const CAN_F2R2_FB9_Pos: u32 = 9;
pub const CAN_F2R2_FB9_Msk: u32 = 0x1 << CAN_F2R2_FB9_Pos;
pub const CAN_F2R2_FB9: u32 = CAN_F2R2_FB9_Msk;
pub const CAN_F2R2_FB10_Pos: u32 = 10;
pub const CAN_F2R2_FB10_Msk: u32 = 0x1 << CAN_F2R2_FB10_Pos;
pub const CAN_F2R2_FB10: u32 = CAN_F2R2_FB10_Msk;
pub const CAN_F2R2_FB11_Pos: u32 = 11;
pub const CAN_F2R2_FB11_Msk: u32 = 0x1 << CAN_F2R2_FB11_Pos;
pub const CAN_F2R2_FB11: u32 = CAN_F2R2_FB11_Msk;
pub const CAN_F2R2_FB12_Pos: u32 = 12;
pub const CAN_F2R2_FB12_Msk: u32 = 0x1 << CAN_F2R2_FB12_Pos;
pub const CAN_F2R2_FB12: u32 = CAN_F2R2_FB12_Msk;
pub const CAN_F2R2_FB13_Pos: u32 = 13;
pub const CAN_F2R2_FB13_Msk: u32 = 0x1 << CAN_F2R2_FB13_Pos;
pub const CAN_F2R2_FB13: u32 = CAN_F2R2_FB13_Msk;
pub const CAN_F2R2_FB14_Pos: u32 = 14;
pub const CAN_F2R2_FB14_Msk: u32 = 0x1 << CAN_F2R2_FB14_Pos;
pub const CAN_F2R2_FB14: u32 = CAN_F2R2_FB14_Msk;
pub const CAN_F2R2_FB15_Pos: u32 = 15;
pub const CAN_F2R2_FB15_Msk: u32 = 0x1 << CAN_F2R2_FB15_Pos;
pub const CAN_F2R2_FB15: u32 = CAN_F2R2_FB15_Msk;
pub const CAN_F2R2_FB16_Pos: u32 = 16;
pub const CAN_F2R2_FB16_Msk: u32 = 0x1 << CAN_F2R2_FB16_Pos;
pub const CAN_F2R2_FB16: u32 = CAN_F2R2_FB16_Msk;
pub const CAN_F2R2_FB17_Pos: u32 = 17;
pub const CAN_F2R2_FB17_Msk: u32 = 0x1 << CAN_F2R2_FB17_Pos;
pub const CAN_F2R2_FB17: u32 = CAN_F2R2_FB17_Msk;
pub const CAN_F2R2_FB18_Pos: u32 = 18;
pub const CAN_F2R2_FB18_Msk: u32 = 0x1 << CAN_F2R2_FB18_Pos;
pub const CAN_F2R2_FB18: u32 = CAN_F2R2_FB18_Msk;
pub const CAN_F2R2_FB19_Pos: u32 = 19;
pub const CAN_F2R2_FB19_Msk: u32 = 0x1 << CAN_F2R2_FB19_Pos;
pub const CAN_F2R2_FB19: u32 = CAN_F2R2_FB19_Msk;
pub const CAN_F2R2_FB20_Pos: u32 = 20;
pub const CAN_F2R2_FB20_Msk: u32 = 0x1 << CAN_F2R2_FB20_Pos;
pub const CAN_F2R2_FB20: u32 = CAN_F2R2_FB20_Msk;
pub const CAN_F2R2_FB21_Pos: u32 = 21;
pub const CAN_F2R2_FB21_Msk: u32 = 0x1 << CAN_F2R2_FB21_Pos;
pub const CAN_F2R2_FB21: u32 = CAN_F2R2_FB21_Msk;
pub const CAN_F2R2_FB22_Pos: u32 = 22;
pub const CAN_F2R2_FB22_Msk: u32 = 0x1 << CAN_F2R2_FB22_Pos;
pub const CAN_F2R2_FB22: u32 = CAN_F2R2_FB22_Msk;
pub const CAN_F2R2_FB23_Pos: u32 = 23;
pub const CAN_F2R2_FB23_Msk: u32 = 0x1 << CAN_F2R2_FB23_Pos;
pub const CAN_F2R2_FB23: u32 = CAN_F2R2_FB23_Msk;
pub const CAN_F2R2_FB24_Pos: u32 = 24;
pub const CAN_F2R2_FB24_Msk: u32 = 0x1 << CAN_F2R2_FB24_Pos;
pub const CAN_F2R2_FB24: u32 = CAN_F2R2_FB24_Msk;
pub const CAN_F2R2_FB25_Pos: u32 = 25;
pub const CAN_F2R2_FB25_Msk: u32 = 0x1 << CAN_F2R2_FB25_Pos;
pub const CAN_F2R2_FB25: u32 = CAN_F2R2_FB25_Msk;
pub const CAN_F2R2_FB26_Pos: u32 = 26;
pub const CAN_F2R2_FB26_Msk: u32 = 0x1 << CAN_F2R2_FB26_Pos;
pub const CAN_F2R2_FB26: u32 = CAN_F2R2_FB26_Msk;
pub const CAN_F2R2_FB27_Pos: u32 = 27;
pub const CAN_F2R2_FB27_Msk: u32 = 0x1 << CAN_F2R2_FB27_Pos;
pub const CAN_F2R2_FB27: u32 = CAN_F2R2_FB27_Msk;
pub const CAN_F2R2_FB28_Pos: u32 = 28;
pub const CAN_F2R2_FB28_Msk: u32 = 0x1 << CAN_F2R2_FB28_Pos;
pub const CAN_F2R2_FB28: u32 = CAN_F2R2_FB28_Msk;
pub const CAN_F2R2_FB29_Pos: u32 = 29;
pub const CAN_F2R2_FB29_Msk: u32 = 0x1 << CAN_F2R2_FB29_Pos;
pub const CAN_F2R2_FB29: u32 = CAN_F2R2_FB29_Msk;
pub const CAN_F2R2_FB30_Pos: u32 = 30;
pub const CAN_F2R2_FB30_Msk: u32 = 0x1 << CAN_F2R2_FB30_Pos;
pub const CAN_F2R2_FB30: u32 = CAN_F2R2_FB30_Msk;
pub const CAN_F2R2_FB31_Pos: u32 = 31;
pub const CAN_F2R2_FB31_Msk: u32 = 0x1 << CAN_F2R2_FB31_Pos;
pub const CAN_F2R2_FB31: u32 = CAN_F2R2_FB31_Msk;
pub const CAN_F3R2_FB0_Pos: u32 = 0;
pub const CAN_F3R2_FB0_Msk: u32 = 0x1 << CAN_F3R2_FB0_Pos;
pub const CAN_F3R2_FB0: u32 = CAN_F3R2_FB0_Msk;
pub const CAN_F3R2_FB1_Pos: u32 = 1;
pub const CAN_F3R2_FB1_Msk: u32 = 0x1 << CAN_F3R2_FB1_Pos;
pub const CAN_F3R2_FB1: u32 = CAN_F3R2_FB1_Msk;
pub const CAN_F3R2_FB2_Pos: u32 = 2;
pub const CAN_F3R2_FB2_Msk: u32 = 0x1 << CAN_F3R2_FB2_Pos;
pub const CAN_F3R2_FB2: u32 = CAN_F3R2_FB2_Msk;
pub const CAN_F3R2_FB3_Pos: u32 = 3;
pub const CAN_F3R2_FB3_Msk: u32 = 0x1 << CAN_F3R2_FB3_Pos;
pub const CAN_F3R2_FB3: u32 = CAN_F3R2_FB3_Msk;
pub const CAN_F3R2_FB4_Pos: u32 = 4;
pub const CAN_F3R2_FB4_Msk: u32 = 0x1 << CAN_F3R2_FB4_Pos;
pub const CAN_F3R2_FB4: u32 = CAN_F3R2_FB4_Msk;
pub const CAN_F3R2_FB5_Pos: u32 = 5;
pub const CAN_F3R2_FB5_Msk: u32 = 0x1 << CAN_F3R2_FB5_Pos;
pub const CAN_F3R2_FB5: u32 = CAN_F3R2_FB5_Msk;
pub const CAN_F3R2_FB6_Pos: u32 = 6;
pub const CAN_F3R2_FB6_Msk: u32 = 0x1 << CAN_F3R2_FB6_Pos;
pub const CAN_F3R2_FB6: u32 = CAN_F3R2_FB6_Msk;
pub const CAN_F3R2_FB7_Pos: u32 = 7;
pub const CAN_F3R2_FB7_Msk: u32 = 0x1 << CAN_F3R2_FB7_Pos;
pub const CAN_F3R2_FB7: u32 = CAN_F3R2_FB7_Msk;
pub const CAN_F3R2_FB8_Pos: u32 = 8;
pub const CAN_F3R2_FB8_Msk: u32 = 0x1 << CAN_F3R2_FB8_Pos;
pub const CAN_F3R2_FB8: u32 = CAN_F3R2_FB8_Msk;
pub const CAN_F3R2_FB9_Pos: u32 = 9;
pub const CAN_F3R2_FB9_Msk: u32 = 0x1 << CAN_F3R2_FB9_Pos;
pub const CAN_F3R2_FB9: u32 = CAN_F3R2_FB9_Msk;
pub const CAN_F3R2_FB10_Pos: u32 = 10;
pub const CAN_F3R2_FB10_Msk: u32 = 0x1 << CAN_F3R2_FB10_Pos;
pub const CAN_F3R2_FB10: u32 = CAN_F3R2_FB10_Msk;
pub const CAN_F3R2_FB11_Pos: u32 = 11;
pub const CAN_F3R2_FB11_Msk: u32 = 0x1 << CAN_F3R2_FB11_Pos;
pub const CAN_F3R2_FB11: u32 = CAN_F3R2_FB11_Msk;
pub const CAN_F3R2_FB12_Pos: u32 = 12;
pub const CAN_F3R2_FB12_Msk: u32 = 0x1 << CAN_F3R2_FB12_Pos;
pub const CAN_F3R2_FB12: u32 = CAN_F3R2_FB12_Msk;
pub const CAN_F3R2_FB13_Pos: u32 = 13;
pub const CAN_F3R2_FB13_Msk: u32 = 0x1 << CAN_F3R2_FB13_Pos;
pub const CAN_F3R2_FB13: u32 = CAN_F3R2_FB13_Msk;
pub const CAN_F3R2_FB14_Pos: u32 = 14;
pub const CAN_F3R2_FB14_Msk: u32 = 0x1 << CAN_F3R2_FB14_Pos;
pub const CAN_F3R2_FB14: u32 = CAN_F3R2_FB14_Msk;
pub const CAN_F3R2_FB15_Pos: u32 = 15;
pub const CAN_F3R2_FB15_Msk: u32 = 0x1 << CAN_F3R2_FB15_Pos;
pub const CAN_F3R2_FB15: u32 = CAN_F3R2_FB15_Msk;
pub const CAN_F3R2_FB16_Pos: u32 = 16;
pub const CAN_F3R2_FB16_Msk: u32 = 0x1 << CAN_F3R2_FB16_Pos;
pub const CAN_F3R2_FB16: u32 = CAN_F3R2_FB16_Msk;
pub const CAN_F3R2_FB17_Pos: u32 = 17;
pub const CAN_F3R2_FB17_Msk: u32 = 0x1 << CAN_F3R2_FB17_Pos;
pub const CAN_F3R2_FB17: u32 = CAN_F3R2_FB17_Msk;
pub const CAN_F3R2_FB18_Pos: u32 = 18;
pub const CAN_F3R2_FB18_Msk: u32 = 0x1 << CAN_F3R2_FB18_Pos;
pub const CAN_F3R2_FB18: u32 = CAN_F3R2_FB18_Msk;
pub const CAN_F3R2_FB19_Pos: u32 = 19;
pub const CAN_F3R2_FB19_Msk: u32 = 0x1 << CAN_F3R2_FB19_Pos;
pub const CAN_F3R2_FB19: u32 = CAN_F3R2_FB19_Msk;
pub const CAN_F3R2_FB20_Pos: u32 = 20;
pub const CAN_F3R2_FB20_Msk: u32 = 0x1 << CAN_F3R2_FB20_Pos;
pub const CAN_F3R2_FB20: u32 = CAN_F3R2_FB20_Msk;
pub const CAN_F3R2_FB21_Pos: u32 = 21;
pub const CAN_F3R2_FB21_Msk: u32 = 0x1 << CAN_F3R2_FB21_Pos;
pub const CAN_F3R2_FB21: u32 = CAN_F3R2_FB21_Msk;
pub const CAN_F3R2_FB22_Pos: u32 = 22;
pub const CAN_F3R2_FB22_Msk: u32 = 0x1 << CAN_F3R2_FB22_Pos;
pub const CAN_F3R2_FB22: u32 = CAN_F3R2_FB22_Msk;
pub const CAN_F3R2_FB23_Pos: u32 = 23;
pub const CAN_F3R2_FB23_Msk: u32 = 0x1 << CAN_F3R2_FB23_Pos;
pub const CAN_F3R2_FB23: u32 = CAN_F3R2_FB23_Msk;
pub const CAN_F3R2_FB24_Pos: u32 = 24;
pub const CAN_F3R2_FB24_Msk: u32 = 0x1 << CAN_F3R2_FB24_Pos;
pub const CAN_F3R2_FB24: u32 = CAN_F3R2_FB24_Msk;
pub const CAN_F3R2_FB25_Pos: u32 = 25;
pub const CAN_F3R2_FB25_Msk: u32 = 0x1 << CAN_F3R2_FB25_Pos;
pub const CAN_F3R2_FB25: u32 = CAN_F3R2_FB25_Msk;
pub const CAN_F3R2_FB26_Pos: u32 = 26;
pub const CAN_F3R2_FB26_Msk: u32 = 0x1 << CAN_F3R2_FB26_Pos;
pub const CAN_F3R2_FB26: u32 = CAN_F3R2_FB26_Msk;
pub const CAN_F3R2_FB27_Pos: u32 = 27;
pub const CAN_F3R2_FB27_Msk: u32 = 0x1 << CAN_F3R2_FB27_Pos;
pub const CAN_F3R2_FB27: u32 = CAN_F3R2_FB27_Msk;
pub const CAN_F3R2_FB28_Pos: u32 = 28;
pub const CAN_F3R2_FB28_Msk: u32 = 0x1 << CAN_F3R2_FB28_Pos;
pub const CAN_F3R2_FB28: u32 = CAN_F3R2_FB28_Msk;
pub const CAN_F3R2_FB29_Pos: u32 = 29;
pub const CAN_F3R2_FB29_Msk: u32 = 0x1 << CAN_F3R2_FB29_Pos;
pub const CAN_F3R2_FB29: u32 = CAN_F3R2_FB29_Msk;
pub const CAN_F3R2_FB30_Pos: u32 = 30;
pub const CAN_F3R2_FB30_Msk: u32 = 0x1 << CAN_F3R2_FB30_Pos;
pub const CAN_F3R2_FB30: u32 = CAN_F3R2_FB30_Msk;
pub const CAN_F3R2_FB31_Pos: u32 = 31;
pub const CAN_F3R2_FB31_Msk: u32 = 0x1 << CAN_F3R2_FB31_Pos;
pub const CAN_F3R2_FB31: u32 = CAN_F3R2_FB31_Msk;
pub const CAN_F4R2_FB0_Pos: u32 = 0;
pub const CAN_F4R2_FB0_Msk: u32 = 0x1 << CAN_F4R2_FB0_Pos;
pub const CAN_F4R2_FB0: u32 = CAN_F4R2_FB0_Msk;
pub const CAN_F4R2_FB1_Pos: u32 = 1;
pub const CAN_F4R2_FB1_Msk: u32 = 0x1 << CAN_F4R2_FB1_Pos;
pub const CAN_F4R2_FB1: u32 = CAN_F4R2_FB1_Msk;
pub const CAN_F4R2_FB2_Pos: u32 = 2;
pub const CAN_F4R2_FB2_Msk: u32 = 0x1 << CAN_F4R2_FB2_Pos;
pub const CAN_F4R2_FB2: u32 = CAN_F4R2_FB2_Msk;
pub const CAN_F4R2_FB3_Pos: u32 = 3;
pub const CAN_F4R2_FB3_Msk: u32 = 0x1 << CAN_F4R2_FB3_Pos;
pub const CAN_F4R2_FB3: u32 = CAN_F4R2_FB3_Msk;
pub const CAN_F4R2_FB4_Pos: u32 = 4;
pub const CAN_F4R2_FB4_Msk: u32 = 0x1 << CAN_F4R2_FB4_Pos;
pub const CAN_F4R2_FB4: u32 = CAN_F4R2_FB4_Msk;
pub const CAN_F4R2_FB5_Pos: u32 = 5;
pub const CAN_F4R2_FB5_Msk: u32 = 0x1 << CAN_F4R2_FB5_Pos;
pub const CAN_F4R2_FB5: u32 = CAN_F4R2_FB5_Msk;
pub const CAN_F4R2_FB6_Pos: u32 = 6;
pub const CAN_F4R2_FB6_Msk: u32 = 0x1 << CAN_F4R2_FB6_Pos;
pub const CAN_F4R2_FB6: u32 = CAN_F4R2_FB6_Msk;
pub const CAN_F4R2_FB7_Pos: u32 = 7;
pub const CAN_F4R2_FB7_Msk: u32 = 0x1 << CAN_F4R2_FB7_Pos;
pub const CAN_F4R2_FB7: u32 = CAN_F4R2_FB7_Msk;
pub const CAN_F4R2_FB8_Pos: u32 = 8;
pub const CAN_F4R2_FB8_Msk: u32 = 0x1 << CAN_F4R2_FB8_Pos;
pub const CAN_F4R2_FB8: u32 = CAN_F4R2_FB8_Msk;
pub const CAN_F4R2_FB9_Pos: u32 = 9;
pub const CAN_F4R2_FB9_Msk: u32 = 0x1 << CAN_F4R2_FB9_Pos;
pub const CAN_F4R2_FB9: u32 = CAN_F4R2_FB9_Msk;
pub const CAN_F4R2_FB10_Pos: u32 = 10;
pub const CAN_F4R2_FB10_Msk: u32 = 0x1 << CAN_F4R2_FB10_Pos;
pub const CAN_F4R2_FB10: u32 = CAN_F4R2_FB10_Msk;
pub const CAN_F4R2_FB11_Pos: u32 = 11;
pub const CAN_F4R2_FB11_Msk: u32 = 0x1 << CAN_F4R2_FB11_Pos;
pub const CAN_F4R2_FB11: u32 = CAN_F4R2_FB11_Msk;
pub const CAN_F4R2_FB12_Pos: u32 = 12;
pub const CAN_F4R2_FB12_Msk: u32 = 0x1 << CAN_F4R2_FB12_Pos;
pub const CAN_F4R2_FB12: u32 = CAN_F4R2_FB12_Msk;
pub const CAN_F4R2_FB13_Pos: u32 = 13;
pub const CAN_F4R2_FB13_Msk: u32 = 0x1 << CAN_F4R2_FB13_Pos;
pub const CAN_F4R2_FB13: u32 = CAN_F4R2_FB13_Msk;
pub const CAN_F4R2_FB14_Pos: u32 = 14;
pub const CAN_F4R2_FB14_Msk: u32 = 0x1 << CAN_F4R2_FB14_Pos;
pub const CAN_F4R2_FB14: u32 = CAN_F4R2_FB14_Msk;
pub const CAN_F4R2_FB15_Pos: u32 = 15;
pub const CAN_F4R2_FB15_Msk: u32 = 0x1 << CAN_F4R2_FB15_Pos;
pub const CAN_F4R2_FB15: u32 = CAN_F4R2_FB15_Msk;
pub const CAN_F4R2_FB16_Pos: u32 = 16;
pub const CAN_F4R2_FB16_Msk: u32 = 0x1 << CAN_F4R2_FB16_Pos;
pub const CAN_F4R2_FB16: u32 = CAN_F4R2_FB16_Msk;
pub const CAN_F4R2_FB17_Pos: u32 = 17;
pub const CAN_F4R2_FB17_Msk: u32 = 0x1 << CAN_F4R2_FB17_Pos;
pub const CAN_F4R2_FB17: u32 = CAN_F4R2_FB17_Msk;
pub const CAN_F4R2_FB18_Pos: u32 = 18;
pub const CAN_F4R2_FB18_Msk: u32 = 0x1 << CAN_F4R2_FB18_Pos;
pub const CAN_F4R2_FB18: u32 = CAN_F4R2_FB18_Msk;
pub const CAN_F4R2_FB19_Pos: u32 = 19;
pub const CAN_F4R2_FB19_Msk: u32 = 0x1 << CAN_F4R2_FB19_Pos;
pub const CAN_F4R2_FB19: u32 = CAN_F4R2_FB19_Msk;
pub const CAN_F4R2_FB20_Pos: u32 = 20;
pub const CAN_F4R2_FB20_Msk: u32 = 0x1 << CAN_F4R2_FB20_Pos;
pub const CAN_F4R2_FB20: u32 = CAN_F4R2_FB20_Msk;
pub const CAN_F4R2_FB21_Pos: u32 = 21;
pub const CAN_F4R2_FB21_Msk: u32 = 0x1 << CAN_F4R2_FB21_Pos;
pub const CAN_F4R2_FB21: u32 = CAN_F4R2_FB21_Msk;
pub const CAN_F4R2_FB22_Pos: u32 = 22;
pub const CAN_F4R2_FB22_Msk: u32 = 0x1 << CAN_F4R2_FB22_Pos;
pub const CAN_F4R2_FB22: u32 = CAN_F4R2_FB22_Msk;
pub const CAN_F4R2_FB23_Pos: u32 = 23;
pub const CAN_F4R2_FB23_Msk: u32 = 0x1 << CAN_F4R2_FB23_Pos;
pub const CAN_F4R2_FB23: u32 = CAN_F4R2_FB23_Msk;
pub const CAN_F4R2_FB24_Pos: u32 = 24;
pub const CAN_F4R2_FB24_Msk: u32 = 0x1 << CAN_F4R2_FB24_Pos;
pub const CAN_F4R2_FB24: u32 = CAN_F4R2_FB24_Msk;
pub const CAN_F4R2_FB25_Pos: u32 = 25;
pub const CAN_F4R2_FB25_Msk: u32 = 0x1 << CAN_F4R2_FB25_Pos;
pub const CAN_F4R2_FB25: u32 = CAN_F4R2_FB25_Msk;
pub const CAN_F4R2_FB26_Pos: u32 = 26;
pub const CAN_F4R2_FB26_Msk: u32 = 0x1 << CAN_F4R2_FB26_Pos;
pub const CAN_F4R2_FB26: u32 = CAN_F4R2_FB26_Msk;
pub const CAN_F4R2_FB27_Pos: u32 = 27;
pub const CAN_F4R2_FB27_Msk: u32 = 0x1 << CAN_F4R2_FB27_Pos;
pub const CAN_F4R2_FB27: u32 = CAN_F4R2_FB27_Msk;
pub const CAN_F4R2_FB28_Pos: u32 = 28;
pub const CAN_F4R2_FB28_Msk: u32 = 0x1 << CAN_F4R2_FB28_Pos;
pub const CAN_F4R2_FB28: u32 = CAN_F4R2_FB28_Msk;
pub const CAN_F4R2_FB29_Pos: u32 = 29;
pub const CAN_F4R2_FB29_Msk: u32 = 0x1 << CAN_F4R2_FB29_Pos;
pub const CAN_F4R2_FB29: u32 = CAN_F4R2_FB29_Msk;
pub const CAN_F4R2_FB30_Pos: u32 = 30;
pub const CAN_F4R2_FB30_Msk: u32 = 0x1 << CAN_F4R2_FB30_Pos;
pub const CAN_F4R2_FB30: u32 = CAN_F4R2_FB30_Msk;
pub const CAN_F4R2_FB31_Pos: u32 = 31;
pub const CAN_F4R2_FB31_Msk: u32 = 0x1 << CAN_F4R2_FB31_Pos;
pub const CAN_F4R2_FB31: u32 = CAN_F4R2_FB31_Msk;
pub const CAN_F5R2_FB0_Pos: u32 = 0;
pub const CAN_F5R2_FB0_Msk: u32 = 0x1 << CAN_F5R2_FB0_Pos;
pub const CAN_F5R2_FB0: u32 = CAN_F5R2_FB0_Msk;
pub const CAN_F5R2_FB1_Pos: u32 = 1;
pub const CAN_F5R2_FB1_Msk: u32 = 0x1 << CAN_F5R2_FB1_Pos;
pub const CAN_F5R2_FB1: u32 = CAN_F5R2_FB1_Msk;
pub const CAN_F5R2_FB2_Pos: u32 = 2;
pub const CAN_F5R2_FB2_Msk: u32 = 0x1 << CAN_F5R2_FB2_Pos;
pub const CAN_F5R2_FB2: u32 = CAN_F5R2_FB2_Msk;
pub const CAN_F5R2_FB3_Pos: u32 = 3;
pub const CAN_F5R2_FB3_Msk: u32 = 0x1 << CAN_F5R2_FB3_Pos;
pub const CAN_F5R2_FB3: u32 = CAN_F5R2_FB3_Msk;
pub const CAN_F5R2_FB4_Pos: u32 = 4;
pub const CAN_F5R2_FB4_Msk: u32 = 0x1 << CAN_F5R2_FB4_Pos;
pub const CAN_F5R2_FB4: u32 = CAN_F5R2_FB4_Msk;
pub const CAN_F5R2_FB5_Pos: u32 = 5;
pub const CAN_F5R2_FB5_Msk: u32 = 0x1 << CAN_F5R2_FB5_Pos;
pub const CAN_F5R2_FB5: u32 = CAN_F5R2_FB5_Msk;
pub const CAN_F5R2_FB6_Pos: u32 = 6;
pub const CAN_F5R2_FB6_Msk: u32 = 0x1 << CAN_F5R2_FB6_Pos;
pub const CAN_F5R2_FB6: u32 = CAN_F5R2_FB6_Msk;
pub const CAN_F5R2_FB7_Pos: u32 = 7;
pub const CAN_F5R2_FB7_Msk: u32 = 0x1 << CAN_F5R2_FB7_Pos;
pub const CAN_F5R2_FB7: u32 = CAN_F5R2_FB7_Msk;
pub const CAN_F5R2_FB8_Pos: u32 = 8;
pub const CAN_F5R2_FB8_Msk: u32 = 0x1 << CAN_F5R2_FB8_Pos;
pub const CAN_F5R2_FB8: u32 = CAN_F5R2_FB8_Msk;
pub const CAN_F5R2_FB9_Pos: u32 = 9;
pub const CAN_F5R2_FB9_Msk: u32 = 0x1 << CAN_F5R2_FB9_Pos;
pub const CAN_F5R2_FB9: u32 = CAN_F5R2_FB9_Msk;
pub const CAN_F5R2_FB10_Pos: u32 = 10;
pub const CAN_F5R2_FB10_Msk: u32 = 0x1 << CAN_F5R2_FB10_Pos;
pub const CAN_F5R2_FB10: u32 = CAN_F5R2_FB10_Msk;
pub const CAN_F5R2_FB11_Pos: u32 = 11;
pub const CAN_F5R2_FB11_Msk: u32 = 0x1 << CAN_F5R2_FB11_Pos;
pub const CAN_F5R2_FB11: u32 = CAN_F5R2_FB11_Msk;
pub const CAN_F5R2_FB12_Pos: u32 = 12;
pub const CAN_F5R2_FB12_Msk: u32 = 0x1 << CAN_F5R2_FB12_Pos;
pub const CAN_F5R2_FB12: u32 = CAN_F5R2_FB12_Msk;
pub const CAN_F5R2_FB13_Pos: u32 = 13;
pub const CAN_F5R2_FB13_Msk: u32 = 0x1 << CAN_F5R2_FB13_Pos;
pub const CAN_F5R2_FB13: u32 = CAN_F5R2_FB13_Msk;
pub const CAN_F5R2_FB14_Pos: u32 = 14;
pub const CAN_F5R2_FB14_Msk: u32 = 0x1 << CAN_F5R2_FB14_Pos;
pub const CAN_F5R2_FB14: u32 = CAN_F5R2_FB14_Msk;
pub const CAN_F5R2_FB15_Pos: u32 = 15;
pub const CAN_F5R2_FB15_Msk: u32 = 0x1 << CAN_F5R2_FB15_Pos;
pub const CAN_F5R2_FB15: u32 = CAN_F5R2_FB15_Msk;
pub const CAN_F5R2_FB16_Pos: u32 = 16;
pub const CAN_F5R2_FB16_Msk: u32 = 0x1 << CAN_F5R2_FB16_Pos;
pub const CAN_F5R2_FB16: u32 = CAN_F5R2_FB16_Msk;
pub const CAN_F5R2_FB17_Pos: u32 = 17;
pub const CAN_F5R2_FB17_Msk: u32 = 0x1 << CAN_F5R2_FB17_Pos;
pub const CAN_F5R2_FB17: u32 = CAN_F5R2_FB17_Msk;
pub const CAN_F5R2_FB18_Pos: u32 = 18;
pub const CAN_F5R2_FB18_Msk: u32 = 0x1 << CAN_F5R2_FB18_Pos;
pub const CAN_F5R2_FB18: u32 = CAN_F5R2_FB18_Msk;
pub const CAN_F5R2_FB19_Pos: u32 = 19;
pub const CAN_F5R2_FB19_Msk: u32 = 0x1 << CAN_F5R2_FB19_Pos;
pub const CAN_F5R2_FB19: u32 = CAN_F5R2_FB19_Msk;
pub const CAN_F5R2_FB20_Pos: u32 = 20;
pub const CAN_F5R2_FB20_Msk: u32 = 0x1 << CAN_F5R2_FB20_Pos;
pub const CAN_F5R2_FB20: u32 = CAN_F5R2_FB20_Msk;
pub const CAN_F5R2_FB21_Pos: u32 = 21;
pub const CAN_F5R2_FB21_Msk: u32 = 0x1 << CAN_F5R2_FB21_Pos;
pub const CAN_F5R2_FB21: u32 = CAN_F5R2_FB21_Msk;
pub const CAN_F5R2_FB22_Pos: u32 = 22;
pub const CAN_F5R2_FB22_Msk: u32 = 0x1 << CAN_F5R2_FB22_Pos;
pub const CAN_F5R2_FB22: u32 = CAN_F5R2_FB22_Msk;
pub const CAN_F5R2_FB23_Pos: u32 = 23;
pub const CAN_F5R2_FB23_Msk: u32 = 0x1 << CAN_F5R2_FB23_Pos;
pub const CAN_F5R2_FB23: u32 = CAN_F5R2_FB23_Msk;
pub const CAN_F5R2_FB24_Pos: u32 = 24;
pub const CAN_F5R2_FB24_Msk: u32 = 0x1 << CAN_F5R2_FB24_Pos;
pub const CAN_F5R2_FB24: u32 = CAN_F5R2_FB24_Msk;
pub const CAN_F5R2_FB25_Pos: u32 = 25;
pub const CAN_F5R2_FB25_Msk: u32 = 0x1 << CAN_F5R2_FB25_Pos;
pub const CAN_F5R2_FB25: u32 = CAN_F5R2_FB25_Msk;
pub const CAN_F5R2_FB26_Pos: u32 = 26;
pub const CAN_F5R2_FB26_Msk: u32 = 0x1 << CAN_F5R2_FB26_Pos;
pub const CAN_F5R2_FB26: u32 = CAN_F5R2_FB26_Msk;
pub const CAN_F5R2_FB27_Pos: u32 = 27;
pub const CAN_F5R2_FB27_Msk: u32 = 0x1 << CAN_F5R2_FB27_Pos;
pub const CAN_F5R2_FB27: u32 = CAN_F5R2_FB27_Msk;
pub const CAN_F5R2_FB28_Pos: u32 = 28;
pub const CAN_F5R2_FB28_Msk: u32 = 0x1 << CAN_F5R2_FB28_Pos;
pub const CAN_F5R2_FB28: u32 = CAN_F5R2_FB28_Msk;
pub const CAN_F5R2_FB29_Pos: u32 = 29;
pub const CAN_F5R2_FB29_Msk: u32 = 0x1 << CAN_F5R2_FB29_Pos;
pub const CAN_F5R2_FB29: u32 = CAN_F5R2_FB29_Msk;
pub const CAN_F5R2_FB30_Pos: u32 = 30;
pub const CAN_F5R2_FB30_Msk: u32 = 0x1 << CAN_F5R2_FB30_Pos;
pub const CAN_F5R2_FB30: u32 = CAN_F5R2_FB30_Msk;
pub const CAN_F5R2_FB31_Pos: u32 = 31;
pub const CAN_F5R2_FB31_Msk: u32 = 0x1 << CAN_F5R2_FB31_Pos;
pub const CAN_F5R2_FB31: u32 = CAN_F5R2_FB31_Msk;
pub const CAN_F6R2_FB0_Pos: u32 = 0;
pub const CAN_F6R2_FB0_Msk: u32 = 0x1 << CAN_F6R2_FB0_Pos;
pub const CAN_F6R2_FB0: u32 = CAN_F6R2_FB0_Msk;
pub const CAN_F6R2_FB1_Pos: u32 = 1;
pub const CAN_F6R2_FB1_Msk: u32 = 0x1 << CAN_F6R2_FB1_Pos;
pub const CAN_F6R2_FB1: u32 = CAN_F6R2_FB1_Msk;
pub const CAN_F6R2_FB2_Pos: u32 = 2;
pub const CAN_F6R2_FB2_Msk: u32 = 0x1 << CAN_F6R2_FB2_Pos;
pub const CAN_F6R2_FB2: u32 = CAN_F6R2_FB2_Msk;
pub const CAN_F6R2_FB3_Pos: u32 = 3;
pub const CAN_F6R2_FB3_Msk: u32 = 0x1 << CAN_F6R2_FB3_Pos;
pub const CAN_F6R2_FB3: u32 = CAN_F6R2_FB3_Msk;
pub const CAN_F6R2_FB4_Pos: u32 = 4;
pub const CAN_F6R2_FB4_Msk: u32 = 0x1 << CAN_F6R2_FB4_Pos;
pub const CAN_F6R2_FB4: u32 = CAN_F6R2_FB4_Msk;
pub const CAN_F6R2_FB5_Pos: u32 = 5;
pub const CAN_F6R2_FB5_Msk: u32 = 0x1 << CAN_F6R2_FB5_Pos;
pub const CAN_F6R2_FB5: u32 = CAN_F6R2_FB5_Msk;
pub const CAN_F6R2_FB6_Pos: u32 = 6;
pub const CAN_F6R2_FB6_Msk: u32 = 0x1 << CAN_F6R2_FB6_Pos;
pub const CAN_F6R2_FB6: u32 = CAN_F6R2_FB6_Msk;
pub const CAN_F6R2_FB7_Pos: u32 = 7;
pub const CAN_F6R2_FB7_Msk: u32 = 0x1 << CAN_F6R2_FB7_Pos;
pub const CAN_F6R2_FB7: u32 = CAN_F6R2_FB7_Msk;
pub const CAN_F6R2_FB8_Pos: u32 = 8;
pub const CAN_F6R2_FB8_Msk: u32 = 0x1 << CAN_F6R2_FB8_Pos;
pub const CAN_F6R2_FB8: u32 = CAN_F6R2_FB8_Msk;
pub const CAN_F6R2_FB9_Pos: u32 = 9;
pub const CAN_F6R2_FB9_Msk: u32 = 0x1 << CAN_F6R2_FB9_Pos;
pub const CAN_F6R2_FB9: u32 = CAN_F6R2_FB9_Msk;
pub const CAN_F6R2_FB10_Pos: u32 = 10;
pub const CAN_F6R2_FB10_Msk: u32 = 0x1 << CAN_F6R2_FB10_Pos;
pub const CAN_F6R2_FB10: u32 = CAN_F6R2_FB10_Msk;
pub const CAN_F6R2_FB11_Pos: u32 = 11;
pub const CAN_F6R2_FB11_Msk: u32 = 0x1 << CAN_F6R2_FB11_Pos;
pub const CAN_F6R2_FB11: u32 = CAN_F6R2_FB11_Msk;
pub const CAN_F6R2_FB12_Pos: u32 = 12;
pub const CAN_F6R2_FB12_Msk: u32 = 0x1 << CAN_F6R2_FB12_Pos;
pub const CAN_F6R2_FB12: u32 = CAN_F6R2_FB12_Msk;
pub const CAN_F6R2_FB13_Pos: u32 = 13;
pub const CAN_F6R2_FB13_Msk: u32 = 0x1 << CAN_F6R2_FB13_Pos;
pub const CAN_F6R2_FB13: u32 = CAN_F6R2_FB13_Msk;
pub const CAN_F6R2_FB14_Pos: u32 = 14;
pub const CAN_F6R2_FB14_Msk: u32 = 0x1 << CAN_F6R2_FB14_Pos;
pub const CAN_F6R2_FB14: u32 = CAN_F6R2_FB14_Msk;
pub const CAN_F6R2_FB15_Pos: u32 = 15;
pub const CAN_F6R2_FB15_Msk: u32 = 0x1 << CAN_F6R2_FB15_Pos;
pub const CAN_F6R2_FB15: u32 = CAN_F6R2_FB15_Msk;
pub const CAN_F6R2_FB16_Pos: u32 = 16;
pub const CAN_F6R2_FB16_Msk: u32 = 0x1 << CAN_F6R2_FB16_Pos;
pub const CAN_F6R2_FB16: u32 = CAN_F6R2_FB16_Msk;
pub const CAN_F6R2_FB17_Pos: u32 = 17;
pub const CAN_F6R2_FB17_Msk: u32 = 0x1 << CAN_F6R2_FB17_Pos;
pub const CAN_F6R2_FB17: u32 = CAN_F6R2_FB17_Msk;
pub const CAN_F6R2_FB18_Pos: u32 = 18;
pub const CAN_F6R2_FB18_Msk: u32 = 0x1 << CAN_F6R2_FB18_Pos;
pub const CAN_F6R2_FB18: u32 = CAN_F6R2_FB18_Msk;
pub const CAN_F6R2_FB19_Pos: u32 = 19;
pub const CAN_F6R2_FB19_Msk: u32 = 0x1 << CAN_F6R2_FB19_Pos;
pub const CAN_F6R2_FB19: u32 = CAN_F6R2_FB19_Msk;
pub const CAN_F6R2_FB20_Pos: u32 = 20;
pub const CAN_F6R2_FB20_Msk: u32 = 0x1 << CAN_F6R2_FB20_Pos;
pub const CAN_F6R2_FB20: u32 = CAN_F6R2_FB20_Msk;
pub const CAN_F6R2_FB21_Pos: u32 = 21;
pub const CAN_F6R2_FB21_Msk: u32 = 0x1 << CAN_F6R2_FB21_Pos;
pub const CAN_F6R2_FB21: u32 = CAN_F6R2_FB21_Msk;
pub const CAN_F6R2_FB22_Pos: u32 = 22;
pub const CAN_F6R2_FB22_Msk: u32 = 0x1 << CAN_F6R2_FB22_Pos;
pub const CAN_F6R2_FB22: u32 = CAN_F6R2_FB22_Msk;
pub const CAN_F6R2_FB23_Pos: u32 = 23;
pub const CAN_F6R2_FB23_Msk: u32 = 0x1 << CAN_F6R2_FB23_Pos;
pub const CAN_F6R2_FB23: u32 = CAN_F6R2_FB23_Msk;
pub const CAN_F6R2_FB24_Pos: u32 = 24;
pub const CAN_F6R2_FB24_Msk: u32 = 0x1 << CAN_F6R2_FB24_Pos;
pub const CAN_F6R2_FB24: u32 = CAN_F6R2_FB24_Msk;
pub const CAN_F6R2_FB25_Pos: u32 = 25;
pub const CAN_F6R2_FB25_Msk: u32 = 0x1 << CAN_F6R2_FB25_Pos;
pub const CAN_F6R2_FB25: u32 = CAN_F6R2_FB25_Msk;
pub const CAN_F6R2_FB26_Pos: u32 = 26;
pub const CAN_F6R2_FB26_Msk: u32 = 0x1 << CAN_F6R2_FB26_Pos;
pub const CAN_F6R2_FB26: u32 = CAN_F6R2_FB26_Msk;
pub const CAN_F6R2_FB27_Pos: u32 = 27;
pub const CAN_F6R2_FB27_Msk: u32 = 0x1 << CAN_F6R2_FB27_Pos;
pub const CAN_F6R2_FB27: u32 = CAN_F6R2_FB27_Msk;
pub const CAN_F6R2_FB28_Pos: u32 = 28;
pub const CAN_F6R2_FB28_Msk: u32 = 0x1 << CAN_F6R2_FB28_Pos;
pub const CAN_F6R2_FB28: u32 = CAN_F6R2_FB28_Msk;
pub const CAN_F6R2_FB29_Pos: u32 = 29;
pub const CAN_F6R2_FB29_Msk: u32 = 0x1 << CAN_F6R2_FB29_Pos;
pub const CAN_F6R2_FB29: u32 = CAN_F6R2_FB29_Msk;
pub const CAN_F6R2_FB30_Pos: u32 = 30;
pub const CAN_F6R2_FB30_Msk: u32 = 0x1 << CAN_F6R2_FB30_Pos;
pub const CAN_F6R2_FB30: u32 = CAN_F6R2_FB30_Msk;
pub const CAN_F6R2_FB31_Pos: u32 = 31;
pub const CAN_F6R2_FB31_Msk: u32 = 0x1 << CAN_F6R2_FB31_Pos;
pub const CAN_F6R2_FB31: u32 = CAN_F6R2_FB31_Msk;
pub const CAN_F7R2_FB0_Pos: u32 = 0;
pub const CAN_F7R2_FB0_Msk: u32 = 0x1 << CAN_F7R2_FB0_Pos;
pub const CAN_F7R2_FB0: u32 = CAN_F7R2_FB0_Msk;
pub const CAN_F7R2_FB1_Pos: u32 = 1;
pub const CAN_F7R2_FB1_Msk: u32 = 0x1 << CAN_F7R2_FB1_Pos;
pub const CAN_F7R2_FB1: u32 = CAN_F7R2_FB1_Msk;
pub const CAN_F7R2_FB2_Pos: u32 = 2;
pub const CAN_F7R2_FB2_Msk: u32 = 0x1 << CAN_F7R2_FB2_Pos;
pub const CAN_F7R2_FB2: u32 = CAN_F7R2_FB2_Msk;
pub const CAN_F7R2_FB3_Pos: u32 = 3;
pub const CAN_F7R2_FB3_Msk: u32 = 0x1 << CAN_F7R2_FB3_Pos;
pub const CAN_F7R2_FB3: u32 = CAN_F7R2_FB3_Msk;
pub const CAN_F7R2_FB4_Pos: u32 = 4;
pub const CAN_F7R2_FB4_Msk: u32 = 0x1 << CAN_F7R2_FB4_Pos;
pub const CAN_F7R2_FB4: u32 = CAN_F7R2_FB4_Msk;
pub const CAN_F7R2_FB5_Pos: u32 = 5;
pub const CAN_F7R2_FB5_Msk: u32 = 0x1 << CAN_F7R2_FB5_Pos;
pub const CAN_F7R2_FB5: u32 = CAN_F7R2_FB5_Msk;
pub const CAN_F7R2_FB6_Pos: u32 = 6;
pub const CAN_F7R2_FB6_Msk: u32 = 0x1 << CAN_F7R2_FB6_Pos;
pub const CAN_F7R2_FB6: u32 = CAN_F7R2_FB6_Msk;
pub const CAN_F7R2_FB7_Pos: u32 = 7;
pub const CAN_F7R2_FB7_Msk: u32 = 0x1 << CAN_F7R2_FB7_Pos;
pub const CAN_F7R2_FB7: u32 = CAN_F7R2_FB7_Msk;
pub const CAN_F7R2_FB8_Pos: u32 = 8;
pub const CAN_F7R2_FB8_Msk: u32 = 0x1 << CAN_F7R2_FB8_Pos;
pub const CAN_F7R2_FB8: u32 = CAN_F7R2_FB8_Msk;
pub const CAN_F7R2_FB9_Pos: u32 = 9;
pub const CAN_F7R2_FB9_Msk: u32 = 0x1 << CAN_F7R2_FB9_Pos;
pub const CAN_F7R2_FB9: u32 = CAN_F7R2_FB9_Msk;
pub const CAN_F7R2_FB10_Pos: u32 = 10;
pub const CAN_F7R2_FB10_Msk: u32 = 0x1 << CAN_F7R2_FB10_Pos;
pub const CAN_F7R2_FB10: u32 = CAN_F7R2_FB10_Msk;
pub const CAN_F7R2_FB11_Pos: u32 = 11;
pub const CAN_F7R2_FB11_Msk: u32 = 0x1 << CAN_F7R2_FB11_Pos;
pub const CAN_F7R2_FB11: u32 = CAN_F7R2_FB11_Msk;
pub const CAN_F7R2_FB12_Pos: u32 = 12;
pub const CAN_F7R2_FB12_Msk: u32 = 0x1 << CAN_F7R2_FB12_Pos;
pub const CAN_F7R2_FB12: u32 = CAN_F7R2_FB12_Msk;
pub const CAN_F7R2_FB13_Pos: u32 = 13;
pub const CAN_F7R2_FB13_Msk: u32 = 0x1 << CAN_F7R2_FB13_Pos;
pub const CAN_F7R2_FB13: u32 = CAN_F7R2_FB13_Msk;
pub const CAN_F7R2_FB14_Pos: u32 = 14;
pub const CAN_F7R2_FB14_Msk: u32 = 0x1 << CAN_F7R2_FB14_Pos;
pub const CAN_F7R2_FB14: u32 = CAN_F7R2_FB14_Msk;
pub const CAN_F7R2_FB15_Pos: u32 = 15;
pub const CAN_F7R2_FB15_Msk: u32 = 0x1 << CAN_F7R2_FB15_Pos;
pub const CAN_F7R2_FB15: u32 = CAN_F7R2_FB15_Msk;
pub const CAN_F7R2_FB16_Pos: u32 = 16;
pub const CAN_F7R2_FB16_Msk: u32 = 0x1 << CAN_F7R2_FB16_Pos;
pub const CAN_F7R2_FB16: u32 = CAN_F7R2_FB16_Msk;
pub const CAN_F7R2_FB17_Pos: u32 = 17;
pub const CAN_F7R2_FB17_Msk: u32 = 0x1 << CAN_F7R2_FB17_Pos;
pub const CAN_F7R2_FB17: u32 = CAN_F7R2_FB17_Msk;
pub const CAN_F7R2_FB18_Pos: u32 = 18;
pub const CAN_F7R2_FB18_Msk: u32 = 0x1 << CAN_F7R2_FB18_Pos;
pub const CAN_F7R2_FB18: u32 = CAN_F7R2_FB18_Msk;
pub const CAN_F7R2_FB19_Pos: u32 = 19;
pub const CAN_F7R2_FB19_Msk: u32 = 0x1 << CAN_F7R2_FB19_Pos;
pub const CAN_F7R2_FB19: u32 = CAN_F7R2_FB19_Msk;
pub const CAN_F7R2_FB20_Pos: u32 = 20;
pub const CAN_F7R2_FB20_Msk: u32 = 0x1 << CAN_F7R2_FB20_Pos;
pub const CAN_F7R2_FB20: u32 = CAN_F7R2_FB20_Msk;
pub const CAN_F7R2_FB21_Pos: u32 = 21;
pub const CAN_F7R2_FB21_Msk: u32 = 0x1 << CAN_F7R2_FB21_Pos;
pub const CAN_F7R2_FB21: u32 = CAN_F7R2_FB21_Msk;
pub const CAN_F7R2_FB22_Pos: u32 = 22;
pub const CAN_F7R2_FB22_Msk: u32 = 0x1 << CAN_F7R2_FB22_Pos;
pub const CAN_F7R2_FB22: u32 = CAN_F7R2_FB22_Msk;
pub const CAN_F7R2_FB23_Pos: u32 = 23;
pub const CAN_F7R2_FB23_Msk: u32 = 0x1 << CAN_F7R2_FB23_Pos;
pub const CAN_F7R2_FB23: u32 = CAN_F7R2_FB23_Msk;
pub const CAN_F7R2_FB24_Pos: u32 = 24;
pub const CAN_F7R2_FB24_Msk: u32 = 0x1 << CAN_F7R2_FB24_Pos;
pub const CAN_F7R2_FB24: u32 = CAN_F7R2_FB24_Msk;
pub const CAN_F7R2_FB25_Pos: u32 = 25;
pub const CAN_F7R2_FB25_Msk: u32 = 0x1 << CAN_F7R2_FB25_Pos;
pub const CAN_F7R2_FB25: u32 = CAN_F7R2_FB25_Msk;
pub const CAN_F7R2_FB26_Pos: u32 = 26;
pub const CAN_F7R2_FB26_Msk: u32 = 0x1 << CAN_F7R2_FB26_Pos;
pub const CAN_F7R2_FB26: u32 = CAN_F7R2_FB26_Msk;
pub const CAN_F7R2_FB27_Pos: u32 = 27;
pub const CAN_F7R2_FB27_Msk: u32 = 0x1 << CAN_F7R2_FB27_Pos;
pub const CAN_F7R2_FB27: u32 = CAN_F7R2_FB27_Msk;
pub const CAN_F7R2_FB28_Pos: u32 = 28;
pub const CAN_F7R2_FB28_Msk: u32 = 0x1 << CAN_F7R2_FB28_Pos;
pub const CAN_F7R2_FB28: u32 = CAN_F7R2_FB28_Msk;
pub const CAN_F7R2_FB29_Pos: u32 = 29;
pub const CAN_F7R2_FB29_Msk: u32 = 0x1 << CAN_F7R2_FB29_Pos;
pub const CAN_F7R2_FB29: u32 = CAN_F7R2_FB29_Msk;
pub const CAN_F7R2_FB30_Pos: u32 = 30;
pub const CAN_F7R2_FB30_Msk: u32 = 0x1 << CAN_F7R2_FB30_Pos;
pub const CAN_F7R2_FB30: u32 = CAN_F7R2_FB30_Msk;
pub const CAN_F7R2_FB31_Pos: u32 = 31;
pub const CAN_F7R2_FB31_Msk: u32 = 0x1 << CAN_F7R2_FB31_Pos;
pub const CAN_F7R2_FB31: u32 = CAN_F7R2_FB31_Msk;
pub const CAN_F8R2_FB0_Pos: u32 = 0;
pub const CAN_F8R2_FB0_Msk: u32 = 0x1 << CAN_F8R2_FB0_Pos;
pub const CAN_F8R2_FB0: u32 = CAN_F8R2_FB0_Msk;
pub const CAN_F8R2_FB1_Pos: u32 = 1;
pub const CAN_F8R2_FB1_Msk: u32 = 0x1 << CAN_F8R2_FB1_Pos;
pub const CAN_F8R2_FB1: u32 = CAN_F8R2_FB1_Msk;
pub const CAN_F8R2_FB2_Pos: u32 = 2;
pub const CAN_F8R2_FB2_Msk: u32 = 0x1 << CAN_F8R2_FB2_Pos;
pub const CAN_F8R2_FB2: u32 = CAN_F8R2_FB2_Msk;
pub const CAN_F8R2_FB3_Pos: u32 = 3;
pub const CAN_F8R2_FB3_Msk: u32 = 0x1 << CAN_F8R2_FB3_Pos;
pub const CAN_F8R2_FB3: u32 = CAN_F8R2_FB3_Msk;
pub const CAN_F8R2_FB4_Pos: u32 = 4;
pub const CAN_F8R2_FB4_Msk: u32 = 0x1 << CAN_F8R2_FB4_Pos;
pub const CAN_F8R2_FB4: u32 = CAN_F8R2_FB4_Msk;
pub const CAN_F8R2_FB5_Pos: u32 = 5;
pub const CAN_F8R2_FB5_Msk: u32 = 0x1 << CAN_F8R2_FB5_Pos;
pub const CAN_F8R2_FB5: u32 = CAN_F8R2_FB5_Msk;
pub const CAN_F8R2_FB6_Pos: u32 = 6;
pub const CAN_F8R2_FB6_Msk: u32 = 0x1 << CAN_F8R2_FB6_Pos;
pub const CAN_F8R2_FB6: u32 = CAN_F8R2_FB6_Msk;
pub const CAN_F8R2_FB7_Pos: u32 = 7;
pub const CAN_F8R2_FB7_Msk: u32 = 0x1 << CAN_F8R2_FB7_Pos;
pub const CAN_F8R2_FB7: u32 = CAN_F8R2_FB7_Msk;
pub const CAN_F8R2_FB8_Pos: u32 = 8;
pub const CAN_F8R2_FB8_Msk: u32 = 0x1 << CAN_F8R2_FB8_Pos;
pub const CAN_F8R2_FB8: u32 = CAN_F8R2_FB8_Msk;
pub const CAN_F8R2_FB9_Pos: u32 = 9;
pub const CAN_F8R2_FB9_Msk: u32 = 0x1 << CAN_F8R2_FB9_Pos;
pub const CAN_F8R2_FB9: u32 = CAN_F8R2_FB9_Msk;
pub const CAN_F8R2_FB10_Pos: u32 = 10;
pub const CAN_F8R2_FB10_Msk: u32 = 0x1 << CAN_F8R2_FB10_Pos;
pub const CAN_F8R2_FB10: u32 = CAN_F8R2_FB10_Msk;
pub const CAN_F8R2_FB11_Pos: u32 = 11;
pub const CAN_F8R2_FB11_Msk: u32 = 0x1 << CAN_F8R2_FB11_Pos;
pub const CAN_F8R2_FB11: u32 = CAN_F8R2_FB11_Msk;
pub const CAN_F8R2_FB12_Pos: u32 = 12;
pub const CAN_F8R2_FB12_Msk: u32 = 0x1 << CAN_F8R2_FB12_Pos;
pub const CAN_F8R2_FB12: u32 = CAN_F8R2_FB12_Msk;
pub const CAN_F8R2_FB13_Pos: u32 = 13;
pub const CAN_F8R2_FB13_Msk: u32 = 0x1 << CAN_F8R2_FB13_Pos;
pub const CAN_F8R2_FB13: u32 = CAN_F8R2_FB13_Msk;
pub const CAN_F8R2_FB14_Pos: u32 = 14;
pub const CAN_F8R2_FB14_Msk: u32 = 0x1 << CAN_F8R2_FB14_Pos;
pub const CAN_F8R2_FB14: u32 = CAN_F8R2_FB14_Msk;
pub const CAN_F8R2_FB15_Pos: u32 = 15;
pub const CAN_F8R2_FB15_Msk: u32 = 0x1 << CAN_F8R2_FB15_Pos;
pub const CAN_F8R2_FB15: u32 = CAN_F8R2_FB15_Msk;
pub const CAN_F8R2_FB16_Pos: u32 = 16;
pub const CAN_F8R2_FB16_Msk: u32 = 0x1 << CAN_F8R2_FB16_Pos;
pub const CAN_F8R2_FB16: u32 = CAN_F8R2_FB16_Msk;
pub const CAN_F8R2_FB17_Pos: u32 = 17;
pub const CAN_F8R2_FB17_Msk: u32 = 0x1 << CAN_F8R2_FB17_Pos;
pub const CAN_F8R2_FB17: u32 = CAN_F8R2_FB17_Msk;
pub const CAN_F8R2_FB18_Pos: u32 = 18;
pub const CAN_F8R2_FB18_Msk: u32 = 0x1 << CAN_F8R2_FB18_Pos;
pub const CAN_F8R2_FB18: u32 = CAN_F8R2_FB18_Msk;
pub const CAN_F8R2_FB19_Pos: u32 = 19;
pub const CAN_F8R2_FB19_Msk: u32 = 0x1 << CAN_F8R2_FB19_Pos;
pub const CAN_F8R2_FB19: u32 = CAN_F8R2_FB19_Msk;
pub const CAN_F8R2_FB20_Pos: u32 = 20;
pub const CAN_F8R2_FB20_Msk: u32 = 0x1 << CAN_F8R2_FB20_Pos;
pub const CAN_F8R2_FB20: u32 = CAN_F8R2_FB20_Msk;
pub const CAN_F8R2_FB21_Pos: u32 = 21;
pub const CAN_F8R2_FB21_Msk: u32 = 0x1 << CAN_F8R2_FB21_Pos;
pub const CAN_F8R2_FB21: u32 = CAN_F8R2_FB21_Msk;
pub const CAN_F8R2_FB22_Pos: u32 = 22;
pub const CAN_F8R2_FB22_Msk: u32 = 0x1 << CAN_F8R2_FB22_Pos;
pub const CAN_F8R2_FB22: u32 = CAN_F8R2_FB22_Msk;
pub const CAN_F8R2_FB23_Pos: u32 = 23;
pub const CAN_F8R2_FB23_Msk: u32 = 0x1 << CAN_F8R2_FB23_Pos;
pub const CAN_F8R2_FB23: u32 = CAN_F8R2_FB23_Msk;
pub const CAN_F8R2_FB24_Pos: u32 = 24;
pub const CAN_F8R2_FB24_Msk: u32 = 0x1 << CAN_F8R2_FB24_Pos;
pub const CAN_F8R2_FB24: u32 = CAN_F8R2_FB24_Msk;
pub const CAN_F8R2_FB25_Pos: u32 = 25;
pub const CAN_F8R2_FB25_Msk: u32 = 0x1 << CAN_F8R2_FB25_Pos;
pub const CAN_F8R2_FB25: u32 = CAN_F8R2_FB25_Msk;
pub const CAN_F8R2_FB26_Pos: u32 = 26;
pub const CAN_F8R2_FB26_Msk: u32 = 0x1 << CAN_F8R2_FB26_Pos;
pub const CAN_F8R2_FB26: u32 = CAN_F8R2_FB26_Msk;
pub const CAN_F8R2_FB27_Pos: u32 = 27;
pub const CAN_F8R2_FB27_Msk: u32 = 0x1 << CAN_F8R2_FB27_Pos;
pub const CAN_F8R2_FB27: u32 = CAN_F8R2_FB27_Msk;
pub const CAN_F8R2_FB28_Pos: u32 = 28;
pub const CAN_F8R2_FB28_Msk: u32 = 0x1 << CAN_F8R2_FB28_Pos;
pub const CAN_F8R2_FB28: u32 = CAN_F8R2_FB28_Msk;
pub const CAN_F8R2_FB29_Pos: u32 = 29;
pub const CAN_F8R2_FB29_Msk: u32 = 0x1 << CAN_F8R2_FB29_Pos;
pub const CAN_F8R2_FB29: u32 = CAN_F8R2_FB29_Msk;
pub const CAN_F8R2_FB30_Pos: u32 = 30;
pub const CAN_F8R2_FB30_Msk: u32 = 0x1 << CAN_F8R2_FB30_Pos;
pub const CAN_F8R2_FB30: u32 = CAN_F8R2_FB30_Msk;
pub const CAN_F8R2_FB31_Pos: u32 = 31;
pub const CAN_F8R2_FB31_Msk: u32 = 0x1 << CAN_F8R2_FB31_Pos;
pub const CAN_F8R2_FB31: u32 = CAN_F8R2_FB31_Msk;
pub const CAN_F9R2_FB0_Pos: u32 = 0;
pub const CAN_F9R2_FB0_Msk: u32 = 0x1 << CAN_F9R2_FB0_Pos;
pub const CAN_F9R2_FB0: u32 = CAN_F9R2_FB0_Msk;
pub const CAN_F9R2_FB1_Pos: u32 = 1;
pub const CAN_F9R2_FB1_Msk: u32 = 0x1 << CAN_F9R2_FB1_Pos;
pub const CAN_F9R2_FB1: u32 = CAN_F9R2_FB1_Msk;
pub const CAN_F9R2_FB2_Pos: u32 = 2;
pub const CAN_F9R2_FB2_Msk: u32 = 0x1 << CAN_F9R2_FB2_Pos;
pub const CAN_F9R2_FB2: u32 = CAN_F9R2_FB2_Msk;
pub const CAN_F9R2_FB3_Pos: u32 = 3;
pub const CAN_F9R2_FB3_Msk: u32 = 0x1 << CAN_F9R2_FB3_Pos;
pub const CAN_F9R2_FB3: u32 = CAN_F9R2_FB3_Msk;
pub const CAN_F9R2_FB4_Pos: u32 = 4;
pub const CAN_F9R2_FB4_Msk: u32 = 0x1 << CAN_F9R2_FB4_Pos;
pub const CAN_F9R2_FB4: u32 = CAN_F9R2_FB4_Msk;
pub const CAN_F9R2_FB5_Pos: u32 = 5;
pub const CAN_F9R2_FB5_Msk: u32 = 0x1 << CAN_F9R2_FB5_Pos;
pub const CAN_F9R2_FB5: u32 = CAN_F9R2_FB5_Msk;
pub const CAN_F9R2_FB6_Pos: u32 = 6;
pub const CAN_F9R2_FB6_Msk: u32 = 0x1 << CAN_F9R2_FB6_Pos;
pub const CAN_F9R2_FB6: u32 = CAN_F9R2_FB6_Msk;
pub const CAN_F9R2_FB7_Pos: u32 = 7;
pub const CAN_F9R2_FB7_Msk: u32 = 0x1 << CAN_F9R2_FB7_Pos;
pub const CAN_F9R2_FB7: u32 = CAN_F9R2_FB7_Msk;
pub const CAN_F9R2_FB8_Pos: u32 = 8;
pub const CAN_F9R2_FB8_Msk: u32 = 0x1 << CAN_F9R2_FB8_Pos;
pub const CAN_F9R2_FB8: u32 = CAN_F9R2_FB8_Msk;
pub const CAN_F9R2_FB9_Pos: u32 = 9;
pub const CAN_F9R2_FB9_Msk: u32 = 0x1 << CAN_F9R2_FB9_Pos;
pub const CAN_F9R2_FB9: u32 = CAN_F9R2_FB9_Msk;
pub const CAN_F9R2_FB10_Pos: u32 = 10;
pub const CAN_F9R2_FB10_Msk: u32 = 0x1 << CAN_F9R2_FB10_Pos;
pub const CAN_F9R2_FB10: u32 = CAN_F9R2_FB10_Msk;
pub const CAN_F9R2_FB11_Pos: u32 = 11;
pub const CAN_F9R2_FB11_Msk: u32 = 0x1 << CAN_F9R2_FB11_Pos;
pub const CAN_F9R2_FB11: u32 = CAN_F9R2_FB11_Msk;
pub const CAN_F9R2_FB12_Pos: u32 = 12;
pub const CAN_F9R2_FB12_Msk: u32 = 0x1 << CAN_F9R2_FB12_Pos;
pub const CAN_F9R2_FB12: u32 = CAN_F9R2_FB12_Msk;
pub const CAN_F9R2_FB13_Pos: u32 = 13;
pub const CAN_F9R2_FB13_Msk: u32 = 0x1 << CAN_F9R2_FB13_Pos;
pub const CAN_F9R2_FB13: u32 = CAN_F9R2_FB13_Msk;
pub const CAN_F9R2_FB14_Pos: u32 = 14;
pub const CAN_F9R2_FB14_Msk: u32 = 0x1 << CAN_F9R2_FB14_Pos;
pub const CAN_F9R2_FB14: u32 = CAN_F9R2_FB14_Msk;
pub const CAN_F9R2_FB15_Pos: u32 = 15;
pub const CAN_F9R2_FB15_Msk: u32 = 0x1 << CAN_F9R2_FB15_Pos;
pub const CAN_F9R2_FB15: u32 = CAN_F9R2_FB15_Msk;
pub const CAN_F9R2_FB16_Pos: u32 = 16;
pub const CAN_F9R2_FB16_Msk: u32 = 0x1 << CAN_F9R2_FB16_Pos;
pub const CAN_F9R2_FB16: u32 = CAN_F9R2_FB16_Msk;
pub const CAN_F9R2_FB17_Pos: u32 = 17;
pub const CAN_F9R2_FB17_Msk: u32 = 0x1 << CAN_F9R2_FB17_Pos;
pub const CAN_F9R2_FB17: u32 = CAN_F9R2_FB17_Msk;
pub const CAN_F9R2_FB18_Pos: u32 = 18;
pub const CAN_F9R2_FB18_Msk: u32 = 0x1 << CAN_F9R2_FB18_Pos;
pub const CAN_F9R2_FB18: u32 = CAN_F9R2_FB18_Msk;
pub const CAN_F9R2_FB19_Pos: u32 = 19;
pub const CAN_F9R2_FB19_Msk: u32 = 0x1 << CAN_F9R2_FB19_Pos;
pub const CAN_F9R2_FB19: u32 = CAN_F9R2_FB19_Msk;
pub const CAN_F9R2_FB20_Pos: u32 = 20;
pub const CAN_F9R2_FB20_Msk: u32 = 0x1 << CAN_F9R2_FB20_Pos;
pub const CAN_F9R2_FB20: u32 = CAN_F9R2_FB20_Msk;
pub const CAN_F9R2_FB21_Pos: u32 = 21;
pub const CAN_F9R2_FB21_Msk: u32 = 0x1 << CAN_F9R2_FB21_Pos;
pub const CAN_F9R2_FB21: u32 = CAN_F9R2_FB21_Msk;
pub const CAN_F9R2_FB22_Pos: u32 = 22;
pub const CAN_F9R2_FB22_Msk: u32 = 0x1 << CAN_F9R2_FB22_Pos;
pub const CAN_F9R2_FB22: u32 = CAN_F9R2_FB22_Msk;
pub const CAN_F9R2_FB23_Pos: u32 = 23;
pub const CAN_F9R2_FB23_Msk: u32 = 0x1 << CAN_F9R2_FB23_Pos;
pub const CAN_F9R2_FB23: u32 = CAN_F9R2_FB23_Msk;
pub const CAN_F9R2_FB24_Pos: u32 = 24;
pub const CAN_F9R2_FB24_Msk: u32 = 0x1 << CAN_F9R2_FB24_Pos;
pub const CAN_F9R2_FB24: u32 = CAN_F9R2_FB24_Msk;
pub const CAN_F9R2_FB25_Pos: u32 = 25;
pub const CAN_F9R2_FB25_Msk: u32 = 0x1 << CAN_F9R2_FB25_Pos;
pub const CAN_F9R2_FB25: u32 = CAN_F9R2_FB25_Msk;
pub const CAN_F9R2_FB26_Pos: u32 = 26;
pub const CAN_F9R2_FB26_Msk: u32 = 0x1 << CAN_F9R2_FB26_Pos;
pub const CAN_F9R2_FB26: u32 = CAN_F9R2_FB26_Msk;
pub const CAN_F9R2_FB27_Pos: u32 = 27;
pub const CAN_F9R2_FB27_Msk: u32 = 0x1 << CAN_F9R2_FB27_Pos;
pub const CAN_F9R2_FB27: u32 = CAN_F9R2_FB27_Msk;
pub const CAN_F9R2_FB28_Pos: u32 = 28;
pub const CAN_F9R2_FB28_Msk: u32 = 0x1 << CAN_F9R2_FB28_Pos;
pub const CAN_F9R2_FB28: u32 = CAN_F9R2_FB28_Msk;
pub const CAN_F9R2_FB29_Pos: u32 = 29;
pub const CAN_F9R2_FB29_Msk: u32 = 0x1 << CAN_F9R2_FB29_Pos;
pub const CAN_F9R2_FB29: u32 = CAN_F9R2_FB29_Msk;
pub const CAN_F9R2_FB30_Pos: u32 = 30;
pub const CAN_F9R2_FB30_Msk: u32 = 0x1 << CAN_F9R2_FB30_Pos;
pub const CAN_F9R2_FB30: u32 = CAN_F9R2_FB30_Msk;
pub const CAN_F9R2_FB31_Pos: u32 = 31;
pub const CAN_F9R2_FB31_Msk: u32 = 0x1 << CAN_F9R2_FB31_Pos;
pub const CAN_F9R2_FB31: u32 = CAN_F9R2_FB31_Msk;
pub const CAN_F10R2_FB0_Pos: u32 = 0;
pub const CAN_F10R2_FB0_Msk: u32 = 0x1 << CAN_F10R2_FB0_Pos;
pub const CAN_F10R2_FB0: u32 = CAN_F10R2_FB0_Msk;
pub const CAN_F10R2_FB1_Pos: u32 = 1;
pub const CAN_F10R2_FB1_Msk: u32 = 0x1 << CAN_F10R2_FB1_Pos;
pub const CAN_F10R2_FB1: u32 = CAN_F10R2_FB1_Msk;
pub const CAN_F10R2_FB2_Pos: u32 = 2;
pub const CAN_F10R2_FB2_Msk: u32 = 0x1 << CAN_F10R2_FB2_Pos;
pub const CAN_F10R2_FB2: u32 = CAN_F10R2_FB2_Msk;
pub const CAN_F10R2_FB3_Pos: u32 = 3;
pub const CAN_F10R2_FB3_Msk: u32 = 0x1 << CAN_F10R2_FB3_Pos;
pub const CAN_F10R2_FB3: u32 = CAN_F10R2_FB3_Msk;
pub const CAN_F10R2_FB4_Pos: u32 = 4;
pub const CAN_F10R2_FB4_Msk: u32 = 0x1 << CAN_F10R2_FB4_Pos;
pub const CAN_F10R2_FB4: u32 = CAN_F10R2_FB4_Msk;
pub const CAN_F10R2_FB5_Pos: u32 = 5;
pub const CAN_F10R2_FB5_Msk: u32 = 0x1 << CAN_F10R2_FB5_Pos;
pub const CAN_F10R2_FB5: u32 = CAN_F10R2_FB5_Msk;
pub const CAN_F10R2_FB6_Pos: u32 = 6;
pub const CAN_F10R2_FB6_Msk: u32 = 0x1 << CAN_F10R2_FB6_Pos;
pub const CAN_F10R2_FB6: u32 = CAN_F10R2_FB6_Msk;
pub const CAN_F10R2_FB7_Pos: u32 = 7;
pub const CAN_F10R2_FB7_Msk: u32 = 0x1 << CAN_F10R2_FB7_Pos;
pub const CAN_F10R2_FB7: u32 = CAN_F10R2_FB7_Msk;
pub const CAN_F10R2_FB8_Pos: u32 = 8;
pub const CAN_F10R2_FB8_Msk: u32 = 0x1 << CAN_F10R2_FB8_Pos;
pub const CAN_F10R2_FB8: u32 = CAN_F10R2_FB8_Msk;
pub const CAN_F10R2_FB9_Pos: u32 = 9;
pub const CAN_F10R2_FB9_Msk: u32 = 0x1 << CAN_F10R2_FB9_Pos;
pub const CAN_F10R2_FB9: u32 = CAN_F10R2_FB9_Msk;
pub const CAN_F10R2_FB10_Pos: u32 = 10;
pub const CAN_F10R2_FB10_Msk: u32 = 0x1 << CAN_F10R2_FB10_Pos;
pub const CAN_F10R2_FB10: u32 = CAN_F10R2_FB10_Msk;
pub const CAN_F10R2_FB11_Pos: u32 = 11;
pub const CAN_F10R2_FB11_Msk: u32 = 0x1 << CAN_F10R2_FB11_Pos;
pub const CAN_F10R2_FB11: u32 = CAN_F10R2_FB11_Msk;
pub const CAN_F10R2_FB12_Pos: u32 = 12;
pub const CAN_F10R2_FB12_Msk: u32 = 0x1 << CAN_F10R2_FB12_Pos;
pub const CAN_F10R2_FB12: u32 = CAN_F10R2_FB12_Msk;
pub const CAN_F10R2_FB13_Pos: u32 = 13;
pub const CAN_F10R2_FB13_Msk: u32 = 0x1 << CAN_F10R2_FB13_Pos;
pub const CAN_F10R2_FB13: u32 = CAN_F10R2_FB13_Msk;
pub const CAN_F10R2_FB14_Pos: u32 = 14;
pub const CAN_F10R2_FB14_Msk: u32 = 0x1 << CAN_F10R2_FB14_Pos;
pub const CAN_F10R2_FB14: u32 = CAN_F10R2_FB14_Msk;
pub const CAN_F10R2_FB15_Pos: u32 = 15;
pub const CAN_F10R2_FB15_Msk: u32 = 0x1 << CAN_F10R2_FB15_Pos;
pub const CAN_F10R2_FB15: u32 = CAN_F10R2_FB15_Msk;
pub const CAN_F10R2_FB16_Pos: u32 = 16;
pub const CAN_F10R2_FB16_Msk: u32 = 0x1 << CAN_F10R2_FB16_Pos;
pub const CAN_F10R2_FB16: u32 = CAN_F10R2_FB16_Msk;
pub const CAN_F10R2_FB17_Pos: u32 = 17;
pub const CAN_F10R2_FB17_Msk: u32 = 0x1 << CAN_F10R2_FB17_Pos;
pub const CAN_F10R2_FB17: u32 = CAN_F10R2_FB17_Msk;
pub const CAN_F10R2_FB18_Pos: u32 = 18;
pub const CAN_F10R2_FB18_Msk: u32 = 0x1 << CAN_F10R2_FB18_Pos;
pub const CAN_F10R2_FB18: u32 = CAN_F10R2_FB18_Msk;
pub const CAN_F10R2_FB19_Pos: u32 = 19;
pub const CAN_F10R2_FB19_Msk: u32 = 0x1 << CAN_F10R2_FB19_Pos;
pub const CAN_F10R2_FB19: u32 = CAN_F10R2_FB19_Msk;
pub const CAN_F10R2_FB20_Pos: u32 = 20;
pub const CAN_F10R2_FB20_Msk: u32 = 0x1 << CAN_F10R2_FB20_Pos;
pub const CAN_F10R2_FB20: u32 = CAN_F10R2_FB20_Msk;
pub const CAN_F10R2_FB21_Pos: u32 = 21;
pub const CAN_F10R2_FB21_Msk: u32 = 0x1 << CAN_F10R2_FB21_Pos;
pub const CAN_F10R2_FB21: u32 = CAN_F10R2_FB21_Msk;
pub const CAN_F10R2_FB22_Pos: u32 = 22;
pub const CAN_F10R2_FB22_Msk: u32 = 0x1 << CAN_F10R2_FB22_Pos;
pub const CAN_F10R2_FB22: u32 = CAN_F10R2_FB22_Msk;
pub const CAN_F10R2_FB23_Pos: u32 = 23;
pub const CAN_F10R2_FB23_Msk: u32 = 0x1 << CAN_F10R2_FB23_Pos;
pub const CAN_F10R2_FB23: u32 = CAN_F10R2_FB23_Msk;
pub const CAN_F10R2_FB24_Pos: u32 = 24;
pub const CAN_F10R2_FB24_Msk: u32 = 0x1 << CAN_F10R2_FB24_Pos;
pub const CAN_F10R2_FB24: u32 = CAN_F10R2_FB24_Msk;
pub const CAN_F10R2_FB25_Pos: u32 = 25;
pub const CAN_F10R2_FB25_Msk: u32 = 0x1 << CAN_F10R2_FB25_Pos;
pub const CAN_F10R2_FB25: u32 = CAN_F10R2_FB25_Msk;
pub const CAN_F10R2_FB26_Pos: u32 = 26;
pub const CAN_F10R2_FB26_Msk: u32 = 0x1 << CAN_F10R2_FB26_Pos;
pub const CAN_F10R2_FB26: u32 = CAN_F10R2_FB26_Msk;
pub const CAN_F10R2_FB27_Pos: u32 = 27;
pub const CAN_F10R2_FB27_Msk: u32 = 0x1 << CAN_F10R2_FB27_Pos;
pub const CAN_F10R2_FB27: u32 = CAN_F10R2_FB27_Msk;
pub const CAN_F10R2_FB28_Pos: u32 = 28;
pub const CAN_F10R2_FB28_Msk: u32 = 0x1 << CAN_F10R2_FB28_Pos;
pub const CAN_F10R2_FB28: u32 = CAN_F10R2_FB28_Msk;
pub const CAN_F10R2_FB29_Pos: u32 = 29;
pub const CAN_F10R2_FB29_Msk: u32 = 0x1 << CAN_F10R2_FB29_Pos;
pub const CAN_F10R2_FB29: u32 = CAN_F10R2_FB29_Msk;
pub const CAN_F10R2_FB30_Pos: u32 = 30;
pub const CAN_F10R2_FB30_Msk: u32 = 0x1 << CAN_F10R2_FB30_Pos;
pub const CAN_F10R2_FB30: u32 = CAN_F10R2_FB30_Msk;
pub const CAN_F10R2_FB31_Pos: u32 = 31;
pub const CAN_F10R2_FB31_Msk: u32 = 0x1 << CAN_F10R2_FB31_Pos;
pub const CAN_F10R2_FB31: u32 = CAN_F10R2_FB31_Msk;
pub const CAN_F11R2_FB0_Pos: u32 = 0;
pub const CAN_F11R2_FB0_Msk: u32 = 0x1 << CAN_F11R2_FB0_Pos;
pub const CAN_F11R2_FB0: u32 = CAN_F11R2_FB0_Msk;
pub const CAN_F11R2_FB1_Pos: u32 = 1;
pub const CAN_F11R2_FB1_Msk: u32 = 0x1 << CAN_F11R2_FB1_Pos;
pub const CAN_F11R2_FB1: u32 = CAN_F11R2_FB1_Msk;
pub const CAN_F11R2_FB2_Pos: u32 = 2;
pub const CAN_F11R2_FB2_Msk: u32 = 0x1 << CAN_F11R2_FB2_Pos;
pub const CAN_F11R2_FB2: u32 = CAN_F11R2_FB2_Msk;
pub const CAN_F11R2_FB3_Pos: u32 = 3;
pub const CAN_F11R2_FB3_Msk: u32 = 0x1 << CAN_F11R2_FB3_Pos;
pub const CAN_F11R2_FB3: u32 = CAN_F11R2_FB3_Msk;
pub const CAN_F11R2_FB4_Pos: u32 = 4;
pub const CAN_F11R2_FB4_Msk: u32 = 0x1 << CAN_F11R2_FB4_Pos;
pub const CAN_F11R2_FB4: u32 = CAN_F11R2_FB4_Msk;
pub const CAN_F11R2_FB5_Pos: u32 = 5;
pub const CAN_F11R2_FB5_Msk: u32 = 0x1 << CAN_F11R2_FB5_Pos;
pub const CAN_F11R2_FB5: u32 = CAN_F11R2_FB5_Msk;
pub const CAN_F11R2_FB6_Pos: u32 = 6;
pub const CAN_F11R2_FB6_Msk: u32 = 0x1 << CAN_F11R2_FB6_Pos;
pub const CAN_F11R2_FB6: u32 = CAN_F11R2_FB6_Msk;
pub const CAN_F11R2_FB7_Pos: u32 = 7;
pub const CAN_F11R2_FB7_Msk: u32 = 0x1 << CAN_F11R2_FB7_Pos;
pub const CAN_F11R2_FB7: u32 = CAN_F11R2_FB7_Msk;
pub const CAN_F11R2_FB8_Pos: u32 = 8;
pub const CAN_F11R2_FB8_Msk: u32 = 0x1 << CAN_F11R2_FB8_Pos;
pub const CAN_F11R2_FB8: u32 = CAN_F11R2_FB8_Msk;
pub const CAN_F11R2_FB9_Pos: u32 = 9;
pub const CAN_F11R2_FB9_Msk: u32 = 0x1 << CAN_F11R2_FB9_Pos;
pub const CAN_F11R2_FB9: u32 = CAN_F11R2_FB9_Msk;
pub const CAN_F11R2_FB10_Pos: u32 = 10;
pub const CAN_F11R2_FB10_Msk: u32 = 0x1 << CAN_F11R2_FB10_Pos;
pub const CAN_F11R2_FB10: u32 = CAN_F11R2_FB10_Msk;
pub const CAN_F11R2_FB11_Pos: u32 = 11;
pub const CAN_F11R2_FB11_Msk: u32 = 0x1 << CAN_F11R2_FB11_Pos;
pub const CAN_F11R2_FB11: u32 = CAN_F11R2_FB11_Msk;
pub const CAN_F11R2_FB12_Pos: u32 = 12;
pub const CAN_F11R2_FB12_Msk: u32 = 0x1 << CAN_F11R2_FB12_Pos;
pub const CAN_F11R2_FB12: u32 = CAN_F11R2_FB12_Msk;
pub const CAN_F11R2_FB13_Pos: u32 = 13;
pub const CAN_F11R2_FB13_Msk: u32 = 0x1 << CAN_F11R2_FB13_Pos;
pub const CAN_F11R2_FB13: u32 = CAN_F11R2_FB13_Msk;
pub const CAN_F11R2_FB14_Pos: u32 = 14;
pub const CAN_F11R2_FB14_Msk: u32 = 0x1 << CAN_F11R2_FB14_Pos;
pub const CAN_F11R2_FB14: u32 = CAN_F11R2_FB14_Msk;
pub const CAN_F11R2_FB15_Pos: u32 = 15;
pub const CAN_F11R2_FB15_Msk: u32 = 0x1 << CAN_F11R2_FB15_Pos;
pub const CAN_F11R2_FB15: u32 = CAN_F11R2_FB15_Msk;
pub const CAN_F11R2_FB16_Pos: u32 = 16;
pub const CAN_F11R2_FB16_Msk: u32 = 0x1 << CAN_F11R2_FB16_Pos;
pub const CAN_F11R2_FB16: u32 = CAN_F11R2_FB16_Msk;
pub const CAN_F11R2_FB17_Pos: u32 = 17;
pub const CAN_F11R2_FB17_Msk: u32 = 0x1 << CAN_F11R2_FB17_Pos;
pub const CAN_F11R2_FB17: u32 = CAN_F11R2_FB17_Msk;
pub const CAN_F11R2_FB18_Pos: u32 = 18;
pub const CAN_F11R2_FB18_Msk: u32 = 0x1 << CAN_F11R2_FB18_Pos;
pub const CAN_F11R2_FB18: u32 = CAN_F11R2_FB18_Msk;
pub const CAN_F11R2_FB19_Pos: u32 = 19;
pub const CAN_F11R2_FB19_Msk: u32 = 0x1 << CAN_F11R2_FB19_Pos;
pub const CAN_F11R2_FB19: u32 = CAN_F11R2_FB19_Msk;
pub const CAN_F11R2_FB20_Pos: u32 = 20;
pub const CAN_F11R2_FB20_Msk: u32 = 0x1 << CAN_F11R2_FB20_Pos;
pub const CAN_F11R2_FB20: u32 = CAN_F11R2_FB20_Msk;
pub const CAN_F11R2_FB21_Pos: u32 = 21;
pub const CAN_F11R2_FB21_Msk: u32 = 0x1 << CAN_F11R2_FB21_Pos;
pub const CAN_F11R2_FB21: u32 = CAN_F11R2_FB21_Msk;
pub const CAN_F11R2_FB22_Pos: u32 = 22;
pub const CAN_F11R2_FB22_Msk: u32 = 0x1 << CAN_F11R2_FB22_Pos;
pub const CAN_F11R2_FB22: u32 = CAN_F11R2_FB22_Msk;
pub const CAN_F11R2_FB23_Pos: u32 = 23;
pub const CAN_F11R2_FB23_Msk: u32 = 0x1 << CAN_F11R2_FB23_Pos;
pub const CAN_F11R2_FB23: u32 = CAN_F11R2_FB23_Msk;
pub const CAN_F11R2_FB24_Pos: u32 = 24;
pub const CAN_F11R2_FB24_Msk: u32 = 0x1 << CAN_F11R2_FB24_Pos;
pub const CAN_F11R2_FB24: u32 = CAN_F11R2_FB24_Msk;
pub const CAN_F11R2_FB25_Pos: u32 = 25;
pub const CAN_F11R2_FB25_Msk: u32 = 0x1 << CAN_F11R2_FB25_Pos;
pub const CAN_F11R2_FB25: u32 = CAN_F11R2_FB25_Msk;
pub const CAN_F11R2_FB26_Pos: u32 = 26;
pub const CAN_F11R2_FB26_Msk: u32 = 0x1 << CAN_F11R2_FB26_Pos;
pub const CAN_F11R2_FB26: u32 = CAN_F11R2_FB26_Msk;
pub const CAN_F11R2_FB27_Pos: u32 = 27;
pub const CAN_F11R2_FB27_Msk: u32 = 0x1 << CAN_F11R2_FB27_Pos;
pub const CAN_F11R2_FB27: u32 = CAN_F11R2_FB27_Msk;
pub const CAN_F11R2_FB28_Pos: u32 = 28;
pub const CAN_F11R2_FB28_Msk: u32 = 0x1 << CAN_F11R2_FB28_Pos;
pub const CAN_F11R2_FB28: u32 = CAN_F11R2_FB28_Msk;
pub const CAN_F11R2_FB29_Pos: u32 = 29;
pub const CAN_F11R2_FB29_Msk: u32 = 0x1 << CAN_F11R2_FB29_Pos;
pub const CAN_F11R2_FB29: u32 = CAN_F11R2_FB29_Msk;
pub const CAN_F11R2_FB30_Pos: u32 = 30;
pub const CAN_F11R2_FB30_Msk: u32 = 0x1 << CAN_F11R2_FB30_Pos;
pub const CAN_F11R2_FB30: u32 = CAN_F11R2_FB30_Msk;
pub const CAN_F11R2_FB31_Pos: u32 = 31;
pub const CAN_F11R2_FB31_Msk: u32 = 0x1 << CAN_F11R2_FB31_Pos;
pub const CAN_F11R2_FB31: u32 = CAN_F11R2_FB31_Msk;
pub const CAN_F12R2_FB0_Pos: u32 = 0;
pub const CAN_F12R2_FB0_Msk: u32 = 0x1 << CAN_F12R2_FB0_Pos;
pub const CAN_F12R2_FB0: u32 = CAN_F12R2_FB0_Msk;
pub const CAN_F12R2_FB1_Pos: u32 = 1;
pub const CAN_F12R2_FB1_Msk: u32 = 0x1 << CAN_F12R2_FB1_Pos;
pub const CAN_F12R2_FB1: u32 = CAN_F12R2_FB1_Msk;
pub const CAN_F12R2_FB2_Pos: u32 = 2;
pub const CAN_F12R2_FB2_Msk: u32 = 0x1 << CAN_F12R2_FB2_Pos;
pub const CAN_F12R2_FB2: u32 = CAN_F12R2_FB2_Msk;
pub const CAN_F12R2_FB3_Pos: u32 = 3;
pub const CAN_F12R2_FB3_Msk: u32 = 0x1 << CAN_F12R2_FB3_Pos;
pub const CAN_F12R2_FB3: u32 = CAN_F12R2_FB3_Msk;
pub const CAN_F12R2_FB4_Pos: u32 = 4;
pub const CAN_F12R2_FB4_Msk: u32 = 0x1 << CAN_F12R2_FB4_Pos;
pub const CAN_F12R2_FB4: u32 = CAN_F12R2_FB4_Msk;
pub const CAN_F12R2_FB5_Pos: u32 = 5;
pub const CAN_F12R2_FB5_Msk: u32 = 0x1 << CAN_F12R2_FB5_Pos;
pub const CAN_F12R2_FB5: u32 = CAN_F12R2_FB5_Msk;
pub const CAN_F12R2_FB6_Pos: u32 = 6;
pub const CAN_F12R2_FB6_Msk: u32 = 0x1 << CAN_F12R2_FB6_Pos;
pub const CAN_F12R2_FB6: u32 = CAN_F12R2_FB6_Msk;
pub const CAN_F12R2_FB7_Pos: u32 = 7;
pub const CAN_F12R2_FB7_Msk: u32 = 0x1 << CAN_F12R2_FB7_Pos;
pub const CAN_F12R2_FB7: u32 = CAN_F12R2_FB7_Msk;
pub const CAN_F12R2_FB8_Pos: u32 = 8;
pub const CAN_F12R2_FB8_Msk: u32 = 0x1 << CAN_F12R2_FB8_Pos;
pub const CAN_F12R2_FB8: u32 = CAN_F12R2_FB8_Msk;
pub const CAN_F12R2_FB9_Pos: u32 = 9;
pub const CAN_F12R2_FB9_Msk: u32 = 0x1 << CAN_F12R2_FB9_Pos;
pub const CAN_F12R2_FB9: u32 = CAN_F12R2_FB9_Msk;
pub const CAN_F12R2_FB10_Pos: u32 = 10;
pub const CAN_F12R2_FB10_Msk: u32 = 0x1 << CAN_F12R2_FB10_Pos;
pub const CAN_F12R2_FB10: u32 = CAN_F12R2_FB10_Msk;
pub const CAN_F12R2_FB11_Pos: u32 = 11;
pub const CAN_F12R2_FB11_Msk: u32 = 0x1 << CAN_F12R2_FB11_Pos;
pub const CAN_F12R2_FB11: u32 = CAN_F12R2_FB11_Msk;
pub const CAN_F12R2_FB12_Pos: u32 = 12;
pub const CAN_F12R2_FB12_Msk: u32 = 0x1 << CAN_F12R2_FB12_Pos;
pub const CAN_F12R2_FB12: u32 = CAN_F12R2_FB12_Msk;
pub const CAN_F12R2_FB13_Pos: u32 = 13;
pub const CAN_F12R2_FB13_Msk: u32 = 0x1 << CAN_F12R2_FB13_Pos;
pub const CAN_F12R2_FB13: u32 = CAN_F12R2_FB13_Msk;
pub const CAN_F12R2_FB14_Pos: u32 = 14;
pub const CAN_F12R2_FB14_Msk: u32 = 0x1 << CAN_F12R2_FB14_Pos;
pub const CAN_F12R2_FB14: u32 = CAN_F12R2_FB14_Msk;
pub const CAN_F12R2_FB15_Pos: u32 = 15;
pub const CAN_F12R2_FB15_Msk: u32 = 0x1 << CAN_F12R2_FB15_Pos;
pub const CAN_F12R2_FB15: u32 = CAN_F12R2_FB15_Msk;
pub const CAN_F12R2_FB16_Pos: u32 = 16;
pub const CAN_F12R2_FB16_Msk: u32 = 0x1 << CAN_F12R2_FB16_Pos;
pub const CAN_F12R2_FB16: u32 = CAN_F12R2_FB16_Msk;
pub const CAN_F12R2_FB17_Pos: u32 = 17;
pub const CAN_F12R2_FB17_Msk: u32 = 0x1 << CAN_F12R2_FB17_Pos;
pub const CAN_F12R2_FB17: u32 = CAN_F12R2_FB17_Msk;
pub const CAN_F12R2_FB18_Pos: u32 = 18;
pub const CAN_F12R2_FB18_Msk: u32 = 0x1 << CAN_F12R2_FB18_Pos;
pub const CAN_F12R2_FB18: u32 = CAN_F12R2_FB18_Msk;
pub const CAN_F12R2_FB19_Pos: u32 = 19;
pub const CAN_F12R2_FB19_Msk: u32 = 0x1 << CAN_F12R2_FB19_Pos;
pub const CAN_F12R2_FB19: u32 = CAN_F12R2_FB19_Msk;
pub const CAN_F12R2_FB20_Pos: u32 = 20;
pub const CAN_F12R2_FB20_Msk: u32 = 0x1 << CAN_F12R2_FB20_Pos;
pub const CAN_F12R2_FB20: u32 = CAN_F12R2_FB20_Msk;
pub const CAN_F12R2_FB21_Pos: u32 = 21;
pub const CAN_F12R2_FB21_Msk: u32 = 0x1 << CAN_F12R2_FB21_Pos;
pub const CAN_F12R2_FB21: u32 = CAN_F12R2_FB21_Msk;
pub const CAN_F12R2_FB22_Pos: u32 = 22;
pub const CAN_F12R2_FB22_Msk: u32 = 0x1 << CAN_F12R2_FB22_Pos;
pub const CAN_F12R2_FB22: u32 = CAN_F12R2_FB22_Msk;
pub const CAN_F12R2_FB23_Pos: u32 = 23;
pub const CAN_F12R2_FB23_Msk: u32 = 0x1 << CAN_F12R2_FB23_Pos;
pub const CAN_F12R2_FB23: u32 = CAN_F12R2_FB23_Msk;
pub const CAN_F12R2_FB24_Pos: u32 = 24;
pub const CAN_F12R2_FB24_Msk: u32 = 0x1 << CAN_F12R2_FB24_Pos;
pub const CAN_F12R2_FB24: u32 = CAN_F12R2_FB24_Msk;
pub const CAN_F12R2_FB25_Pos: u32 = 25;
pub const CAN_F12R2_FB25_Msk: u32 = 0x1 << CAN_F12R2_FB25_Pos;
pub const CAN_F12R2_FB25: u32 = CAN_F12R2_FB25_Msk;
pub const CAN_F12R2_FB26_Pos: u32 = 26;
pub const CAN_F12R2_FB26_Msk: u32 = 0x1 << CAN_F12R2_FB26_Pos;
pub const CAN_F12R2_FB26: u32 = CAN_F12R2_FB26_Msk;
pub const CAN_F12R2_FB27_Pos: u32 = 27;
pub const CAN_F12R2_FB27_Msk: u32 = 0x1 << CAN_F12R2_FB27_Pos;
pub const CAN_F12R2_FB27: u32 = CAN_F12R2_FB27_Msk;
pub const CAN_F12R2_FB28_Pos: u32 = 28;
pub const CAN_F12R2_FB28_Msk: u32 = 0x1 << CAN_F12R2_FB28_Pos;
pub const CAN_F12R2_FB28: u32 = CAN_F12R2_FB28_Msk;
pub const CAN_F12R2_FB29_Pos: u32 = 29;
pub const CAN_F12R2_FB29_Msk: u32 = 0x1 << CAN_F12R2_FB29_Pos;
pub const CAN_F12R2_FB29: u32 = CAN_F12R2_FB29_Msk;
pub const CAN_F12R2_FB30_Pos: u32 = 30;
pub const CAN_F12R2_FB30_Msk: u32 = 0x1 << CAN_F12R2_FB30_Pos;
pub const CAN_F12R2_FB30: u32 = CAN_F12R2_FB30_Msk;
pub const CAN_F12R2_FB31_Pos: u32 = 31;
pub const CAN_F12R2_FB31_Msk: u32 = 0x1 << CAN_F12R2_FB31_Pos;
pub const CAN_F12R2_FB31: u32 = CAN_F12R2_FB31_Msk;
pub const CAN_F13R2_FB0_Pos: u32 = 0;
pub const CAN_F13R2_FB0_Msk: u32 = 0x1 << CAN_F13R2_FB0_Pos;
pub const CAN_F13R2_FB0: u32 = CAN_F13R2_FB0_Msk;
pub const CAN_F13R2_FB1_Pos: u32 = 1;
pub const CAN_F13R2_FB1_Msk: u32 = 0x1 << CAN_F13R2_FB1_Pos;
pub const CAN_F13R2_FB1: u32 = CAN_F13R2_FB1_Msk;
pub const CAN_F13R2_FB2_Pos: u32 = 2;
pub const CAN_F13R2_FB2_Msk: u32 = 0x1 << CAN_F13R2_FB2_Pos;
pub const CAN_F13R2_FB2: u32 = CAN_F13R2_FB2_Msk;
pub const CAN_F13R2_FB3_Pos: u32 = 3;
pub const CAN_F13R2_FB3_Msk: u32 = 0x1 << CAN_F13R2_FB3_Pos;
pub const CAN_F13R2_FB3: u32 = CAN_F13R2_FB3_Msk;
pub const CAN_F13R2_FB4_Pos: u32 = 4;
pub const CAN_F13R2_FB4_Msk: u32 = 0x1 << CAN_F13R2_FB4_Pos;
pub const CAN_F13R2_FB4: u32 = CAN_F13R2_FB4_Msk;
pub const CAN_F13R2_FB5_Pos: u32 = 5;
pub const CAN_F13R2_FB5_Msk: u32 = 0x1 << CAN_F13R2_FB5_Pos;
pub const CAN_F13R2_FB5: u32 = CAN_F13R2_FB5_Msk;
pub const CAN_F13R2_FB6_Pos: u32 = 6;
pub const CAN_F13R2_FB6_Msk: u32 = 0x1 << CAN_F13R2_FB6_Pos;
pub const CAN_F13R2_FB6: u32 = CAN_F13R2_FB6_Msk;
pub const CAN_F13R2_FB7_Pos: u32 = 7;
pub const CAN_F13R2_FB7_Msk: u32 = 0x1 << CAN_F13R2_FB7_Pos;
pub const CAN_F13R2_FB7: u32 = CAN_F13R2_FB7_Msk;
pub const CAN_F13R2_FB8_Pos: u32 = 8;
pub const CAN_F13R2_FB8_Msk: u32 = 0x1 << CAN_F13R2_FB8_Pos;
pub const CAN_F13R2_FB8: u32 = CAN_F13R2_FB8_Msk;
pub const CAN_F13R2_FB9_Pos: u32 = 9;
pub const CAN_F13R2_FB9_Msk: u32 = 0x1 << CAN_F13R2_FB9_Pos;
pub const CAN_F13R2_FB9: u32 = CAN_F13R2_FB9_Msk;
pub const CAN_F13R2_FB10_Pos: u32 = 10;
pub const CAN_F13R2_FB10_Msk: u32 = 0x1 << CAN_F13R2_FB10_Pos;
pub const CAN_F13R2_FB10: u32 = CAN_F13R2_FB10_Msk;
pub const CAN_F13R2_FB11_Pos: u32 = 11;
pub const CAN_F13R2_FB11_Msk: u32 = 0x1 << CAN_F13R2_FB11_Pos;
pub const CAN_F13R2_FB11: u32 = CAN_F13R2_FB11_Msk;
pub const CAN_F13R2_FB12_Pos: u32 = 12;
pub const CAN_F13R2_FB12_Msk: u32 = 0x1 << CAN_F13R2_FB12_Pos;
pub const CAN_F13R2_FB12: u32 = CAN_F13R2_FB12_Msk;
pub const CAN_F13R2_FB13_Pos: u32 = 13;
pub const CAN_F13R2_FB13_Msk: u32 = 0x1 << CAN_F13R2_FB13_Pos;
pub const CAN_F13R2_FB13: u32 = CAN_F13R2_FB13_Msk;
pub const CAN_F13R2_FB14_Pos: u32 = 14;
pub const CAN_F13R2_FB14_Msk: u32 = 0x1 << CAN_F13R2_FB14_Pos;
pub const CAN_F13R2_FB14: u32 = CAN_F13R2_FB14_Msk;
pub const CAN_F13R2_FB15_Pos: u32 = 15;
pub const CAN_F13R2_FB15_Msk: u32 = 0x1 << CAN_F13R2_FB15_Pos;
pub const CAN_F13R2_FB15: u32 = CAN_F13R2_FB15_Msk;
pub const CAN_F13R2_FB16_Pos: u32 = 16;
pub const CAN_F13R2_FB16_Msk: u32 = 0x1 << CAN_F13R2_FB16_Pos;
pub const CAN_F13R2_FB16: u32 = CAN_F13R2_FB16_Msk;
pub const CAN_F13R2_FB17_Pos: u32 = 17;
pub const CAN_F13R2_FB17_Msk: u32 = 0x1 << CAN_F13R2_FB17_Pos;
pub const CAN_F13R2_FB17: u32 = CAN_F13R2_FB17_Msk;
pub const CAN_F13R2_FB18_Pos: u32 = 18;
pub const CAN_F13R2_FB18_Msk: u32 = 0x1 << CAN_F13R2_FB18_Pos;
pub const CAN_F13R2_FB18: u32 = CAN_F13R2_FB18_Msk;
pub const CAN_F13R2_FB19_Pos: u32 = 19;
pub const CAN_F13R2_FB19_Msk: u32 = 0x1 << CAN_F13R2_FB19_Pos;
pub const CAN_F13R2_FB19: u32 = CAN_F13R2_FB19_Msk;
pub const CAN_F13R2_FB20_Pos: u32 = 20;
pub const CAN_F13R2_FB20_Msk: u32 = 0x1 << CAN_F13R2_FB20_Pos;
pub const CAN_F13R2_FB20: u32 = CAN_F13R2_FB20_Msk;
pub const CAN_F13R2_FB21_Pos: u32 = 21;
pub const CAN_F13R2_FB21_Msk: u32 = 0x1 << CAN_F13R2_FB21_Pos;
pub const CAN_F13R2_FB21: u32 = CAN_F13R2_FB21_Msk;
pub const CAN_F13R2_FB22_Pos: u32 = 22;
pub const CAN_F13R2_FB22_Msk: u32 = 0x1 << CAN_F13R2_FB22_Pos;
pub const CAN_F13R2_FB22: u32 = CAN_F13R2_FB22_Msk;
pub const CAN_F13R2_FB23_Pos: u32 = 23;
pub const CAN_F13R2_FB23_Msk: u32 = 0x1 << CAN_F13R2_FB23_Pos;
pub const CAN_F13R2_FB23: u32 = CAN_F13R2_FB23_Msk;
pub const CAN_F13R2_FB24_Pos: u32 = 24;
pub const CAN_F13R2_FB24_Msk: u32 = 0x1 << CAN_F13R2_FB24_Pos;
pub const CAN_F13R2_FB24: u32 = CAN_F13R2_FB24_Msk;
pub const CAN_F13R2_FB25_Pos: u32 = 25;
pub const CAN_F13R2_FB25_Msk: u32 = 0x1 << CAN_F13R2_FB25_Pos;
pub const CAN_F13R2_FB25: u32 = CAN_F13R2_FB25_Msk;
pub const CAN_F13R2_FB26_Pos: u32 = 26;
pub const CAN_F13R2_FB26_Msk: u32 = 0x1 << CAN_F13R2_FB26_Pos;
pub const CAN_F13R2_FB26: u32 = CAN_F13R2_FB26_Msk;
pub const CAN_F13R2_FB27_Pos: u32 = 27;
pub const CAN_F13R2_FB27_Msk: u32 = 0x1 << CAN_F13R2_FB27_Pos;
pub const CAN_F13R2_FB27: u32 = CAN_F13R2_FB27_Msk;
pub const CAN_F13R2_FB28_Pos: u32 = 28;
pub const CAN_F13R2_FB28_Msk: u32 = 0x1 << CAN_F13R2_FB28_Pos;
pub const CAN_F13R2_FB28: u32 = CAN_F13R2_FB28_Msk;
pub const CAN_F13R2_FB29_Pos: u32 = 29;
pub const CAN_F13R2_FB29_Msk: u32 = 0x1 << CAN_F13R2_FB29_Pos;
pub const CAN_F13R2_FB29: u32 = CAN_F13R2_FB29_Msk;
pub const CAN_F13R2_FB30_Pos: u32 = 30;
pub const CAN_F13R2_FB30_Msk: u32 = 0x1 << CAN_F13R2_FB30_Pos;
pub const CAN_F13R2_FB30: u32 = CAN_F13R2_FB30_Msk;
pub const CAN_F13R2_FB31_Pos: u32 = 31;
pub const CAN_F13R2_FB31_Msk: u32 = 0x1 << CAN_F13R2_FB31_Pos;
pub const CAN_F13R2_FB31: u32 = CAN_F13R2_FB31_Msk;
pub const CRC_DR_DR_Pos: u32 = 0;
pub const CRC_DR_DR_Msk: u32 = 0xFFFFFFFF << CRC_DR_DR_Pos;
pub const CRC_DR_DR: u32 = CRC_DR_DR_Msk;
pub const CRC_IDR_IDR_Pos: u32 = 0;
pub const CRC_IDR_IDR_Msk: u32 = 0xFF << CRC_IDR_IDR_Pos;
pub const CRC_IDR_IDR: u32 = CRC_IDR_IDR_Msk;
pub const CRC_CR_RESET_Pos: u32 = 0;
pub const CRC_CR_RESET_Msk: u32 = 0x1 << CRC_CR_RESET_Pos;
pub const CRC_CR_RESET: u32 = CRC_CR_RESET_Msk;
pub const DAC_CR_EN1_Pos: u32 = 0;
pub const DAC_CR_EN1_Msk: u32 = 0x1 << DAC_CR_EN1_Pos;
pub const DAC_CR_EN1: u32 = DAC_CR_EN1_Msk;
pub const DAC_CR_BOFF1_Pos: u32 = 1;
pub const DAC_CR_BOFF1_Msk: u32 = 0x1 << DAC_CR_BOFF1_Pos;
pub const DAC_CR_BOFF1: u32 = DAC_CR_BOFF1_Msk;
pub const DAC_CR_TEN1_Pos: u32 = 2;
pub const DAC_CR_TEN1_Msk: u32 = 0x1 << DAC_CR_TEN1_Pos;
pub const DAC_CR_TEN1: u32 = DAC_CR_TEN1_Msk;
pub const DAC_CR_TSEL1_Pos: u32 = 3;
pub const DAC_CR_TSEL1_Msk: u32 = 0x7 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1: u32 = DAC_CR_TSEL1_Msk;
pub const DAC_CR_TSEL1_0: u32 = 0x1 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1_1: u32 = 0x2 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1_2: u32 = 0x4 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_WAVE1_Pos: u32 = 6;
pub const DAC_CR_WAVE1_Msk: u32 = 0x3 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_WAVE1: u32 = DAC_CR_WAVE1_Msk;
pub const DAC_CR_WAVE1_0: u32 = 0x1 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_WAVE1_1: u32 = 0x2 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_MAMP1_Pos: u32 = 8;
pub const DAC_CR_MAMP1_Msk: u32 = 0xF << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1: u32 = DAC_CR_MAMP1_Msk;
pub const DAC_CR_MAMP1_0: u32 = 0x1 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_1: u32 = 0x2 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_2: u32 = 0x4 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_3: u32 = 0x8 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_DMAEN1_Pos: u32 = 12;
pub const DAC_CR_DMAEN1_Msk: u32 = 0x1 << DAC_CR_DMAEN1_Pos;
pub const DAC_CR_DMAEN1: u32 = DAC_CR_DMAEN1_Msk;
pub const DAC_CR_DMAUDRIE1_Pos: u32 = 13;
pub const DAC_CR_DMAUDRIE1_Msk: u32 = 0x1 << DAC_CR_DMAUDRIE1_Pos;
pub const DAC_CR_DMAUDRIE1: u32 = DAC_CR_DMAUDRIE1_Msk;
pub const DAC_CR_EN2_Pos: u32 = 16;
pub const DAC_CR_EN2_Msk: u32 = 0x1 << DAC_CR_EN2_Pos;
pub const DAC_CR_EN2: u32 = DAC_CR_EN2_Msk;
pub const DAC_CR_BOFF2_Pos: u32 = 17;
pub const DAC_CR_BOFF2_Msk: u32 = 0x1 << DAC_CR_BOFF2_Pos;
pub const DAC_CR_BOFF2: u32 = DAC_CR_BOFF2_Msk;
pub const DAC_CR_TEN2_Pos: u32 = 18;
pub const DAC_CR_TEN2_Msk: u32 = 0x1 << DAC_CR_TEN2_Pos;
pub const DAC_CR_TEN2: u32 = DAC_CR_TEN2_Msk;
pub const DAC_CR_TSEL2_Pos: u32 = 19;
pub const DAC_CR_TSEL2_Msk: u32 = 0x7 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2: u32 = DAC_CR_TSEL2_Msk;
pub const DAC_CR_TSEL2_0: u32 = 0x1 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2_1: u32 = 0x2 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2_2: u32 = 0x4 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_WAVE2_Pos: u32 = 22;
pub const DAC_CR_WAVE2_Msk: u32 = 0x3 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_WAVE2: u32 = DAC_CR_WAVE2_Msk;
pub const DAC_CR_WAVE2_0: u32 = 0x1 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_WAVE2_1: u32 = 0x2 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_MAMP2_Pos: u32 = 24;
pub const DAC_CR_MAMP2_Msk: u32 = 0xF << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2: u32 = DAC_CR_MAMP2_Msk;
pub const DAC_CR_MAMP2_0: u32 = 0x1 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_1: u32 = 0x2 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_2: u32 = 0x4 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_3: u32 = 0x8 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_DMAEN2_Pos: u32 = 28;
pub const DAC_CR_DMAEN2_Msk: u32 = 0x1 << DAC_CR_DMAEN2_Pos;
pub const DAC_CR_DMAEN2: u32 = DAC_CR_DMAEN2_Msk;
pub const DAC_CR_DMAUDRIE2_Pos: u32 = 29;
pub const DAC_CR_DMAUDRIE2_Msk: u32 = 0x1 << DAC_CR_DMAUDRIE2_Pos;
pub const DAC_CR_DMAUDRIE2: u32 = DAC_CR_DMAUDRIE2_Msk;
pub const DAC_SWTRIGR_SWTRIG1_Pos: u32 = 0;
pub const DAC_SWTRIGR_SWTRIG1_Msk: u32 = 0x1 << DAC_SWTRIGR_SWTRIG1_Pos;
pub const DAC_SWTRIGR_SWTRIG1: u32 = DAC_SWTRIGR_SWTRIG1_Msk;
pub const DAC_SWTRIGR_SWTRIG2_Pos: u32 = 1;
pub const DAC_SWTRIGR_SWTRIG2_Msk: u32 = 0x1 << DAC_SWTRIGR_SWTRIG2_Pos;
pub const DAC_SWTRIGR_SWTRIG2: u32 = DAC_SWTRIGR_SWTRIG2_Msk;
pub const DAC_DHR12R1_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR12R1_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12R1_DACC1DHR_Pos;
pub const DAC_DHR12R1_DACC1DHR: u32 = DAC_DHR12R1_DACC1DHR_Msk;
pub const DAC_DHR12L1_DACC1DHR_Pos: u32 = 4;
pub const DAC_DHR12L1_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12L1_DACC1DHR_Pos;
pub const DAC_DHR12L1_DACC1DHR: u32 = DAC_DHR12L1_DACC1DHR_Msk;
pub const DAC_DHR8R1_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR8R1_DACC1DHR_Msk: u32 = 0xFF << DAC_DHR8R1_DACC1DHR_Pos;
pub const DAC_DHR8R1_DACC1DHR: u32 = DAC_DHR8R1_DACC1DHR_Msk;
pub const DAC_DHR12R2_DACC2DHR_Pos: u32 = 0;
pub const DAC_DHR12R2_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12R2_DACC2DHR_Pos;
pub const DAC_DHR12R2_DACC2DHR: u32 = DAC_DHR12R2_DACC2DHR_Msk;
pub const DAC_DHR12L2_DACC2DHR_Pos: u32 = 4;
pub const DAC_DHR12L2_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12L2_DACC2DHR_Pos;
pub const DAC_DHR12L2_DACC2DHR: u32 = DAC_DHR12L2_DACC2DHR_Msk;
pub const DAC_DHR8R2_DACC2DHR_Pos: u32 = 0;
pub const DAC_DHR8R2_DACC2DHR_Msk: u32 = 0xFF << DAC_DHR8R2_DACC2DHR_Pos;
pub const DAC_DHR8R2_DACC2DHR: u32 = DAC_DHR8R2_DACC2DHR_Msk;
pub const DAC_DHR12RD_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR12RD_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12RD_DACC1DHR_Pos;
pub const DAC_DHR12RD_DACC1DHR: u32 = DAC_DHR12RD_DACC1DHR_Msk;
pub const DAC_DHR12RD_DACC2DHR_Pos: u32 = 16;
pub const DAC_DHR12RD_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12RD_DACC2DHR_Pos;
pub const DAC_DHR12RD_DACC2DHR: u32 = DAC_DHR12RD_DACC2DHR_Msk;
pub const DAC_DHR12LD_DACC1DHR_Pos: u32 = 4;
pub const DAC_DHR12LD_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12LD_DACC1DHR_Pos;
pub const DAC_DHR12LD_DACC1DHR: u32 = DAC_DHR12LD_DACC1DHR_Msk;
pub const DAC_DHR12LD_DACC2DHR_Pos: u32 = 20;
pub const DAC_DHR12LD_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12LD_DACC2DHR_Pos;
pub const DAC_DHR12LD_DACC2DHR: u32 = DAC_DHR12LD_DACC2DHR_Msk;
pub const DAC_DHR8RD_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR8RD_DACC1DHR_Msk: u32 = 0xFF << DAC_DHR8RD_DACC1DHR_Pos;
pub const DAC_DHR8RD_DACC1DHR: u32 = DAC_DHR8RD_DACC1DHR_Msk;
pub const DAC_DHR8RD_DACC2DHR_Pos: u32 = 8;
pub const DAC_DHR8RD_DACC2DHR_Msk: u32 = 0xFF << DAC_DHR8RD_DACC2DHR_Pos;
pub const DAC_DHR8RD_DACC2DHR: u32 = DAC_DHR8RD_DACC2DHR_Msk;
pub const DAC_DOR1_DACC1DOR_Pos: u32 = 0;
pub const DAC_DOR1_DACC1DOR_Msk: u32 = 0xFFF << DAC_DOR1_DACC1DOR_Pos;
pub const DAC_DOR1_DACC1DOR: u32 = DAC_DOR1_DACC1DOR_Msk;
pub const DAC_DOR2_DACC2DOR_Pos: u32 = 0;
pub const DAC_DOR2_DACC2DOR_Msk: u32 = 0xFFF << DAC_DOR2_DACC2DOR_Pos;
pub const DAC_DOR2_DACC2DOR: u32 = DAC_DOR2_DACC2DOR_Msk;
pub const DAC_SR_DMAUDR1_Pos: u32 = 13;
pub const DAC_SR_DMAUDR1_Msk: u32 = 0x1 << DAC_SR_DMAUDR1_Pos;
pub const DAC_SR_DMAUDR1: u32 = DAC_SR_DMAUDR1_Msk;
pub const DAC_SR_DMAUDR2_Pos: u32 = 29;
pub const DAC_SR_DMAUDR2_Msk: u32 = 0x1 << DAC_SR_DMAUDR2_Pos;
pub const DAC_SR_DMAUDR2: u32 = DAC_SR_DMAUDR2_Msk;
pub const DCMI_CR_CAPTURE_Pos: u32 = 0;
pub const DCMI_CR_CAPTURE_Msk: u32 = 0x1 << DCMI_CR_CAPTURE_Pos;
pub const DCMI_CR_CAPTURE: u32 = DCMI_CR_CAPTURE_Msk;
pub const DCMI_CR_CM_Pos: u32 = 1;
pub const DCMI_CR_CM_Msk: u32 = 0x1 << DCMI_CR_CM_Pos;
pub const DCMI_CR_CM: u32 = DCMI_CR_CM_Msk;
pub const DCMI_CR_CROP_Pos: u32 = 2;
pub const DCMI_CR_CROP_Msk: u32 = 0x1 << DCMI_CR_CROP_Pos;
pub const DCMI_CR_CROP: u32 = DCMI_CR_CROP_Msk;
pub const DCMI_CR_JPEG_Pos: u32 = 3;
pub const DCMI_CR_JPEG_Msk: u32 = 0x1 << DCMI_CR_JPEG_Pos;
pub const DCMI_CR_JPEG: u32 = DCMI_CR_JPEG_Msk;
pub const DCMI_CR_ESS_Pos: u32 = 4;
pub const DCMI_CR_ESS_Msk: u32 = 0x1 << DCMI_CR_ESS_Pos;
pub const DCMI_CR_ESS: u32 = DCMI_CR_ESS_Msk;
pub const DCMI_CR_PCKPOL_Pos: u32 = 5;
pub const DCMI_CR_PCKPOL_Msk: u32 = 0x1 << DCMI_CR_PCKPOL_Pos;
pub const DCMI_CR_PCKPOL: u32 = DCMI_CR_PCKPOL_Msk;
pub const DCMI_CR_HSPOL_Pos: u32 = 6;
pub const DCMI_CR_HSPOL_Msk: u32 = 0x1 << DCMI_CR_HSPOL_Pos;
pub const DCMI_CR_HSPOL: u32 = DCMI_CR_HSPOL_Msk;
pub const DCMI_CR_VSPOL_Pos: u32 = 7;
pub const DCMI_CR_VSPOL_Msk: u32 = 0x1 << DCMI_CR_VSPOL_Pos;
pub const DCMI_CR_VSPOL: u32 = DCMI_CR_VSPOL_Msk;
pub const DCMI_CR_FCRC_0: u32 = 0x00000100;
pub const DCMI_CR_FCRC_1: u32 = 0x00000200;
pub const DCMI_CR_EDM_0: u32 = 0x00000400;
pub const DCMI_CR_EDM_1: u32 = 0x00000800;
pub const DCMI_CR_CRE_Pos: u32 = 12;
pub const DCMI_CR_CRE_Msk: u32 = 0x1 << DCMI_CR_CRE_Pos;
pub const DCMI_CR_CRE: u32 = DCMI_CR_CRE_Msk;
pub const DCMI_CR_ENABLE_Pos: u32 = 14;
pub const DCMI_CR_ENABLE_Msk: u32 = 0x1 << DCMI_CR_ENABLE_Pos;
pub const DCMI_CR_ENABLE: u32 = DCMI_CR_ENABLE_Msk;
pub const DCMI_SR_HSYNC_Pos: u32 = 0;
pub const DCMI_SR_HSYNC_Msk: u32 = 0x1 << DCMI_SR_HSYNC_Pos;
pub const DCMI_SR_HSYNC: u32 = DCMI_SR_HSYNC_Msk;
pub const DCMI_SR_VSYNC_Pos: u32 = 1;
pub const DCMI_SR_VSYNC_Msk: u32 = 0x1 << DCMI_SR_VSYNC_Pos;
pub const DCMI_SR_VSYNC: u32 = DCMI_SR_VSYNC_Msk;
pub const DCMI_SR_FNE_Pos: u32 = 2;
pub const DCMI_SR_FNE_Msk: u32 = 0x1 << DCMI_SR_FNE_Pos;
pub const DCMI_SR_FNE: u32 = DCMI_SR_FNE_Msk;
pub const DCMI_RIS_FRAME_RIS_Pos: u32 = 0;
pub const DCMI_RIS_FRAME_RIS_Msk: u32 = 0x1 << DCMI_RIS_FRAME_RIS_Pos;
pub const DCMI_RIS_FRAME_RIS: u32 = DCMI_RIS_FRAME_RIS_Msk;
pub const DCMI_RIS_OVR_RIS_Pos: u32 = 1;
pub const DCMI_RIS_OVR_RIS_Msk: u32 = 0x1 << DCMI_RIS_OVR_RIS_Pos;
pub const DCMI_RIS_OVR_RIS: u32 = DCMI_RIS_OVR_RIS_Msk;
pub const DCMI_RIS_ERR_RIS_Pos: u32 = 2;
pub const DCMI_RIS_ERR_RIS_Msk: u32 = 0x1 << DCMI_RIS_ERR_RIS_Pos;
pub const DCMI_RIS_ERR_RIS: u32 = DCMI_RIS_ERR_RIS_Msk;
pub const DCMI_RIS_VSYNC_RIS_Pos: u32 = 3;
pub const DCMI_RIS_VSYNC_RIS_Msk: u32 = 0x1 << DCMI_RIS_VSYNC_RIS_Pos;
pub const DCMI_RIS_VSYNC_RIS: u32 = DCMI_RIS_VSYNC_RIS_Msk;
pub const DCMI_RIS_LINE_RIS_Pos: u32 = 4;
pub const DCMI_RIS_LINE_RIS_Msk: u32 = 0x1 << DCMI_RIS_LINE_RIS_Pos;
pub const DCMI_RIS_LINE_RIS: u32 = DCMI_RIS_LINE_RIS_Msk;
pub const DCMI_RISR_FRAME_RIS: u32 = DCMI_RIS_FRAME_RIS;
pub const DCMI_RISR_OVR_RIS: u32 = DCMI_RIS_OVR_RIS;
pub const DCMI_RISR_ERR_RIS: u32 = DCMI_RIS_ERR_RIS;
pub const DCMI_RISR_VSYNC_RIS: u32 = DCMI_RIS_VSYNC_RIS;
pub const DCMI_RISR_LINE_RIS: u32 = DCMI_RIS_LINE_RIS;
pub const DCMI_RISR_OVF_RIS: u32 = DCMI_RIS_OVR_RIS;
pub const DCMI_IER_FRAME_IE_Pos: u32 = 0;
pub const DCMI_IER_FRAME_IE_Msk: u32 = 0x1 << DCMI_IER_FRAME_IE_Pos;
pub const DCMI_IER_FRAME_IE: u32 = DCMI_IER_FRAME_IE_Msk;
pub const DCMI_IER_OVR_IE_Pos: u32 = 1;
pub const DCMI_IER_OVR_IE_Msk: u32 = 0x1 << DCMI_IER_OVR_IE_Pos;
pub const DCMI_IER_OVR_IE: u32 = DCMI_IER_OVR_IE_Msk;
pub const DCMI_IER_ERR_IE_Pos: u32 = 2;
pub const DCMI_IER_ERR_IE_Msk: u32 = 0x1 << DCMI_IER_ERR_IE_Pos;
pub const DCMI_IER_ERR_IE: u32 = DCMI_IER_ERR_IE_Msk;
pub const DCMI_IER_VSYNC_IE_Pos: u32 = 3;
pub const DCMI_IER_VSYNC_IE_Msk: u32 = 0x1 << DCMI_IER_VSYNC_IE_Pos;
pub const DCMI_IER_VSYNC_IE: u32 = DCMI_IER_VSYNC_IE_Msk;
pub const DCMI_IER_LINE_IE_Pos: u32 = 4;
pub const DCMI_IER_LINE_IE_Msk: u32 = 0x1 << DCMI_IER_LINE_IE_Pos;
pub const DCMI_IER_LINE_IE: u32 = DCMI_IER_LINE_IE_Msk;
pub const DCMI_IER_OVF_IE: u32 = DCMI_IER_OVR_IE;
pub const DCMI_MIS_FRAME_MIS_Pos: u32 = 0;
pub const DCMI_MIS_FRAME_MIS_Msk: u32 = 0x1 << DCMI_MIS_FRAME_MIS_Pos;
pub const DCMI_MIS_FRAME_MIS: u32 = DCMI_MIS_FRAME_MIS_Msk;
pub const DCMI_MIS_OVR_MIS_Pos: u32 = 1;
pub const DCMI_MIS_OVR_MIS_Msk: u32 = 0x1 << DCMI_MIS_OVR_MIS_Pos;
pub const DCMI_MIS_OVR_MIS: u32 = DCMI_MIS_OVR_MIS_Msk;
pub const DCMI_MIS_ERR_MIS_Pos: u32 = 2;
pub const DCMI_MIS_ERR_MIS_Msk: u32 = 0x1 << DCMI_MIS_ERR_MIS_Pos;
pub const DCMI_MIS_ERR_MIS: u32 = DCMI_MIS_ERR_MIS_Msk;
pub const DCMI_MIS_VSYNC_MIS_Pos: u32 = 3;
pub const DCMI_MIS_VSYNC_MIS_Msk: u32 = 0x1 << DCMI_MIS_VSYNC_MIS_Pos;
pub const DCMI_MIS_VSYNC_MIS: u32 = DCMI_MIS_VSYNC_MIS_Msk;
pub const DCMI_MIS_LINE_MIS_Pos: u32 = 4;
pub const DCMI_MIS_LINE_MIS_Msk: u32 = 0x1 << DCMI_MIS_LINE_MIS_Pos;
pub const DCMI_MIS_LINE_MIS: u32 = DCMI_MIS_LINE_MIS_Msk;
pub const DCMI_MISR_FRAME_MIS: u32 = DCMI_MIS_FRAME_MIS;
pub const DCMI_MISR_OVF_MIS: u32 = DCMI_MIS_OVR_MIS;
pub const DCMI_MISR_ERR_MIS: u32 = DCMI_MIS_ERR_MIS;
pub const DCMI_MISR_VSYNC_MIS: u32 = DCMI_MIS_VSYNC_MIS;
pub const DCMI_MISR_LINE_MIS: u32 = DCMI_MIS_LINE_MIS;
pub const DCMI_ICR_FRAME_ISC_Pos: u32 = 0;
pub const DCMI_ICR_FRAME_ISC_Msk: u32 = 0x1 << DCMI_ICR_FRAME_ISC_Pos;
pub const DCMI_ICR_FRAME_ISC: u32 = DCMI_ICR_FRAME_ISC_Msk;
pub const DCMI_ICR_OVR_ISC_Pos: u32 = 1;
pub const DCMI_ICR_OVR_ISC_Msk: u32 = 0x1 << DCMI_ICR_OVR_ISC_Pos;
pub const DCMI_ICR_OVR_ISC: u32 = DCMI_ICR_OVR_ISC_Msk;
pub const DCMI_ICR_ERR_ISC_Pos: u32 = 2;
pub const DCMI_ICR_ERR_ISC_Msk: u32 = 0x1 << DCMI_ICR_ERR_ISC_Pos;
pub const DCMI_ICR_ERR_ISC: u32 = DCMI_ICR_ERR_ISC_Msk;
pub const DCMI_ICR_VSYNC_ISC_Pos: u32 = 3;
pub const DCMI_ICR_VSYNC_ISC_Msk: u32 = 0x1 << DCMI_ICR_VSYNC_ISC_Pos;
pub const DCMI_ICR_VSYNC_ISC: u32 = DCMI_ICR_VSYNC_ISC_Msk;
pub const DCMI_ICR_LINE_ISC_Pos: u32 = 4;
pub const DCMI_ICR_LINE_ISC_Msk: u32 = 0x1 << DCMI_ICR_LINE_ISC_Pos;
pub const DCMI_ICR_LINE_ISC: u32 = DCMI_ICR_LINE_ISC_Msk;
pub const DCMI_ICR_OVF_ISC: u32 = DCMI_ICR_OVR_ISC;
pub const DCMI_ESCR_FSC_Pos: u32 = 0;
pub const DCMI_ESCR_FSC_Msk: u32 = 0xFF << DCMI_ESCR_FSC_Pos;
pub const DCMI_ESCR_FSC: u32 = DCMI_ESCR_FSC_Msk;
pub const DCMI_ESCR_LSC_Pos: u32 = 8;
pub const DCMI_ESCR_LSC_Msk: u32 = 0xFF << DCMI_ESCR_LSC_Pos;
pub const DCMI_ESCR_LSC: u32 = DCMI_ESCR_LSC_Msk;
pub const DCMI_ESCR_LEC_Pos: u32 = 16;
pub const DCMI_ESCR_LEC_Msk: u32 = 0xFF << DCMI_ESCR_LEC_Pos;
pub const DCMI_ESCR_LEC: u32 = DCMI_ESCR_LEC_Msk;
pub const DCMI_ESCR_FEC_Pos: u32 = 24;
pub const DCMI_ESCR_FEC_Msk: u32 = 0xFF << DCMI_ESCR_FEC_Pos;
pub const DCMI_ESCR_FEC: u32 = DCMI_ESCR_FEC_Msk;
pub const DCMI_ESUR_FSU_Pos: u32 = 0;
pub const DCMI_ESUR_FSU_Msk: u32 = 0xFF << DCMI_ESUR_FSU_Pos;
pub const DCMI_ESUR_FSU: u32 = DCMI_ESUR_FSU_Msk;
pub const DCMI_ESUR_LSU_Pos: u32 = 8;
pub const DCMI_ESUR_LSU_Msk: u32 = 0xFF << DCMI_ESUR_LSU_Pos;
pub const DCMI_ESUR_LSU: u32 = DCMI_ESUR_LSU_Msk;
pub const DCMI_ESUR_LEU_Pos: u32 = 16;
pub const DCMI_ESUR_LEU_Msk: u32 = 0xFF << DCMI_ESUR_LEU_Pos;
pub const DCMI_ESUR_LEU: u32 = DCMI_ESUR_LEU_Msk;
pub const DCMI_ESUR_FEU_Pos: u32 = 24;
pub const DCMI_ESUR_FEU_Msk: u32 = 0xFF << DCMI_ESUR_FEU_Pos;
pub const DCMI_ESUR_FEU: u32 = DCMI_ESUR_FEU_Msk;
pub const DCMI_CWSTRT_HOFFCNT_Pos: u32 = 0;
pub const DCMI_CWSTRT_HOFFCNT_Msk: u32 = 0x3FFF << DCMI_CWSTRT_HOFFCNT_Pos;
pub const DCMI_CWSTRT_HOFFCNT: u32 = DCMI_CWSTRT_HOFFCNT_Msk;
pub const DCMI_CWSTRT_VST_Pos: u32 = 16;
pub const DCMI_CWSTRT_VST_Msk: u32 = 0x1FFF << DCMI_CWSTRT_VST_Pos;
pub const DCMI_CWSTRT_VST: u32 = DCMI_CWSTRT_VST_Msk;
pub const DCMI_CWSIZE_CAPCNT_Pos: u32 = 0;
pub const DCMI_CWSIZE_CAPCNT_Msk: u32 = 0x3FFF << DCMI_CWSIZE_CAPCNT_Pos;
pub const DCMI_CWSIZE_CAPCNT: u32 = DCMI_CWSIZE_CAPCNT_Msk;
pub const DCMI_CWSIZE_VLINE_Pos: u32 = 16;
pub const DCMI_CWSIZE_VLINE_Msk: u32 = 0x3FFF << DCMI_CWSIZE_VLINE_Pos;
pub const DCMI_CWSIZE_VLINE: u32 = DCMI_CWSIZE_VLINE_Msk;
pub const DCMI_DR_BYTE0_Pos: u32 = 0;
pub const DCMI_DR_BYTE0_Msk: u32 = 0xFF << DCMI_DR_BYTE0_Pos;
pub const DCMI_DR_BYTE0: u32 = DCMI_DR_BYTE0_Msk;
pub const DCMI_DR_BYTE1_Pos: u32 = 8;
pub const DCMI_DR_BYTE1_Msk: u32 = 0xFF << DCMI_DR_BYTE1_Pos;
pub const DCMI_DR_BYTE1: u32 = DCMI_DR_BYTE1_Msk;
pub const DCMI_DR_BYTE2_Pos: u32 = 16;
pub const DCMI_DR_BYTE2_Msk: u32 = 0xFF << DCMI_DR_BYTE2_Pos;
pub const DCMI_DR_BYTE2: u32 = DCMI_DR_BYTE2_Msk;
pub const DCMI_DR_BYTE3_Pos: u32 = 24;
pub const DCMI_DR_BYTE3_Msk: u32 = 0xFF << DCMI_DR_BYTE3_Pos;
pub const DCMI_DR_BYTE3: u32 = DCMI_DR_BYTE3_Msk;
pub const DMA_SxCR_CHSEL_Pos: u32 = 25;
pub const DMA_SxCR_CHSEL_Msk: u32 = 0x7 << DMA_SxCR_CHSEL_Pos;
pub const DMA_SxCR_CHSEL: u32 = DMA_SxCR_CHSEL_Msk;
pub const DMA_SxCR_CHSEL_0: u32 = 0x02000000;
pub const DMA_SxCR_CHSEL_1: u32 = 0x04000000;
pub const DMA_SxCR_CHSEL_2: u32 = 0x08000000;
pub const DMA_SxCR_MBURST_Pos: u32 = 23;
pub const DMA_SxCR_MBURST_Msk: u32 = 0x3 << DMA_SxCR_MBURST_Pos;
pub const DMA_SxCR_MBURST: u32 = DMA_SxCR_MBURST_Msk;
pub const DMA_SxCR_MBURST_0: u32 = 0x1 << DMA_SxCR_MBURST_Pos;
pub const DMA_SxCR_MBURST_1: u32 = 0x2 << DMA_SxCR_MBURST_Pos;
pub const DMA_SxCR_PBURST_Pos: u32 = 21;
pub const DMA_SxCR_PBURST_Msk: u32 = 0x3 << DMA_SxCR_PBURST_Pos;
pub const DMA_SxCR_PBURST: u32 = DMA_SxCR_PBURST_Msk;
pub const DMA_SxCR_PBURST_0: u32 = 0x1 << DMA_SxCR_PBURST_Pos;
pub const DMA_SxCR_PBURST_1: u32 = 0x2 << DMA_SxCR_PBURST_Pos;
pub const DMA_SxCR_CT_Pos: u32 = 19;
pub const DMA_SxCR_CT_Msk: u32 = 0x1 << DMA_SxCR_CT_Pos;
pub const DMA_SxCR_CT: u32 = DMA_SxCR_CT_Msk;
pub const DMA_SxCR_DBM_Pos: u32 = 18;
pub const DMA_SxCR_DBM_Msk: u32 = 0x1 << DMA_SxCR_DBM_Pos;
pub const DMA_SxCR_DBM: u32 = DMA_SxCR_DBM_Msk;
pub const DMA_SxCR_PL_Pos: u32 = 16;
pub const DMA_SxCR_PL_Msk: u32 = 0x3 << DMA_SxCR_PL_Pos;
pub const DMA_SxCR_PL: u32 = DMA_SxCR_PL_Msk;
pub const DMA_SxCR_PL_0: u32 = 0x1 << DMA_SxCR_PL_Pos;
pub const DMA_SxCR_PL_1: u32 = 0x2 << DMA_SxCR_PL_Pos;
pub const DMA_SxCR_PINCOS_Pos: u32 = 15;
pub const DMA_SxCR_PINCOS_Msk: u32 = 0x1 << DMA_SxCR_PINCOS_Pos;
pub const DMA_SxCR_PINCOS: u32 = DMA_SxCR_PINCOS_Msk;
pub const DMA_SxCR_MSIZE_Pos: u32 = 13;
pub const DMA_SxCR_MSIZE_Msk: u32 = 0x3 << DMA_SxCR_MSIZE_Pos;
pub const DMA_SxCR_MSIZE: u32 = DMA_SxCR_MSIZE_Msk;
pub const DMA_SxCR_MSIZE_0: u32 = 0x1 << DMA_SxCR_MSIZE_Pos;
pub const DMA_SxCR_MSIZE_1: u32 = 0x2 << DMA_SxCR_MSIZE_Pos;
pub const DMA_SxCR_PSIZE_Pos: u32 = 11;
pub const DMA_SxCR_PSIZE_Msk: u32 = 0x3 << DMA_SxCR_PSIZE_Pos;
pub const DMA_SxCR_PSIZE: u32 = DMA_SxCR_PSIZE_Msk;
pub const DMA_SxCR_PSIZE_0: u32 = 0x1 << DMA_SxCR_PSIZE_Pos;
pub const DMA_SxCR_PSIZE_1: u32 = 0x2 << DMA_SxCR_PSIZE_Pos;
pub const DMA_SxCR_MINC_Pos: u32 = 10;
pub const DMA_SxCR_MINC_Msk: u32 = 0x1 << DMA_SxCR_MINC_Pos;
pub const DMA_SxCR_MINC: u32 = DMA_SxCR_MINC_Msk;
pub const DMA_SxCR_PINC_Pos: u32 = 9;
pub const DMA_SxCR_PINC_Msk: u32 = 0x1 << DMA_SxCR_PINC_Pos;
pub const DMA_SxCR_PINC: u32 = DMA_SxCR_PINC_Msk;
pub const DMA_SxCR_CIRC_Pos: u32 = 8;
pub const DMA_SxCR_CIRC_Msk: u32 = 0x1 << DMA_SxCR_CIRC_Pos;
pub const DMA_SxCR_CIRC: u32 = DMA_SxCR_CIRC_Msk;
pub const DMA_SxCR_DIR_Pos: u32 = 6;
pub const DMA_SxCR_DIR_Msk: u32 = 0x3 << DMA_SxCR_DIR_Pos;
pub const DMA_SxCR_DIR: u32 = DMA_SxCR_DIR_Msk;
pub const DMA_SxCR_DIR_0: u32 = 0x1 << DMA_SxCR_DIR_Pos;
pub const DMA_SxCR_DIR_1: u32 = 0x2 << DMA_SxCR_DIR_Pos;
pub const DMA_SxCR_PFCTRL_Pos: u32 = 5;
pub const DMA_SxCR_PFCTRL_Msk: u32 = 0x1 << DMA_SxCR_PFCTRL_Pos;
pub const DMA_SxCR_PFCTRL: u32 = DMA_SxCR_PFCTRL_Msk;
pub const DMA_SxCR_TCIE_Pos: u32 = 4;
pub const DMA_SxCR_TCIE_Msk: u32 = 0x1 << DMA_SxCR_TCIE_Pos;
pub const DMA_SxCR_TCIE: u32 = DMA_SxCR_TCIE_Msk;
pub const DMA_SxCR_HTIE_Pos: u32 = 3;
pub const DMA_SxCR_HTIE_Msk: u32 = 0x1 << DMA_SxCR_HTIE_Pos;
pub const DMA_SxCR_HTIE: u32 = DMA_SxCR_HTIE_Msk;
pub const DMA_SxCR_TEIE_Pos: u32 = 2;
pub const DMA_SxCR_TEIE_Msk: u32 = 0x1 << DMA_SxCR_TEIE_Pos;
pub const DMA_SxCR_TEIE: u32 = DMA_SxCR_TEIE_Msk;
pub const DMA_SxCR_DMEIE_Pos: u32 = 1;
pub const DMA_SxCR_DMEIE_Msk: u32 = 0x1 << DMA_SxCR_DMEIE_Pos;
pub const DMA_SxCR_DMEIE: u32 = DMA_SxCR_DMEIE_Msk;
pub const DMA_SxCR_EN_Pos: u32 = 0;
pub const DMA_SxCR_EN_Msk: u32 = 0x1 << DMA_SxCR_EN_Pos;
pub const DMA_SxCR_EN: u32 = DMA_SxCR_EN_Msk;
pub const DMA_SxCR_ACK_Pos: u32 = 20;
pub const DMA_SxCR_ACK_Msk: u32 = 0x1 << DMA_SxCR_ACK_Pos;
pub const DMA_SxCR_ACK: u32 = DMA_SxCR_ACK_Msk;
pub const DMA_SxNDT_Pos: u32 = 0;
pub const DMA_SxNDT_Msk: u32 = 0xFFFF << DMA_SxNDT_Pos;
pub const DMA_SxNDT: u32 = DMA_SxNDT_Msk;
pub const DMA_SxNDT_0: u32 = 0x0001 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_1: u32 = 0x0002 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_2: u32 = 0x0004 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_3: u32 = 0x0008 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_4: u32 = 0x0010 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_5: u32 = 0x0020 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_6: u32 = 0x0040 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_7: u32 = 0x0080 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_8: u32 = 0x0100 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_9: u32 = 0x0200 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_10: u32 = 0x0400 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_11: u32 = 0x0800 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_12: u32 = 0x1000 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_13: u32 = 0x2000 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_14: u32 = 0x4000 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_15: u32 = 0x8000 << DMA_SxNDT_Pos;
pub const DMA_SxFCR_FEIE_Pos: u32 = 7;
pub const DMA_SxFCR_FEIE_Msk: u32 = 0x1 << DMA_SxFCR_FEIE_Pos;
pub const DMA_SxFCR_FEIE: u32 = DMA_SxFCR_FEIE_Msk;
pub const DMA_SxFCR_FS_Pos: u32 = 3;
pub const DMA_SxFCR_FS_Msk: u32 = 0x7 << DMA_SxFCR_FS_Pos;
pub const DMA_SxFCR_FS: u32 = DMA_SxFCR_FS_Msk;
pub const DMA_SxFCR_FS_0: u32 = 0x1 << DMA_SxFCR_FS_Pos;
pub const DMA_SxFCR_FS_1: u32 = 0x2 << DMA_SxFCR_FS_Pos;
pub const DMA_SxFCR_FS_2: u32 = 0x4 << DMA_SxFCR_FS_Pos;
pub const DMA_SxFCR_DMDIS_Pos: u32 = 2;
pub const DMA_SxFCR_DMDIS_Msk: u32 = 0x1 << DMA_SxFCR_DMDIS_Pos;
pub const DMA_SxFCR_DMDIS: u32 = DMA_SxFCR_DMDIS_Msk;
pub const DMA_SxFCR_FTH_Pos: u32 = 0;
pub const DMA_SxFCR_FTH_Msk: u32 = 0x3 << DMA_SxFCR_FTH_Pos;
pub const DMA_SxFCR_FTH: u32 = DMA_SxFCR_FTH_Msk;
pub const DMA_SxFCR_FTH_0: u32 = 0x1 << DMA_SxFCR_FTH_Pos;
pub const DMA_SxFCR_FTH_1: u32 = 0x2 << DMA_SxFCR_FTH_Pos;
pub const DMA_LISR_TCIF3_Pos: u32 = 27;
pub const DMA_LISR_TCIF3_Msk: u32 = 0x1 << DMA_LISR_TCIF3_Pos;
pub const DMA_LISR_TCIF3: u32 = DMA_LISR_TCIF3_Msk;
pub const DMA_LISR_HTIF3_Pos: u32 = 26;
pub const DMA_LISR_HTIF3_Msk: u32 = 0x1 << DMA_LISR_HTIF3_Pos;
pub const DMA_LISR_HTIF3: u32 = DMA_LISR_HTIF3_Msk;
pub const DMA_LISR_TEIF3_Pos: u32 = 25;
pub const DMA_LISR_TEIF3_Msk: u32 = 0x1 << DMA_LISR_TEIF3_Pos;
pub const DMA_LISR_TEIF3: u32 = DMA_LISR_TEIF3_Msk;
pub const DMA_LISR_DMEIF3_Pos: u32 = 24;
pub const DMA_LISR_DMEIF3_Msk: u32 = 0x1 << DMA_LISR_DMEIF3_Pos;
pub const DMA_LISR_DMEIF3: u32 = DMA_LISR_DMEIF3_Msk;
pub const DMA_LISR_FEIF3_Pos: u32 = 22;
pub const DMA_LISR_FEIF3_Msk: u32 = 0x1 << DMA_LISR_FEIF3_Pos;
pub const DMA_LISR_FEIF3: u32 = DMA_LISR_FEIF3_Msk;
pub const DMA_LISR_TCIF2_Pos: u32 = 21;
pub const DMA_LISR_TCIF2_Msk: u32 = 0x1 << DMA_LISR_TCIF2_Pos;
pub const DMA_LISR_TCIF2: u32 = DMA_LISR_TCIF2_Msk;
pub const DMA_LISR_HTIF2_Pos: u32 = 20;
pub const DMA_LISR_HTIF2_Msk: u32 = 0x1 << DMA_LISR_HTIF2_Pos;
pub const DMA_LISR_HTIF2: u32 = DMA_LISR_HTIF2_Msk;
pub const DMA_LISR_TEIF2_Pos: u32 = 19;
pub const DMA_LISR_TEIF2_Msk: u32 = 0x1 << DMA_LISR_TEIF2_Pos;
pub const DMA_LISR_TEIF2: u32 = DMA_LISR_TEIF2_Msk;
pub const DMA_LISR_DMEIF2_Pos: u32 = 18;
pub const DMA_LISR_DMEIF2_Msk: u32 = 0x1 << DMA_LISR_DMEIF2_Pos;
pub const DMA_LISR_DMEIF2: u32 = DMA_LISR_DMEIF2_Msk;
pub const DMA_LISR_FEIF2_Pos: u32 = 16;
pub const DMA_LISR_FEIF2_Msk: u32 = 0x1 << DMA_LISR_FEIF2_Pos;
pub const DMA_LISR_FEIF2: u32 = DMA_LISR_FEIF2_Msk;
pub const DMA_LISR_TCIF1_Pos: u32 = 11;
pub const DMA_LISR_TCIF1_Msk: u32 = 0x1 << DMA_LISR_TCIF1_Pos;
pub const DMA_LISR_TCIF1: u32 = DMA_LISR_TCIF1_Msk;
pub const DMA_LISR_HTIF1_Pos: u32 = 10;
pub const DMA_LISR_HTIF1_Msk: u32 = 0x1 << DMA_LISR_HTIF1_Pos;
pub const DMA_LISR_HTIF1: u32 = DMA_LISR_HTIF1_Msk;
pub const DMA_LISR_TEIF1_Pos: u32 = 9;
pub const DMA_LISR_TEIF1_Msk: u32 = 0x1 << DMA_LISR_TEIF1_Pos;
pub const DMA_LISR_TEIF1: u32 = DMA_LISR_TEIF1_Msk;
pub const DMA_LISR_DMEIF1_Pos: u32 = 8;
pub const DMA_LISR_DMEIF1_Msk: u32 = 0x1 << DMA_LISR_DMEIF1_Pos;
pub const DMA_LISR_DMEIF1: u32 = DMA_LISR_DMEIF1_Msk;
pub const DMA_LISR_FEIF1_Pos: u32 = 6;
pub const DMA_LISR_FEIF1_Msk: u32 = 0x1 << DMA_LISR_FEIF1_Pos;
pub const DMA_LISR_FEIF1: u32 = DMA_LISR_FEIF1_Msk;
pub const DMA_LISR_TCIF0_Pos: u32 = 5;
pub const DMA_LISR_TCIF0_Msk: u32 = 0x1 << DMA_LISR_TCIF0_Pos;
pub const DMA_LISR_TCIF0: u32 = DMA_LISR_TCIF0_Msk;
pub const DMA_LISR_HTIF0_Pos: u32 = 4;
pub const DMA_LISR_HTIF0_Msk: u32 = 0x1 << DMA_LISR_HTIF0_Pos;
pub const DMA_LISR_HTIF0: u32 = DMA_LISR_HTIF0_Msk;
pub const DMA_LISR_TEIF0_Pos: u32 = 3;
pub const DMA_LISR_TEIF0_Msk: u32 = 0x1 << DMA_LISR_TEIF0_Pos;
pub const DMA_LISR_TEIF0: u32 = DMA_LISR_TEIF0_Msk;
pub const DMA_LISR_DMEIF0_Pos: u32 = 2;
pub const DMA_LISR_DMEIF0_Msk: u32 = 0x1 << DMA_LISR_DMEIF0_Pos;
pub const DMA_LISR_DMEIF0: u32 = DMA_LISR_DMEIF0_Msk;
pub const DMA_LISR_FEIF0_Pos: u32 = 0;
pub const DMA_LISR_FEIF0_Msk: u32 = 0x1 << DMA_LISR_FEIF0_Pos;
pub const DMA_LISR_FEIF0: u32 = DMA_LISR_FEIF0_Msk;
pub const DMA_HISR_TCIF7_Pos: u32 = 27;
pub const DMA_HISR_TCIF7_Msk: u32 = 0x1 << DMA_HISR_TCIF7_Pos;
pub const DMA_HISR_TCIF7: u32 = DMA_HISR_TCIF7_Msk;
pub const DMA_HISR_HTIF7_Pos: u32 = 26;
pub const DMA_HISR_HTIF7_Msk: u32 = 0x1 << DMA_HISR_HTIF7_Pos;
pub const DMA_HISR_HTIF7: u32 = DMA_HISR_HTIF7_Msk;
pub const DMA_HISR_TEIF7_Pos: u32 = 25;
pub const DMA_HISR_TEIF7_Msk: u32 = 0x1 << DMA_HISR_TEIF7_Pos;
pub const DMA_HISR_TEIF7: u32 = DMA_HISR_TEIF7_Msk;
pub const DMA_HISR_DMEIF7_Pos: u32 = 24;
pub const DMA_HISR_DMEIF7_Msk: u32 = 0x1 << DMA_HISR_DMEIF7_Pos;
pub const DMA_HISR_DMEIF7: u32 = DMA_HISR_DMEIF7_Msk;
pub const DMA_HISR_FEIF7_Pos: u32 = 22;
pub const DMA_HISR_FEIF7_Msk: u32 = 0x1 << DMA_HISR_FEIF7_Pos;
pub const DMA_HISR_FEIF7: u32 = DMA_HISR_FEIF7_Msk;
pub const DMA_HISR_TCIF6_Pos: u32 = 21;
pub const DMA_HISR_TCIF6_Msk: u32 = 0x1 << DMA_HISR_TCIF6_Pos;
pub const DMA_HISR_TCIF6: u32 = DMA_HISR_TCIF6_Msk;
pub const DMA_HISR_HTIF6_Pos: u32 = 20;
pub const DMA_HISR_HTIF6_Msk: u32 = 0x1 << DMA_HISR_HTIF6_Pos;
pub const DMA_HISR_HTIF6: u32 = DMA_HISR_HTIF6_Msk;
pub const DMA_HISR_TEIF6_Pos: u32 = 19;
pub const DMA_HISR_TEIF6_Msk: u32 = 0x1 << DMA_HISR_TEIF6_Pos;
pub const DMA_HISR_TEIF6: u32 = DMA_HISR_TEIF6_Msk;
pub const DMA_HISR_DMEIF6_Pos: u32 = 18;
pub const DMA_HISR_DMEIF6_Msk: u32 = 0x1 << DMA_HISR_DMEIF6_Pos;
pub const DMA_HISR_DMEIF6: u32 = DMA_HISR_DMEIF6_Msk;
pub const DMA_HISR_FEIF6_Pos: u32 = 16;
pub const DMA_HISR_FEIF6_Msk: u32 = 0x1 << DMA_HISR_FEIF6_Pos;
pub const DMA_HISR_FEIF6: u32 = DMA_HISR_FEIF6_Msk;
pub const DMA_HISR_TCIF5_Pos: u32 = 11;
pub const DMA_HISR_TCIF5_Msk: u32 = 0x1 << DMA_HISR_TCIF5_Pos;
pub const DMA_HISR_TCIF5: u32 = DMA_HISR_TCIF5_Msk;
pub const DMA_HISR_HTIF5_Pos: u32 = 10;
pub const DMA_HISR_HTIF5_Msk: u32 = 0x1 << DMA_HISR_HTIF5_Pos;
pub const DMA_HISR_HTIF5: u32 = DMA_HISR_HTIF5_Msk;
pub const DMA_HISR_TEIF5_Pos: u32 = 9;
pub const DMA_HISR_TEIF5_Msk: u32 = 0x1 << DMA_HISR_TEIF5_Pos;
pub const DMA_HISR_TEIF5: u32 = DMA_HISR_TEIF5_Msk;
pub const DMA_HISR_DMEIF5_Pos: u32 = 8;
pub const DMA_HISR_DMEIF5_Msk: u32 = 0x1 << DMA_HISR_DMEIF5_Pos;
pub const DMA_HISR_DMEIF5: u32 = DMA_HISR_DMEIF5_Msk;
pub const DMA_HISR_FEIF5_Pos: u32 = 6;
pub const DMA_HISR_FEIF5_Msk: u32 = 0x1 << DMA_HISR_FEIF5_Pos;
pub const DMA_HISR_FEIF5: u32 = DMA_HISR_FEIF5_Msk;
pub const DMA_HISR_TCIF4_Pos: u32 = 5;
pub const DMA_HISR_TCIF4_Msk: u32 = 0x1 << DMA_HISR_TCIF4_Pos;
pub const DMA_HISR_TCIF4: u32 = DMA_HISR_TCIF4_Msk;
pub const DMA_HISR_HTIF4_Pos: u32 = 4;
pub const DMA_HISR_HTIF4_Msk: u32 = 0x1 << DMA_HISR_HTIF4_Pos;
pub const DMA_HISR_HTIF4: u32 = DMA_HISR_HTIF4_Msk;
pub const DMA_HISR_TEIF4_Pos: u32 = 3;
pub const DMA_HISR_TEIF4_Msk: u32 = 0x1 << DMA_HISR_TEIF4_Pos;
pub const DMA_HISR_TEIF4: u32 = DMA_HISR_TEIF4_Msk;
pub const DMA_HISR_DMEIF4_Pos: u32 = 2;
pub const DMA_HISR_DMEIF4_Msk: u32 = 0x1 << DMA_HISR_DMEIF4_Pos;
pub const DMA_HISR_DMEIF4: u32 = DMA_HISR_DMEIF4_Msk;
pub const DMA_HISR_FEIF4_Pos: u32 = 0;
pub const DMA_HISR_FEIF4_Msk: u32 = 0x1 << DMA_HISR_FEIF4_Pos;
pub const DMA_HISR_FEIF4: u32 = DMA_HISR_FEIF4_Msk;
pub const DMA_LIFCR_CTCIF3_Pos: u32 = 27;
pub const DMA_LIFCR_CTCIF3_Msk: u32 = 0x1 << DMA_LIFCR_CTCIF3_Pos;
pub const DMA_LIFCR_CTCIF3: u32 = DMA_LIFCR_CTCIF3_Msk;
pub const DMA_LIFCR_CHTIF3_Pos: u32 = 26;
pub const DMA_LIFCR_CHTIF3_Msk: u32 = 0x1 << DMA_LIFCR_CHTIF3_Pos;
pub const DMA_LIFCR_CHTIF3: u32 = DMA_LIFCR_CHTIF3_Msk;
pub const DMA_LIFCR_CTEIF3_Pos: u32 = 25;
pub const DMA_LIFCR_CTEIF3_Msk: u32 = 0x1 << DMA_LIFCR_CTEIF3_Pos;
pub const DMA_LIFCR_CTEIF3: u32 = DMA_LIFCR_CTEIF3_Msk;
pub const DMA_LIFCR_CDMEIF3_Pos: u32 = 24;
pub const DMA_LIFCR_CDMEIF3_Msk: u32 = 0x1 << DMA_LIFCR_CDMEIF3_Pos;
pub const DMA_LIFCR_CDMEIF3: u32 = DMA_LIFCR_CDMEIF3_Msk;
pub const DMA_LIFCR_CFEIF3_Pos: u32 = 22;
pub const DMA_LIFCR_CFEIF3_Msk: u32 = 0x1 << DMA_LIFCR_CFEIF3_Pos;
pub const DMA_LIFCR_CFEIF3: u32 = DMA_LIFCR_CFEIF3_Msk;
pub const DMA_LIFCR_CTCIF2_Pos: u32 = 21;
pub const DMA_LIFCR_CTCIF2_Msk: u32 = 0x1 << DMA_LIFCR_CTCIF2_Pos;
pub const DMA_LIFCR_CTCIF2: u32 = DMA_LIFCR_CTCIF2_Msk;
pub const DMA_LIFCR_CHTIF2_Pos: u32 = 20;
pub const DMA_LIFCR_CHTIF2_Msk: u32 = 0x1 << DMA_LIFCR_CHTIF2_Pos;
pub const DMA_LIFCR_CHTIF2: u32 = DMA_LIFCR_CHTIF2_Msk;
pub const DMA_LIFCR_CTEIF2_Pos: u32 = 19;
pub const DMA_LIFCR_CTEIF2_Msk: u32 = 0x1 << DMA_LIFCR_CTEIF2_Pos;
pub const DMA_LIFCR_CTEIF2: u32 = DMA_LIFCR_CTEIF2_Msk;
pub const DMA_LIFCR_CDMEIF2_Pos: u32 = 18;
pub const DMA_LIFCR_CDMEIF2_Msk: u32 = 0x1 << DMA_LIFCR_CDMEIF2_Pos;
pub const DMA_LIFCR_CDMEIF2: u32 = DMA_LIFCR_CDMEIF2_Msk;
pub const DMA_LIFCR_CFEIF2_Pos: u32 = 16;
pub const DMA_LIFCR_CFEIF2_Msk: u32 = 0x1 << DMA_LIFCR_CFEIF2_Pos;
pub const DMA_LIFCR_CFEIF2: u32 = DMA_LIFCR_CFEIF2_Msk;
pub const DMA_LIFCR_CTCIF1_Pos: u32 = 11;
pub const DMA_LIFCR_CTCIF1_Msk: u32 = 0x1 << DMA_LIFCR_CTCIF1_Pos;
pub const DMA_LIFCR_CTCIF1: u32 = DMA_LIFCR_CTCIF1_Msk;
pub const DMA_LIFCR_CHTIF1_Pos: u32 = 10;
pub const DMA_LIFCR_CHTIF1_Msk: u32 = 0x1 << DMA_LIFCR_CHTIF1_Pos;
pub const DMA_LIFCR_CHTIF1: u32 = DMA_LIFCR_CHTIF1_Msk;
pub const DMA_LIFCR_CTEIF1_Pos: u32 = 9;
pub const DMA_LIFCR_CTEIF1_Msk: u32 = 0x1 << DMA_LIFCR_CTEIF1_Pos;
pub const DMA_LIFCR_CTEIF1: u32 = DMA_LIFCR_CTEIF1_Msk;
pub const DMA_LIFCR_CDMEIF1_Pos: u32 = 8;
pub const DMA_LIFCR_CDMEIF1_Msk: u32 = 0x1 << DMA_LIFCR_CDMEIF1_Pos;
pub const DMA_LIFCR_CDMEIF1: u32 = DMA_LIFCR_CDMEIF1_Msk;
pub const DMA_LIFCR_CFEIF1_Pos: u32 = 6;
pub const DMA_LIFCR_CFEIF1_Msk: u32 = 0x1 << DMA_LIFCR_CFEIF1_Pos;
pub const DMA_LIFCR_CFEIF1: u32 = DMA_LIFCR_CFEIF1_Msk;
pub const DMA_LIFCR_CTCIF0_Pos: u32 = 5;
pub const DMA_LIFCR_CTCIF0_Msk: u32 = 0x1 << DMA_LIFCR_CTCIF0_Pos;
pub const DMA_LIFCR_CTCIF0: u32 = DMA_LIFCR_CTCIF0_Msk;
pub const DMA_LIFCR_CHTIF0_Pos: u32 = 4;
pub const DMA_LIFCR_CHTIF0_Msk: u32 = 0x1 << DMA_LIFCR_CHTIF0_Pos;
pub const DMA_LIFCR_CHTIF0: u32 = DMA_LIFCR_CHTIF0_Msk;
pub const DMA_LIFCR_CTEIF0_Pos: u32 = 3;
pub const DMA_LIFCR_CTEIF0_Msk: u32 = 0x1 << DMA_LIFCR_CTEIF0_Pos;
pub const DMA_LIFCR_CTEIF0: u32 = DMA_LIFCR_CTEIF0_Msk;
pub const DMA_LIFCR_CDMEIF0_Pos: u32 = 2;
pub const DMA_LIFCR_CDMEIF0_Msk: u32 = 0x1 << DMA_LIFCR_CDMEIF0_Pos;
pub const DMA_LIFCR_CDMEIF0: u32 = DMA_LIFCR_CDMEIF0_Msk;
pub const DMA_LIFCR_CFEIF0_Pos: u32 = 0;
pub const DMA_LIFCR_CFEIF0_Msk: u32 = 0x1 << DMA_LIFCR_CFEIF0_Pos;
pub const DMA_LIFCR_CFEIF0: u32 = DMA_LIFCR_CFEIF0_Msk;
pub const DMA_HIFCR_CTCIF7_Pos: u32 = 27;
pub const DMA_HIFCR_CTCIF7_Msk: u32 = 0x1 << DMA_HIFCR_CTCIF7_Pos;
pub const DMA_HIFCR_CTCIF7: u32 = DMA_HIFCR_CTCIF7_Msk;
pub const DMA_HIFCR_CHTIF7_Pos: u32 = 26;
pub const DMA_HIFCR_CHTIF7_Msk: u32 = 0x1 << DMA_HIFCR_CHTIF7_Pos;
pub const DMA_HIFCR_CHTIF7: u32 = DMA_HIFCR_CHTIF7_Msk;
pub const DMA_HIFCR_CTEIF7_Pos: u32 = 25;
pub const DMA_HIFCR_CTEIF7_Msk: u32 = 0x1 << DMA_HIFCR_CTEIF7_Pos;
pub const DMA_HIFCR_CTEIF7: u32 = DMA_HIFCR_CTEIF7_Msk;
pub const DMA_HIFCR_CDMEIF7_Pos: u32 = 24;
pub const DMA_HIFCR_CDMEIF7_Msk: u32 = 0x1 << DMA_HIFCR_CDMEIF7_Pos;
pub const DMA_HIFCR_CDMEIF7: u32 = DMA_HIFCR_CDMEIF7_Msk;
pub const DMA_HIFCR_CFEIF7_Pos: u32 = 22;
pub const DMA_HIFCR_CFEIF7_Msk: u32 = 0x1 << DMA_HIFCR_CFEIF7_Pos;
pub const DMA_HIFCR_CFEIF7: u32 = DMA_HIFCR_CFEIF7_Msk;
pub const DMA_HIFCR_CTCIF6_Pos: u32 = 21;
pub const DMA_HIFCR_CTCIF6_Msk: u32 = 0x1 << DMA_HIFCR_CTCIF6_Pos;
pub const DMA_HIFCR_CTCIF6: u32 = DMA_HIFCR_CTCIF6_Msk;
pub const DMA_HIFCR_CHTIF6_Pos: u32 = 20;
pub const DMA_HIFCR_CHTIF6_Msk: u32 = 0x1 << DMA_HIFCR_CHTIF6_Pos;
pub const DMA_HIFCR_CHTIF6: u32 = DMA_HIFCR_CHTIF6_Msk;
pub const DMA_HIFCR_CTEIF6_Pos: u32 = 19;
pub const DMA_HIFCR_CTEIF6_Msk: u32 = 0x1 << DMA_HIFCR_CTEIF6_Pos;
pub const DMA_HIFCR_CTEIF6: u32 = DMA_HIFCR_CTEIF6_Msk;
pub const DMA_HIFCR_CDMEIF6_Pos: u32 = 18;
pub const DMA_HIFCR_CDMEIF6_Msk: u32 = 0x1 << DMA_HIFCR_CDMEIF6_Pos;
pub const DMA_HIFCR_CDMEIF6: u32 = DMA_HIFCR_CDMEIF6_Msk;
pub const DMA_HIFCR_CFEIF6_Pos: u32 = 16;
pub const DMA_HIFCR_CFEIF6_Msk: u32 = 0x1 << DMA_HIFCR_CFEIF6_Pos;
pub const DMA_HIFCR_CFEIF6: u32 = DMA_HIFCR_CFEIF6_Msk;
pub const DMA_HIFCR_CTCIF5_Pos: u32 = 11;
pub const DMA_HIFCR_CTCIF5_Msk: u32 = 0x1 << DMA_HIFCR_CTCIF5_Pos;
pub const DMA_HIFCR_CTCIF5: u32 = DMA_HIFCR_CTCIF5_Msk;
pub const DMA_HIFCR_CHTIF5_Pos: u32 = 10;
pub const DMA_HIFCR_CHTIF5_Msk: u32 = 0x1 << DMA_HIFCR_CHTIF5_Pos;
pub const DMA_HIFCR_CHTIF5: u32 = DMA_HIFCR_CHTIF5_Msk;
pub const DMA_HIFCR_CTEIF5_Pos: u32 = 9;
pub const DMA_HIFCR_CTEIF5_Msk: u32 = 0x1 << DMA_HIFCR_CTEIF5_Pos;
pub const DMA_HIFCR_CTEIF5: u32 = DMA_HIFCR_CTEIF5_Msk;
pub const DMA_HIFCR_CDMEIF5_Pos: u32 = 8;
pub const DMA_HIFCR_CDMEIF5_Msk: u32 = 0x1 << DMA_HIFCR_CDMEIF5_Pos;
pub const DMA_HIFCR_CDMEIF5: u32 = DMA_HIFCR_CDMEIF5_Msk;
pub const DMA_HIFCR_CFEIF5_Pos: u32 = 6;
pub const DMA_HIFCR_CFEIF5_Msk: u32 = 0x1 << DMA_HIFCR_CFEIF5_Pos;
pub const DMA_HIFCR_CFEIF5: u32 = DMA_HIFCR_CFEIF5_Msk;
pub const DMA_HIFCR_CTCIF4_Pos: u32 = 5;
pub const DMA_HIFCR_CTCIF4_Msk: u32 = 0x1 << DMA_HIFCR_CTCIF4_Pos;
pub const DMA_HIFCR_CTCIF4: u32 = DMA_HIFCR_CTCIF4_Msk;
pub const DMA_HIFCR_CHTIF4_Pos: u32 = 4;
pub const DMA_HIFCR_CHTIF4_Msk: u32 = 0x1 << DMA_HIFCR_CHTIF4_Pos;
pub const DMA_HIFCR_CHTIF4: u32 = DMA_HIFCR_CHTIF4_Msk;
pub const DMA_HIFCR_CTEIF4_Pos: u32 = 3;
pub const DMA_HIFCR_CTEIF4_Msk: u32 = 0x1 << DMA_HIFCR_CTEIF4_Pos;
pub const DMA_HIFCR_CTEIF4: u32 = DMA_HIFCR_CTEIF4_Msk;
pub const DMA_HIFCR_CDMEIF4_Pos: u32 = 2;
pub const DMA_HIFCR_CDMEIF4_Msk: u32 = 0x1 << DMA_HIFCR_CDMEIF4_Pos;
pub const DMA_HIFCR_CDMEIF4: u32 = DMA_HIFCR_CDMEIF4_Msk;
pub const DMA_HIFCR_CFEIF4_Pos: u32 = 0;
pub const DMA_HIFCR_CFEIF4_Msk: u32 = 0x1 << DMA_HIFCR_CFEIF4_Pos;
pub const DMA_HIFCR_CFEIF4: u32 = DMA_HIFCR_CFEIF4_Msk;
pub const DMA_SxPAR_PA_Pos: u32 = 0;
pub const DMA_SxPAR_PA_Msk: u32 = 0xFFFFFFFF << DMA_SxPAR_PA_Pos;
pub const DMA_SxPAR_PA: u32 = DMA_SxPAR_PA_Msk;
pub const DMA_SxM0AR_M0A_Pos: u32 = 0;
pub const DMA_SxM0AR_M0A_Msk: u32 = 0xFFFFFFFF << DMA_SxM0AR_M0A_Pos;
pub const DMA_SxM0AR_M0A: u32 = DMA_SxM0AR_M0A_Msk;
pub const DMA_SxM1AR_M1A_Pos: u32 = 0;
pub const DMA_SxM1AR_M1A_Msk: u32 = 0xFFFFFFFF << DMA_SxM1AR_M1A_Pos;
pub const DMA_SxM1AR_M1A: u32 = DMA_SxM1AR_M1A_Msk;
pub const EXTI_IMR_MR0_Pos: u32 = 0;
pub const EXTI_IMR_MR0_Msk: u32 = 0x1 << EXTI_IMR_MR0_Pos;
pub const EXTI_IMR_MR0: u32 = EXTI_IMR_MR0_Msk;
pub const EXTI_IMR_MR1_Pos: u32 = 1;
pub const EXTI_IMR_MR1_Msk: u32 = 0x1 << EXTI_IMR_MR1_Pos;
pub const EXTI_IMR_MR1: u32 = EXTI_IMR_MR1_Msk;
pub const EXTI_IMR_MR2_Pos: u32 = 2;
pub const EXTI_IMR_MR2_Msk: u32 = 0x1 << EXTI_IMR_MR2_Pos;
pub const EXTI_IMR_MR2: u32 = EXTI_IMR_MR2_Msk;
pub const EXTI_IMR_MR3_Pos: u32 = 3;
pub const EXTI_IMR_MR3_Msk: u32 = 0x1 << EXTI_IMR_MR3_Pos;
pub const EXTI_IMR_MR3: u32 = EXTI_IMR_MR3_Msk;
pub const EXTI_IMR_MR4_Pos: u32 = 4;
pub const EXTI_IMR_MR4_Msk: u32 = 0x1 << EXTI_IMR_MR4_Pos;
pub const EXTI_IMR_MR4: u32 = EXTI_IMR_MR4_Msk;
pub const EXTI_IMR_MR5_Pos: u32 = 5;
pub const EXTI_IMR_MR5_Msk: u32 = 0x1 << EXTI_IMR_MR5_Pos;
pub const EXTI_IMR_MR5: u32 = EXTI_IMR_MR5_Msk;
pub const EXTI_IMR_MR6_Pos: u32 = 6;
pub const EXTI_IMR_MR6_Msk: u32 = 0x1 << EXTI_IMR_MR6_Pos;
pub const EXTI_IMR_MR6: u32 = EXTI_IMR_MR6_Msk;
pub const EXTI_IMR_MR7_Pos: u32 = 7;
pub const EXTI_IMR_MR7_Msk: u32 = 0x1 << EXTI_IMR_MR7_Pos;
pub const EXTI_IMR_MR7: u32 = EXTI_IMR_MR7_Msk;
pub const EXTI_IMR_MR8_Pos: u32 = 8;
pub const EXTI_IMR_MR8_Msk: u32 = 0x1 << EXTI_IMR_MR8_Pos;
pub const EXTI_IMR_MR8: u32 = EXTI_IMR_MR8_Msk;
pub const EXTI_IMR_MR9_Pos: u32 = 9;
pub const EXTI_IMR_MR9_Msk: u32 = 0x1 << EXTI_IMR_MR9_Pos;
pub const EXTI_IMR_MR9: u32 = EXTI_IMR_MR9_Msk;
pub const EXTI_IMR_MR10_Pos: u32 = 10;
pub const EXTI_IMR_MR10_Msk: u32 = 0x1 << EXTI_IMR_MR10_Pos;
pub const EXTI_IMR_MR10: u32 = EXTI_IMR_MR10_Msk;
pub const EXTI_IMR_MR11_Pos: u32 = 11;
pub const EXTI_IMR_MR11_Msk: u32 = 0x1 << EXTI_IMR_MR11_Pos;
pub const EXTI_IMR_MR11: u32 = EXTI_IMR_MR11_Msk;
pub const EXTI_IMR_MR12_Pos: u32 = 12;
pub const EXTI_IMR_MR12_Msk: u32 = 0x1 << EXTI_IMR_MR12_Pos;
pub const EXTI_IMR_MR12: u32 = EXTI_IMR_MR12_Msk;
pub const EXTI_IMR_MR13_Pos: u32 = 13;
pub const EXTI_IMR_MR13_Msk: u32 = 0x1 << EXTI_IMR_MR13_Pos;
pub const EXTI_IMR_MR13: u32 = EXTI_IMR_MR13_Msk;
pub const EXTI_IMR_MR14_Pos: u32 = 14;
pub const EXTI_IMR_MR14_Msk: u32 = 0x1 << EXTI_IMR_MR14_Pos;
pub const EXTI_IMR_MR14: u32 = EXTI_IMR_MR14_Msk;
pub const EXTI_IMR_MR15_Pos: u32 = 15;
pub const EXTI_IMR_MR15_Msk: u32 = 0x1 << EXTI_IMR_MR15_Pos;
pub const EXTI_IMR_MR15: u32 = EXTI_IMR_MR15_Msk;
pub const EXTI_IMR_MR16_Pos: u32 = 16;
pub const EXTI_IMR_MR16_Msk: u32 = 0x1 << EXTI_IMR_MR16_Pos;
pub const EXTI_IMR_MR16: u32 = EXTI_IMR_MR16_Msk;
pub const EXTI_IMR_MR17_Pos: u32 = 17;
pub const EXTI_IMR_MR17_Msk: u32 = 0x1 << EXTI_IMR_MR17_Pos;
pub const EXTI_IMR_MR17: u32 = EXTI_IMR_MR17_Msk;
pub const EXTI_IMR_MR18_Pos: u32 = 18;
pub const EXTI_IMR_MR18_Msk: u32 = 0x1 << EXTI_IMR_MR18_Pos;
pub const EXTI_IMR_MR18: u32 = EXTI_IMR_MR18_Msk;
pub const EXTI_IMR_MR19_Pos: u32 = 19;
pub const EXTI_IMR_MR19_Msk: u32 = 0x1 << EXTI_IMR_MR19_Pos;
pub const EXTI_IMR_MR19: u32 = EXTI_IMR_MR19_Msk;
pub const EXTI_IMR_MR20_Pos: u32 = 20;
pub const EXTI_IMR_MR20_Msk: u32 = 0x1 << EXTI_IMR_MR20_Pos;
pub const EXTI_IMR_MR20: u32 = EXTI_IMR_MR20_Msk;
pub const EXTI_IMR_MR21_Pos: u32 = 21;
pub const EXTI_IMR_MR21_Msk: u32 = 0x1 << EXTI_IMR_MR21_Pos;
pub const EXTI_IMR_MR21: u32 = EXTI_IMR_MR21_Msk;
pub const EXTI_IMR_MR22_Pos: u32 = 22;
pub const EXTI_IMR_MR22_Msk: u32 = 0x1 << EXTI_IMR_MR22_Pos;
pub const EXTI_IMR_MR22: u32 = EXTI_IMR_MR22_Msk;
pub const EXTI_IMR_IM0: u32 = EXTI_IMR_MR0;
pub const EXTI_IMR_IM1: u32 = EXTI_IMR_MR1;
pub const EXTI_IMR_IM2: u32 = EXTI_IMR_MR2;
pub const EXTI_IMR_IM3: u32 = EXTI_IMR_MR3;
pub const EXTI_IMR_IM4: u32 = EXTI_IMR_MR4;
pub const EXTI_IMR_IM5: u32 = EXTI_IMR_MR5;
pub const EXTI_IMR_IM6: u32 = EXTI_IMR_MR6;
pub const EXTI_IMR_IM7: u32 = EXTI_IMR_MR7;
pub const EXTI_IMR_IM8: u32 = EXTI_IMR_MR8;
pub const EXTI_IMR_IM9: u32 = EXTI_IMR_MR9;
pub const EXTI_IMR_IM10: u32 = EXTI_IMR_MR10;
pub const EXTI_IMR_IM11: u32 = EXTI_IMR_MR11;
pub const EXTI_IMR_IM12: u32 = EXTI_IMR_MR12;
pub const EXTI_IMR_IM13: u32 = EXTI_IMR_MR13;
pub const EXTI_IMR_IM14: u32 = EXTI_IMR_MR14;
pub const EXTI_IMR_IM15: u32 = EXTI_IMR_MR15;
pub const EXTI_IMR_IM16: u32 = EXTI_IMR_MR16;
pub const EXTI_IMR_IM17: u32 = EXTI_IMR_MR17;
pub const EXTI_IMR_IM18: u32 = EXTI_IMR_MR18;
pub const EXTI_IMR_IM19: u32 = EXTI_IMR_MR19;
pub const EXTI_IMR_IM20: u32 = EXTI_IMR_MR20;
pub const EXTI_IMR_IM21: u32 = EXTI_IMR_MR21;
pub const EXTI_IMR_IM22: u32 = EXTI_IMR_MR22;
pub const EXTI_IMR_IM_Pos: u32 = 0;
pub const EXTI_IMR_IM_Msk: u32 = 0x7FFFFF << EXTI_IMR_IM_Pos;
pub const EXTI_IMR_IM: u32 = EXTI_IMR_IM_Msk;
pub const EXTI_EMR_MR0_Pos: u32 = 0;
pub const EXTI_EMR_MR0_Msk: u32 = 0x1 << EXTI_EMR_MR0_Pos;
pub const EXTI_EMR_MR0: u32 = EXTI_EMR_MR0_Msk;
pub const EXTI_EMR_MR1_Pos: u32 = 1;
pub const EXTI_EMR_MR1_Msk: u32 = 0x1 << EXTI_EMR_MR1_Pos;
pub const EXTI_EMR_MR1: u32 = EXTI_EMR_MR1_Msk;
pub const EXTI_EMR_MR2_Pos: u32 = 2;
pub const EXTI_EMR_MR2_Msk: u32 = 0x1 << EXTI_EMR_MR2_Pos;
pub const EXTI_EMR_MR2: u32 = EXTI_EMR_MR2_Msk;
pub const EXTI_EMR_MR3_Pos: u32 = 3;
pub const EXTI_EMR_MR3_Msk: u32 = 0x1 << EXTI_EMR_MR3_Pos;
pub const EXTI_EMR_MR3: u32 = EXTI_EMR_MR3_Msk;
pub const EXTI_EMR_MR4_Pos: u32 = 4;
pub const EXTI_EMR_MR4_Msk: u32 = 0x1 << EXTI_EMR_MR4_Pos;
pub const EXTI_EMR_MR4: u32 = EXTI_EMR_MR4_Msk;
pub const EXTI_EMR_MR5_Pos: u32 = 5;
pub const EXTI_EMR_MR5_Msk: u32 = 0x1 << EXTI_EMR_MR5_Pos;
pub const EXTI_EMR_MR5: u32 = EXTI_EMR_MR5_Msk;
pub const EXTI_EMR_MR6_Pos: u32 = 6;
pub const EXTI_EMR_MR6_Msk: u32 = 0x1 << EXTI_EMR_MR6_Pos;
pub const EXTI_EMR_MR6: u32 = EXTI_EMR_MR6_Msk;
pub const EXTI_EMR_MR7_Pos: u32 = 7;
pub const EXTI_EMR_MR7_Msk: u32 = 0x1 << EXTI_EMR_MR7_Pos;
pub const EXTI_EMR_MR7: u32 = EXTI_EMR_MR7_Msk;
pub const EXTI_EMR_MR8_Pos: u32 = 8;
pub const EXTI_EMR_MR8_Msk: u32 = 0x1 << EXTI_EMR_MR8_Pos;
pub const EXTI_EMR_MR8: u32 = EXTI_EMR_MR8_Msk;
pub const EXTI_EMR_MR9_Pos: u32 = 9;
pub const EXTI_EMR_MR9_Msk: u32 = 0x1 << EXTI_EMR_MR9_Pos;
pub const EXTI_EMR_MR9: u32 = EXTI_EMR_MR9_Msk;
pub const EXTI_EMR_MR10_Pos: u32 = 10;
pub const EXTI_EMR_MR10_Msk: u32 = 0x1 << EXTI_EMR_MR10_Pos;
pub const EXTI_EMR_MR10: u32 = EXTI_EMR_MR10_Msk;
pub const EXTI_EMR_MR11_Pos: u32 = 11;
pub const EXTI_EMR_MR11_Msk: u32 = 0x1 << EXTI_EMR_MR11_Pos;
pub const EXTI_EMR_MR11: u32 = EXTI_EMR_MR11_Msk;
pub const EXTI_EMR_MR12_Pos: u32 = 12;
pub const EXTI_EMR_MR12_Msk: u32 = 0x1 << EXTI_EMR_MR12_Pos;
pub const EXTI_EMR_MR12: u32 = EXTI_EMR_MR12_Msk;
pub const EXTI_EMR_MR13_Pos: u32 = 13;
pub const EXTI_EMR_MR13_Msk: u32 = 0x1 << EXTI_EMR_MR13_Pos;
pub const EXTI_EMR_MR13: u32 = EXTI_EMR_MR13_Msk;
pub const EXTI_EMR_MR14_Pos: u32 = 14;
pub const EXTI_EMR_MR14_Msk: u32 = 0x1 << EXTI_EMR_MR14_Pos;
pub const EXTI_EMR_MR14: u32 = EXTI_EMR_MR14_Msk;
pub const EXTI_EMR_MR15_Pos: u32 = 15;
pub const EXTI_EMR_MR15_Msk: u32 = 0x1 << EXTI_EMR_MR15_Pos;
pub const EXTI_EMR_MR15: u32 = EXTI_EMR_MR15_Msk;
pub const EXTI_EMR_MR16_Pos: u32 = 16;
pub const EXTI_EMR_MR16_Msk: u32 = 0x1 << EXTI_EMR_MR16_Pos;
pub const EXTI_EMR_MR16: u32 = EXTI_EMR_MR16_Msk;
pub const EXTI_EMR_MR17_Pos: u32 = 17;
pub const EXTI_EMR_MR17_Msk: u32 = 0x1 << EXTI_EMR_MR17_Pos;
pub const EXTI_EMR_MR17: u32 = EXTI_EMR_MR17_Msk;
pub const EXTI_EMR_MR18_Pos: u32 = 18;
pub const EXTI_EMR_MR18_Msk: u32 = 0x1 << EXTI_EMR_MR18_Pos;
pub const EXTI_EMR_MR18: u32 = EXTI_EMR_MR18_Msk;
pub const EXTI_EMR_MR19_Pos: u32 = 19;
pub const EXTI_EMR_MR19_Msk: u32 = 0x1 << EXTI_EMR_MR19_Pos;
pub const EXTI_EMR_MR19: u32 = EXTI_EMR_MR19_Msk;
pub const EXTI_EMR_MR20_Pos: u32 = 20;
pub const EXTI_EMR_MR20_Msk: u32 = 0x1 << EXTI_EMR_MR20_Pos;
pub const EXTI_EMR_MR20: u32 = EXTI_EMR_MR20_Msk;
pub const EXTI_EMR_MR21_Pos: u32 = 21;
pub const EXTI_EMR_MR21_Msk: u32 = 0x1 << EXTI_EMR_MR21_Pos;
pub const EXTI_EMR_MR21: u32 = EXTI_EMR_MR21_Msk;
pub const EXTI_EMR_MR22_Pos: u32 = 22;
pub const EXTI_EMR_MR22_Msk: u32 = 0x1 << EXTI_EMR_MR22_Pos;
pub const EXTI_EMR_MR22: u32 = EXTI_EMR_MR22_Msk;
pub const EXTI_EMR_EM0: u32 = EXTI_EMR_MR0;
pub const EXTI_EMR_EM1: u32 = EXTI_EMR_MR1;
pub const EXTI_EMR_EM2: u32 = EXTI_EMR_MR2;
pub const EXTI_EMR_EM3: u32 = EXTI_EMR_MR3;
pub const EXTI_EMR_EM4: u32 = EXTI_EMR_MR4;
pub const EXTI_EMR_EM5: u32 = EXTI_EMR_MR5;
pub const EXTI_EMR_EM6: u32 = EXTI_EMR_MR6;
pub const EXTI_EMR_EM7: u32 = EXTI_EMR_MR7;
pub const EXTI_EMR_EM8: u32 = EXTI_EMR_MR8;
pub const EXTI_EMR_EM9: u32 = EXTI_EMR_MR9;
pub const EXTI_EMR_EM10: u32 = EXTI_EMR_MR10;
pub const EXTI_EMR_EM11: u32 = EXTI_EMR_MR11;
pub const EXTI_EMR_EM12: u32 = EXTI_EMR_MR12;
pub const EXTI_EMR_EM13: u32 = EXTI_EMR_MR13;
pub const EXTI_EMR_EM14: u32 = EXTI_EMR_MR14;
pub const EXTI_EMR_EM15: u32 = EXTI_EMR_MR15;
pub const EXTI_EMR_EM16: u32 = EXTI_EMR_MR16;
pub const EXTI_EMR_EM17: u32 = EXTI_EMR_MR17;
pub const EXTI_EMR_EM18: u32 = EXTI_EMR_MR18;
pub const EXTI_EMR_EM19: u32 = EXTI_EMR_MR19;
pub const EXTI_EMR_EM20: u32 = EXTI_EMR_MR20;
pub const EXTI_EMR_EM21: u32 = EXTI_EMR_MR21;
pub const EXTI_EMR_EM22: u32 = EXTI_EMR_MR22;
pub const EXTI_RTSR_TR0_Pos: u32 = 0;
pub const EXTI_RTSR_TR0_Msk: u32 = 0x1 << EXTI_RTSR_TR0_Pos;
pub const EXTI_RTSR_TR0: u32 = EXTI_RTSR_TR0_Msk;
pub const EXTI_RTSR_TR1_Pos: u32 = 1;
pub const EXTI_RTSR_TR1_Msk: u32 = 0x1 << EXTI_RTSR_TR1_Pos;
pub const EXTI_RTSR_TR1: u32 = EXTI_RTSR_TR1_Msk;
pub const EXTI_RTSR_TR2_Pos: u32 = 2;
pub const EXTI_RTSR_TR2_Msk: u32 = 0x1 << EXTI_RTSR_TR2_Pos;
pub const EXTI_RTSR_TR2: u32 = EXTI_RTSR_TR2_Msk;
pub const EXTI_RTSR_TR3_Pos: u32 = 3;
pub const EXTI_RTSR_TR3_Msk: u32 = 0x1 << EXTI_RTSR_TR3_Pos;
pub const EXTI_RTSR_TR3: u32 = EXTI_RTSR_TR3_Msk;
pub const EXTI_RTSR_TR4_Pos: u32 = 4;
pub const EXTI_RTSR_TR4_Msk: u32 = 0x1 << EXTI_RTSR_TR4_Pos;
pub const EXTI_RTSR_TR4: u32 = EXTI_RTSR_TR4_Msk;
pub const EXTI_RTSR_TR5_Pos: u32 = 5;
pub const EXTI_RTSR_TR5_Msk: u32 = 0x1 << EXTI_RTSR_TR5_Pos;
pub const EXTI_RTSR_TR5: u32 = EXTI_RTSR_TR5_Msk;
pub const EXTI_RTSR_TR6_Pos: u32 = 6;
pub const EXTI_RTSR_TR6_Msk: u32 = 0x1 << EXTI_RTSR_TR6_Pos;
pub const EXTI_RTSR_TR6: u32 = EXTI_RTSR_TR6_Msk;
pub const EXTI_RTSR_TR7_Pos: u32 = 7;
pub const EXTI_RTSR_TR7_Msk: u32 = 0x1 << EXTI_RTSR_TR7_Pos;
pub const EXTI_RTSR_TR7: u32 = EXTI_RTSR_TR7_Msk;
pub const EXTI_RTSR_TR8_Pos: u32 = 8;
pub const EXTI_RTSR_TR8_Msk: u32 = 0x1 << EXTI_RTSR_TR8_Pos;
pub const EXTI_RTSR_TR8: u32 = EXTI_RTSR_TR8_Msk;
pub const EXTI_RTSR_TR9_Pos: u32 = 9;
pub const EXTI_RTSR_TR9_Msk: u32 = 0x1 << EXTI_RTSR_TR9_Pos;
pub const EXTI_RTSR_TR9: u32 = EXTI_RTSR_TR9_Msk;
pub const EXTI_RTSR_TR10_Pos: u32 = 10;
pub const EXTI_RTSR_TR10_Msk: u32 = 0x1 << EXTI_RTSR_TR10_Pos;
pub const EXTI_RTSR_TR10: u32 = EXTI_RTSR_TR10_Msk;
pub const EXTI_RTSR_TR11_Pos: u32 = 11;
pub const EXTI_RTSR_TR11_Msk: u32 = 0x1 << EXTI_RTSR_TR11_Pos;
pub const EXTI_RTSR_TR11: u32 = EXTI_RTSR_TR11_Msk;
pub const EXTI_RTSR_TR12_Pos: u32 = 12;
pub const EXTI_RTSR_TR12_Msk: u32 = 0x1 << EXTI_RTSR_TR12_Pos;
pub const EXTI_RTSR_TR12: u32 = EXTI_RTSR_TR12_Msk;
pub const EXTI_RTSR_TR13_Pos: u32 = 13;
pub const EXTI_RTSR_TR13_Msk: u32 = 0x1 << EXTI_RTSR_TR13_Pos;
pub const EXTI_RTSR_TR13: u32 = EXTI_RTSR_TR13_Msk;
pub const EXTI_RTSR_TR14_Pos: u32 = 14;
pub const EXTI_RTSR_TR14_Msk: u32 = 0x1 << EXTI_RTSR_TR14_Pos;
pub const EXTI_RTSR_TR14: u32 = EXTI_RTSR_TR14_Msk;
pub const EXTI_RTSR_TR15_Pos: u32 = 15;
pub const EXTI_RTSR_TR15_Msk: u32 = 0x1 << EXTI_RTSR_TR15_Pos;
pub const EXTI_RTSR_TR15: u32 = EXTI_RTSR_TR15_Msk;
pub const EXTI_RTSR_TR16_Pos: u32 = 16;
pub const EXTI_RTSR_TR16_Msk: u32 = 0x1 << EXTI_RTSR_TR16_Pos;
pub const EXTI_RTSR_TR16: u32 = EXTI_RTSR_TR16_Msk;
pub const EXTI_RTSR_TR17_Pos: u32 = 17;
pub const EXTI_RTSR_TR17_Msk: u32 = 0x1 << EXTI_RTSR_TR17_Pos;
pub const EXTI_RTSR_TR17: u32 = EXTI_RTSR_TR17_Msk;
pub const EXTI_RTSR_TR18_Pos: u32 = 18;
pub const EXTI_RTSR_TR18_Msk: u32 = 0x1 << EXTI_RTSR_TR18_Pos;
pub const EXTI_RTSR_TR18: u32 = EXTI_RTSR_TR18_Msk;
pub const EXTI_RTSR_TR19_Pos: u32 = 19;
pub const EXTI_RTSR_TR19_Msk: u32 = 0x1 << EXTI_RTSR_TR19_Pos;
pub const EXTI_RTSR_TR19: u32 = EXTI_RTSR_TR19_Msk;
pub const EXTI_RTSR_TR20_Pos: u32 = 20;
pub const EXTI_RTSR_TR20_Msk: u32 = 0x1 << EXTI_RTSR_TR20_Pos;
pub const EXTI_RTSR_TR20: u32 = EXTI_RTSR_TR20_Msk;
pub const EXTI_RTSR_TR21_Pos: u32 = 21;
pub const EXTI_RTSR_TR21_Msk: u32 = 0x1 << EXTI_RTSR_TR21_Pos;
pub const EXTI_RTSR_TR21: u32 = EXTI_RTSR_TR21_Msk;
pub const EXTI_RTSR_TR22_Pos: u32 = 22;
pub const EXTI_RTSR_TR22_Msk: u32 = 0x1 << EXTI_RTSR_TR22_Pos;
pub const EXTI_RTSR_TR22: u32 = EXTI_RTSR_TR22_Msk;
pub const EXTI_FTSR_TR0_Pos: u32 = 0;
pub const EXTI_FTSR_TR0_Msk: u32 = 0x1 << EXTI_FTSR_TR0_Pos;
pub const EXTI_FTSR_TR0: u32 = EXTI_FTSR_TR0_Msk;
pub const EXTI_FTSR_TR1_Pos: u32 = 1;
pub const EXTI_FTSR_TR1_Msk: u32 = 0x1 << EXTI_FTSR_TR1_Pos;
pub const EXTI_FTSR_TR1: u32 = EXTI_FTSR_TR1_Msk;
pub const EXTI_FTSR_TR2_Pos: u32 = 2;
pub const EXTI_FTSR_TR2_Msk: u32 = 0x1 << EXTI_FTSR_TR2_Pos;
pub const EXTI_FTSR_TR2: u32 = EXTI_FTSR_TR2_Msk;
pub const EXTI_FTSR_TR3_Pos: u32 = 3;
pub const EXTI_FTSR_TR3_Msk: u32 = 0x1 << EXTI_FTSR_TR3_Pos;
pub const EXTI_FTSR_TR3: u32 = EXTI_FTSR_TR3_Msk;
pub const EXTI_FTSR_TR4_Pos: u32 = 4;
pub const EXTI_FTSR_TR4_Msk: u32 = 0x1 << EXTI_FTSR_TR4_Pos;
pub const EXTI_FTSR_TR4: u32 = EXTI_FTSR_TR4_Msk;
pub const EXTI_FTSR_TR5_Pos: u32 = 5;
pub const EXTI_FTSR_TR5_Msk: u32 = 0x1 << EXTI_FTSR_TR5_Pos;
pub const EXTI_FTSR_TR5: u32 = EXTI_FTSR_TR5_Msk;
pub const EXTI_FTSR_TR6_Pos: u32 = 6;
pub const EXTI_FTSR_TR6_Msk: u32 = 0x1 << EXTI_FTSR_TR6_Pos;
pub const EXTI_FTSR_TR6: u32 = EXTI_FTSR_TR6_Msk;
pub const EXTI_FTSR_TR7_Pos: u32 = 7;
pub const EXTI_FTSR_TR7_Msk: u32 = 0x1 << EXTI_FTSR_TR7_Pos;
pub const EXTI_FTSR_TR7: u32 = EXTI_FTSR_TR7_Msk;
pub const EXTI_FTSR_TR8_Pos: u32 = 8;
pub const EXTI_FTSR_TR8_Msk: u32 = 0x1 << EXTI_FTSR_TR8_Pos;
pub const EXTI_FTSR_TR8: u32 = EXTI_FTSR_TR8_Msk;
pub const EXTI_FTSR_TR9_Pos: u32 = 9;
pub const EXTI_FTSR_TR9_Msk: u32 = 0x1 << EXTI_FTSR_TR9_Pos;
pub const EXTI_FTSR_TR9: u32 = EXTI_FTSR_TR9_Msk;
pub const EXTI_FTSR_TR10_Pos: u32 = 10;
pub const EXTI_FTSR_TR10_Msk: u32 = 0x1 << EXTI_FTSR_TR10_Pos;
pub const EXTI_FTSR_TR10: u32 = EXTI_FTSR_TR10_Msk;
pub const EXTI_FTSR_TR11_Pos: u32 = 11;
pub const EXTI_FTSR_TR11_Msk: u32 = 0x1 << EXTI_FTSR_TR11_Pos;
pub const EXTI_FTSR_TR11: u32 = EXTI_FTSR_TR11_Msk;
pub const EXTI_FTSR_TR12_Pos: u32 = 12;
pub const EXTI_FTSR_TR12_Msk: u32 = 0x1 << EXTI_FTSR_TR12_Pos;
pub const EXTI_FTSR_TR12: u32 = EXTI_FTSR_TR12_Msk;
pub const EXTI_FTSR_TR13_Pos: u32 = 13;
pub const EXTI_FTSR_TR13_Msk: u32 = 0x1 << EXTI_FTSR_TR13_Pos;
pub const EXTI_FTSR_TR13: u32 = EXTI_FTSR_TR13_Msk;
pub const EXTI_FTSR_TR14_Pos: u32 = 14;
pub const EXTI_FTSR_TR14_Msk: u32 = 0x1 << EXTI_FTSR_TR14_Pos;
pub const EXTI_FTSR_TR14: u32 = EXTI_FTSR_TR14_Msk;
pub const EXTI_FTSR_TR15_Pos: u32 = 15;
pub const EXTI_FTSR_TR15_Msk: u32 = 0x1 << EXTI_FTSR_TR15_Pos;
pub const EXTI_FTSR_TR15: u32 = EXTI_FTSR_TR15_Msk;
pub const EXTI_FTSR_TR16_Pos: u32 = 16;
pub const EXTI_FTSR_TR16_Msk: u32 = 0x1 << EXTI_FTSR_TR16_Pos;
pub const EXTI_FTSR_TR16: u32 = EXTI_FTSR_TR16_Msk;
pub const EXTI_FTSR_TR17_Pos: u32 = 17;
pub const EXTI_FTSR_TR17_Msk: u32 = 0x1 << EXTI_FTSR_TR17_Pos;
pub const EXTI_FTSR_TR17: u32 = EXTI_FTSR_TR17_Msk;
pub const EXTI_FTSR_TR18_Pos: u32 = 18;
pub const EXTI_FTSR_TR18_Msk: u32 = 0x1 << EXTI_FTSR_TR18_Pos;
pub const EXTI_FTSR_TR18: u32 = EXTI_FTSR_TR18_Msk;
pub const EXTI_FTSR_TR19_Pos: u32 = 19;
pub const EXTI_FTSR_TR19_Msk: u32 = 0x1 << EXTI_FTSR_TR19_Pos;
pub const EXTI_FTSR_TR19: u32 = EXTI_FTSR_TR19_Msk;
pub const EXTI_FTSR_TR20_Pos: u32 = 20;
pub const EXTI_FTSR_TR20_Msk: u32 = 0x1 << EXTI_FTSR_TR20_Pos;
pub const EXTI_FTSR_TR20: u32 = EXTI_FTSR_TR20_Msk;
pub const EXTI_FTSR_TR21_Pos: u32 = 21;
pub const EXTI_FTSR_TR21_Msk: u32 = 0x1 << EXTI_FTSR_TR21_Pos;
pub const EXTI_FTSR_TR21: u32 = EXTI_FTSR_TR21_Msk;
pub const EXTI_FTSR_TR22_Pos: u32 = 22;
pub const EXTI_FTSR_TR22_Msk: u32 = 0x1 << EXTI_FTSR_TR22_Pos;
pub const EXTI_FTSR_TR22: u32 = EXTI_FTSR_TR22_Msk;
pub const EXTI_SWIER_SWIER0_Pos: u32 = 0;
pub const EXTI_SWIER_SWIER0_Msk: u32 = 0x1 << EXTI_SWIER_SWIER0_Pos;
pub const EXTI_SWIER_SWIER0: u32 = EXTI_SWIER_SWIER0_Msk;
pub const EXTI_SWIER_SWIER1_Pos: u32 = 1;
pub const EXTI_SWIER_SWIER1_Msk: u32 = 0x1 << EXTI_SWIER_SWIER1_Pos;
pub const EXTI_SWIER_SWIER1: u32 = EXTI_SWIER_SWIER1_Msk;
pub const EXTI_SWIER_SWIER2_Pos: u32 = 2;
pub const EXTI_SWIER_SWIER2_Msk: u32 = 0x1 << EXTI_SWIER_SWIER2_Pos;
pub const EXTI_SWIER_SWIER2: u32 = EXTI_SWIER_SWIER2_Msk;
pub const EXTI_SWIER_SWIER3_Pos: u32 = 3;
pub const EXTI_SWIER_SWIER3_Msk: u32 = 0x1 << EXTI_SWIER_SWIER3_Pos;
pub const EXTI_SWIER_SWIER3: u32 = EXTI_SWIER_SWIER3_Msk;
pub const EXTI_SWIER_SWIER4_Pos: u32 = 4;
pub const EXTI_SWIER_SWIER4_Msk: u32 = 0x1 << EXTI_SWIER_SWIER4_Pos;
pub const EXTI_SWIER_SWIER4: u32 = EXTI_SWIER_SWIER4_Msk;
pub const EXTI_SWIER_SWIER5_Pos: u32 = 5;
pub const EXTI_SWIER_SWIER5_Msk: u32 = 0x1 << EXTI_SWIER_SWIER5_Pos;
pub const EXTI_SWIER_SWIER5: u32 = EXTI_SWIER_SWIER5_Msk;
pub const EXTI_SWIER_SWIER6_Pos: u32 = 6;
pub const EXTI_SWIER_SWIER6_Msk: u32 = 0x1 << EXTI_SWIER_SWIER6_Pos;
pub const EXTI_SWIER_SWIER6: u32 = EXTI_SWIER_SWIER6_Msk;
pub const EXTI_SWIER_SWIER7_Pos: u32 = 7;
pub const EXTI_SWIER_SWIER7_Msk: u32 = 0x1 << EXTI_SWIER_SWIER7_Pos;
pub const EXTI_SWIER_SWIER7: u32 = EXTI_SWIER_SWIER7_Msk;
pub const EXTI_SWIER_SWIER8_Pos: u32 = 8;
pub const EXTI_SWIER_SWIER8_Msk: u32 = 0x1 << EXTI_SWIER_SWIER8_Pos;
pub const EXTI_SWIER_SWIER8: u32 = EXTI_SWIER_SWIER8_Msk;
pub const EXTI_SWIER_SWIER9_Pos: u32 = 9;
pub const EXTI_SWIER_SWIER9_Msk: u32 = 0x1 << EXTI_SWIER_SWIER9_Pos;
pub const EXTI_SWIER_SWIER9: u32 = EXTI_SWIER_SWIER9_Msk;
pub const EXTI_SWIER_SWIER10_Pos: u32 = 10;
pub const EXTI_SWIER_SWIER10_Msk: u32 = 0x1 << EXTI_SWIER_SWIER10_Pos;
pub const EXTI_SWIER_SWIER10: u32 = EXTI_SWIER_SWIER10_Msk;
pub const EXTI_SWIER_SWIER11_Pos: u32 = 11;
pub const EXTI_SWIER_SWIER11_Msk: u32 = 0x1 << EXTI_SWIER_SWIER11_Pos;
pub const EXTI_SWIER_SWIER11: u32 = EXTI_SWIER_SWIER11_Msk;
pub const EXTI_SWIER_SWIER12_Pos: u32 = 12;
pub const EXTI_SWIER_SWIER12_Msk: u32 = 0x1 << EXTI_SWIER_SWIER12_Pos;
pub const EXTI_SWIER_SWIER12: u32 = EXTI_SWIER_SWIER12_Msk;
pub const EXTI_SWIER_SWIER13_Pos: u32 = 13;
pub const EXTI_SWIER_SWIER13_Msk: u32 = 0x1 << EXTI_SWIER_SWIER13_Pos;
pub const EXTI_SWIER_SWIER13: u32 = EXTI_SWIER_SWIER13_Msk;
pub const EXTI_SWIER_SWIER14_Pos: u32 = 14;
pub const EXTI_SWIER_SWIER14_Msk: u32 = 0x1 << EXTI_SWIER_SWIER14_Pos;
pub const EXTI_SWIER_SWIER14: u32 = EXTI_SWIER_SWIER14_Msk;
pub const EXTI_SWIER_SWIER15_Pos: u32 = 15;
pub const EXTI_SWIER_SWIER15_Msk: u32 = 0x1 << EXTI_SWIER_SWIER15_Pos;
pub const EXTI_SWIER_SWIER15: u32 = EXTI_SWIER_SWIER15_Msk;
pub const EXTI_SWIER_SWIER16_Pos: u32 = 16;
pub const EXTI_SWIER_SWIER16_Msk: u32 = 0x1 << EXTI_SWIER_SWIER16_Pos;
pub const EXTI_SWIER_SWIER16: u32 = EXTI_SWIER_SWIER16_Msk;
pub const EXTI_SWIER_SWIER17_Pos: u32 = 17;
pub const EXTI_SWIER_SWIER17_Msk: u32 = 0x1 << EXTI_SWIER_SWIER17_Pos;
pub const EXTI_SWIER_SWIER17: u32 = EXTI_SWIER_SWIER17_Msk;
pub const EXTI_SWIER_SWIER18_Pos: u32 = 18;
pub const EXTI_SWIER_SWIER18_Msk: u32 = 0x1 << EXTI_SWIER_SWIER18_Pos;
pub const EXTI_SWIER_SWIER18: u32 = EXTI_SWIER_SWIER18_Msk;
pub const EXTI_SWIER_SWIER19_Pos: u32 = 19;
pub const EXTI_SWIER_SWIER19_Msk: u32 = 0x1 << EXTI_SWIER_SWIER19_Pos;
pub const EXTI_SWIER_SWIER19: u32 = EXTI_SWIER_SWIER19_Msk;
pub const EXTI_SWIER_SWIER20_Pos: u32 = 20;
pub const EXTI_SWIER_SWIER20_Msk: u32 = 0x1 << EXTI_SWIER_SWIER20_Pos;
pub const EXTI_SWIER_SWIER20: u32 = EXTI_SWIER_SWIER20_Msk;
pub const EXTI_SWIER_SWIER21_Pos: u32 = 21;
pub const EXTI_SWIER_SWIER21_Msk: u32 = 0x1 << EXTI_SWIER_SWIER21_Pos;
pub const EXTI_SWIER_SWIER21: u32 = EXTI_SWIER_SWIER21_Msk;
pub const EXTI_SWIER_SWIER22_Pos: u32 = 22;
pub const EXTI_SWIER_SWIER22_Msk: u32 = 0x1 << EXTI_SWIER_SWIER22_Pos;
pub const EXTI_SWIER_SWIER22: u32 = EXTI_SWIER_SWIER22_Msk;
pub const EXTI_PR_PR0_Pos: u32 = 0;
pub const EXTI_PR_PR0_Msk: u32 = 0x1 << EXTI_PR_PR0_Pos;
pub const EXTI_PR_PR0: u32 = EXTI_PR_PR0_Msk;
pub const EXTI_PR_PR1_Pos: u32 = 1;
pub const EXTI_PR_PR1_Msk: u32 = 0x1 << EXTI_PR_PR1_Pos;
pub const EXTI_PR_PR1: u32 = EXTI_PR_PR1_Msk;
pub const EXTI_PR_PR2_Pos: u32 = 2;
pub const EXTI_PR_PR2_Msk: u32 = 0x1 << EXTI_PR_PR2_Pos;
pub const EXTI_PR_PR2: u32 = EXTI_PR_PR2_Msk;
pub const EXTI_PR_PR3_Pos: u32 = 3;
pub const EXTI_PR_PR3_Msk: u32 = 0x1 << EXTI_PR_PR3_Pos;
pub const EXTI_PR_PR3: u32 = EXTI_PR_PR3_Msk;
pub const EXTI_PR_PR4_Pos: u32 = 4;
pub const EXTI_PR_PR4_Msk: u32 = 0x1 << EXTI_PR_PR4_Pos;
pub const EXTI_PR_PR4: u32 = EXTI_PR_PR4_Msk;
pub const EXTI_PR_PR5_Pos: u32 = 5;
pub const EXTI_PR_PR5_Msk: u32 = 0x1 << EXTI_PR_PR5_Pos;
pub const EXTI_PR_PR5: u32 = EXTI_PR_PR5_Msk;
pub const EXTI_PR_PR6_Pos: u32 = 6;
pub const EXTI_PR_PR6_Msk: u32 = 0x1 << EXTI_PR_PR6_Pos;
pub const EXTI_PR_PR6: u32 = EXTI_PR_PR6_Msk;
pub const EXTI_PR_PR7_Pos: u32 = 7;
pub const EXTI_PR_PR7_Msk: u32 = 0x1 << EXTI_PR_PR7_Pos;
pub const EXTI_PR_PR7: u32 = EXTI_PR_PR7_Msk;
pub const EXTI_PR_PR8_Pos: u32 = 8;
pub const EXTI_PR_PR8_Msk: u32 = 0x1 << EXTI_PR_PR8_Pos;
pub const EXTI_PR_PR8: u32 = EXTI_PR_PR8_Msk;
pub const EXTI_PR_PR9_Pos: u32 = 9;
pub const EXTI_PR_PR9_Msk: u32 = 0x1 << EXTI_PR_PR9_Pos;
pub const EXTI_PR_PR9: u32 = EXTI_PR_PR9_Msk;
pub const EXTI_PR_PR10_Pos: u32 = 10;
pub const EXTI_PR_PR10_Msk: u32 = 0x1 << EXTI_PR_PR10_Pos;
pub const EXTI_PR_PR10: u32 = EXTI_PR_PR10_Msk;
pub const EXTI_PR_PR11_Pos: u32 = 11;
pub const EXTI_PR_PR11_Msk: u32 = 0x1 << EXTI_PR_PR11_Pos;
pub const EXTI_PR_PR11: u32 = EXTI_PR_PR11_Msk;
pub const EXTI_PR_PR12_Pos: u32 = 12;
pub const EXTI_PR_PR12_Msk: u32 = 0x1 << EXTI_PR_PR12_Pos;
pub const EXTI_PR_PR12: u32 = EXTI_PR_PR12_Msk;
pub const EXTI_PR_PR13_Pos: u32 = 13;
pub const EXTI_PR_PR13_Msk: u32 = 0x1 << EXTI_PR_PR13_Pos;
pub const EXTI_PR_PR13: u32 = EXTI_PR_PR13_Msk;
pub const EXTI_PR_PR14_Pos: u32 = 14;
pub const EXTI_PR_PR14_Msk: u32 = 0x1 << EXTI_PR_PR14_Pos;
pub const EXTI_PR_PR14: u32 = EXTI_PR_PR14_Msk;
pub const EXTI_PR_PR15_Pos: u32 = 15;
pub const EXTI_PR_PR15_Msk: u32 = 0x1 << EXTI_PR_PR15_Pos;
pub const EXTI_PR_PR15: u32 = EXTI_PR_PR15_Msk;
pub const EXTI_PR_PR16_Pos: u32 = 16;
pub const EXTI_PR_PR16_Msk: u32 = 0x1 << EXTI_PR_PR16_Pos;
pub const EXTI_PR_PR16: u32 = EXTI_PR_PR16_Msk;
pub const EXTI_PR_PR17_Pos: u32 = 17;
pub const EXTI_PR_PR17_Msk: u32 = 0x1 << EXTI_PR_PR17_Pos;
pub const EXTI_PR_PR17: u32 = EXTI_PR_PR17_Msk;
pub const EXTI_PR_PR18_Pos: u32 = 18;
pub const EXTI_PR_PR18_Msk: u32 = 0x1 << EXTI_PR_PR18_Pos;
pub const EXTI_PR_PR18: u32 = EXTI_PR_PR18_Msk;
pub const EXTI_PR_PR19_Pos: u32 = 19;
pub const EXTI_PR_PR19_Msk: u32 = 0x1 << EXTI_PR_PR19_Pos;
pub const EXTI_PR_PR19: u32 = EXTI_PR_PR19_Msk;
pub const EXTI_PR_PR20_Pos: u32 = 20;
pub const EXTI_PR_PR20_Msk: u32 = 0x1 << EXTI_PR_PR20_Pos;
pub const EXTI_PR_PR20: u32 = EXTI_PR_PR20_Msk;
pub const EXTI_PR_PR21_Pos: u32 = 21;
pub const EXTI_PR_PR21_Msk: u32 = 0x1 << EXTI_PR_PR21_Pos;
pub const EXTI_PR_PR21: u32 = EXTI_PR_PR21_Msk;
pub const EXTI_PR_PR22_Pos: u32 = 22;
pub const EXTI_PR_PR22_Msk: u32 = 0x1 << EXTI_PR_PR22_Pos;
pub const EXTI_PR_PR22: u32 = EXTI_PR_PR22_Msk;
pub const FLASH_ACR_LATENCY_Pos: u32 = 0;
pub const FLASH_ACR_LATENCY_Msk: u32 = 0x7 << FLASH_ACR_LATENCY_Pos;
pub const FLASH_ACR_LATENCY: u32 = FLASH_ACR_LATENCY_Msk;
pub const FLASH_ACR_LATENCY_0WS: u32 = 0x00000000;
pub const FLASH_ACR_LATENCY_1WS: u32 = 0x00000001;
pub const FLASH_ACR_LATENCY_2WS: u32 = 0x00000002;
pub const FLASH_ACR_LATENCY_3WS: u32 = 0x00000003;
pub const FLASH_ACR_LATENCY_4WS: u32 = 0x00000004;
pub const FLASH_ACR_LATENCY_5WS: u32 = 0x00000005;
pub const FLASH_ACR_LATENCY_6WS: u32 = 0x00000006;
pub const FLASH_ACR_LATENCY_7WS: u32 = 0x00000007;
pub const FLASH_ACR_PRFTEN_Pos: u32 = 8;
pub const FLASH_ACR_PRFTEN_Msk: u32 = 0x1 << FLASH_ACR_PRFTEN_Pos;
pub const FLASH_ACR_PRFTEN: u32 = FLASH_ACR_PRFTEN_Msk;
pub const FLASH_ACR_ICEN_Pos: u32 = 9;
pub const FLASH_ACR_ICEN_Msk: u32 = 0x1 << FLASH_ACR_ICEN_Pos;
pub const FLASH_ACR_ICEN: u32 = FLASH_ACR_ICEN_Msk;
pub const FLASH_ACR_DCEN_Pos: u32 = 10;
pub const FLASH_ACR_DCEN_Msk: u32 = 0x1 << FLASH_ACR_DCEN_Pos;
pub const FLASH_ACR_DCEN: u32 = FLASH_ACR_DCEN_Msk;
pub const FLASH_ACR_ICRST_Pos: u32 = 11;
pub const FLASH_ACR_ICRST_Msk: u32 = 0x1 << FLASH_ACR_ICRST_Pos;
pub const FLASH_ACR_ICRST: u32 = FLASH_ACR_ICRST_Msk;
pub const FLASH_ACR_DCRST_Pos: u32 = 12;
pub const FLASH_ACR_DCRST_Msk: u32 = 0x1 << FLASH_ACR_DCRST_Pos;
pub const FLASH_ACR_DCRST: u32 = FLASH_ACR_DCRST_Msk;
pub const FLASH_ACR_BYTE0_ADDRESS_Pos: u32 = 10;
pub const FLASH_ACR_BYTE0_ADDRESS_Msk: u32 = 0x10008F << FLASH_ACR_BYTE0_ADDRESS_Pos;
pub const FLASH_ACR_BYTE0_ADDRESS: u32 = FLASH_ACR_BYTE0_ADDRESS_Msk;
pub const FLASH_ACR_BYTE2_ADDRESS_Pos: u32 = 0;
pub const FLASH_ACR_BYTE2_ADDRESS_Msk: u32 = 0x40023C03 << FLASH_ACR_BYTE2_ADDRESS_Pos;
pub const FLASH_ACR_BYTE2_ADDRESS: u32 = FLASH_ACR_BYTE2_ADDRESS_Msk;
pub const FLASH_SR_EOP_Pos: u32 = 0;
pub const FLASH_SR_EOP_Msk: u32 = 0x1 << FLASH_SR_EOP_Pos;
pub const FLASH_SR_EOP: u32 = FLASH_SR_EOP_Msk;
pub const FLASH_SR_SOP_Pos: u32 = 1;
pub const FLASH_SR_SOP_Msk: u32 = 0x1 << FLASH_SR_SOP_Pos;
pub const FLASH_SR_SOP: u32 = FLASH_SR_SOP_Msk;
pub const FLASH_SR_WRPERR_Pos: u32 = 4;
pub const FLASH_SR_WRPERR_Msk: u32 = 0x1 << FLASH_SR_WRPERR_Pos;
pub const FLASH_SR_WRPERR: u32 = FLASH_SR_WRPERR_Msk;
pub const FLASH_SR_PGAERR_Pos: u32 = 5;
pub const FLASH_SR_PGAERR_Msk: u32 = 0x1 << FLASH_SR_PGAERR_Pos;
pub const FLASH_SR_PGAERR: u32 = FLASH_SR_PGAERR_Msk;
pub const FLASH_SR_PGPERR_Pos: u32 = 6;
pub const FLASH_SR_PGPERR_Msk: u32 = 0x1 << FLASH_SR_PGPERR_Pos;
pub const FLASH_SR_PGPERR: u32 = FLASH_SR_PGPERR_Msk;
pub const FLASH_SR_PGSERR_Pos: u32 = 7;
pub const FLASH_SR_PGSERR_Msk: u32 = 0x1 << FLASH_SR_PGSERR_Pos;
pub const FLASH_SR_PGSERR: u32 = FLASH_SR_PGSERR_Msk;
pub const FLASH_SR_BSY_Pos: u32 = 16;
pub const FLASH_SR_BSY_Msk: u32 = 0x1 << FLASH_SR_BSY_Pos;
pub const FLASH_SR_BSY: u32 = FLASH_SR_BSY_Msk;
pub const FLASH_CR_PG_Pos: u32 = 0;
pub const FLASH_CR_PG_Msk: u32 = 0x1 << FLASH_CR_PG_Pos;
pub const FLASH_CR_PG: u32 = FLASH_CR_PG_Msk;
pub const FLASH_CR_SER_Pos: u32 = 1;
pub const FLASH_CR_SER_Msk: u32 = 0x1 << FLASH_CR_SER_Pos;
pub const FLASH_CR_SER: u32 = FLASH_CR_SER_Msk;
pub const FLASH_CR_MER_Pos: u32 = 2;
pub const FLASH_CR_MER_Msk: u32 = 0x1 << FLASH_CR_MER_Pos;
pub const FLASH_CR_MER: u32 = FLASH_CR_MER_Msk;
pub const FLASH_CR_SNB_Pos: u32 = 3;
pub const FLASH_CR_SNB_Msk: u32 = 0x1F << FLASH_CR_SNB_Pos;
pub const FLASH_CR_SNB: u32 = FLASH_CR_SNB_Msk;
pub const FLASH_CR_SNB_0: u32 = 0x01 << FLASH_CR_SNB_Pos;
pub const FLASH_CR_SNB_1: u32 = 0x02 << FLASH_CR_SNB_Pos;
pub const FLASH_CR_SNB_2: u32 = 0x04 << FLASH_CR_SNB_Pos;
pub const FLASH_CR_SNB_3: u32 = 0x08 << FLASH_CR_SNB_Pos;
pub const FLASH_CR_SNB_4: u32 = 0x10 << FLASH_CR_SNB_Pos;
pub const FLASH_CR_PSIZE_Pos: u32 = 8;
pub const FLASH_CR_PSIZE_Msk: u32 = 0x3 << FLASH_CR_PSIZE_Pos;
pub const FLASH_CR_PSIZE: u32 = FLASH_CR_PSIZE_Msk;
pub const FLASH_CR_PSIZE_0: u32 = 0x1 << FLASH_CR_PSIZE_Pos;
pub const FLASH_CR_PSIZE_1: u32 = 0x2 << FLASH_CR_PSIZE_Pos;
pub const FLASH_CR_STRT_Pos: u32 = 16;
pub const FLASH_CR_STRT_Msk: u32 = 0x1 << FLASH_CR_STRT_Pos;
pub const FLASH_CR_STRT: u32 = FLASH_CR_STRT_Msk;
pub const FLASH_CR_EOPIE_Pos: u32 = 24;
pub const FLASH_CR_EOPIE_Msk: u32 = 0x1 << FLASH_CR_EOPIE_Pos;
pub const FLASH_CR_EOPIE: u32 = FLASH_CR_EOPIE_Msk;
pub const FLASH_CR_ERRIE_Pos: u32 = 25;
pub const FLASH_CR_ERRIE_Msk: u32 = 0x1 << FLASH_CR_ERRIE_Pos;
pub const FLASH_CR_ERRIE: u32 = FLASH_CR_ERRIE_Msk;
pub const FLASH_CR_LOCK_Pos: u32 = 31;
pub const FLASH_CR_LOCK_Msk: u32 = 0x1 << FLASH_CR_LOCK_Pos;
pub const FLASH_CR_LOCK: u32 = FLASH_CR_LOCK_Msk;
pub const FLASH_OPTCR_OPTLOCK_Pos: u32 = 0;
pub const FLASH_OPTCR_OPTLOCK_Msk: u32 = 0x1 << FLASH_OPTCR_OPTLOCK_Pos;
pub const FLASH_OPTCR_OPTLOCK: u32 = FLASH_OPTCR_OPTLOCK_Msk;
pub const FLASH_OPTCR_OPTSTRT_Pos: u32 = 1;
pub const FLASH_OPTCR_OPTSTRT_Msk: u32 = 0x1 << FLASH_OPTCR_OPTSTRT_Pos;
pub const FLASH_OPTCR_OPTSTRT: u32 = FLASH_OPTCR_OPTSTRT_Msk;
pub const FLASH_OPTCR_BOR_LEV_0: u32 = 0x00000004;
pub const FLASH_OPTCR_BOR_LEV_1: u32 = 0x00000008;
pub const FLASH_OPTCR_BOR_LEV_Pos: u32 = 2;
pub const FLASH_OPTCR_BOR_LEV_Msk: u32 = 0x3 << FLASH_OPTCR_BOR_LEV_Pos;
pub const FLASH_OPTCR_BOR_LEV: u32 = FLASH_OPTCR_BOR_LEV_Msk;
pub const FLASH_OPTCR_WDG_SW_Pos: u32 = 5;
pub const FLASH_OPTCR_WDG_SW_Msk: u32 = 0x1 << FLASH_OPTCR_WDG_SW_Pos;
pub const FLASH_OPTCR_WDG_SW: u32 = FLASH_OPTCR_WDG_SW_Msk;
pub const FLASH_OPTCR_nRST_STOP_Pos: u32 = 6;
pub const FLASH_OPTCR_nRST_STOP_Msk: u32 = 0x1 << FLASH_OPTCR_nRST_STOP_Pos;
pub const FLASH_OPTCR_nRST_STOP: u32 = FLASH_OPTCR_nRST_STOP_Msk;
pub const FLASH_OPTCR_nRST_STDBY_Pos: u32 = 7;
pub const FLASH_OPTCR_nRST_STDBY_Msk: u32 = 0x1 << FLASH_OPTCR_nRST_STDBY_Pos;
pub const FLASH_OPTCR_nRST_STDBY: u32 = FLASH_OPTCR_nRST_STDBY_Msk;
pub const FLASH_OPTCR_RDP_Pos: u32 = 8;
pub const FLASH_OPTCR_RDP_Msk: u32 = 0xFF << FLASH_OPTCR_RDP_Pos;
pub const FLASH_OPTCR_RDP: u32 = FLASH_OPTCR_RDP_Msk;
pub const FLASH_OPTCR_RDP_0: u32 = 0x01 << FLASH_OPTCR_RDP_Pos;
pub const FLASH_OPTCR_RDP_1: u32 = 0x02 << FLASH_OPTCR_RDP_Pos;
pub const FLASH_OPTCR_RDP_2: u32 = 0x04 << FLASH_OPTCR_RDP_Pos;
pub const FLASH_OPTCR_RDP_3: u32 = 0x08 << FLASH_OPTCR_RDP_Pos;
pub const FLASH_OPTCR_RDP_4: u32 = 0x10 << FLASH_OPTCR_RDP_Pos;
pub const FLASH_OPTCR_RDP_5: u32 = 0x20 << FLASH_OPTCR_RDP_Pos;
pub const FLASH_OPTCR_RDP_6: u32 = 0x40 << FLASH_OPTCR_RDP_Pos;
pub const FLASH_OPTCR_RDP_7: u32 = 0x80 << FLASH_OPTCR_RDP_Pos;
pub const FLASH_OPTCR_nWRP_Pos: u32 = 16;
pub const FLASH_OPTCR_nWRP_Msk: u32 = 0xFFF << FLASH_OPTCR_nWRP_Pos;
pub const FLASH_OPTCR_nWRP: u32 = FLASH_OPTCR_nWRP_Msk;
pub const FLASH_OPTCR_nWRP_0: u32 = 0x00010000;
pub const FLASH_OPTCR_nWRP_1: u32 = 0x00020000;
pub const FLASH_OPTCR_nWRP_2: u32 = 0x00040000;
pub const FLASH_OPTCR_nWRP_3: u32 = 0x00080000;
pub const FLASH_OPTCR_nWRP_4: u32 = 0x00100000;
pub const FLASH_OPTCR_nWRP_5: u32 = 0x00200000;
pub const FLASH_OPTCR_nWRP_6: u32 = 0x00400000;
pub const FLASH_OPTCR_nWRP_7: u32 = 0x00800000;
pub const FLASH_OPTCR_nWRP_8: u32 = 0x01000000;
pub const FLASH_OPTCR_nWRP_9: u32 = 0x02000000;
pub const FLASH_OPTCR_nWRP_10: u32 = 0x04000000;
pub const FLASH_OPTCR_nWRP_11: u32 = 0x08000000;
pub const FLASH_OPTCR1_nWRP_Pos: u32 = 16;
pub const FLASH_OPTCR1_nWRP_Msk: u32 = 0xFFF << FLASH_OPTCR1_nWRP_Pos;
pub const FLASH_OPTCR1_nWRP: u32 = FLASH_OPTCR1_nWRP_Msk;
pub const FLASH_OPTCR1_nWRP_0: u32 = 0x001 << FLASH_OPTCR1_nWRP_Pos;
pub const FLASH_OPTCR1_nWRP_1: u32 = 0x002 << FLASH_OPTCR1_nWRP_Pos;
pub const FLASH_OPTCR1_nWRP_2: u32 = 0x004 << FLASH_OPTCR1_nWRP_Pos;
pub const FLASH_OPTCR1_nWRP_3: u32 = 0x008 << FLASH_OPTCR1_nWRP_Pos;
pub const FLASH_OPTCR1_nWRP_4: u32 = 0x010 << FLASH_OPTCR1_nWRP_Pos;
pub const FLASH_OPTCR1_nWRP_5: u32 = 0x020 << FLASH_OPTCR1_nWRP_Pos;
pub const FLASH_OPTCR1_nWRP_6: u32 = 0x040 << FLASH_OPTCR1_nWRP_Pos;
pub const FLASH_OPTCR1_nWRP_7: u32 = 0x080 << FLASH_OPTCR1_nWRP_Pos;
pub const FLASH_OPTCR1_nWRP_8: u32 = 0x100 << FLASH_OPTCR1_nWRP_Pos;
pub const FLASH_OPTCR1_nWRP_9: u32 = 0x200 << FLASH_OPTCR1_nWRP_Pos;
pub const FLASH_OPTCR1_nWRP_10: u32 = 0x400 << FLASH_OPTCR1_nWRP_Pos;
pub const FLASH_OPTCR1_nWRP_11: u32 = 0x800 << FLASH_OPTCR1_nWRP_Pos;
pub const FSMC_BCR1_MBKEN_Pos: u32 = 0;
pub const FSMC_BCR1_MBKEN_Msk: u32 = 0x1 << FSMC_BCR1_MBKEN_Pos;
pub const FSMC_BCR1_MBKEN: u32 = FSMC_BCR1_MBKEN_Msk;
pub const FSMC_BCR1_MUXEN_Pos: u32 = 1;
pub const FSMC_BCR1_MUXEN_Msk: u32 = 0x1 << FSMC_BCR1_MUXEN_Pos;
pub const FSMC_BCR1_MUXEN: u32 = FSMC_BCR1_MUXEN_Msk;
pub const FSMC_BCR1_MTYP_Pos: u32 = 2;
pub const FSMC_BCR1_MTYP_Msk: u32 = 0x3 << FSMC_BCR1_MTYP_Pos;
pub const FSMC_BCR1_MTYP: u32 = FSMC_BCR1_MTYP_Msk;
pub const FSMC_BCR1_MTYP_0: u32 = 0x1 << FSMC_BCR1_MTYP_Pos;
pub const FSMC_BCR1_MTYP_1: u32 = 0x2 << FSMC_BCR1_MTYP_Pos;
pub const FSMC_BCR1_MWID_Pos: u32 = 4;
pub const FSMC_BCR1_MWID_Msk: u32 = 0x3 << FSMC_BCR1_MWID_Pos;
pub const FSMC_BCR1_MWID: u32 = FSMC_BCR1_MWID_Msk;
pub const FSMC_BCR1_MWID_0: u32 = 0x1 << FSMC_BCR1_MWID_Pos;
pub const FSMC_BCR1_MWID_1: u32 = 0x2 << FSMC_BCR1_MWID_Pos;
pub const FSMC_BCR1_FACCEN_Pos: u32 = 6;
pub const FSMC_BCR1_FACCEN_Msk: u32 = 0x1 << FSMC_BCR1_FACCEN_Pos;
pub const FSMC_BCR1_FACCEN: u32 = FSMC_BCR1_FACCEN_Msk;
pub const FSMC_BCR1_BURSTEN_Pos: u32 = 8;
pub const FSMC_BCR1_BURSTEN_Msk: u32 = 0x1 << FSMC_BCR1_BURSTEN_Pos;
pub const FSMC_BCR1_BURSTEN: u32 = FSMC_BCR1_BURSTEN_Msk;
pub const FSMC_BCR1_WAITPOL_Pos: u32 = 9;
pub const FSMC_BCR1_WAITPOL_Msk: u32 = 0x1 << FSMC_BCR1_WAITPOL_Pos;
pub const FSMC_BCR1_WAITPOL: u32 = FSMC_BCR1_WAITPOL_Msk;
pub const FSMC_BCR1_WRAPMOD_Pos: u32 = 10;
pub const FSMC_BCR1_WRAPMOD_Msk: u32 = 0x1 << FSMC_BCR1_WRAPMOD_Pos;
pub const FSMC_BCR1_WRAPMOD: u32 = FSMC_BCR1_WRAPMOD_Msk;
pub const FSMC_BCR1_WAITCFG_Pos: u32 = 11;
pub const FSMC_BCR1_WAITCFG_Msk: u32 = 0x1 << FSMC_BCR1_WAITCFG_Pos;
pub const FSMC_BCR1_WAITCFG: u32 = FSMC_BCR1_WAITCFG_Msk;
pub const FSMC_BCR1_WREN_Pos: u32 = 12;
pub const FSMC_BCR1_WREN_Msk: u32 = 0x1 << FSMC_BCR1_WREN_Pos;
pub const FSMC_BCR1_WREN: u32 = FSMC_BCR1_WREN_Msk;
pub const FSMC_BCR1_WAITEN_Pos: u32 = 13;
pub const FSMC_BCR1_WAITEN_Msk: u32 = 0x1 << FSMC_BCR1_WAITEN_Pos;
pub const FSMC_BCR1_WAITEN: u32 = FSMC_BCR1_WAITEN_Msk;
pub const FSMC_BCR1_EXTMOD_Pos: u32 = 14;
pub const FSMC_BCR1_EXTMOD_Msk: u32 = 0x1 << FSMC_BCR1_EXTMOD_Pos;
pub const FSMC_BCR1_EXTMOD: u32 = FSMC_BCR1_EXTMOD_Msk;
pub const FSMC_BCR1_ASYNCWAIT_Pos: u32 = 15;
pub const FSMC_BCR1_ASYNCWAIT_Msk: u32 = 0x1 << FSMC_BCR1_ASYNCWAIT_Pos;
pub const FSMC_BCR1_ASYNCWAIT: u32 = FSMC_BCR1_ASYNCWAIT_Msk;
pub const FSMC_BCR1_CPSIZE_Pos: u32 = 16;
pub const FSMC_BCR1_CPSIZE_Msk: u32 = 0x7 << FSMC_BCR1_CPSIZE_Pos;
pub const FSMC_BCR1_CPSIZE: u32 = FSMC_BCR1_CPSIZE_Msk;
pub const FSMC_BCR1_CPSIZE_0: u32 = 0x1 << FSMC_BCR1_CPSIZE_Pos;
pub const FSMC_BCR1_CPSIZE_1: u32 = 0x2 << FSMC_BCR1_CPSIZE_Pos;
pub const FSMC_BCR1_CPSIZE_2: u32 = 0x4 << FSMC_BCR1_CPSIZE_Pos;
pub const FSMC_BCR1_CBURSTRW_Pos: u32 = 19;
pub const FSMC_BCR1_CBURSTRW_Msk: u32 = 0x1 << FSMC_BCR1_CBURSTRW_Pos;
pub const FSMC_BCR1_CBURSTRW: u32 = FSMC_BCR1_CBURSTRW_Msk;
pub const FSMC_BCR2_MBKEN_Pos: u32 = 0;
pub const FSMC_BCR2_MBKEN_Msk: u32 = 0x1 << FSMC_BCR2_MBKEN_Pos;
pub const FSMC_BCR2_MBKEN: u32 = FSMC_BCR2_MBKEN_Msk;
pub const FSMC_BCR2_MUXEN_Pos: u32 = 1;
pub const FSMC_BCR2_MUXEN_Msk: u32 = 0x1 << FSMC_BCR2_MUXEN_Pos;
pub const FSMC_BCR2_MUXEN: u32 = FSMC_BCR2_MUXEN_Msk;
pub const FSMC_BCR2_MTYP_Pos: u32 = 2;
pub const FSMC_BCR2_MTYP_Msk: u32 = 0x3 << FSMC_BCR2_MTYP_Pos;
pub const FSMC_BCR2_MTYP: u32 = FSMC_BCR2_MTYP_Msk;
pub const FSMC_BCR2_MTYP_0: u32 = 0x1 << FSMC_BCR2_MTYP_Pos;
pub const FSMC_BCR2_MTYP_1: u32 = 0x2 << FSMC_BCR2_MTYP_Pos;
pub const FSMC_BCR2_MWID_Pos: u32 = 4;
pub const FSMC_BCR2_MWID_Msk: u32 = 0x3 << FSMC_BCR2_MWID_Pos;
pub const FSMC_BCR2_MWID: u32 = FSMC_BCR2_MWID_Msk;
pub const FSMC_BCR2_MWID_0: u32 = 0x1 << FSMC_BCR2_MWID_Pos;
pub const FSMC_BCR2_MWID_1: u32 = 0x2 << FSMC_BCR2_MWID_Pos;
pub const FSMC_BCR2_FACCEN_Pos: u32 = 6;
pub const FSMC_BCR2_FACCEN_Msk: u32 = 0x1 << FSMC_BCR2_FACCEN_Pos;
pub const FSMC_BCR2_FACCEN: u32 = FSMC_BCR2_FACCEN_Msk;
pub const FSMC_BCR2_BURSTEN_Pos: u32 = 8;
pub const FSMC_BCR2_BURSTEN_Msk: u32 = 0x1 << FSMC_BCR2_BURSTEN_Pos;
pub const FSMC_BCR2_BURSTEN: u32 = FSMC_BCR2_BURSTEN_Msk;
pub const FSMC_BCR2_WAITPOL_Pos: u32 = 9;
pub const FSMC_BCR2_WAITPOL_Msk: u32 = 0x1 << FSMC_BCR2_WAITPOL_Pos;
pub const FSMC_BCR2_WAITPOL: u32 = FSMC_BCR2_WAITPOL_Msk;
pub const FSMC_BCR2_WRAPMOD_Pos: u32 = 10;
pub const FSMC_BCR2_WRAPMOD_Msk: u32 = 0x1 << FSMC_BCR2_WRAPMOD_Pos;
pub const FSMC_BCR2_WRAPMOD: u32 = FSMC_BCR2_WRAPMOD_Msk;
pub const FSMC_BCR2_WAITCFG_Pos: u32 = 11;
pub const FSMC_BCR2_WAITCFG_Msk: u32 = 0x1 << FSMC_BCR2_WAITCFG_Pos;
pub const FSMC_BCR2_WAITCFG: u32 = FSMC_BCR2_WAITCFG_Msk;
pub const FSMC_BCR2_WREN_Pos: u32 = 12;
pub const FSMC_BCR2_WREN_Msk: u32 = 0x1 << FSMC_BCR2_WREN_Pos;
pub const FSMC_BCR2_WREN: u32 = FSMC_BCR2_WREN_Msk;
pub const FSMC_BCR2_WAITEN_Pos: u32 = 13;
pub const FSMC_BCR2_WAITEN_Msk: u32 = 0x1 << FSMC_BCR2_WAITEN_Pos;
pub const FSMC_BCR2_WAITEN: u32 = FSMC_BCR2_WAITEN_Msk;
pub const FSMC_BCR2_EXTMOD_Pos: u32 = 14;
pub const FSMC_BCR2_EXTMOD_Msk: u32 = 0x1 << FSMC_BCR2_EXTMOD_Pos;
pub const FSMC_BCR2_EXTMOD: u32 = FSMC_BCR2_EXTMOD_Msk;
pub const FSMC_BCR2_ASYNCWAIT_Pos: u32 = 15;
pub const FSMC_BCR2_ASYNCWAIT_Msk: u32 = 0x1 << FSMC_BCR2_ASYNCWAIT_Pos;
pub const FSMC_BCR2_ASYNCWAIT: u32 = FSMC_BCR2_ASYNCWAIT_Msk;
pub const FSMC_BCR2_CPSIZE_Pos: u32 = 16;
pub const FSMC_BCR2_CPSIZE_Msk: u32 = 0x7 << FSMC_BCR2_CPSIZE_Pos;
pub const FSMC_BCR2_CPSIZE: u32 = FSMC_BCR2_CPSIZE_Msk;
pub const FSMC_BCR2_CPSIZE_0: u32 = 0x1 << FSMC_BCR2_CPSIZE_Pos;
pub const FSMC_BCR2_CPSIZE_1: u32 = 0x2 << FSMC_BCR2_CPSIZE_Pos;
pub const FSMC_BCR2_CPSIZE_2: u32 = 0x4 << FSMC_BCR2_CPSIZE_Pos;
pub const FSMC_BCR2_CBURSTRW_Pos: u32 = 19;
pub const FSMC_BCR2_CBURSTRW_Msk: u32 = 0x1 << FSMC_BCR2_CBURSTRW_Pos;
pub const FSMC_BCR2_CBURSTRW: u32 = FSMC_BCR2_CBURSTRW_Msk;
pub const FSMC_BCR3_MBKEN_Pos: u32 = 0;
pub const FSMC_BCR3_MBKEN_Msk: u32 = 0x1 << FSMC_BCR3_MBKEN_Pos;
pub const FSMC_BCR3_MBKEN: u32 = FSMC_BCR3_MBKEN_Msk;
pub const FSMC_BCR3_MUXEN_Pos: u32 = 1;
pub const FSMC_BCR3_MUXEN_Msk: u32 = 0x1 << FSMC_BCR3_MUXEN_Pos;
pub const FSMC_BCR3_MUXEN: u32 = FSMC_BCR3_MUXEN_Msk;
pub const FSMC_BCR3_MTYP_Pos: u32 = 2;
pub const FSMC_BCR3_MTYP_Msk: u32 = 0x3 << FSMC_BCR3_MTYP_Pos;
pub const FSMC_BCR3_MTYP: u32 = FSMC_BCR3_MTYP_Msk;
pub const FSMC_BCR3_MTYP_0: u32 = 0x1 << FSMC_BCR3_MTYP_Pos;
pub const FSMC_BCR3_MTYP_1: u32 = 0x2 << FSMC_BCR3_MTYP_Pos;
pub const FSMC_BCR3_MWID_Pos: u32 = 4;
pub const FSMC_BCR3_MWID_Msk: u32 = 0x3 << FSMC_BCR3_MWID_Pos;
pub const FSMC_BCR3_MWID: u32 = FSMC_BCR3_MWID_Msk;
pub const FSMC_BCR3_MWID_0: u32 = 0x1 << FSMC_BCR3_MWID_Pos;
pub const FSMC_BCR3_MWID_1: u32 = 0x2 << FSMC_BCR3_MWID_Pos;
pub const FSMC_BCR3_FACCEN_Pos: u32 = 6;
pub const FSMC_BCR3_FACCEN_Msk: u32 = 0x1 << FSMC_BCR3_FACCEN_Pos;
pub const FSMC_BCR3_FACCEN: u32 = FSMC_BCR3_FACCEN_Msk;
pub const FSMC_BCR3_BURSTEN_Pos: u32 = 8;
pub const FSMC_BCR3_BURSTEN_Msk: u32 = 0x1 << FSMC_BCR3_BURSTEN_Pos;
pub const FSMC_BCR3_BURSTEN: u32 = FSMC_BCR3_BURSTEN_Msk;
pub const FSMC_BCR3_WAITPOL_Pos: u32 = 9;
pub const FSMC_BCR3_WAITPOL_Msk: u32 = 0x1 << FSMC_BCR3_WAITPOL_Pos;
pub const FSMC_BCR3_WAITPOL: u32 = FSMC_BCR3_WAITPOL_Msk;
pub const FSMC_BCR3_WRAPMOD_Pos: u32 = 10;
pub const FSMC_BCR3_WRAPMOD_Msk: u32 = 0x1 << FSMC_BCR3_WRAPMOD_Pos;
pub const FSMC_BCR3_WRAPMOD: u32 = FSMC_BCR3_WRAPMOD_Msk;
pub const FSMC_BCR3_WAITCFG_Pos: u32 = 11;
pub const FSMC_BCR3_WAITCFG_Msk: u32 = 0x1 << FSMC_BCR3_WAITCFG_Pos;
pub const FSMC_BCR3_WAITCFG: u32 = FSMC_BCR3_WAITCFG_Msk;
pub const FSMC_BCR3_WREN_Pos: u32 = 12;
pub const FSMC_BCR3_WREN_Msk: u32 = 0x1 << FSMC_BCR3_WREN_Pos;
pub const FSMC_BCR3_WREN: u32 = FSMC_BCR3_WREN_Msk;
pub const FSMC_BCR3_WAITEN_Pos: u32 = 13;
pub const FSMC_BCR3_WAITEN_Msk: u32 = 0x1 << FSMC_BCR3_WAITEN_Pos;
pub const FSMC_BCR3_WAITEN: u32 = FSMC_BCR3_WAITEN_Msk;
pub const FSMC_BCR3_EXTMOD_Pos: u32 = 14;
pub const FSMC_BCR3_EXTMOD_Msk: u32 = 0x1 << FSMC_BCR3_EXTMOD_Pos;
pub const FSMC_BCR3_EXTMOD: u32 = FSMC_BCR3_EXTMOD_Msk;
pub const FSMC_BCR3_ASYNCWAIT_Pos: u32 = 15;
pub const FSMC_BCR3_ASYNCWAIT_Msk: u32 = 0x1 << FSMC_BCR3_ASYNCWAIT_Pos;
pub const FSMC_BCR3_ASYNCWAIT: u32 = FSMC_BCR3_ASYNCWAIT_Msk;
pub const FSMC_BCR3_CPSIZE_Pos: u32 = 16;
pub const FSMC_BCR3_CPSIZE_Msk: u32 = 0x7 << FSMC_BCR3_CPSIZE_Pos;
pub const FSMC_BCR3_CPSIZE: u32 = FSMC_BCR3_CPSIZE_Msk;
pub const FSMC_BCR3_CPSIZE_0: u32 = 0x1 << FSMC_BCR3_CPSIZE_Pos;
pub const FSMC_BCR3_CPSIZE_1: u32 = 0x2 << FSMC_BCR3_CPSIZE_Pos;
pub const FSMC_BCR3_CPSIZE_2: u32 = 0x4 << FSMC_BCR3_CPSIZE_Pos;
pub const FSMC_BCR3_CBURSTRW_Pos: u32 = 19;
pub const FSMC_BCR3_CBURSTRW_Msk: u32 = 0x1 << FSMC_BCR3_CBURSTRW_Pos;
pub const FSMC_BCR3_CBURSTRW: u32 = FSMC_BCR3_CBURSTRW_Msk;
pub const FSMC_BCR4_MBKEN_Pos: u32 = 0;
pub const FSMC_BCR4_MBKEN_Msk: u32 = 0x1 << FSMC_BCR4_MBKEN_Pos;
pub const FSMC_BCR4_MBKEN: u32 = FSMC_BCR4_MBKEN_Msk;
pub const FSMC_BCR4_MUXEN_Pos: u32 = 1;
pub const FSMC_BCR4_MUXEN_Msk: u32 = 0x1 << FSMC_BCR4_MUXEN_Pos;
pub const FSMC_BCR4_MUXEN: u32 = FSMC_BCR4_MUXEN_Msk;
pub const FSMC_BCR4_MTYP_Pos: u32 = 2;
pub const FSMC_BCR4_MTYP_Msk: u32 = 0x3 << FSMC_BCR4_MTYP_Pos;
pub const FSMC_BCR4_MTYP: u32 = FSMC_BCR4_MTYP_Msk;
pub const FSMC_BCR4_MTYP_0: u32 = 0x1 << FSMC_BCR4_MTYP_Pos;
pub const FSMC_BCR4_MTYP_1: u32 = 0x2 << FSMC_BCR4_MTYP_Pos;
pub const FSMC_BCR4_MWID_Pos: u32 = 4;
pub const FSMC_BCR4_MWID_Msk: u32 = 0x3 << FSMC_BCR4_MWID_Pos;
pub const FSMC_BCR4_MWID: u32 = FSMC_BCR4_MWID_Msk;
pub const FSMC_BCR4_MWID_0: u32 = 0x1 << FSMC_BCR4_MWID_Pos;
pub const FSMC_BCR4_MWID_1: u32 = 0x2 << FSMC_BCR4_MWID_Pos;
pub const FSMC_BCR4_FACCEN_Pos: u32 = 6;
pub const FSMC_BCR4_FACCEN_Msk: u32 = 0x1 << FSMC_BCR4_FACCEN_Pos;
pub const FSMC_BCR4_FACCEN: u32 = FSMC_BCR4_FACCEN_Msk;
pub const FSMC_BCR4_BURSTEN_Pos: u32 = 8;
pub const FSMC_BCR4_BURSTEN_Msk: u32 = 0x1 << FSMC_BCR4_BURSTEN_Pos;
pub const FSMC_BCR4_BURSTEN: u32 = FSMC_BCR4_BURSTEN_Msk;
pub const FSMC_BCR4_WAITPOL_Pos: u32 = 9;
pub const FSMC_BCR4_WAITPOL_Msk: u32 = 0x1 << FSMC_BCR4_WAITPOL_Pos;
pub const FSMC_BCR4_WAITPOL: u32 = FSMC_BCR4_WAITPOL_Msk;
pub const FSMC_BCR4_WRAPMOD_Pos: u32 = 10;
pub const FSMC_BCR4_WRAPMOD_Msk: u32 = 0x1 << FSMC_BCR4_WRAPMOD_Pos;
pub const FSMC_BCR4_WRAPMOD: u32 = FSMC_BCR4_WRAPMOD_Msk;
pub const FSMC_BCR4_WAITCFG_Pos: u32 = 11;
pub const FSMC_BCR4_WAITCFG_Msk: u32 = 0x1 << FSMC_BCR4_WAITCFG_Pos;
pub const FSMC_BCR4_WAITCFG: u32 = FSMC_BCR4_WAITCFG_Msk;
pub const FSMC_BCR4_WREN_Pos: u32 = 12;
pub const FSMC_BCR4_WREN_Msk: u32 = 0x1 << FSMC_BCR4_WREN_Pos;
pub const FSMC_BCR4_WREN: u32 = FSMC_BCR4_WREN_Msk;
pub const FSMC_BCR4_WAITEN_Pos: u32 = 13;
pub const FSMC_BCR4_WAITEN_Msk: u32 = 0x1 << FSMC_BCR4_WAITEN_Pos;
pub const FSMC_BCR4_WAITEN: u32 = FSMC_BCR4_WAITEN_Msk;
pub const FSMC_BCR4_EXTMOD_Pos: u32 = 14;
pub const FSMC_BCR4_EXTMOD_Msk: u32 = 0x1 << FSMC_BCR4_EXTMOD_Pos;
pub const FSMC_BCR4_EXTMOD: u32 = FSMC_BCR4_EXTMOD_Msk;
pub const FSMC_BCR4_ASYNCWAIT_Pos: u32 = 15;
pub const FSMC_BCR4_ASYNCWAIT_Msk: u32 = 0x1 << FSMC_BCR4_ASYNCWAIT_Pos;
pub const FSMC_BCR4_ASYNCWAIT: u32 = FSMC_BCR4_ASYNCWAIT_Msk;
pub const FSMC_BCR4_CPSIZE_Pos: u32 = 16;
pub const FSMC_BCR4_CPSIZE_Msk: u32 = 0x7 << FSMC_BCR4_CPSIZE_Pos;
pub const FSMC_BCR4_CPSIZE: u32 = FSMC_BCR4_CPSIZE_Msk;
pub const FSMC_BCR4_CPSIZE_0: u32 = 0x1 << FSMC_BCR4_CPSIZE_Pos;
pub const FSMC_BCR4_CPSIZE_1: u32 = 0x2 << FSMC_BCR4_CPSIZE_Pos;
pub const FSMC_BCR4_CPSIZE_2: u32 = 0x4 << FSMC_BCR4_CPSIZE_Pos;
pub const FSMC_BCR4_CBURSTRW_Pos: u32 = 19;
pub const FSMC_BCR4_CBURSTRW_Msk: u32 = 0x1 << FSMC_BCR4_CBURSTRW_Pos;
pub const FSMC_BCR4_CBURSTRW: u32 = FSMC_BCR4_CBURSTRW_Msk;
pub const FSMC_BTR1_ADDSET_Pos: u32 = 0;
pub const FSMC_BTR1_ADDSET_Msk: u32 = 0xF << FSMC_BTR1_ADDSET_Pos;
pub const FSMC_BTR1_ADDSET: u32 = FSMC_BTR1_ADDSET_Msk;
pub const FSMC_BTR1_ADDSET_0: u32 = 0x1 << FSMC_BTR1_ADDSET_Pos;
pub const FSMC_BTR1_ADDSET_1: u32 = 0x2 << FSMC_BTR1_ADDSET_Pos;
pub const FSMC_BTR1_ADDSET_2: u32 = 0x4 << FSMC_BTR1_ADDSET_Pos;
pub const FSMC_BTR1_ADDSET_3: u32 = 0x8 << FSMC_BTR1_ADDSET_Pos;
pub const FSMC_BTR1_ADDHLD_Pos: u32 = 4;
pub const FSMC_BTR1_ADDHLD_Msk: u32 = 0xF << FSMC_BTR1_ADDHLD_Pos;
pub const FSMC_BTR1_ADDHLD: u32 = FSMC_BTR1_ADDHLD_Msk;
pub const FSMC_BTR1_ADDHLD_0: u32 = 0x1 << FSMC_BTR1_ADDHLD_Pos;
pub const FSMC_BTR1_ADDHLD_1: u32 = 0x2 << FSMC_BTR1_ADDHLD_Pos;
pub const FSMC_BTR1_ADDHLD_2: u32 = 0x4 << FSMC_BTR1_ADDHLD_Pos;
pub const FSMC_BTR1_ADDHLD_3: u32 = 0x8 << FSMC_BTR1_ADDHLD_Pos;
pub const FSMC_BTR1_DATAST_Pos: u32 = 8;
pub const FSMC_BTR1_DATAST_Msk: u32 = 0xFF << FSMC_BTR1_DATAST_Pos;
pub const FSMC_BTR1_DATAST: u32 = FSMC_BTR1_DATAST_Msk;
pub const FSMC_BTR1_DATAST_0: u32 = 0x01 << FSMC_BTR1_DATAST_Pos;
pub const FSMC_BTR1_DATAST_1: u32 = 0x02 << FSMC_BTR1_DATAST_Pos;
pub const FSMC_BTR1_DATAST_2: u32 = 0x04 << FSMC_BTR1_DATAST_Pos;
pub const FSMC_BTR1_DATAST_3: u32 = 0x08 << FSMC_BTR1_DATAST_Pos;
pub const FSMC_BTR1_DATAST_4: u32 = 0x10 << FSMC_BTR1_DATAST_Pos;
pub const FSMC_BTR1_DATAST_5: u32 = 0x20 << FSMC_BTR1_DATAST_Pos;
pub const FSMC_BTR1_DATAST_6: u32 = 0x40 << FSMC_BTR1_DATAST_Pos;
pub const FSMC_BTR1_DATAST_7: u32 = 0x80 << FSMC_BTR1_DATAST_Pos;
pub const FSMC_BTR1_BUSTURN_Pos: u32 = 16;
pub const FSMC_BTR1_BUSTURN_Msk: u32 = 0xF << FSMC_BTR1_BUSTURN_Pos;
pub const FSMC_BTR1_BUSTURN: u32 = FSMC_BTR1_BUSTURN_Msk;
pub const FSMC_BTR1_BUSTURN_0: u32 = 0x1 << FSMC_BTR1_BUSTURN_Pos;
pub const FSMC_BTR1_BUSTURN_1: u32 = 0x2 << FSMC_BTR1_BUSTURN_Pos;
pub const FSMC_BTR1_BUSTURN_2: u32 = 0x4 << FSMC_BTR1_BUSTURN_Pos;
pub const FSMC_BTR1_BUSTURN_3: u32 = 0x8 << FSMC_BTR1_BUSTURN_Pos;
pub const FSMC_BTR1_CLKDIV_Pos: u32 = 20;
pub const FSMC_BTR1_CLKDIV_Msk: u32 = 0xF << FSMC_BTR1_CLKDIV_Pos;
pub const FSMC_BTR1_CLKDIV: u32 = FSMC_BTR1_CLKDIV_Msk;
pub const FSMC_BTR1_CLKDIV_0: u32 = 0x1 << FSMC_BTR1_CLKDIV_Pos;
pub const FSMC_BTR1_CLKDIV_1: u32 = 0x2 << FSMC_BTR1_CLKDIV_Pos;
pub const FSMC_BTR1_CLKDIV_2: u32 = 0x4 << FSMC_BTR1_CLKDIV_Pos;
pub const FSMC_BTR1_CLKDIV_3: u32 = 0x8 << FSMC_BTR1_CLKDIV_Pos;
pub const FSMC_BTR1_DATLAT_Pos: u32 = 24;
pub const FSMC_BTR1_DATLAT_Msk: u32 = 0xF << FSMC_BTR1_DATLAT_Pos;
pub const FSMC_BTR1_DATLAT: u32 = FSMC_BTR1_DATLAT_Msk;
pub const FSMC_BTR1_DATLAT_0: u32 = 0x1 << FSMC_BTR1_DATLAT_Pos;
pub const FSMC_BTR1_DATLAT_1: u32 = 0x2 << FSMC_BTR1_DATLAT_Pos;
pub const FSMC_BTR1_DATLAT_2: u32 = 0x4 << FSMC_BTR1_DATLAT_Pos;
pub const FSMC_BTR1_DATLAT_3: u32 = 0x8 << FSMC_BTR1_DATLAT_Pos;
pub const FSMC_BTR1_ACCMOD_Pos: u32 = 28;
pub const FSMC_BTR1_ACCMOD_Msk: u32 = 0x3 << FSMC_BTR1_ACCMOD_Pos;
pub const FSMC_BTR1_ACCMOD: u32 = FSMC_BTR1_ACCMOD_Msk;
pub const FSMC_BTR1_ACCMOD_0: u32 = 0x1 << FSMC_BTR1_ACCMOD_Pos;
pub const FSMC_BTR1_ACCMOD_1: u32 = 0x2 << FSMC_BTR1_ACCMOD_Pos;
pub const FSMC_BTR2_ADDSET_Pos: u32 = 0;
pub const FSMC_BTR2_ADDSET_Msk: u32 = 0xF << FSMC_BTR2_ADDSET_Pos;
pub const FSMC_BTR2_ADDSET: u32 = FSMC_BTR2_ADDSET_Msk;
pub const FSMC_BTR2_ADDSET_0: u32 = 0x1 << FSMC_BTR2_ADDSET_Pos;
pub const FSMC_BTR2_ADDSET_1: u32 = 0x2 << FSMC_BTR2_ADDSET_Pos;
pub const FSMC_BTR2_ADDSET_2: u32 = 0x4 << FSMC_BTR2_ADDSET_Pos;
pub const FSMC_BTR2_ADDSET_3: u32 = 0x8 << FSMC_BTR2_ADDSET_Pos;
pub const FSMC_BTR2_ADDHLD_Pos: u32 = 4;
pub const FSMC_BTR2_ADDHLD_Msk: u32 = 0xF << FSMC_BTR2_ADDHLD_Pos;
pub const FSMC_BTR2_ADDHLD: u32 = FSMC_BTR2_ADDHLD_Msk;
pub const FSMC_BTR2_ADDHLD_0: u32 = 0x1 << FSMC_BTR2_ADDHLD_Pos;
pub const FSMC_BTR2_ADDHLD_1: u32 = 0x2 << FSMC_BTR2_ADDHLD_Pos;
pub const FSMC_BTR2_ADDHLD_2: u32 = 0x4 << FSMC_BTR2_ADDHLD_Pos;
pub const FSMC_BTR2_ADDHLD_3: u32 = 0x8 << FSMC_BTR2_ADDHLD_Pos;
pub const FSMC_BTR2_DATAST_Pos: u32 = 8;
pub const FSMC_BTR2_DATAST_Msk: u32 = 0xFF << FSMC_BTR2_DATAST_Pos;
pub const FSMC_BTR2_DATAST: u32 = FSMC_BTR2_DATAST_Msk;
pub const FSMC_BTR2_DATAST_0: u32 = 0x01 << FSMC_BTR2_DATAST_Pos;
pub const FSMC_BTR2_DATAST_1: u32 = 0x02 << FSMC_BTR2_DATAST_Pos;
pub const FSMC_BTR2_DATAST_2: u32 = 0x04 << FSMC_BTR2_DATAST_Pos;
pub const FSMC_BTR2_DATAST_3: u32 = 0x08 << FSMC_BTR2_DATAST_Pos;
pub const FSMC_BTR2_DATAST_4: u32 = 0x10 << FSMC_BTR2_DATAST_Pos;
pub const FSMC_BTR2_DATAST_5: u32 = 0x20 << FSMC_BTR2_DATAST_Pos;
pub const FSMC_BTR2_DATAST_6: u32 = 0x40 << FSMC_BTR2_DATAST_Pos;
pub const FSMC_BTR2_DATAST_7: u32 = 0x80 << FSMC_BTR2_DATAST_Pos;
pub const FSMC_BTR2_BUSTURN_Pos: u32 = 16;
pub const FSMC_BTR2_BUSTURN_Msk: u32 = 0xF << FSMC_BTR2_BUSTURN_Pos;
pub const FSMC_BTR2_BUSTURN: u32 = FSMC_BTR2_BUSTURN_Msk;
pub const FSMC_BTR2_BUSTURN_0: u32 = 0x1 << FSMC_BTR2_BUSTURN_Pos;
pub const FSMC_BTR2_BUSTURN_1: u32 = 0x2 << FSMC_BTR2_BUSTURN_Pos;
pub const FSMC_BTR2_BUSTURN_2: u32 = 0x4 << FSMC_BTR2_BUSTURN_Pos;
pub const FSMC_BTR2_BUSTURN_3: u32 = 0x8 << FSMC_BTR2_BUSTURN_Pos;
pub const FSMC_BTR2_CLKDIV_Pos: u32 = 20;
pub const FSMC_BTR2_CLKDIV_Msk: u32 = 0xF << FSMC_BTR2_CLKDIV_Pos;
pub const FSMC_BTR2_CLKDIV: u32 = FSMC_BTR2_CLKDIV_Msk;
pub const FSMC_BTR2_CLKDIV_0: u32 = 0x1 << FSMC_BTR2_CLKDIV_Pos;
pub const FSMC_BTR2_CLKDIV_1: u32 = 0x2 << FSMC_BTR2_CLKDIV_Pos;
pub const FSMC_BTR2_CLKDIV_2: u32 = 0x4 << FSMC_BTR2_CLKDIV_Pos;
pub const FSMC_BTR2_CLKDIV_3: u32 = 0x8 << FSMC_BTR2_CLKDIV_Pos;
pub const FSMC_BTR2_DATLAT_Pos: u32 = 24;
pub const FSMC_BTR2_DATLAT_Msk: u32 = 0xF << FSMC_BTR2_DATLAT_Pos;
pub const FSMC_BTR2_DATLAT: u32 = FSMC_BTR2_DATLAT_Msk;
pub const FSMC_BTR2_DATLAT_0: u32 = 0x1 << FSMC_BTR2_DATLAT_Pos;
pub const FSMC_BTR2_DATLAT_1: u32 = 0x2 << FSMC_BTR2_DATLAT_Pos;
pub const FSMC_BTR2_DATLAT_2: u32 = 0x4 << FSMC_BTR2_DATLAT_Pos;
pub const FSMC_BTR2_DATLAT_3: u32 = 0x8 << FSMC_BTR2_DATLAT_Pos;
pub const FSMC_BTR2_ACCMOD_Pos: u32 = 28;
pub const FSMC_BTR2_ACCMOD_Msk: u32 = 0x3 << FSMC_BTR2_ACCMOD_Pos;
pub const FSMC_BTR2_ACCMOD: u32 = FSMC_BTR2_ACCMOD_Msk;
pub const FSMC_BTR2_ACCMOD_0: u32 = 0x1 << FSMC_BTR2_ACCMOD_Pos;
pub const FSMC_BTR2_ACCMOD_1: u32 = 0x2 << FSMC_BTR2_ACCMOD_Pos;
pub const FSMC_BTR3_ADDSET_Pos: u32 = 0;
pub const FSMC_BTR3_ADDSET_Msk: u32 = 0xF << FSMC_BTR3_ADDSET_Pos;
pub const FSMC_BTR3_ADDSET: u32 = FSMC_BTR3_ADDSET_Msk;
pub const FSMC_BTR3_ADDSET_0: u32 = 0x1 << FSMC_BTR3_ADDSET_Pos;
pub const FSMC_BTR3_ADDSET_1: u32 = 0x2 << FSMC_BTR3_ADDSET_Pos;
pub const FSMC_BTR3_ADDSET_2: u32 = 0x4 << FSMC_BTR3_ADDSET_Pos;
pub const FSMC_BTR3_ADDSET_3: u32 = 0x8 << FSMC_BTR3_ADDSET_Pos;
pub const FSMC_BTR3_ADDHLD_Pos: u32 = 4;
pub const FSMC_BTR3_ADDHLD_Msk: u32 = 0xF << FSMC_BTR3_ADDHLD_Pos;
pub const FSMC_BTR3_ADDHLD: u32 = FSMC_BTR3_ADDHLD_Msk;
pub const FSMC_BTR3_ADDHLD_0: u32 = 0x1 << FSMC_BTR3_ADDHLD_Pos;
pub const FSMC_BTR3_ADDHLD_1: u32 = 0x2 << FSMC_BTR3_ADDHLD_Pos;
pub const FSMC_BTR3_ADDHLD_2: u32 = 0x4 << FSMC_BTR3_ADDHLD_Pos;
pub const FSMC_BTR3_ADDHLD_3: u32 = 0x8 << FSMC_BTR3_ADDHLD_Pos;
pub const FSMC_BTR3_DATAST_Pos: u32 = 8;
pub const FSMC_BTR3_DATAST_Msk: u32 = 0xFF << FSMC_BTR3_DATAST_Pos;
pub const FSMC_BTR3_DATAST: u32 = FSMC_BTR3_DATAST_Msk;
pub const FSMC_BTR3_DATAST_0: u32 = 0x01 << FSMC_BTR3_DATAST_Pos;
pub const FSMC_BTR3_DATAST_1: u32 = 0x02 << FSMC_BTR3_DATAST_Pos;
pub const FSMC_BTR3_DATAST_2: u32 = 0x04 << FSMC_BTR3_DATAST_Pos;
pub const FSMC_BTR3_DATAST_3: u32 = 0x08 << FSMC_BTR3_DATAST_Pos;
pub const FSMC_BTR3_DATAST_4: u32 = 0x10 << FSMC_BTR3_DATAST_Pos;
pub const FSMC_BTR3_DATAST_5: u32 = 0x20 << FSMC_BTR3_DATAST_Pos;
pub const FSMC_BTR3_DATAST_6: u32 = 0x40 << FSMC_BTR3_DATAST_Pos;
pub const FSMC_BTR3_DATAST_7: u32 = 0x80 << FSMC_BTR3_DATAST_Pos;
pub const FSMC_BTR3_BUSTURN_Pos: u32 = 16;
pub const FSMC_BTR3_BUSTURN_Msk: u32 = 0xF << FSMC_BTR3_BUSTURN_Pos;
pub const FSMC_BTR3_BUSTURN: u32 = FSMC_BTR3_BUSTURN_Msk;
pub const FSMC_BTR3_BUSTURN_0: u32 = 0x1 << FSMC_BTR3_BUSTURN_Pos;
pub const FSMC_BTR3_BUSTURN_1: u32 = 0x2 << FSMC_BTR3_BUSTURN_Pos;
pub const FSMC_BTR3_BUSTURN_2: u32 = 0x4 << FSMC_BTR3_BUSTURN_Pos;
pub const FSMC_BTR3_BUSTURN_3: u32 = 0x8 << FSMC_BTR3_BUSTURN_Pos;
pub const FSMC_BTR3_CLKDIV_Pos: u32 = 20;
pub const FSMC_BTR3_CLKDIV_Msk: u32 = 0xF << FSMC_BTR3_CLKDIV_Pos;
pub const FSMC_BTR3_CLKDIV: u32 = FSMC_BTR3_CLKDIV_Msk;
pub const FSMC_BTR3_CLKDIV_0: u32 = 0x1 << FSMC_BTR3_CLKDIV_Pos;
pub const FSMC_BTR3_CLKDIV_1: u32 = 0x2 << FSMC_BTR3_CLKDIV_Pos;
pub const FSMC_BTR3_CLKDIV_2: u32 = 0x4 << FSMC_BTR3_CLKDIV_Pos;
pub const FSMC_BTR3_CLKDIV_3: u32 = 0x8 << FSMC_BTR3_CLKDIV_Pos;
pub const FSMC_BTR3_DATLAT_Pos: u32 = 24;
pub const FSMC_BTR3_DATLAT_Msk: u32 = 0xF << FSMC_BTR3_DATLAT_Pos;
pub const FSMC_BTR3_DATLAT: u32 = FSMC_BTR3_DATLAT_Msk;
pub const FSMC_BTR3_DATLAT_0: u32 = 0x1 << FSMC_BTR3_DATLAT_Pos;
pub const FSMC_BTR3_DATLAT_1: u32 = 0x2 << FSMC_BTR3_DATLAT_Pos;
pub const FSMC_BTR3_DATLAT_2: u32 = 0x4 << FSMC_BTR3_DATLAT_Pos;
pub const FSMC_BTR3_DATLAT_3: u32 = 0x8 << FSMC_BTR3_DATLAT_Pos;
pub const FSMC_BTR3_ACCMOD_Pos: u32 = 28;
pub const FSMC_BTR3_ACCMOD_Msk: u32 = 0x3 << FSMC_BTR3_ACCMOD_Pos;
pub const FSMC_BTR3_ACCMOD: u32 = FSMC_BTR3_ACCMOD_Msk;
pub const FSMC_BTR3_ACCMOD_0: u32 = 0x1 << FSMC_BTR3_ACCMOD_Pos;
pub const FSMC_BTR3_ACCMOD_1: u32 = 0x2 << FSMC_BTR3_ACCMOD_Pos;
pub const FSMC_BTR4_ADDSET_Pos: u32 = 0;
pub const FSMC_BTR4_ADDSET_Msk: u32 = 0xF << FSMC_BTR4_ADDSET_Pos;
pub const FSMC_BTR4_ADDSET: u32 = FSMC_BTR4_ADDSET_Msk;
pub const FSMC_BTR4_ADDSET_0: u32 = 0x1 << FSMC_BTR4_ADDSET_Pos;
pub const FSMC_BTR4_ADDSET_1: u32 = 0x2 << FSMC_BTR4_ADDSET_Pos;
pub const FSMC_BTR4_ADDSET_2: u32 = 0x4 << FSMC_BTR4_ADDSET_Pos;
pub const FSMC_BTR4_ADDSET_3: u32 = 0x8 << FSMC_BTR4_ADDSET_Pos;
pub const FSMC_BTR4_ADDHLD_Pos: u32 = 4;
pub const FSMC_BTR4_ADDHLD_Msk: u32 = 0xF << FSMC_BTR4_ADDHLD_Pos;
pub const FSMC_BTR4_ADDHLD: u32 = FSMC_BTR4_ADDHLD_Msk;
pub const FSMC_BTR4_ADDHLD_0: u32 = 0x1 << FSMC_BTR4_ADDHLD_Pos;
pub const FSMC_BTR4_ADDHLD_1: u32 = 0x2 << FSMC_BTR4_ADDHLD_Pos;
pub const FSMC_BTR4_ADDHLD_2: u32 = 0x4 << FSMC_BTR4_ADDHLD_Pos;
pub const FSMC_BTR4_ADDHLD_3: u32 = 0x8 << FSMC_BTR4_ADDHLD_Pos;
pub const FSMC_BTR4_DATAST_Pos: u32 = 8;
pub const FSMC_BTR4_DATAST_Msk: u32 = 0xFF << FSMC_BTR4_DATAST_Pos;
pub const FSMC_BTR4_DATAST: u32 = FSMC_BTR4_DATAST_Msk;
pub const FSMC_BTR4_DATAST_0: u32 = 0x01 << FSMC_BTR4_DATAST_Pos;
pub const FSMC_BTR4_DATAST_1: u32 = 0x02 << FSMC_BTR4_DATAST_Pos;
pub const FSMC_BTR4_DATAST_2: u32 = 0x04 << FSMC_BTR4_DATAST_Pos;
pub const FSMC_BTR4_DATAST_3: u32 = 0x08 << FSMC_BTR4_DATAST_Pos;
pub const FSMC_BTR4_DATAST_4: u32 = 0x10 << FSMC_BTR4_DATAST_Pos;
pub const FSMC_BTR4_DATAST_5: u32 = 0x20 << FSMC_BTR4_DATAST_Pos;
pub const FSMC_BTR4_DATAST_6: u32 = 0x40 << FSMC_BTR4_DATAST_Pos;
pub const FSMC_BTR4_DATAST_7: u32 = 0x80 << FSMC_BTR4_DATAST_Pos;
pub const FSMC_BTR4_BUSTURN_Pos: u32 = 16;
pub const FSMC_BTR4_BUSTURN_Msk: u32 = 0xF << FSMC_BTR4_BUSTURN_Pos;
pub const FSMC_BTR4_BUSTURN: u32 = FSMC_BTR4_BUSTURN_Msk;
pub const FSMC_BTR4_BUSTURN_0: u32 = 0x1 << FSMC_BTR4_BUSTURN_Pos;
pub const FSMC_BTR4_BUSTURN_1: u32 = 0x2 << FSMC_BTR4_BUSTURN_Pos;
pub const FSMC_BTR4_BUSTURN_2: u32 = 0x4 << FSMC_BTR4_BUSTURN_Pos;
pub const FSMC_BTR4_BUSTURN_3: u32 = 0x8 << FSMC_BTR4_BUSTURN_Pos;
pub const FSMC_BTR4_CLKDIV_Pos: u32 = 20;
pub const FSMC_BTR4_CLKDIV_Msk: u32 = 0xF << FSMC_BTR4_CLKDIV_Pos;
pub const FSMC_BTR4_CLKDIV: u32 = FSMC_BTR4_CLKDIV_Msk;
pub const FSMC_BTR4_CLKDIV_0: u32 = 0x1 << FSMC_BTR4_CLKDIV_Pos;
pub const FSMC_BTR4_CLKDIV_1: u32 = 0x2 << FSMC_BTR4_CLKDIV_Pos;
pub const FSMC_BTR4_CLKDIV_2: u32 = 0x4 << FSMC_BTR4_CLKDIV_Pos;
pub const FSMC_BTR4_CLKDIV_3: u32 = 0x8 << FSMC_BTR4_CLKDIV_Pos;
pub const FSMC_BTR4_DATLAT_Pos: u32 = 24;
pub const FSMC_BTR4_DATLAT_Msk: u32 = 0xF << FSMC_BTR4_DATLAT_Pos;
pub const FSMC_BTR4_DATLAT: u32 = FSMC_BTR4_DATLAT_Msk;
pub const FSMC_BTR4_DATLAT_0: u32 = 0x1 << FSMC_BTR4_DATLAT_Pos;
pub const FSMC_BTR4_DATLAT_1: u32 = 0x2 << FSMC_BTR4_DATLAT_Pos;
pub const FSMC_BTR4_DATLAT_2: u32 = 0x4 << FSMC_BTR4_DATLAT_Pos;
pub const FSMC_BTR4_DATLAT_3: u32 = 0x8 << FSMC_BTR4_DATLAT_Pos;
pub const FSMC_BTR4_ACCMOD_Pos: u32 = 28;
pub const FSMC_BTR4_ACCMOD_Msk: u32 = 0x3 << FSMC_BTR4_ACCMOD_Pos;
pub const FSMC_BTR4_ACCMOD: u32 = FSMC_BTR4_ACCMOD_Msk;
pub const FSMC_BTR4_ACCMOD_0: u32 = 0x1 << FSMC_BTR4_ACCMOD_Pos;
pub const FSMC_BTR4_ACCMOD_1: u32 = 0x2 << FSMC_BTR4_ACCMOD_Pos;
pub const FSMC_BWTR1_ADDSET_Pos: u32 = 0;
pub const FSMC_BWTR1_ADDSET_Msk: u32 = 0xF << FSMC_BWTR1_ADDSET_Pos;
pub const FSMC_BWTR1_ADDSET: u32 = FSMC_BWTR1_ADDSET_Msk;
pub const FSMC_BWTR1_ADDSET_0: u32 = 0x1 << FSMC_BWTR1_ADDSET_Pos;
pub const FSMC_BWTR1_ADDSET_1: u32 = 0x2 << FSMC_BWTR1_ADDSET_Pos;
pub const FSMC_BWTR1_ADDSET_2: u32 = 0x4 << FSMC_BWTR1_ADDSET_Pos;
pub const FSMC_BWTR1_ADDSET_3: u32 = 0x8 << FSMC_BWTR1_ADDSET_Pos;
pub const FSMC_BWTR1_ADDHLD_Pos: u32 = 4;
pub const FSMC_BWTR1_ADDHLD_Msk: u32 = 0xF << FSMC_BWTR1_ADDHLD_Pos;
pub const FSMC_BWTR1_ADDHLD: u32 = FSMC_BWTR1_ADDHLD_Msk;
pub const FSMC_BWTR1_ADDHLD_0: u32 = 0x1 << FSMC_BWTR1_ADDHLD_Pos;
pub const FSMC_BWTR1_ADDHLD_1: u32 = 0x2 << FSMC_BWTR1_ADDHLD_Pos;
pub const FSMC_BWTR1_ADDHLD_2: u32 = 0x4 << FSMC_BWTR1_ADDHLD_Pos;
pub const FSMC_BWTR1_ADDHLD_3: u32 = 0x8 << FSMC_BWTR1_ADDHLD_Pos;
pub const FSMC_BWTR1_DATAST_Pos: u32 = 8;
pub const FSMC_BWTR1_DATAST_Msk: u32 = 0xFF << FSMC_BWTR1_DATAST_Pos;
pub const FSMC_BWTR1_DATAST: u32 = FSMC_BWTR1_DATAST_Msk;
pub const FSMC_BWTR1_DATAST_0: u32 = 0x01 << FSMC_BWTR1_DATAST_Pos;
pub const FSMC_BWTR1_DATAST_1: u32 = 0x02 << FSMC_BWTR1_DATAST_Pos;
pub const FSMC_BWTR1_DATAST_2: u32 = 0x04 << FSMC_BWTR1_DATAST_Pos;
pub const FSMC_BWTR1_DATAST_3: u32 = 0x08 << FSMC_BWTR1_DATAST_Pos;
pub const FSMC_BWTR1_DATAST_4: u32 = 0x10 << FSMC_BWTR1_DATAST_Pos;
pub const FSMC_BWTR1_DATAST_5: u32 = 0x20 << FSMC_BWTR1_DATAST_Pos;
pub const FSMC_BWTR1_DATAST_6: u32 = 0x40 << FSMC_BWTR1_DATAST_Pos;
pub const FSMC_BWTR1_DATAST_7: u32 = 0x80 << FSMC_BWTR1_DATAST_Pos;
pub const FSMC_BWTR1_BUSTURN_Pos: u32 = 16;
pub const FSMC_BWTR1_BUSTURN_Msk: u32 = 0xF << FSMC_BWTR1_BUSTURN_Pos;
pub const FSMC_BWTR1_BUSTURN: u32 = FSMC_BWTR1_BUSTURN_Msk;
pub const FSMC_BWTR1_BUSTURN_0: u32 = 0x1 << FSMC_BWTR1_BUSTURN_Pos;
pub const FSMC_BWTR1_BUSTURN_1: u32 = 0x2 << FSMC_BWTR1_BUSTURN_Pos;
pub const FSMC_BWTR1_BUSTURN_2: u32 = 0x4 << FSMC_BWTR1_BUSTURN_Pos;
pub const FSMC_BWTR1_BUSTURN_3: u32 = 0x8 << FSMC_BWTR1_BUSTURN_Pos;
pub const FSMC_BWTR1_ACCMOD_Pos: u32 = 28;
pub const FSMC_BWTR1_ACCMOD_Msk: u32 = 0x3 << FSMC_BWTR1_ACCMOD_Pos;
pub const FSMC_BWTR1_ACCMOD: u32 = FSMC_BWTR1_ACCMOD_Msk;
pub const FSMC_BWTR1_ACCMOD_0: u32 = 0x1 << FSMC_BWTR1_ACCMOD_Pos;
pub const FSMC_BWTR1_ACCMOD_1: u32 = 0x2 << FSMC_BWTR1_ACCMOD_Pos;
pub const FSMC_BWTR2_ADDSET_Pos: u32 = 0;
pub const FSMC_BWTR2_ADDSET_Msk: u32 = 0xF << FSMC_BWTR2_ADDSET_Pos;
pub const FSMC_BWTR2_ADDSET: u32 = FSMC_BWTR2_ADDSET_Msk;
pub const FSMC_BWTR2_ADDSET_0: u32 = 0x1 << FSMC_BWTR2_ADDSET_Pos;
pub const FSMC_BWTR2_ADDSET_1: u32 = 0x2 << FSMC_BWTR2_ADDSET_Pos;
pub const FSMC_BWTR2_ADDSET_2: u32 = 0x4 << FSMC_BWTR2_ADDSET_Pos;
pub const FSMC_BWTR2_ADDSET_3: u32 = 0x8 << FSMC_BWTR2_ADDSET_Pos;
pub const FSMC_BWTR2_ADDHLD_Pos: u32 = 4;
pub const FSMC_BWTR2_ADDHLD_Msk: u32 = 0xF << FSMC_BWTR2_ADDHLD_Pos;
pub const FSMC_BWTR2_ADDHLD: u32 = FSMC_BWTR2_ADDHLD_Msk;
pub const FSMC_BWTR2_ADDHLD_0: u32 = 0x1 << FSMC_BWTR2_ADDHLD_Pos;
pub const FSMC_BWTR2_ADDHLD_1: u32 = 0x2 << FSMC_BWTR2_ADDHLD_Pos;
pub const FSMC_BWTR2_ADDHLD_2: u32 = 0x4 << FSMC_BWTR2_ADDHLD_Pos;
pub const FSMC_BWTR2_ADDHLD_3: u32 = 0x8 << FSMC_BWTR2_ADDHLD_Pos;
pub const FSMC_BWTR2_DATAST_Pos: u32 = 8;
pub const FSMC_BWTR2_DATAST_Msk: u32 = 0xFF << FSMC_BWTR2_DATAST_Pos;
pub const FSMC_BWTR2_DATAST: u32 = FSMC_BWTR2_DATAST_Msk;
pub const FSMC_BWTR2_DATAST_0: u32 = 0x01 << FSMC_BWTR2_DATAST_Pos;
pub const FSMC_BWTR2_DATAST_1: u32 = 0x02 << FSMC_BWTR2_DATAST_Pos;
pub const FSMC_BWTR2_DATAST_2: u32 = 0x04 << FSMC_BWTR2_DATAST_Pos;
pub const FSMC_BWTR2_DATAST_3: u32 = 0x08 << FSMC_BWTR2_DATAST_Pos;
pub const FSMC_BWTR2_DATAST_4: u32 = 0x10 << FSMC_BWTR2_DATAST_Pos;
pub const FSMC_BWTR2_DATAST_5: u32 = 0x20 << FSMC_BWTR2_DATAST_Pos;
pub const FSMC_BWTR2_DATAST_6: u32 = 0x40 << FSMC_BWTR2_DATAST_Pos;
pub const FSMC_BWTR2_DATAST_7: u32 = 0x80 << FSMC_BWTR2_DATAST_Pos;
pub const FSMC_BWTR2_BUSTURN_Pos: u32 = 16;
pub const FSMC_BWTR2_BUSTURN_Msk: u32 = 0xF << FSMC_BWTR2_BUSTURN_Pos;
pub const FSMC_BWTR2_BUSTURN: u32 = FSMC_BWTR2_BUSTURN_Msk;
pub const FSMC_BWTR2_BUSTURN_0: u32 = 0x1 << FSMC_BWTR2_BUSTURN_Pos;
pub const FSMC_BWTR2_BUSTURN_1: u32 = 0x2 << FSMC_BWTR2_BUSTURN_Pos;
pub const FSMC_BWTR2_BUSTURN_2: u32 = 0x4 << FSMC_BWTR2_BUSTURN_Pos;
pub const FSMC_BWTR2_BUSTURN_3: u32 = 0x8 << FSMC_BWTR2_BUSTURN_Pos;
pub const FSMC_BWTR2_ACCMOD_Pos: u32 = 28;
pub const FSMC_BWTR2_ACCMOD_Msk: u32 = 0x3 << FSMC_BWTR2_ACCMOD_Pos;
pub const FSMC_BWTR2_ACCMOD: u32 = FSMC_BWTR2_ACCMOD_Msk;
pub const FSMC_BWTR2_ACCMOD_0: u32 = 0x1 << FSMC_BWTR2_ACCMOD_Pos;
pub const FSMC_BWTR2_ACCMOD_1: u32 = 0x2 << FSMC_BWTR2_ACCMOD_Pos;
pub const FSMC_BWTR3_ADDSET_Pos: u32 = 0;
pub const FSMC_BWTR3_ADDSET_Msk: u32 = 0xF << FSMC_BWTR3_ADDSET_Pos;
pub const FSMC_BWTR3_ADDSET: u32 = FSMC_BWTR3_ADDSET_Msk;
pub const FSMC_BWTR3_ADDSET_0: u32 = 0x1 << FSMC_BWTR3_ADDSET_Pos;
pub const FSMC_BWTR3_ADDSET_1: u32 = 0x2 << FSMC_BWTR3_ADDSET_Pos;
pub const FSMC_BWTR3_ADDSET_2: u32 = 0x4 << FSMC_BWTR3_ADDSET_Pos;
pub const FSMC_BWTR3_ADDSET_3: u32 = 0x8 << FSMC_BWTR3_ADDSET_Pos;
pub const FSMC_BWTR3_ADDHLD_Pos: u32 = 4;
pub const FSMC_BWTR3_ADDHLD_Msk: u32 = 0xF << FSMC_BWTR3_ADDHLD_Pos;
pub const FSMC_BWTR3_ADDHLD: u32 = FSMC_BWTR3_ADDHLD_Msk;
pub const FSMC_BWTR3_ADDHLD_0: u32 = 0x1 << FSMC_BWTR3_ADDHLD_Pos;
pub const FSMC_BWTR3_ADDHLD_1: u32 = 0x2 << FSMC_BWTR3_ADDHLD_Pos;
pub const FSMC_BWTR3_ADDHLD_2: u32 = 0x4 << FSMC_BWTR3_ADDHLD_Pos;
pub const FSMC_BWTR3_ADDHLD_3: u32 = 0x8 << FSMC_BWTR3_ADDHLD_Pos;
pub const FSMC_BWTR3_DATAST_Pos: u32 = 8;
pub const FSMC_BWTR3_DATAST_Msk: u32 = 0xFF << FSMC_BWTR3_DATAST_Pos;
pub const FSMC_BWTR3_DATAST: u32 = FSMC_BWTR3_DATAST_Msk;
pub const FSMC_BWTR3_DATAST_0: u32 = 0x01 << FSMC_BWTR3_DATAST_Pos;
pub const FSMC_BWTR3_DATAST_1: u32 = 0x02 << FSMC_BWTR3_DATAST_Pos;
pub const FSMC_BWTR3_DATAST_2: u32 = 0x04 << FSMC_BWTR3_DATAST_Pos;
pub const FSMC_BWTR3_DATAST_3: u32 = 0x08 << FSMC_BWTR3_DATAST_Pos;
pub const FSMC_BWTR3_DATAST_4: u32 = 0x10 << FSMC_BWTR3_DATAST_Pos;
pub const FSMC_BWTR3_DATAST_5: u32 = 0x20 << FSMC_BWTR3_DATAST_Pos;
pub const FSMC_BWTR3_DATAST_6: u32 = 0x40 << FSMC_BWTR3_DATAST_Pos;
pub const FSMC_BWTR3_DATAST_7: u32 = 0x80 << FSMC_BWTR3_DATAST_Pos;
pub const FSMC_BWTR3_BUSTURN_Pos: u32 = 16;
pub const FSMC_BWTR3_BUSTURN_Msk: u32 = 0xF << FSMC_BWTR3_BUSTURN_Pos;
pub const FSMC_BWTR3_BUSTURN: u32 = FSMC_BWTR3_BUSTURN_Msk;
pub const FSMC_BWTR3_BUSTURN_0: u32 = 0x1 << FSMC_BWTR3_BUSTURN_Pos;
pub const FSMC_BWTR3_BUSTURN_1: u32 = 0x2 << FSMC_BWTR3_BUSTURN_Pos;
pub const FSMC_BWTR3_BUSTURN_2: u32 = 0x4 << FSMC_BWTR3_BUSTURN_Pos;
pub const FSMC_BWTR3_BUSTURN_3: u32 = 0x8 << FSMC_BWTR3_BUSTURN_Pos;
pub const FSMC_BWTR3_ACCMOD_Pos: u32 = 28;
pub const FSMC_BWTR3_ACCMOD_Msk: u32 = 0x3 << FSMC_BWTR3_ACCMOD_Pos;
pub const FSMC_BWTR3_ACCMOD: u32 = FSMC_BWTR3_ACCMOD_Msk;
pub const FSMC_BWTR3_ACCMOD_0: u32 = 0x1 << FSMC_BWTR3_ACCMOD_Pos;
pub const FSMC_BWTR3_ACCMOD_1: u32 = 0x2 << FSMC_BWTR3_ACCMOD_Pos;
pub const FSMC_BWTR4_ADDSET_Pos: u32 = 0;
pub const FSMC_BWTR4_ADDSET_Msk: u32 = 0xF << FSMC_BWTR4_ADDSET_Pos;
pub const FSMC_BWTR4_ADDSET: u32 = FSMC_BWTR4_ADDSET_Msk;
pub const FSMC_BWTR4_ADDSET_0: u32 = 0x1 << FSMC_BWTR4_ADDSET_Pos;
pub const FSMC_BWTR4_ADDSET_1: u32 = 0x2 << FSMC_BWTR4_ADDSET_Pos;
pub const FSMC_BWTR4_ADDSET_2: u32 = 0x4 << FSMC_BWTR4_ADDSET_Pos;
pub const FSMC_BWTR4_ADDSET_3: u32 = 0x8 << FSMC_BWTR4_ADDSET_Pos;
pub const FSMC_BWTR4_ADDHLD_Pos: u32 = 4;
pub const FSMC_BWTR4_ADDHLD_Msk: u32 = 0xF << FSMC_BWTR4_ADDHLD_Pos;
pub const FSMC_BWTR4_ADDHLD: u32 = FSMC_BWTR4_ADDHLD_Msk;
pub const FSMC_BWTR4_ADDHLD_0: u32 = 0x1 << FSMC_BWTR4_ADDHLD_Pos;
pub const FSMC_BWTR4_ADDHLD_1: u32 = 0x2 << FSMC_BWTR4_ADDHLD_Pos;
pub const FSMC_BWTR4_ADDHLD_2: u32 = 0x4 << FSMC_BWTR4_ADDHLD_Pos;
pub const FSMC_BWTR4_ADDHLD_3: u32 = 0x8 << FSMC_BWTR4_ADDHLD_Pos;
pub const FSMC_BWTR4_DATAST_Pos: u32 = 8;
pub const FSMC_BWTR4_DATAST_Msk: u32 = 0xFF << FSMC_BWTR4_DATAST_Pos;
pub const FSMC_BWTR4_DATAST: u32 = FSMC_BWTR4_DATAST_Msk;
pub const FSMC_BWTR4_DATAST_0: u32 = 0x00000100;
pub const FSMC_BWTR4_DATAST_1: u32 = 0x00000200;
pub const FSMC_BWTR4_DATAST_2: u32 = 0x00000400;
pub const FSMC_BWTR4_DATAST_3: u32 = 0x00000800;
pub const FSMC_BWTR4_DATAST_4: u32 = 0x00001000;
pub const FSMC_BWTR4_DATAST_5: u32 = 0x00002000;
pub const FSMC_BWTR4_DATAST_6: u32 = 0x00004000;
pub const FSMC_BWTR4_DATAST_7: u32 = 0x00008000;
pub const FSMC_BWTR4_BUSTURN_Pos: u32 = 16;
pub const FSMC_BWTR4_BUSTURN_Msk: u32 = 0xF << FSMC_BWTR4_BUSTURN_Pos;
pub const FSMC_BWTR4_BUSTURN: u32 = FSMC_BWTR4_BUSTURN_Msk;
pub const FSMC_BWTR4_BUSTURN_0: u32 = 0x1 << FSMC_BWTR4_BUSTURN_Pos;
pub const FSMC_BWTR4_BUSTURN_1: u32 = 0x2 << FSMC_BWTR4_BUSTURN_Pos;
pub const FSMC_BWTR4_BUSTURN_2: u32 = 0x4 << FSMC_BWTR4_BUSTURN_Pos;
pub const FSMC_BWTR4_BUSTURN_3: u32 = 0x8 << FSMC_BWTR4_BUSTURN_Pos;
pub const FSMC_BWTR4_ACCMOD_Pos: u32 = 28;
pub const FSMC_BWTR4_ACCMOD_Msk: u32 = 0x3 << FSMC_BWTR4_ACCMOD_Pos;
pub const FSMC_BWTR4_ACCMOD: u32 = FSMC_BWTR4_ACCMOD_Msk;
pub const FSMC_BWTR4_ACCMOD_0: u32 = 0x1 << FSMC_BWTR4_ACCMOD_Pos;
pub const FSMC_BWTR4_ACCMOD_1: u32 = 0x2 << FSMC_BWTR4_ACCMOD_Pos;
pub const FSMC_PCR2_PWAITEN_Pos: u32 = 1;
pub const FSMC_PCR2_PWAITEN_Msk: u32 = 0x1 << FSMC_PCR2_PWAITEN_Pos;
pub const FSMC_PCR2_PWAITEN: u32 = FSMC_PCR2_PWAITEN_Msk;
pub const FSMC_PCR2_PBKEN_Pos: u32 = 2;
pub const FSMC_PCR2_PBKEN_Msk: u32 = 0x1 << FSMC_PCR2_PBKEN_Pos;
pub const FSMC_PCR2_PBKEN: u32 = FSMC_PCR2_PBKEN_Msk;
pub const FSMC_PCR2_PTYP_Pos: u32 = 3;
pub const FSMC_PCR2_PTYP_Msk: u32 = 0x1 << FSMC_PCR2_PTYP_Pos;
pub const FSMC_PCR2_PTYP: u32 = FSMC_PCR2_PTYP_Msk;
pub const FSMC_PCR2_PWID_Pos: u32 = 4;
pub const FSMC_PCR2_PWID_Msk: u32 = 0x3 << FSMC_PCR2_PWID_Pos;
pub const FSMC_PCR2_PWID: u32 = FSMC_PCR2_PWID_Msk;
pub const FSMC_PCR2_PWID_0: u32 = 0x1 << FSMC_PCR2_PWID_Pos;
pub const FSMC_PCR2_PWID_1: u32 = 0x2 << FSMC_PCR2_PWID_Pos;
pub const FSMC_PCR2_ECCEN_Pos: u32 = 6;
pub const FSMC_PCR2_ECCEN_Msk: u32 = 0x1 << FSMC_PCR2_ECCEN_Pos;
pub const FSMC_PCR2_ECCEN: u32 = FSMC_PCR2_ECCEN_Msk;
pub const FSMC_PCR2_TCLR_Pos: u32 = 9;
pub const FSMC_PCR2_TCLR_Msk: u32 = 0xF << FSMC_PCR2_TCLR_Pos;
pub const FSMC_PCR2_TCLR: u32 = FSMC_PCR2_TCLR_Msk;
pub const FSMC_PCR2_TCLR_0: u32 = 0x1 << FSMC_PCR2_TCLR_Pos;
pub const FSMC_PCR2_TCLR_1: u32 = 0x2 << FSMC_PCR2_TCLR_Pos;
pub const FSMC_PCR2_TCLR_2: u32 = 0x4 << FSMC_PCR2_TCLR_Pos;
pub const FSMC_PCR2_TCLR_3: u32 = 0x8 << FSMC_PCR2_TCLR_Pos;
pub const FSMC_PCR2_TAR_Pos: u32 = 13;
pub const FSMC_PCR2_TAR_Msk: u32 = 0xF << FSMC_PCR2_TAR_Pos;
pub const FSMC_PCR2_TAR: u32 = FSMC_PCR2_TAR_Msk;
pub const FSMC_PCR2_TAR_0: u32 = 0x1 << FSMC_PCR2_TAR_Pos;
pub const FSMC_PCR2_TAR_1: u32 = 0x2 << FSMC_PCR2_TAR_Pos;
pub const FSMC_PCR2_TAR_2: u32 = 0x4 << FSMC_PCR2_TAR_Pos;
pub const FSMC_PCR2_TAR_3: u32 = 0x8 << FSMC_PCR2_TAR_Pos;
pub const FSMC_PCR2_ECCPS_Pos: u32 = 17;
pub const FSMC_PCR2_ECCPS_Msk: u32 = 0x7 << FSMC_PCR2_ECCPS_Pos;
pub const FSMC_PCR2_ECCPS: u32 = FSMC_PCR2_ECCPS_Msk;
pub const FSMC_PCR2_ECCPS_0: u32 = 0x1 << FSMC_PCR2_ECCPS_Pos;
pub const FSMC_PCR2_ECCPS_1: u32 = 0x2 << FSMC_PCR2_ECCPS_Pos;
pub const FSMC_PCR2_ECCPS_2: u32 = 0x4 << FSMC_PCR2_ECCPS_Pos;
pub const FSMC_PCR3_PWAITEN_Pos: u32 = 1;
pub const FSMC_PCR3_PWAITEN_Msk: u32 = 0x1 << FSMC_PCR3_PWAITEN_Pos;
pub const FSMC_PCR3_PWAITEN: u32 = FSMC_PCR3_PWAITEN_Msk;
pub const FSMC_PCR3_PBKEN_Pos: u32 = 2;
pub const FSMC_PCR3_PBKEN_Msk: u32 = 0x1 << FSMC_PCR3_PBKEN_Pos;
pub const FSMC_PCR3_PBKEN: u32 = FSMC_PCR3_PBKEN_Msk;
pub const FSMC_PCR3_PTYP_Pos: u32 = 3;
pub const FSMC_PCR3_PTYP_Msk: u32 = 0x1 << FSMC_PCR3_PTYP_Pos;
pub const FSMC_PCR3_PTYP: u32 = FSMC_PCR3_PTYP_Msk;
pub const FSMC_PCR3_PWID_Pos: u32 = 4;
pub const FSMC_PCR3_PWID_Msk: u32 = 0x3 << FSMC_PCR3_PWID_Pos;
pub const FSMC_PCR3_PWID: u32 = FSMC_PCR3_PWID_Msk;
pub const FSMC_PCR3_PWID_0: u32 = 0x1 << FSMC_PCR3_PWID_Pos;
pub const FSMC_PCR3_PWID_1: u32 = 0x2 << FSMC_PCR3_PWID_Pos;
pub const FSMC_PCR3_ECCEN_Pos: u32 = 6;
pub const FSMC_PCR3_ECCEN_Msk: u32 = 0x1 << FSMC_PCR3_ECCEN_Pos;
pub const FSMC_PCR3_ECCEN: u32 = FSMC_PCR3_ECCEN_Msk;
pub const FSMC_PCR3_TCLR_Pos: u32 = 9;
pub const FSMC_PCR3_TCLR_Msk: u32 = 0xF << FSMC_PCR3_TCLR_Pos;
pub const FSMC_PCR3_TCLR: u32 = FSMC_PCR3_TCLR_Msk;
pub const FSMC_PCR3_TCLR_0: u32 = 0x1 << FSMC_PCR3_TCLR_Pos;
pub const FSMC_PCR3_TCLR_1: u32 = 0x2 << FSMC_PCR3_TCLR_Pos;
pub const FSMC_PCR3_TCLR_2: u32 = 0x4 << FSMC_PCR3_TCLR_Pos;
pub const FSMC_PCR3_TCLR_3: u32 = 0x8 << FSMC_PCR3_TCLR_Pos;
pub const FSMC_PCR3_TAR_Pos: u32 = 13;
pub const FSMC_PCR3_TAR_Msk: u32 = 0xF << FSMC_PCR3_TAR_Pos;
pub const FSMC_PCR3_TAR: u32 = FSMC_PCR3_TAR_Msk;
pub const FSMC_PCR3_TAR_0: u32 = 0x1 << FSMC_PCR3_TAR_Pos;
pub const FSMC_PCR3_TAR_1: u32 = 0x2 << FSMC_PCR3_TAR_Pos;
pub const FSMC_PCR3_TAR_2: u32 = 0x4 << FSMC_PCR3_TAR_Pos;
pub const FSMC_PCR3_TAR_3: u32 = 0x8 << FSMC_PCR3_TAR_Pos;
pub const FSMC_PCR3_ECCPS_Pos: u32 = 17;
pub const FSMC_PCR3_ECCPS_Msk: u32 = 0x7 << FSMC_PCR3_ECCPS_Pos;
pub const FSMC_PCR3_ECCPS: u32 = FSMC_PCR3_ECCPS_Msk;
pub const FSMC_PCR3_ECCPS_0: u32 = 0x1 << FSMC_PCR3_ECCPS_Pos;
pub const FSMC_PCR3_ECCPS_1: u32 = 0x2 << FSMC_PCR3_ECCPS_Pos;
pub const FSMC_PCR3_ECCPS_2: u32 = 0x4 << FSMC_PCR3_ECCPS_Pos;
pub const FSMC_PCR4_PWAITEN_Pos: u32 = 1;
pub const FSMC_PCR4_PWAITEN_Msk: u32 = 0x1 << FSMC_PCR4_PWAITEN_Pos;
pub const FSMC_PCR4_PWAITEN: u32 = FSMC_PCR4_PWAITEN_Msk;
pub const FSMC_PCR4_PBKEN_Pos: u32 = 2;
pub const FSMC_PCR4_PBKEN_Msk: u32 = 0x1 << FSMC_PCR4_PBKEN_Pos;
pub const FSMC_PCR4_PBKEN: u32 = FSMC_PCR4_PBKEN_Msk;
pub const FSMC_PCR4_PTYP_Pos: u32 = 3;
pub const FSMC_PCR4_PTYP_Msk: u32 = 0x1 << FSMC_PCR4_PTYP_Pos;
pub const FSMC_PCR4_PTYP: u32 = FSMC_PCR4_PTYP_Msk;
pub const FSMC_PCR4_PWID_Pos: u32 = 4;
pub const FSMC_PCR4_PWID_Msk: u32 = 0x3 << FSMC_PCR4_PWID_Pos;
pub const FSMC_PCR4_PWID: u32 = FSMC_PCR4_PWID_Msk;
pub const FSMC_PCR4_PWID_0: u32 = 0x1 << FSMC_PCR4_PWID_Pos;
pub const FSMC_PCR4_PWID_1: u32 = 0x2 << FSMC_PCR4_PWID_Pos;
pub const FSMC_PCR4_ECCEN_Pos: u32 = 6;
pub const FSMC_PCR4_ECCEN_Msk: u32 = 0x1 << FSMC_PCR4_ECCEN_Pos;
pub const FSMC_PCR4_ECCEN: u32 = FSMC_PCR4_ECCEN_Msk;
pub const FSMC_PCR4_TCLR_Pos: u32 = 9;
pub const FSMC_PCR4_TCLR_Msk: u32 = 0xF << FSMC_PCR4_TCLR_Pos;
pub const FSMC_PCR4_TCLR: u32 = FSMC_PCR4_TCLR_Msk;
pub const FSMC_PCR4_TCLR_0: u32 = 0x1 << FSMC_PCR4_TCLR_Pos;
pub const FSMC_PCR4_TCLR_1: u32 = 0x2 << FSMC_PCR4_TCLR_Pos;
pub const FSMC_PCR4_TCLR_2: u32 = 0x4 << FSMC_PCR4_TCLR_Pos;
pub const FSMC_PCR4_TCLR_3: u32 = 0x8 << FSMC_PCR4_TCLR_Pos;
pub const FSMC_PCR4_TAR_Pos: u32 = 13;
pub const FSMC_PCR4_TAR_Msk: u32 = 0xF << FSMC_PCR4_TAR_Pos;
pub const FSMC_PCR4_TAR: u32 = FSMC_PCR4_TAR_Msk;
pub const FSMC_PCR4_TAR_0: u32 = 0x1 << FSMC_PCR4_TAR_Pos;
pub const FSMC_PCR4_TAR_1: u32 = 0x2 << FSMC_PCR4_TAR_Pos;
pub const FSMC_PCR4_TAR_2: u32 = 0x4 << FSMC_PCR4_TAR_Pos;
pub const FSMC_PCR4_TAR_3: u32 = 0x8 << FSMC_PCR4_TAR_Pos;
pub const FSMC_PCR4_ECCPS_Pos: u32 = 17;
pub const FSMC_PCR4_ECCPS_Msk: u32 = 0x7 << FSMC_PCR4_ECCPS_Pos;
pub const FSMC_PCR4_ECCPS: u32 = FSMC_PCR4_ECCPS_Msk;
pub const FSMC_PCR4_ECCPS_0: u32 = 0x1 << FSMC_PCR4_ECCPS_Pos;
pub const FSMC_PCR4_ECCPS_1: u32 = 0x2 << FSMC_PCR4_ECCPS_Pos;
pub const FSMC_PCR4_ECCPS_2: u32 = 0x4 << FSMC_PCR4_ECCPS_Pos;
pub const FSMC_SR2_IRS_Pos: u32 = 0;
pub const FSMC_SR2_IRS_Msk: u32 = 0x1 << FSMC_SR2_IRS_Pos;
pub const FSMC_SR2_IRS: u32 = FSMC_SR2_IRS_Msk;
pub const FSMC_SR2_ILS_Pos: u32 = 1;
pub const FSMC_SR2_ILS_Msk: u32 = 0x1 << FSMC_SR2_ILS_Pos;
pub const FSMC_SR2_ILS: u32 = FSMC_SR2_ILS_Msk;
pub const FSMC_SR2_IFS_Pos: u32 = 2;
pub const FSMC_SR2_IFS_Msk: u32 = 0x1 << FSMC_SR2_IFS_Pos;
pub const FSMC_SR2_IFS: u32 = FSMC_SR2_IFS_Msk;
pub const FSMC_SR2_IREN_Pos: u32 = 3;
pub const FSMC_SR2_IREN_Msk: u32 = 0x1 << FSMC_SR2_IREN_Pos;
pub const FSMC_SR2_IREN: u32 = FSMC_SR2_IREN_Msk;
pub const FSMC_SR2_ILEN_Pos: u32 = 4;
pub const FSMC_SR2_ILEN_Msk: u32 = 0x1 << FSMC_SR2_ILEN_Pos;
pub const FSMC_SR2_ILEN: u32 = FSMC_SR2_ILEN_Msk;
pub const FSMC_SR2_IFEN_Pos: u32 = 5;
pub const FSMC_SR2_IFEN_Msk: u32 = 0x1 << FSMC_SR2_IFEN_Pos;
pub const FSMC_SR2_IFEN: u32 = FSMC_SR2_IFEN_Msk;
pub const FSMC_SR2_FEMPT_Pos: u32 = 6;
pub const FSMC_SR2_FEMPT_Msk: u32 = 0x1 << FSMC_SR2_FEMPT_Pos;
pub const FSMC_SR2_FEMPT: u32 = FSMC_SR2_FEMPT_Msk;
pub const FSMC_SR3_IRS_Pos: u32 = 0;
pub const FSMC_SR3_IRS_Msk: u32 = 0x1 << FSMC_SR3_IRS_Pos;
pub const FSMC_SR3_IRS: u32 = FSMC_SR3_IRS_Msk;
pub const FSMC_SR3_ILS_Pos: u32 = 1;
pub const FSMC_SR3_ILS_Msk: u32 = 0x1 << FSMC_SR3_ILS_Pos;
pub const FSMC_SR3_ILS: u32 = FSMC_SR3_ILS_Msk;
pub const FSMC_SR3_IFS_Pos: u32 = 2;
pub const FSMC_SR3_IFS_Msk: u32 = 0x1 << FSMC_SR3_IFS_Pos;
pub const FSMC_SR3_IFS: u32 = FSMC_SR3_IFS_Msk;
pub const FSMC_SR3_IREN_Pos: u32 = 3;
pub const FSMC_SR3_IREN_Msk: u32 = 0x1 << FSMC_SR3_IREN_Pos;
pub const FSMC_SR3_IREN: u32 = FSMC_SR3_IREN_Msk;
pub const FSMC_SR3_ILEN_Pos: u32 = 4;
pub const FSMC_SR3_ILEN_Msk: u32 = 0x1 << FSMC_SR3_ILEN_Pos;
pub const FSMC_SR3_ILEN: u32 = FSMC_SR3_ILEN_Msk;
pub const FSMC_SR3_IFEN_Pos: u32 = 5;
pub const FSMC_SR3_IFEN_Msk: u32 = 0x1 << FSMC_SR3_IFEN_Pos;
pub const FSMC_SR3_IFEN: u32 = FSMC_SR3_IFEN_Msk;
pub const FSMC_SR3_FEMPT_Pos: u32 = 6;
pub const FSMC_SR3_FEMPT_Msk: u32 = 0x1 << FSMC_SR3_FEMPT_Pos;
pub const FSMC_SR3_FEMPT: u32 = FSMC_SR3_FEMPT_Msk;
pub const FSMC_SR4_IRS_Pos: u32 = 0;
pub const FSMC_SR4_IRS_Msk: u32 = 0x1 << FSMC_SR4_IRS_Pos;
pub const FSMC_SR4_IRS: u32 = FSMC_SR4_IRS_Msk;
pub const FSMC_SR4_ILS_Pos: u32 = 1;
pub const FSMC_SR4_ILS_Msk: u32 = 0x1 << FSMC_SR4_ILS_Pos;
pub const FSMC_SR4_ILS: u32 = FSMC_SR4_ILS_Msk;
pub const FSMC_SR4_IFS_Pos: u32 = 2;
pub const FSMC_SR4_IFS_Msk: u32 = 0x1 << FSMC_SR4_IFS_Pos;
pub const FSMC_SR4_IFS: u32 = FSMC_SR4_IFS_Msk;
pub const FSMC_SR4_IREN_Pos: u32 = 3;
pub const FSMC_SR4_IREN_Msk: u32 = 0x1 << FSMC_SR4_IREN_Pos;
pub const FSMC_SR4_IREN: u32 = FSMC_SR4_IREN_Msk;
pub const FSMC_SR4_ILEN_Pos: u32 = 4;
pub const FSMC_SR4_ILEN_Msk: u32 = 0x1 << FSMC_SR4_ILEN_Pos;
pub const FSMC_SR4_ILEN: u32 = FSMC_SR4_ILEN_Msk;
pub const FSMC_SR4_IFEN_Pos: u32 = 5;
pub const FSMC_SR4_IFEN_Msk: u32 = 0x1 << FSMC_SR4_IFEN_Pos;
pub const FSMC_SR4_IFEN: u32 = FSMC_SR4_IFEN_Msk;
pub const FSMC_SR4_FEMPT_Pos: u32 = 6;
pub const FSMC_SR4_FEMPT_Msk: u32 = 0x1 << FSMC_SR4_FEMPT_Pos;
pub const FSMC_SR4_FEMPT: u32 = FSMC_SR4_FEMPT_Msk;
pub const FSMC_PMEM2_MEMSET2_Pos: u32 = 0;
pub const FSMC_PMEM2_MEMSET2_Msk: u32 = 0xFF << FSMC_PMEM2_MEMSET2_Pos;
pub const FSMC_PMEM2_MEMSET2: u32 = FSMC_PMEM2_MEMSET2_Msk;
pub const FSMC_PMEM2_MEMSET2_0: u32 = 0x01 << FSMC_PMEM2_MEMSET2_Pos;
pub const FSMC_PMEM2_MEMSET2_1: u32 = 0x02 << FSMC_PMEM2_MEMSET2_Pos;
pub const FSMC_PMEM2_MEMSET2_2: u32 = 0x04 << FSMC_PMEM2_MEMSET2_Pos;
pub const FSMC_PMEM2_MEMSET2_3: u32 = 0x08 << FSMC_PMEM2_MEMSET2_Pos;
pub const FSMC_PMEM2_MEMSET2_4: u32 = 0x10 << FSMC_PMEM2_MEMSET2_Pos;
pub const FSMC_PMEM2_MEMSET2_5: u32 = 0x20 << FSMC_PMEM2_MEMSET2_Pos;
pub const FSMC_PMEM2_MEMSET2_6: u32 = 0x40 << FSMC_PMEM2_MEMSET2_Pos;
pub const FSMC_PMEM2_MEMSET2_7: u32 = 0x80 << FSMC_PMEM2_MEMSET2_Pos;
pub const FSMC_PMEM2_MEMWAIT2_Pos: u32 = 8;
pub const FSMC_PMEM2_MEMWAIT2_Msk: u32 = 0xFF << FSMC_PMEM2_MEMWAIT2_Pos;
pub const FSMC_PMEM2_MEMWAIT2: u32 = FSMC_PMEM2_MEMWAIT2_Msk;
pub const FSMC_PMEM2_MEMWAIT2_0: u32 = 0x01 << FSMC_PMEM2_MEMWAIT2_Pos;
pub const FSMC_PMEM2_MEMWAIT2_1: u32 = 0x02 << FSMC_PMEM2_MEMWAIT2_Pos;
pub const FSMC_PMEM2_MEMWAIT2_2: u32 = 0x04 << FSMC_PMEM2_MEMWAIT2_Pos;
pub const FSMC_PMEM2_MEMWAIT2_3: u32 = 0x08 << FSMC_PMEM2_MEMWAIT2_Pos;
pub const FSMC_PMEM2_MEMWAIT2_4: u32 = 0x10 << FSMC_PMEM2_MEMWAIT2_Pos;
pub const FSMC_PMEM2_MEMWAIT2_5: u32 = 0x20 << FSMC_PMEM2_MEMWAIT2_Pos;
pub const FSMC_PMEM2_MEMWAIT2_6: u32 = 0x40 << FSMC_PMEM2_MEMWAIT2_Pos;
pub const FSMC_PMEM2_MEMWAIT2_7: u32 = 0x80 << FSMC_PMEM2_MEMWAIT2_Pos;
pub const FSMC_PMEM2_MEMHOLD2_Pos: u32 = 16;
pub const FSMC_PMEM2_MEMHOLD2_Msk: u32 = 0xFF << FSMC_PMEM2_MEMHOLD2_Pos;
pub const FSMC_PMEM2_MEMHOLD2: u32 = FSMC_PMEM2_MEMHOLD2_Msk;
pub const FSMC_PMEM2_MEMHOLD2_0: u32 = 0x01 << FSMC_PMEM2_MEMHOLD2_Pos;
pub const FSMC_PMEM2_MEMHOLD2_1: u32 = 0x02 << FSMC_PMEM2_MEMHOLD2_Pos;
pub const FSMC_PMEM2_MEMHOLD2_2: u32 = 0x04 << FSMC_PMEM2_MEMHOLD2_Pos;
pub const FSMC_PMEM2_MEMHOLD2_3: u32 = 0x08 << FSMC_PMEM2_MEMHOLD2_Pos;
pub const FSMC_PMEM2_MEMHOLD2_4: u32 = 0x10 << FSMC_PMEM2_MEMHOLD2_Pos;
pub const FSMC_PMEM2_MEMHOLD2_5: u32 = 0x20 << FSMC_PMEM2_MEMHOLD2_Pos;
pub const FSMC_PMEM2_MEMHOLD2_6: u32 = 0x40 << FSMC_PMEM2_MEMHOLD2_Pos;
pub const FSMC_PMEM2_MEMHOLD2_7: u32 = 0x80 << FSMC_PMEM2_MEMHOLD2_Pos;
pub const FSMC_PMEM2_MEMHIZ2_Pos: u32 = 24;
pub const FSMC_PMEM2_MEMHIZ2_Msk: u32 = 0xFF << FSMC_PMEM2_MEMHIZ2_Pos;
pub const FSMC_PMEM2_MEMHIZ2: u32 = FSMC_PMEM2_MEMHIZ2_Msk;
pub const FSMC_PMEM2_MEMHIZ2_0: u32 = 0x01 << FSMC_PMEM2_MEMHIZ2_Pos;
pub const FSMC_PMEM2_MEMHIZ2_1: u32 = 0x02 << FSMC_PMEM2_MEMHIZ2_Pos;
pub const FSMC_PMEM2_MEMHIZ2_2: u32 = 0x04 << FSMC_PMEM2_MEMHIZ2_Pos;
pub const FSMC_PMEM2_MEMHIZ2_3: u32 = 0x08 << FSMC_PMEM2_MEMHIZ2_Pos;
pub const FSMC_PMEM2_MEMHIZ2_4: u32 = 0x10 << FSMC_PMEM2_MEMHIZ2_Pos;
pub const FSMC_PMEM2_MEMHIZ2_5: u32 = 0x20 << FSMC_PMEM2_MEMHIZ2_Pos;
pub const FSMC_PMEM2_MEMHIZ2_6: u32 = 0x40 << FSMC_PMEM2_MEMHIZ2_Pos;
pub const FSMC_PMEM2_MEMHIZ2_7: u32 = 0x80 << FSMC_PMEM2_MEMHIZ2_Pos;
pub const FSMC_PMEM3_MEMSET3_Pos: u32 = 0;
pub const FSMC_PMEM3_MEMSET3_Msk: u32 = 0xFF << FSMC_PMEM3_MEMSET3_Pos;
pub const FSMC_PMEM3_MEMSET3: u32 = FSMC_PMEM3_MEMSET3_Msk;
pub const FSMC_PMEM3_MEMSET3_0: u32 = 0x01 << FSMC_PMEM3_MEMSET3_Pos;
pub const FSMC_PMEM3_MEMSET3_1: u32 = 0x02 << FSMC_PMEM3_MEMSET3_Pos;
pub const FSMC_PMEM3_MEMSET3_2: u32 = 0x04 << FSMC_PMEM3_MEMSET3_Pos;
pub const FSMC_PMEM3_MEMSET3_3: u32 = 0x08 << FSMC_PMEM3_MEMSET3_Pos;
pub const FSMC_PMEM3_MEMSET3_4: u32 = 0x10 << FSMC_PMEM3_MEMSET3_Pos;
pub const FSMC_PMEM3_MEMSET3_5: u32 = 0x20 << FSMC_PMEM3_MEMSET3_Pos;
pub const FSMC_PMEM3_MEMSET3_6: u32 = 0x40 << FSMC_PMEM3_MEMSET3_Pos;
pub const FSMC_PMEM3_MEMSET3_7: u32 = 0x80 << FSMC_PMEM3_MEMSET3_Pos;
pub const FSMC_PMEM3_MEMWAIT3_Pos: u32 = 8;
pub const FSMC_PMEM3_MEMWAIT3_Msk: u32 = 0xFF << FSMC_PMEM3_MEMWAIT3_Pos;
pub const FSMC_PMEM3_MEMWAIT3: u32 = FSMC_PMEM3_MEMWAIT3_Msk;
pub const FSMC_PMEM3_MEMWAIT3_0: u32 = 0x01 << FSMC_PMEM3_MEMWAIT3_Pos;
pub const FSMC_PMEM3_MEMWAIT3_1: u32 = 0x02 << FSMC_PMEM3_MEMWAIT3_Pos;
pub const FSMC_PMEM3_MEMWAIT3_2: u32 = 0x04 << FSMC_PMEM3_MEMWAIT3_Pos;
pub const FSMC_PMEM3_MEMWAIT3_3: u32 = 0x08 << FSMC_PMEM3_MEMWAIT3_Pos;
pub const FSMC_PMEM3_MEMWAIT3_4: u32 = 0x10 << FSMC_PMEM3_MEMWAIT3_Pos;
pub const FSMC_PMEM3_MEMWAIT3_5: u32 = 0x20 << FSMC_PMEM3_MEMWAIT3_Pos;
pub const FSMC_PMEM3_MEMWAIT3_6: u32 = 0x40 << FSMC_PMEM3_MEMWAIT3_Pos;
pub const FSMC_PMEM3_MEMWAIT3_7: u32 = 0x80 << FSMC_PMEM3_MEMWAIT3_Pos;
pub const FSMC_PMEM3_MEMHOLD3_Pos: u32 = 16;
pub const FSMC_PMEM3_MEMHOLD3_Msk: u32 = 0xFF << FSMC_PMEM3_MEMHOLD3_Pos;
pub const FSMC_PMEM3_MEMHOLD3: u32 = FSMC_PMEM3_MEMHOLD3_Msk;
pub const FSMC_PMEM3_MEMHOLD3_0: u32 = 0x01 << FSMC_PMEM3_MEMHOLD3_Pos;
pub const FSMC_PMEM3_MEMHOLD3_1: u32 = 0x02 << FSMC_PMEM3_MEMHOLD3_Pos;
pub const FSMC_PMEM3_MEMHOLD3_2: u32 = 0x04 << FSMC_PMEM3_MEMHOLD3_Pos;
pub const FSMC_PMEM3_MEMHOLD3_3: u32 = 0x08 << FSMC_PMEM3_MEMHOLD3_Pos;
pub const FSMC_PMEM3_MEMHOLD3_4: u32 = 0x10 << FSMC_PMEM3_MEMHOLD3_Pos;
pub const FSMC_PMEM3_MEMHOLD3_5: u32 = 0x20 << FSMC_PMEM3_MEMHOLD3_Pos;
pub const FSMC_PMEM3_MEMHOLD3_6: u32 = 0x40 << FSMC_PMEM3_MEMHOLD3_Pos;
pub const FSMC_PMEM3_MEMHOLD3_7: u32 = 0x80 << FSMC_PMEM3_MEMHOLD3_Pos;
pub const FSMC_PMEM3_MEMHIZ3_Pos: u32 = 24;
pub const FSMC_PMEM3_MEMHIZ3_Msk: u32 = 0xFF << FSMC_PMEM3_MEMHIZ3_Pos;
pub const FSMC_PMEM3_MEMHIZ3: u32 = FSMC_PMEM3_MEMHIZ3_Msk;
pub const FSMC_PMEM3_MEMHIZ3_0: u32 = 0x01 << FSMC_PMEM3_MEMHIZ3_Pos;
pub const FSMC_PMEM3_MEMHIZ3_1: u32 = 0x02 << FSMC_PMEM3_MEMHIZ3_Pos;
pub const FSMC_PMEM3_MEMHIZ3_2: u32 = 0x04 << FSMC_PMEM3_MEMHIZ3_Pos;
pub const FSMC_PMEM3_MEMHIZ3_3: u32 = 0x08 << FSMC_PMEM3_MEMHIZ3_Pos;
pub const FSMC_PMEM3_MEMHIZ3_4: u32 = 0x10 << FSMC_PMEM3_MEMHIZ3_Pos;
pub const FSMC_PMEM3_MEMHIZ3_5: u32 = 0x20 << FSMC_PMEM3_MEMHIZ3_Pos;
pub const FSMC_PMEM3_MEMHIZ3_6: u32 = 0x40 << FSMC_PMEM3_MEMHIZ3_Pos;
pub const FSMC_PMEM3_MEMHIZ3_7: u32 = 0x80 << FSMC_PMEM3_MEMHIZ3_Pos;
pub const FSMC_PMEM4_MEMSET4_Pos: u32 = 0;
pub const FSMC_PMEM4_MEMSET4_Msk: u32 = 0xFF << FSMC_PMEM4_MEMSET4_Pos;
pub const FSMC_PMEM4_MEMSET4: u32 = FSMC_PMEM4_MEMSET4_Msk;
pub const FSMC_PMEM4_MEMSET4_0: u32 = 0x01 << FSMC_PMEM4_MEMSET4_Pos;
pub const FSMC_PMEM4_MEMSET4_1: u32 = 0x02 << FSMC_PMEM4_MEMSET4_Pos;
pub const FSMC_PMEM4_MEMSET4_2: u32 = 0x04 << FSMC_PMEM4_MEMSET4_Pos;
pub const FSMC_PMEM4_MEMSET4_3: u32 = 0x08 << FSMC_PMEM4_MEMSET4_Pos;
pub const FSMC_PMEM4_MEMSET4_4: u32 = 0x10 << FSMC_PMEM4_MEMSET4_Pos;
pub const FSMC_PMEM4_MEMSET4_5: u32 = 0x20 << FSMC_PMEM4_MEMSET4_Pos;
pub const FSMC_PMEM4_MEMSET4_6: u32 = 0x40 << FSMC_PMEM4_MEMSET4_Pos;
pub const FSMC_PMEM4_MEMSET4_7: u32 = 0x80 << FSMC_PMEM4_MEMSET4_Pos;
pub const FSMC_PMEM4_MEMWAIT4_Pos: u32 = 8;
pub const FSMC_PMEM4_MEMWAIT4_Msk: u32 = 0xFF << FSMC_PMEM4_MEMWAIT4_Pos;
pub const FSMC_PMEM4_MEMWAIT4: u32 = FSMC_PMEM4_MEMWAIT4_Msk;
pub const FSMC_PMEM4_MEMWAIT4_0: u32 = 0x01 << FSMC_PMEM4_MEMWAIT4_Pos;
pub const FSMC_PMEM4_MEMWAIT4_1: u32 = 0x02 << FSMC_PMEM4_MEMWAIT4_Pos;
pub const FSMC_PMEM4_MEMWAIT4_2: u32 = 0x04 << FSMC_PMEM4_MEMWAIT4_Pos;
pub const FSMC_PMEM4_MEMWAIT4_3: u32 = 0x08 << FSMC_PMEM4_MEMWAIT4_Pos;
pub const FSMC_PMEM4_MEMWAIT4_4: u32 = 0x10 << FSMC_PMEM4_MEMWAIT4_Pos;
pub const FSMC_PMEM4_MEMWAIT4_5: u32 = 0x20 << FSMC_PMEM4_MEMWAIT4_Pos;
pub const FSMC_PMEM4_MEMWAIT4_6: u32 = 0x40 << FSMC_PMEM4_MEMWAIT4_Pos;
pub const FSMC_PMEM4_MEMWAIT4_7: u32 = 0x80 << FSMC_PMEM4_MEMWAIT4_Pos;
pub const FSMC_PMEM4_MEMHOLD4_Pos: u32 = 16;
pub const FSMC_PMEM4_MEMHOLD4_Msk: u32 = 0xFF << FSMC_PMEM4_MEMHOLD4_Pos;
pub const FSMC_PMEM4_MEMHOLD4: u32 = FSMC_PMEM4_MEMHOLD4_Msk;
pub const FSMC_PMEM4_MEMHOLD4_0: u32 = 0x01 << FSMC_PMEM4_MEMHOLD4_Pos;
pub const FSMC_PMEM4_MEMHOLD4_1: u32 = 0x02 << FSMC_PMEM4_MEMHOLD4_Pos;
pub const FSMC_PMEM4_MEMHOLD4_2: u32 = 0x04 << FSMC_PMEM4_MEMHOLD4_Pos;
pub const FSMC_PMEM4_MEMHOLD4_3: u32 = 0x08 << FSMC_PMEM4_MEMHOLD4_Pos;
pub const FSMC_PMEM4_MEMHOLD4_4: u32 = 0x10 << FSMC_PMEM4_MEMHOLD4_Pos;
pub const FSMC_PMEM4_MEMHOLD4_5: u32 = 0x20 << FSMC_PMEM4_MEMHOLD4_Pos;
pub const FSMC_PMEM4_MEMHOLD4_6: u32 = 0x40 << FSMC_PMEM4_MEMHOLD4_Pos;
pub const FSMC_PMEM4_MEMHOLD4_7: u32 = 0x80 << FSMC_PMEM4_MEMHOLD4_Pos;
pub const FSMC_PMEM4_MEMHIZ4_Pos: u32 = 24;
pub const FSMC_PMEM4_MEMHIZ4_Msk: u32 = 0xFF << FSMC_PMEM4_MEMHIZ4_Pos;
pub const FSMC_PMEM4_MEMHIZ4: u32 = FSMC_PMEM4_MEMHIZ4_Msk;
pub const FSMC_PMEM4_MEMHIZ4_0: u32 = 0x01 << FSMC_PMEM4_MEMHIZ4_Pos;
pub const FSMC_PMEM4_MEMHIZ4_1: u32 = 0x02 << FSMC_PMEM4_MEMHIZ4_Pos;
pub const FSMC_PMEM4_MEMHIZ4_2: u32 = 0x04 << FSMC_PMEM4_MEMHIZ4_Pos;
pub const FSMC_PMEM4_MEMHIZ4_3: u32 = 0x08 << FSMC_PMEM4_MEMHIZ4_Pos;
pub const FSMC_PMEM4_MEMHIZ4_4: u32 = 0x10 << FSMC_PMEM4_MEMHIZ4_Pos;
pub const FSMC_PMEM4_MEMHIZ4_5: u32 = 0x20 << FSMC_PMEM4_MEMHIZ4_Pos;
pub const FSMC_PMEM4_MEMHIZ4_6: u32 = 0x40 << FSMC_PMEM4_MEMHIZ4_Pos;
pub const FSMC_PMEM4_MEMHIZ4_7: u32 = 0x80 << FSMC_PMEM4_MEMHIZ4_Pos;
pub const FSMC_PATT2_ATTSET2_Pos: u32 = 0;
pub const FSMC_PATT2_ATTSET2_Msk: u32 = 0xFF << FSMC_PATT2_ATTSET2_Pos;
pub const FSMC_PATT2_ATTSET2: u32 = FSMC_PATT2_ATTSET2_Msk;
pub const FSMC_PATT2_ATTSET2_0: u32 = 0x01 << FSMC_PATT2_ATTSET2_Pos;
pub const FSMC_PATT2_ATTSET2_1: u32 = 0x02 << FSMC_PATT2_ATTSET2_Pos;
pub const FSMC_PATT2_ATTSET2_2: u32 = 0x04 << FSMC_PATT2_ATTSET2_Pos;
pub const FSMC_PATT2_ATTSET2_3: u32 = 0x08 << FSMC_PATT2_ATTSET2_Pos;
pub const FSMC_PATT2_ATTSET2_4: u32 = 0x10 << FSMC_PATT2_ATTSET2_Pos;
pub const FSMC_PATT2_ATTSET2_5: u32 = 0x20 << FSMC_PATT2_ATTSET2_Pos;
pub const FSMC_PATT2_ATTSET2_6: u32 = 0x40 << FSMC_PATT2_ATTSET2_Pos;
pub const FSMC_PATT2_ATTSET2_7: u32 = 0x80 << FSMC_PATT2_ATTSET2_Pos;
pub const FSMC_PATT2_ATTWAIT2_Pos: u32 = 8;
pub const FSMC_PATT2_ATTWAIT2_Msk: u32 = 0xFF << FSMC_PATT2_ATTWAIT2_Pos;
pub const FSMC_PATT2_ATTWAIT2: u32 = FSMC_PATT2_ATTWAIT2_Msk;
pub const FSMC_PATT2_ATTWAIT2_0: u32 = 0x01 << FSMC_PATT2_ATTWAIT2_Pos;
pub const FSMC_PATT2_ATTWAIT2_1: u32 = 0x02 << FSMC_PATT2_ATTWAIT2_Pos;
pub const FSMC_PATT2_ATTWAIT2_2: u32 = 0x04 << FSMC_PATT2_ATTWAIT2_Pos;
pub const FSMC_PATT2_ATTWAIT2_3: u32 = 0x08 << FSMC_PATT2_ATTWAIT2_Pos;
pub const FSMC_PATT2_ATTWAIT2_4: u32 = 0x10 << FSMC_PATT2_ATTWAIT2_Pos;
pub const FSMC_PATT2_ATTWAIT2_5: u32 = 0x20 << FSMC_PATT2_ATTWAIT2_Pos;
pub const FSMC_PATT2_ATTWAIT2_6: u32 = 0x40 << FSMC_PATT2_ATTWAIT2_Pos;
pub const FSMC_PATT2_ATTWAIT2_7: u32 = 0x80 << FSMC_PATT2_ATTWAIT2_Pos;
pub const FSMC_PATT2_ATTHOLD2_Pos: u32 = 16;
pub const FSMC_PATT2_ATTHOLD2_Msk: u32 = 0xFF << FSMC_PATT2_ATTHOLD2_Pos;
pub const FSMC_PATT2_ATTHOLD2: u32 = FSMC_PATT2_ATTHOLD2_Msk;
pub const FSMC_PATT2_ATTHOLD2_0: u32 = 0x01 << FSMC_PATT2_ATTHOLD2_Pos;
pub const FSMC_PATT2_ATTHOLD2_1: u32 = 0x02 << FSMC_PATT2_ATTHOLD2_Pos;
pub const FSMC_PATT2_ATTHOLD2_2: u32 = 0x04 << FSMC_PATT2_ATTHOLD2_Pos;
pub const FSMC_PATT2_ATTHOLD2_3: u32 = 0x08 << FSMC_PATT2_ATTHOLD2_Pos;
pub const FSMC_PATT2_ATTHOLD2_4: u32 = 0x10 << FSMC_PATT2_ATTHOLD2_Pos;
pub const FSMC_PATT2_ATTHOLD2_5: u32 = 0x20 << FSMC_PATT2_ATTHOLD2_Pos;
pub const FSMC_PATT2_ATTHOLD2_6: u32 = 0x40 << FSMC_PATT2_ATTHOLD2_Pos;
pub const FSMC_PATT2_ATTHOLD2_7: u32 = 0x80 << FSMC_PATT2_ATTHOLD2_Pos;
pub const FSMC_PATT2_ATTHIZ2_Pos: u32 = 24;
pub const FSMC_PATT2_ATTHIZ2_Msk: u32 = 0xFF << FSMC_PATT2_ATTHIZ2_Pos;
pub const FSMC_PATT2_ATTHIZ2: u32 = FSMC_PATT2_ATTHIZ2_Msk;
pub const FSMC_PATT2_ATTHIZ2_0: u32 = 0x01 << FSMC_PATT2_ATTHIZ2_Pos;
pub const FSMC_PATT2_ATTHIZ2_1: u32 = 0x02 << FSMC_PATT2_ATTHIZ2_Pos;
pub const FSMC_PATT2_ATTHIZ2_2: u32 = 0x04 << FSMC_PATT2_ATTHIZ2_Pos;
pub const FSMC_PATT2_ATTHIZ2_3: u32 = 0x08 << FSMC_PATT2_ATTHIZ2_Pos;
pub const FSMC_PATT2_ATTHIZ2_4: u32 = 0x10 << FSMC_PATT2_ATTHIZ2_Pos;
pub const FSMC_PATT2_ATTHIZ2_5: u32 = 0x20 << FSMC_PATT2_ATTHIZ2_Pos;
pub const FSMC_PATT2_ATTHIZ2_6: u32 = 0x40 << FSMC_PATT2_ATTHIZ2_Pos;
pub const FSMC_PATT2_ATTHIZ2_7: u32 = 0x80 << FSMC_PATT2_ATTHIZ2_Pos;
pub const FSMC_PATT3_ATTSET3_Pos: u32 = 0;
pub const FSMC_PATT3_ATTSET3_Msk: u32 = 0xFF << FSMC_PATT3_ATTSET3_Pos;
pub const FSMC_PATT3_ATTSET3: u32 = FSMC_PATT3_ATTSET3_Msk;
pub const FSMC_PATT3_ATTSET3_0: u32 = 0x01 << FSMC_PATT3_ATTSET3_Pos;
pub const FSMC_PATT3_ATTSET3_1: u32 = 0x02 << FSMC_PATT3_ATTSET3_Pos;
pub const FSMC_PATT3_ATTSET3_2: u32 = 0x04 << FSMC_PATT3_ATTSET3_Pos;
pub const FSMC_PATT3_ATTSET3_3: u32 = 0x08 << FSMC_PATT3_ATTSET3_Pos;
pub const FSMC_PATT3_ATTSET3_4: u32 = 0x10 << FSMC_PATT3_ATTSET3_Pos;
pub const FSMC_PATT3_ATTSET3_5: u32 = 0x20 << FSMC_PATT3_ATTSET3_Pos;
pub const FSMC_PATT3_ATTSET3_6: u32 = 0x40 << FSMC_PATT3_ATTSET3_Pos;
pub const FSMC_PATT3_ATTSET3_7: u32 = 0x80 << FSMC_PATT3_ATTSET3_Pos;
pub const FSMC_PATT3_ATTWAIT3_Pos: u32 = 8;
pub const FSMC_PATT3_ATTWAIT3_Msk: u32 = 0xFF << FSMC_PATT3_ATTWAIT3_Pos;
pub const FSMC_PATT3_ATTWAIT3: u32 = FSMC_PATT3_ATTWAIT3_Msk;
pub const FSMC_PATT3_ATTWAIT3_0: u32 = 0x01 << FSMC_PATT3_ATTWAIT3_Pos;
pub const FSMC_PATT3_ATTWAIT3_1: u32 = 0x02 << FSMC_PATT3_ATTWAIT3_Pos;
pub const FSMC_PATT3_ATTWAIT3_2: u32 = 0x04 << FSMC_PATT3_ATTWAIT3_Pos;
pub const FSMC_PATT3_ATTWAIT3_3: u32 = 0x08 << FSMC_PATT3_ATTWAIT3_Pos;
pub const FSMC_PATT3_ATTWAIT3_4: u32 = 0x10 << FSMC_PATT3_ATTWAIT3_Pos;
pub const FSMC_PATT3_ATTWAIT3_5: u32 = 0x20 << FSMC_PATT3_ATTWAIT3_Pos;
pub const FSMC_PATT3_ATTWAIT3_6: u32 = 0x40 << FSMC_PATT3_ATTWAIT3_Pos;
pub const FSMC_PATT3_ATTWAIT3_7: u32 = 0x80 << FSMC_PATT3_ATTWAIT3_Pos;
pub const FSMC_PATT3_ATTHOLD3_Pos: u32 = 16;
pub const FSMC_PATT3_ATTHOLD3_Msk: u32 = 0xFF << FSMC_PATT3_ATTHOLD3_Pos;
pub const FSMC_PATT3_ATTHOLD3: u32 = FSMC_PATT3_ATTHOLD3_Msk;
pub const FSMC_PATT3_ATTHOLD3_0: u32 = 0x01 << FSMC_PATT3_ATTHOLD3_Pos;
pub const FSMC_PATT3_ATTHOLD3_1: u32 = 0x02 << FSMC_PATT3_ATTHOLD3_Pos;
pub const FSMC_PATT3_ATTHOLD3_2: u32 = 0x04 << FSMC_PATT3_ATTHOLD3_Pos;
pub const FSMC_PATT3_ATTHOLD3_3: u32 = 0x08 << FSMC_PATT3_ATTHOLD3_Pos;
pub const FSMC_PATT3_ATTHOLD3_4: u32 = 0x10 << FSMC_PATT3_ATTHOLD3_Pos;
pub const FSMC_PATT3_ATTHOLD3_5: u32 = 0x20 << FSMC_PATT3_ATTHOLD3_Pos;
pub const FSMC_PATT3_ATTHOLD3_6: u32 = 0x40 << FSMC_PATT3_ATTHOLD3_Pos;
pub const FSMC_PATT3_ATTHOLD3_7: u32 = 0x80 << FSMC_PATT3_ATTHOLD3_Pos;
pub const FSMC_PATT3_ATTHIZ3_Pos: u32 = 24;
pub const FSMC_PATT3_ATTHIZ3_Msk: u32 = 0xFF << FSMC_PATT3_ATTHIZ3_Pos;
pub const FSMC_PATT3_ATTHIZ3: u32 = FSMC_PATT3_ATTHIZ3_Msk;
pub const FSMC_PATT3_ATTHIZ3_0: u32 = 0x01 << FSMC_PATT3_ATTHIZ3_Pos;
pub const FSMC_PATT3_ATTHIZ3_1: u32 = 0x02 << FSMC_PATT3_ATTHIZ3_Pos;
pub const FSMC_PATT3_ATTHIZ3_2: u32 = 0x04 << FSMC_PATT3_ATTHIZ3_Pos;
pub const FSMC_PATT3_ATTHIZ3_3: u32 = 0x08 << FSMC_PATT3_ATTHIZ3_Pos;
pub const FSMC_PATT3_ATTHIZ3_4: u32 = 0x10 << FSMC_PATT3_ATTHIZ3_Pos;
pub const FSMC_PATT3_ATTHIZ3_5: u32 = 0x20 << FSMC_PATT3_ATTHIZ3_Pos;
pub const FSMC_PATT3_ATTHIZ3_6: u32 = 0x40 << FSMC_PATT3_ATTHIZ3_Pos;
pub const FSMC_PATT3_ATTHIZ3_7: u32 = 0x80 << FSMC_PATT3_ATTHIZ3_Pos;
pub const FSMC_PATT4_ATTSET4_Pos: u32 = 0;
pub const FSMC_PATT4_ATTSET4_Msk: u32 = 0xFF << FSMC_PATT4_ATTSET4_Pos;
pub const FSMC_PATT4_ATTSET4: u32 = FSMC_PATT4_ATTSET4_Msk;
pub const FSMC_PATT4_ATTSET4_0: u32 = 0x01 << FSMC_PATT4_ATTSET4_Pos;
pub const FSMC_PATT4_ATTSET4_1: u32 = 0x02 << FSMC_PATT4_ATTSET4_Pos;
pub const FSMC_PATT4_ATTSET4_2: u32 = 0x04 << FSMC_PATT4_ATTSET4_Pos;
pub const FSMC_PATT4_ATTSET4_3: u32 = 0x08 << FSMC_PATT4_ATTSET4_Pos;
pub const FSMC_PATT4_ATTSET4_4: u32 = 0x10 << FSMC_PATT4_ATTSET4_Pos;
pub const FSMC_PATT4_ATTSET4_5: u32 = 0x20 << FSMC_PATT4_ATTSET4_Pos;
pub const FSMC_PATT4_ATTSET4_6: u32 = 0x40 << FSMC_PATT4_ATTSET4_Pos;
pub const FSMC_PATT4_ATTSET4_7: u32 = 0x80 << FSMC_PATT4_ATTSET4_Pos;
pub const FSMC_PATT4_ATTWAIT4_Pos: u32 = 8;
pub const FSMC_PATT4_ATTWAIT4_Msk: u32 = 0xFF << FSMC_PATT4_ATTWAIT4_Pos;
pub const FSMC_PATT4_ATTWAIT4: u32 = FSMC_PATT4_ATTWAIT4_Msk;
pub const FSMC_PATT4_ATTWAIT4_0: u32 = 0x01 << FSMC_PATT4_ATTWAIT4_Pos;
pub const FSMC_PATT4_ATTWAIT4_1: u32 = 0x02 << FSMC_PATT4_ATTWAIT4_Pos;
pub const FSMC_PATT4_ATTWAIT4_2: u32 = 0x04 << FSMC_PATT4_ATTWAIT4_Pos;
pub const FSMC_PATT4_ATTWAIT4_3: u32 = 0x08 << FSMC_PATT4_ATTWAIT4_Pos;
pub const FSMC_PATT4_ATTWAIT4_4: u32 = 0x10 << FSMC_PATT4_ATTWAIT4_Pos;
pub const FSMC_PATT4_ATTWAIT4_5: u32 = 0x20 << FSMC_PATT4_ATTWAIT4_Pos;
pub const FSMC_PATT4_ATTWAIT4_6: u32 = 0x40 << FSMC_PATT4_ATTWAIT4_Pos;
pub const FSMC_PATT4_ATTWAIT4_7: u32 = 0x80 << FSMC_PATT4_ATTWAIT4_Pos;
pub const FSMC_PATT4_ATTHOLD4_Pos: u32 = 16;
pub const FSMC_PATT4_ATTHOLD4_Msk: u32 = 0xFF << FSMC_PATT4_ATTHOLD4_Pos;
pub const FSMC_PATT4_ATTHOLD4: u32 = FSMC_PATT4_ATTHOLD4_Msk;
pub const FSMC_PATT4_ATTHOLD4_0: u32 = 0x01 << FSMC_PATT4_ATTHOLD4_Pos;
pub const FSMC_PATT4_ATTHOLD4_1: u32 = 0x02 << FSMC_PATT4_ATTHOLD4_Pos;
pub const FSMC_PATT4_ATTHOLD4_2: u32 = 0x04 << FSMC_PATT4_ATTHOLD4_Pos;
pub const FSMC_PATT4_ATTHOLD4_3: u32 = 0x08 << FSMC_PATT4_ATTHOLD4_Pos;
pub const FSMC_PATT4_ATTHOLD4_4: u32 = 0x10 << FSMC_PATT4_ATTHOLD4_Pos;
pub const FSMC_PATT4_ATTHOLD4_5: u32 = 0x20 << FSMC_PATT4_ATTHOLD4_Pos;
pub const FSMC_PATT4_ATTHOLD4_6: u32 = 0x40 << FSMC_PATT4_ATTHOLD4_Pos;
pub const FSMC_PATT4_ATTHOLD4_7: u32 = 0x80 << FSMC_PATT4_ATTHOLD4_Pos;
pub const FSMC_PATT4_ATTHIZ4_Pos: u32 = 24;
pub const FSMC_PATT4_ATTHIZ4_Msk: u32 = 0xFF << FSMC_PATT4_ATTHIZ4_Pos;
pub const FSMC_PATT4_ATTHIZ4: u32 = FSMC_PATT4_ATTHIZ4_Msk;
pub const FSMC_PATT4_ATTHIZ4_0: u32 = 0x01 << FSMC_PATT4_ATTHIZ4_Pos;
pub const FSMC_PATT4_ATTHIZ4_1: u32 = 0x02 << FSMC_PATT4_ATTHIZ4_Pos;
pub const FSMC_PATT4_ATTHIZ4_2: u32 = 0x04 << FSMC_PATT4_ATTHIZ4_Pos;
pub const FSMC_PATT4_ATTHIZ4_3: u32 = 0x08 << FSMC_PATT4_ATTHIZ4_Pos;
pub const FSMC_PATT4_ATTHIZ4_4: u32 = 0x10 << FSMC_PATT4_ATTHIZ4_Pos;
pub const FSMC_PATT4_ATTHIZ4_5: u32 = 0x20 << FSMC_PATT4_ATTHIZ4_Pos;
pub const FSMC_PATT4_ATTHIZ4_6: u32 = 0x40 << FSMC_PATT4_ATTHIZ4_Pos;
pub const FSMC_PATT4_ATTHIZ4_7: u32 = 0x80 << FSMC_PATT4_ATTHIZ4_Pos;
pub const FSMC_PIO4_IOSET4_Pos: u32 = 0;
pub const FSMC_PIO4_IOSET4_Msk: u32 = 0xFF << FSMC_PIO4_IOSET4_Pos;
pub const FSMC_PIO4_IOSET4: u32 = FSMC_PIO4_IOSET4_Msk;
pub const FSMC_PIO4_IOSET4_0: u32 = 0x01 << FSMC_PIO4_IOSET4_Pos;
pub const FSMC_PIO4_IOSET4_1: u32 = 0x02 << FSMC_PIO4_IOSET4_Pos;
pub const FSMC_PIO4_IOSET4_2: u32 = 0x04 << FSMC_PIO4_IOSET4_Pos;
pub const FSMC_PIO4_IOSET4_3: u32 = 0x08 << FSMC_PIO4_IOSET4_Pos;
pub const FSMC_PIO4_IOSET4_4: u32 = 0x10 << FSMC_PIO4_IOSET4_Pos;
pub const FSMC_PIO4_IOSET4_5: u32 = 0x20 << FSMC_PIO4_IOSET4_Pos;
pub const FSMC_PIO4_IOSET4_6: u32 = 0x40 << FSMC_PIO4_IOSET4_Pos;
pub const FSMC_PIO4_IOSET4_7: u32 = 0x80 << FSMC_PIO4_IOSET4_Pos;
pub const FSMC_PIO4_IOWAIT4_Pos: u32 = 8;
pub const FSMC_PIO4_IOWAIT4_Msk: u32 = 0xFF << FSMC_PIO4_IOWAIT4_Pos;
pub const FSMC_PIO4_IOWAIT4: u32 = FSMC_PIO4_IOWAIT4_Msk;
pub const FSMC_PIO4_IOWAIT4_0: u32 = 0x01 << FSMC_PIO4_IOWAIT4_Pos;
pub const FSMC_PIO4_IOWAIT4_1: u32 = 0x02 << FSMC_PIO4_IOWAIT4_Pos;
pub const FSMC_PIO4_IOWAIT4_2: u32 = 0x04 << FSMC_PIO4_IOWAIT4_Pos;
pub const FSMC_PIO4_IOWAIT4_3: u32 = 0x08 << FSMC_PIO4_IOWAIT4_Pos;
pub const FSMC_PIO4_IOWAIT4_4: u32 = 0x10 << FSMC_PIO4_IOWAIT4_Pos;
pub const FSMC_PIO4_IOWAIT4_5: u32 = 0x20 << FSMC_PIO4_IOWAIT4_Pos;
pub const FSMC_PIO4_IOWAIT4_6: u32 = 0x40 << FSMC_PIO4_IOWAIT4_Pos;
pub const FSMC_PIO4_IOWAIT4_7: u32 = 0x80 << FSMC_PIO4_IOWAIT4_Pos;
pub const FSMC_PIO4_IOHOLD4_Pos: u32 = 16;
pub const FSMC_PIO4_IOHOLD4_Msk: u32 = 0xFF << FSMC_PIO4_IOHOLD4_Pos;
pub const FSMC_PIO4_IOHOLD4: u32 = FSMC_PIO4_IOHOLD4_Msk;
pub const FSMC_PIO4_IOHOLD4_0: u32 = 0x01 << FSMC_PIO4_IOHOLD4_Pos;
pub const FSMC_PIO4_IOHOLD4_1: u32 = 0x02 << FSMC_PIO4_IOHOLD4_Pos;
pub const FSMC_PIO4_IOHOLD4_2: u32 = 0x04 << FSMC_PIO4_IOHOLD4_Pos;
pub const FSMC_PIO4_IOHOLD4_3: u32 = 0x08 << FSMC_PIO4_IOHOLD4_Pos;
pub const FSMC_PIO4_IOHOLD4_4: u32 = 0x10 << FSMC_PIO4_IOHOLD4_Pos;
pub const FSMC_PIO4_IOHOLD4_5: u32 = 0x20 << FSMC_PIO4_IOHOLD4_Pos;
pub const FSMC_PIO4_IOHOLD4_6: u32 = 0x40 << FSMC_PIO4_IOHOLD4_Pos;
pub const FSMC_PIO4_IOHOLD4_7: u32 = 0x80 << FSMC_PIO4_IOHOLD4_Pos;
pub const FSMC_PIO4_IOHIZ4_Pos: u32 = 24;
pub const FSMC_PIO4_IOHIZ4_Msk: u32 = 0xFF << FSMC_PIO4_IOHIZ4_Pos;
pub const FSMC_PIO4_IOHIZ4: u32 = FSMC_PIO4_IOHIZ4_Msk;
pub const FSMC_PIO4_IOHIZ4_0: u32 = 0x01 << FSMC_PIO4_IOHIZ4_Pos;
pub const FSMC_PIO4_IOHIZ4_1: u32 = 0x02 << FSMC_PIO4_IOHIZ4_Pos;
pub const FSMC_PIO4_IOHIZ4_2: u32 = 0x04 << FSMC_PIO4_IOHIZ4_Pos;
pub const FSMC_PIO4_IOHIZ4_3: u32 = 0x08 << FSMC_PIO4_IOHIZ4_Pos;
pub const FSMC_PIO4_IOHIZ4_4: u32 = 0x10 << FSMC_PIO4_IOHIZ4_Pos;
pub const FSMC_PIO4_IOHIZ4_5: u32 = 0x20 << FSMC_PIO4_IOHIZ4_Pos;
pub const FSMC_PIO4_IOHIZ4_6: u32 = 0x40 << FSMC_PIO4_IOHIZ4_Pos;
pub const FSMC_PIO4_IOHIZ4_7: u32 = 0x80 << FSMC_PIO4_IOHIZ4_Pos;
pub const FSMC_ECCR2_ECC2_Pos: u32 = 0;
pub const FSMC_ECCR2_ECC2_Msk: u32 = 0xFFFFFFFF << FSMC_ECCR2_ECC2_Pos;
pub const FSMC_ECCR2_ECC2: u32 = FSMC_ECCR2_ECC2_Msk;
pub const FSMC_ECCR3_ECC3_Pos: u32 = 0;
pub const FSMC_ECCR3_ECC3_Msk: u32 = 0xFFFFFFFF << FSMC_ECCR3_ECC3_Pos;
pub const FSMC_ECCR3_ECC3: u32 = FSMC_ECCR3_ECC3_Msk;
pub const GPIO_MODER_MODER0_Pos: u32 = 0;
pub const GPIO_MODER_MODER0_Msk: u32 = 0x3 << GPIO_MODER_MODER0_Pos;
pub const GPIO_MODER_MODER0: u32 = GPIO_MODER_MODER0_Msk;
pub const GPIO_MODER_MODER0_0: u32 = 0x1 << GPIO_MODER_MODER0_Pos;
pub const GPIO_MODER_MODER0_1: u32 = 0x2 << GPIO_MODER_MODER0_Pos;
pub const GPIO_MODER_MODER1_Pos: u32 = 2;
pub const GPIO_MODER_MODER1_Msk: u32 = 0x3 << GPIO_MODER_MODER1_Pos;
pub const GPIO_MODER_MODER1: u32 = GPIO_MODER_MODER1_Msk;
pub const GPIO_MODER_MODER1_0: u32 = 0x1 << GPIO_MODER_MODER1_Pos;
pub const GPIO_MODER_MODER1_1: u32 = 0x2 << GPIO_MODER_MODER1_Pos;
pub const GPIO_MODER_MODER2_Pos: u32 = 4;
pub const GPIO_MODER_MODER2_Msk: u32 = 0x3 << GPIO_MODER_MODER2_Pos;
pub const GPIO_MODER_MODER2: u32 = GPIO_MODER_MODER2_Msk;
pub const GPIO_MODER_MODER2_0: u32 = 0x1 << GPIO_MODER_MODER2_Pos;
pub const GPIO_MODER_MODER2_1: u32 = 0x2 << GPIO_MODER_MODER2_Pos;
pub const GPIO_MODER_MODER3_Pos: u32 = 6;
pub const GPIO_MODER_MODER3_Msk: u32 = 0x3 << GPIO_MODER_MODER3_Pos;
pub const GPIO_MODER_MODER3: u32 = GPIO_MODER_MODER3_Msk;
pub const GPIO_MODER_MODER3_0: u32 = 0x1 << GPIO_MODER_MODER3_Pos;
pub const GPIO_MODER_MODER3_1: u32 = 0x2 << GPIO_MODER_MODER3_Pos;
pub const GPIO_MODER_MODER4_Pos: u32 = 8;
pub const GPIO_MODER_MODER4_Msk: u32 = 0x3 << GPIO_MODER_MODER4_Pos;
pub const GPIO_MODER_MODER4: u32 = GPIO_MODER_MODER4_Msk;
pub const GPIO_MODER_MODER4_0: u32 = 0x1 << GPIO_MODER_MODER4_Pos;
pub const GPIO_MODER_MODER4_1: u32 = 0x2 << GPIO_MODER_MODER4_Pos;
pub const GPIO_MODER_MODER5_Pos: u32 = 10;
pub const GPIO_MODER_MODER5_Msk: u32 = 0x3 << GPIO_MODER_MODER5_Pos;
pub const GPIO_MODER_MODER5: u32 = GPIO_MODER_MODER5_Msk;
pub const GPIO_MODER_MODER5_0: u32 = 0x1 << GPIO_MODER_MODER5_Pos;
pub const GPIO_MODER_MODER5_1: u32 = 0x2 << GPIO_MODER_MODER5_Pos;
pub const GPIO_MODER_MODER6_Pos: u32 = 12;
pub const GPIO_MODER_MODER6_Msk: u32 = 0x3 << GPIO_MODER_MODER6_Pos;
pub const GPIO_MODER_MODER6: u32 = GPIO_MODER_MODER6_Msk;
pub const GPIO_MODER_MODER6_0: u32 = 0x1 << GPIO_MODER_MODER6_Pos;
pub const GPIO_MODER_MODER6_1: u32 = 0x2 << GPIO_MODER_MODER6_Pos;
pub const GPIO_MODER_MODER7_Pos: u32 = 14;
pub const GPIO_MODER_MODER7_Msk: u32 = 0x3 << GPIO_MODER_MODER7_Pos;
pub const GPIO_MODER_MODER7: u32 = GPIO_MODER_MODER7_Msk;
pub const GPIO_MODER_MODER7_0: u32 = 0x1 << GPIO_MODER_MODER7_Pos;
pub const GPIO_MODER_MODER7_1: u32 = 0x2 << GPIO_MODER_MODER7_Pos;
pub const GPIO_MODER_MODER8_Pos: u32 = 16;
pub const GPIO_MODER_MODER8_Msk: u32 = 0x3 << GPIO_MODER_MODER8_Pos;
pub const GPIO_MODER_MODER8: u32 = GPIO_MODER_MODER8_Msk;
pub const GPIO_MODER_MODER8_0: u32 = 0x1 << GPIO_MODER_MODER8_Pos;
pub const GPIO_MODER_MODER8_1: u32 = 0x2 << GPIO_MODER_MODER8_Pos;
pub const GPIO_MODER_MODER9_Pos: u32 = 18;
pub const GPIO_MODER_MODER9_Msk: u32 = 0x3 << GPIO_MODER_MODER9_Pos;
pub const GPIO_MODER_MODER9: u32 = GPIO_MODER_MODER9_Msk;
pub const GPIO_MODER_MODER9_0: u32 = 0x1 << GPIO_MODER_MODER9_Pos;
pub const GPIO_MODER_MODER9_1: u32 = 0x2 << GPIO_MODER_MODER9_Pos;
pub const GPIO_MODER_MODER10_Pos: u32 = 20;
pub const GPIO_MODER_MODER10_Msk: u32 = 0x3 << GPIO_MODER_MODER10_Pos;
pub const GPIO_MODER_MODER10: u32 = GPIO_MODER_MODER10_Msk;
pub const GPIO_MODER_MODER10_0: u32 = 0x1 << GPIO_MODER_MODER10_Pos;
pub const GPIO_MODER_MODER10_1: u32 = 0x2 << GPIO_MODER_MODER10_Pos;
pub const GPIO_MODER_MODER11_Pos: u32 = 22;
pub const GPIO_MODER_MODER11_Msk: u32 = 0x3 << GPIO_MODER_MODER11_Pos;
pub const GPIO_MODER_MODER11: u32 = GPIO_MODER_MODER11_Msk;
pub const GPIO_MODER_MODER11_0: u32 = 0x1 << GPIO_MODER_MODER11_Pos;
pub const GPIO_MODER_MODER11_1: u32 = 0x2 << GPIO_MODER_MODER11_Pos;
pub const GPIO_MODER_MODER12_Pos: u32 = 24;
pub const GPIO_MODER_MODER12_Msk: u32 = 0x3 << GPIO_MODER_MODER12_Pos;
pub const GPIO_MODER_MODER12: u32 = GPIO_MODER_MODER12_Msk;
pub const GPIO_MODER_MODER12_0: u32 = 0x1 << GPIO_MODER_MODER12_Pos;
pub const GPIO_MODER_MODER12_1: u32 = 0x2 << GPIO_MODER_MODER12_Pos;
pub const GPIO_MODER_MODER13_Pos: u32 = 26;
pub const GPIO_MODER_MODER13_Msk: u32 = 0x3 << GPIO_MODER_MODER13_Pos;
pub const GPIO_MODER_MODER13: u32 = GPIO_MODER_MODER13_Msk;
pub const GPIO_MODER_MODER13_0: u32 = 0x1 << GPIO_MODER_MODER13_Pos;
pub const GPIO_MODER_MODER13_1: u32 = 0x2 << GPIO_MODER_MODER13_Pos;
pub const GPIO_MODER_MODER14_Pos: u32 = 28;
pub const GPIO_MODER_MODER14_Msk: u32 = 0x3 << GPIO_MODER_MODER14_Pos;
pub const GPIO_MODER_MODER14: u32 = GPIO_MODER_MODER14_Msk;
pub const GPIO_MODER_MODER14_0: u32 = 0x1 << GPIO_MODER_MODER14_Pos;
pub const GPIO_MODER_MODER14_1: u32 = 0x2 << GPIO_MODER_MODER14_Pos;
pub const GPIO_MODER_MODER15_Pos: u32 = 30;
pub const GPIO_MODER_MODER15_Msk: u32 = 0x3 << GPIO_MODER_MODER15_Pos;
pub const GPIO_MODER_MODER15: u32 = GPIO_MODER_MODER15_Msk;
pub const GPIO_MODER_MODER15_0: u32 = 0x1 << GPIO_MODER_MODER15_Pos;
pub const GPIO_MODER_MODER15_1: u32 = 0x2 << GPIO_MODER_MODER15_Pos;
pub const GPIO_MODER_MODE0_Pos: u32 = GPIO_MODER_MODER0_Pos;
pub const GPIO_MODER_MODE0_Msk: u32 = GPIO_MODER_MODER0_Msk;
pub const GPIO_MODER_MODE0: u32 = GPIO_MODER_MODER0;
pub const GPIO_MODER_MODE0_0: u32 = GPIO_MODER_MODER0_0;
pub const GPIO_MODER_MODE0_1: u32 = GPIO_MODER_MODER0_1;
pub const GPIO_MODER_MODE1_Pos: u32 = GPIO_MODER_MODER1_Pos;
pub const GPIO_MODER_MODE1_Msk: u32 = GPIO_MODER_MODER1_Msk;
pub const GPIO_MODER_MODE1: u32 = GPIO_MODER_MODER1;
pub const GPIO_MODER_MODE1_0: u32 = GPIO_MODER_MODER1_0;
pub const GPIO_MODER_MODE1_1: u32 = GPIO_MODER_MODER1_1;
pub const GPIO_MODER_MODE2_Pos: u32 = GPIO_MODER_MODER2_Pos;
pub const GPIO_MODER_MODE2_Msk: u32 = GPIO_MODER_MODER2_Msk;
pub const GPIO_MODER_MODE2: u32 = GPIO_MODER_MODER2;
pub const GPIO_MODER_MODE2_0: u32 = GPIO_MODER_MODER2_0;
pub const GPIO_MODER_MODE2_1: u32 = GPIO_MODER_MODER2_1;
pub const GPIO_MODER_MODE3_Pos: u32 = GPIO_MODER_MODER3_Pos;
pub const GPIO_MODER_MODE3_Msk: u32 = GPIO_MODER_MODER3_Msk;
pub const GPIO_MODER_MODE3: u32 = GPIO_MODER_MODER3;
pub const GPIO_MODER_MODE3_0: u32 = GPIO_MODER_MODER3_0;
pub const GPIO_MODER_MODE3_1: u32 = GPIO_MODER_MODER3_1;
pub const GPIO_MODER_MODE4_Pos: u32 = GPIO_MODER_MODER4_Pos;
pub const GPIO_MODER_MODE4_Msk: u32 = GPIO_MODER_MODER4_Msk;
pub const GPIO_MODER_MODE4: u32 = GPIO_MODER_MODER4;
pub const GPIO_MODER_MODE4_0: u32 = GPIO_MODER_MODER4_0;
pub const GPIO_MODER_MODE4_1: u32 = GPIO_MODER_MODER4_1;
pub const GPIO_MODER_MODE5_Pos: u32 = GPIO_MODER_MODER5_Pos;
pub const GPIO_MODER_MODE5_Msk: u32 = GPIO_MODER_MODER5_Msk;
pub const GPIO_MODER_MODE5: u32 = GPIO_MODER_MODER5;
pub const GPIO_MODER_MODE5_0: u32 = GPIO_MODER_MODER5_0;
pub const GPIO_MODER_MODE5_1: u32 = GPIO_MODER_MODER5_1;
pub const GPIO_MODER_MODE6_Pos: u32 = GPIO_MODER_MODER6_Pos;
pub const GPIO_MODER_MODE6_Msk: u32 = GPIO_MODER_MODER6_Msk;
pub const GPIO_MODER_MODE6: u32 = GPIO_MODER_MODER6;
pub const GPIO_MODER_MODE6_0: u32 = GPIO_MODER_MODER6_0;
pub const GPIO_MODER_MODE6_1: u32 = GPIO_MODER_MODER6_1;
pub const GPIO_MODER_MODE7_Pos: u32 = GPIO_MODER_MODER7_Pos;
pub const GPIO_MODER_MODE7_Msk: u32 = GPIO_MODER_MODER7_Msk;
pub const GPIO_MODER_MODE7: u32 = GPIO_MODER_MODER7;
pub const GPIO_MODER_MODE7_0: u32 = GPIO_MODER_MODER7_0;
pub const GPIO_MODER_MODE7_1: u32 = GPIO_MODER_MODER7_1;
pub const GPIO_MODER_MODE8_Pos: u32 = GPIO_MODER_MODER8_Pos;
pub const GPIO_MODER_MODE8_Msk: u32 = GPIO_MODER_MODER8_Msk;
pub const GPIO_MODER_MODE8: u32 = GPIO_MODER_MODER8;
pub const GPIO_MODER_MODE8_0: u32 = GPIO_MODER_MODER8_0;
pub const GPIO_MODER_MODE8_1: u32 = GPIO_MODER_MODER8_1;
pub const GPIO_MODER_MODE9_Pos: u32 = GPIO_MODER_MODER9_Pos;
pub const GPIO_MODER_MODE9_Msk: u32 = GPIO_MODER_MODER9_Msk;
pub const GPIO_MODER_MODE9: u32 = GPIO_MODER_MODER9;
pub const GPIO_MODER_MODE9_0: u32 = GPIO_MODER_MODER9_0;
pub const GPIO_MODER_MODE9_1: u32 = GPIO_MODER_MODER9_1;
pub const GPIO_MODER_MODE10_Pos: u32 = GPIO_MODER_MODER10_Pos;
pub const GPIO_MODER_MODE10_Msk: u32 = GPIO_MODER_MODER10_Msk;
pub const GPIO_MODER_MODE10: u32 = GPIO_MODER_MODER10;
pub const GPIO_MODER_MODE10_0: u32 = GPIO_MODER_MODER10_0;
pub const GPIO_MODER_MODE10_1: u32 = GPIO_MODER_MODER10_1;
pub const GPIO_MODER_MODE11_Pos: u32 = GPIO_MODER_MODER11_Pos;
pub const GPIO_MODER_MODE11_Msk: u32 = GPIO_MODER_MODER11_Msk;
pub const GPIO_MODER_MODE11: u32 = GPIO_MODER_MODER11;
pub const GPIO_MODER_MODE11_0: u32 = GPIO_MODER_MODER11_0;
pub const GPIO_MODER_MODE11_1: u32 = GPIO_MODER_MODER11_1;
pub const GPIO_MODER_MODE12_Pos: u32 = GPIO_MODER_MODER12_Pos;
pub const GPIO_MODER_MODE12_Msk: u32 = GPIO_MODER_MODER12_Msk;
pub const GPIO_MODER_MODE12: u32 = GPIO_MODER_MODER12;
pub const GPIO_MODER_MODE12_0: u32 = GPIO_MODER_MODER12_0;
pub const GPIO_MODER_MODE12_1: u32 = GPIO_MODER_MODER12_1;
pub const GPIO_MODER_MODE13_Pos: u32 = GPIO_MODER_MODER13_Pos;
pub const GPIO_MODER_MODE13_Msk: u32 = GPIO_MODER_MODER13_Msk;
pub const GPIO_MODER_MODE13: u32 = GPIO_MODER_MODER13;
pub const GPIO_MODER_MODE13_0: u32 = GPIO_MODER_MODER13_0;
pub const GPIO_MODER_MODE13_1: u32 = GPIO_MODER_MODER13_1;
pub const GPIO_MODER_MODE14_Pos: u32 = GPIO_MODER_MODER14_Pos;
pub const GPIO_MODER_MODE14_Msk: u32 = GPIO_MODER_MODER14_Msk;
pub const GPIO_MODER_MODE14: u32 = GPIO_MODER_MODER14;
pub const GPIO_MODER_MODE14_0: u32 = GPIO_MODER_MODER14_0;
pub const GPIO_MODER_MODE14_1: u32 = GPIO_MODER_MODER14_1;
pub const GPIO_MODER_MODE15_Pos: u32 = GPIO_MODER_MODER15_Pos;
pub const GPIO_MODER_MODE15_Msk: u32 = GPIO_MODER_MODER15_Msk;
pub const GPIO_MODER_MODE15: u32 = GPIO_MODER_MODER15;
pub const GPIO_MODER_MODE15_0: u32 = GPIO_MODER_MODER15_0;
pub const GPIO_MODER_MODE15_1: u32 = GPIO_MODER_MODER15_1;
pub const GPIO_OTYPER_OT0_Pos: u32 = 0;
pub const GPIO_OTYPER_OT0_Msk: u32 = 0x1 << GPIO_OTYPER_OT0_Pos;
pub const GPIO_OTYPER_OT0: u32 = GPIO_OTYPER_OT0_Msk;
pub const GPIO_OTYPER_OT1_Pos: u32 = 1;
pub const GPIO_OTYPER_OT1_Msk: u32 = 0x1 << GPIO_OTYPER_OT1_Pos;
pub const GPIO_OTYPER_OT1: u32 = GPIO_OTYPER_OT1_Msk;
pub const GPIO_OTYPER_OT2_Pos: u32 = 2;
pub const GPIO_OTYPER_OT2_Msk: u32 = 0x1 << GPIO_OTYPER_OT2_Pos;
pub const GPIO_OTYPER_OT2: u32 = GPIO_OTYPER_OT2_Msk;
pub const GPIO_OTYPER_OT3_Pos: u32 = 3;
pub const GPIO_OTYPER_OT3_Msk: u32 = 0x1 << GPIO_OTYPER_OT3_Pos;
pub const GPIO_OTYPER_OT3: u32 = GPIO_OTYPER_OT3_Msk;
pub const GPIO_OTYPER_OT4_Pos: u32 = 4;
pub const GPIO_OTYPER_OT4_Msk: u32 = 0x1 << GPIO_OTYPER_OT4_Pos;
pub const GPIO_OTYPER_OT4: u32 = GPIO_OTYPER_OT4_Msk;
pub const GPIO_OTYPER_OT5_Pos: u32 = 5;
pub const GPIO_OTYPER_OT5_Msk: u32 = 0x1 << GPIO_OTYPER_OT5_Pos;
pub const GPIO_OTYPER_OT5: u32 = GPIO_OTYPER_OT5_Msk;
pub const GPIO_OTYPER_OT6_Pos: u32 = 6;
pub const GPIO_OTYPER_OT6_Msk: u32 = 0x1 << GPIO_OTYPER_OT6_Pos;
pub const GPIO_OTYPER_OT6: u32 = GPIO_OTYPER_OT6_Msk;
pub const GPIO_OTYPER_OT7_Pos: u32 = 7;
pub const GPIO_OTYPER_OT7_Msk: u32 = 0x1 << GPIO_OTYPER_OT7_Pos;
pub const GPIO_OTYPER_OT7: u32 = GPIO_OTYPER_OT7_Msk;
pub const GPIO_OTYPER_OT8_Pos: u32 = 8;
pub const GPIO_OTYPER_OT8_Msk: u32 = 0x1 << GPIO_OTYPER_OT8_Pos;
pub const GPIO_OTYPER_OT8: u32 = GPIO_OTYPER_OT8_Msk;
pub const GPIO_OTYPER_OT9_Pos: u32 = 9;
pub const GPIO_OTYPER_OT9_Msk: u32 = 0x1 << GPIO_OTYPER_OT9_Pos;
pub const GPIO_OTYPER_OT9: u32 = GPIO_OTYPER_OT9_Msk;
pub const GPIO_OTYPER_OT10_Pos: u32 = 10;
pub const GPIO_OTYPER_OT10_Msk: u32 = 0x1 << GPIO_OTYPER_OT10_Pos;
pub const GPIO_OTYPER_OT10: u32 = GPIO_OTYPER_OT10_Msk;
pub const GPIO_OTYPER_OT11_Pos: u32 = 11;
pub const GPIO_OTYPER_OT11_Msk: u32 = 0x1 << GPIO_OTYPER_OT11_Pos;
pub const GPIO_OTYPER_OT11: u32 = GPIO_OTYPER_OT11_Msk;
pub const GPIO_OTYPER_OT12_Pos: u32 = 12;
pub const GPIO_OTYPER_OT12_Msk: u32 = 0x1 << GPIO_OTYPER_OT12_Pos;
pub const GPIO_OTYPER_OT12: u32 = GPIO_OTYPER_OT12_Msk;
pub const GPIO_OTYPER_OT13_Pos: u32 = 13;
pub const GPIO_OTYPER_OT13_Msk: u32 = 0x1 << GPIO_OTYPER_OT13_Pos;
pub const GPIO_OTYPER_OT13: u32 = GPIO_OTYPER_OT13_Msk;
pub const GPIO_OTYPER_OT14_Pos: u32 = 14;
pub const GPIO_OTYPER_OT14_Msk: u32 = 0x1 << GPIO_OTYPER_OT14_Pos;
pub const GPIO_OTYPER_OT14: u32 = GPIO_OTYPER_OT14_Msk;
pub const GPIO_OTYPER_OT15_Pos: u32 = 15;
pub const GPIO_OTYPER_OT15_Msk: u32 = 0x1 << GPIO_OTYPER_OT15_Pos;
pub const GPIO_OTYPER_OT15: u32 = GPIO_OTYPER_OT15_Msk;
pub const GPIO_OTYPER_OT_0: u32 = GPIO_OTYPER_OT0;
pub const GPIO_OTYPER_OT_1: u32 = GPIO_OTYPER_OT1;
pub const GPIO_OTYPER_OT_2: u32 = GPIO_OTYPER_OT2;
pub const GPIO_OTYPER_OT_3: u32 = GPIO_OTYPER_OT3;
pub const GPIO_OTYPER_OT_4: u32 = GPIO_OTYPER_OT4;
pub const GPIO_OTYPER_OT_5: u32 = GPIO_OTYPER_OT5;
pub const GPIO_OTYPER_OT_6: u32 = GPIO_OTYPER_OT6;
pub const GPIO_OTYPER_OT_7: u32 = GPIO_OTYPER_OT7;
pub const GPIO_OTYPER_OT_8: u32 = GPIO_OTYPER_OT8;
pub const GPIO_OTYPER_OT_9: u32 = GPIO_OTYPER_OT9;
pub const GPIO_OTYPER_OT_10: u32 = GPIO_OTYPER_OT10;
pub const GPIO_OTYPER_OT_11: u32 = GPIO_OTYPER_OT11;
pub const GPIO_OTYPER_OT_12: u32 = GPIO_OTYPER_OT12;
pub const GPIO_OTYPER_OT_13: u32 = GPIO_OTYPER_OT13;
pub const GPIO_OTYPER_OT_14: u32 = GPIO_OTYPER_OT14;
pub const GPIO_OTYPER_OT_15: u32 = GPIO_OTYPER_OT15;
pub const GPIO_OSPEEDR_OSPEED0_Pos: u32 = 0;
pub const GPIO_OSPEEDR_OSPEED0_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED0_Pos;
pub const GPIO_OSPEEDR_OSPEED0: u32 = GPIO_OSPEEDR_OSPEED0_Msk;
pub const GPIO_OSPEEDR_OSPEED0_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED0_Pos;
pub const GPIO_OSPEEDR_OSPEED0_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED0_Pos;
pub const GPIO_OSPEEDR_OSPEED1_Pos: u32 = 2;
pub const GPIO_OSPEEDR_OSPEED1_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED1_Pos;
pub const GPIO_OSPEEDR_OSPEED1: u32 = GPIO_OSPEEDR_OSPEED1_Msk;
pub const GPIO_OSPEEDR_OSPEED1_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED1_Pos;
pub const GPIO_OSPEEDR_OSPEED1_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED1_Pos;
pub const GPIO_OSPEEDR_OSPEED2_Pos: u32 = 4;
pub const GPIO_OSPEEDR_OSPEED2_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED2_Pos;
pub const GPIO_OSPEEDR_OSPEED2: u32 = GPIO_OSPEEDR_OSPEED2_Msk;
pub const GPIO_OSPEEDR_OSPEED2_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED2_Pos;
pub const GPIO_OSPEEDR_OSPEED2_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED2_Pos;
pub const GPIO_OSPEEDR_OSPEED3_Pos: u32 = 6;
pub const GPIO_OSPEEDR_OSPEED3_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED3_Pos;
pub const GPIO_OSPEEDR_OSPEED3: u32 = GPIO_OSPEEDR_OSPEED3_Msk;
pub const GPIO_OSPEEDR_OSPEED3_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED3_Pos;
pub const GPIO_OSPEEDR_OSPEED3_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED3_Pos;
pub const GPIO_OSPEEDR_OSPEED4_Pos: u32 = 8;
pub const GPIO_OSPEEDR_OSPEED4_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED4_Pos;
pub const GPIO_OSPEEDR_OSPEED4: u32 = GPIO_OSPEEDR_OSPEED4_Msk;
pub const GPIO_OSPEEDR_OSPEED4_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED4_Pos;
pub const GPIO_OSPEEDR_OSPEED4_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED4_Pos;
pub const GPIO_OSPEEDR_OSPEED5_Pos: u32 = 10;
pub const GPIO_OSPEEDR_OSPEED5_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED5_Pos;
pub const GPIO_OSPEEDR_OSPEED5: u32 = GPIO_OSPEEDR_OSPEED5_Msk;
pub const GPIO_OSPEEDR_OSPEED5_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED5_Pos;
pub const GPIO_OSPEEDR_OSPEED5_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED5_Pos;
pub const GPIO_OSPEEDR_OSPEED6_Pos: u32 = 12;
pub const GPIO_OSPEEDR_OSPEED6_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED6_Pos;
pub const GPIO_OSPEEDR_OSPEED6: u32 = GPIO_OSPEEDR_OSPEED6_Msk;
pub const GPIO_OSPEEDR_OSPEED6_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED6_Pos;
pub const GPIO_OSPEEDR_OSPEED6_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED6_Pos;
pub const GPIO_OSPEEDR_OSPEED7_Pos: u32 = 14;
pub const GPIO_OSPEEDR_OSPEED7_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED7_Pos;
pub const GPIO_OSPEEDR_OSPEED7: u32 = GPIO_OSPEEDR_OSPEED7_Msk;
pub const GPIO_OSPEEDR_OSPEED7_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED7_Pos;
pub const GPIO_OSPEEDR_OSPEED7_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED7_Pos;
pub const GPIO_OSPEEDR_OSPEED8_Pos: u32 = 16;
pub const GPIO_OSPEEDR_OSPEED8_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED8_Pos;
pub const GPIO_OSPEEDR_OSPEED8: u32 = GPIO_OSPEEDR_OSPEED8_Msk;
pub const GPIO_OSPEEDR_OSPEED8_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED8_Pos;
pub const GPIO_OSPEEDR_OSPEED8_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED8_Pos;
pub const GPIO_OSPEEDR_OSPEED9_Pos: u32 = 18;
pub const GPIO_OSPEEDR_OSPEED9_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED9_Pos;
pub const GPIO_OSPEEDR_OSPEED9: u32 = GPIO_OSPEEDR_OSPEED9_Msk;
pub const GPIO_OSPEEDR_OSPEED9_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED9_Pos;
pub const GPIO_OSPEEDR_OSPEED9_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED9_Pos;
pub const GPIO_OSPEEDR_OSPEED10_Pos: u32 = 20;
pub const GPIO_OSPEEDR_OSPEED10_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED10_Pos;
pub const GPIO_OSPEEDR_OSPEED10: u32 = GPIO_OSPEEDR_OSPEED10_Msk;
pub const GPIO_OSPEEDR_OSPEED10_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED10_Pos;
pub const GPIO_OSPEEDR_OSPEED10_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED10_Pos;
pub const GPIO_OSPEEDR_OSPEED11_Pos: u32 = 22;
pub const GPIO_OSPEEDR_OSPEED11_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED11_Pos;
pub const GPIO_OSPEEDR_OSPEED11: u32 = GPIO_OSPEEDR_OSPEED11_Msk;
pub const GPIO_OSPEEDR_OSPEED11_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED11_Pos;
pub const GPIO_OSPEEDR_OSPEED11_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED11_Pos;
pub const GPIO_OSPEEDR_OSPEED12_Pos: u32 = 24;
pub const GPIO_OSPEEDR_OSPEED12_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED12_Pos;
pub const GPIO_OSPEEDR_OSPEED12: u32 = GPIO_OSPEEDR_OSPEED12_Msk;
pub const GPIO_OSPEEDR_OSPEED12_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED12_Pos;
pub const GPIO_OSPEEDR_OSPEED12_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED12_Pos;
pub const GPIO_OSPEEDR_OSPEED13_Pos: u32 = 26;
pub const GPIO_OSPEEDR_OSPEED13_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED13_Pos;
pub const GPIO_OSPEEDR_OSPEED13: u32 = GPIO_OSPEEDR_OSPEED13_Msk;
pub const GPIO_OSPEEDR_OSPEED13_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED13_Pos;
pub const GPIO_OSPEEDR_OSPEED13_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED13_Pos;
pub const GPIO_OSPEEDR_OSPEED14_Pos: u32 = 28;
pub const GPIO_OSPEEDR_OSPEED14_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED14_Pos;
pub const GPIO_OSPEEDR_OSPEED14: u32 = GPIO_OSPEEDR_OSPEED14_Msk;
pub const GPIO_OSPEEDR_OSPEED14_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED14_Pos;
pub const GPIO_OSPEEDR_OSPEED14_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED14_Pos;
pub const GPIO_OSPEEDR_OSPEED15_Pos: u32 = 30;
pub const GPIO_OSPEEDR_OSPEED15_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED15_Pos;
pub const GPIO_OSPEEDR_OSPEED15: u32 = GPIO_OSPEEDR_OSPEED15_Msk;
pub const GPIO_OSPEEDR_OSPEED15_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED15_Pos;
pub const GPIO_OSPEEDR_OSPEED15_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED15_Pos;
pub const GPIO_OSPEEDER_OSPEEDR0: u32 = GPIO_OSPEEDR_OSPEED0;
pub const GPIO_OSPEEDER_OSPEEDR0_0: u32 = GPIO_OSPEEDR_OSPEED0_0;
pub const GPIO_OSPEEDER_OSPEEDR0_1: u32 = GPIO_OSPEEDR_OSPEED0_1;
pub const GPIO_OSPEEDER_OSPEEDR1: u32 = GPIO_OSPEEDR_OSPEED1;
pub const GPIO_OSPEEDER_OSPEEDR1_0: u32 = GPIO_OSPEEDR_OSPEED1_0;
pub const GPIO_OSPEEDER_OSPEEDR1_1: u32 = GPIO_OSPEEDR_OSPEED1_1;
pub const GPIO_OSPEEDER_OSPEEDR2: u32 = GPIO_OSPEEDR_OSPEED2;
pub const GPIO_OSPEEDER_OSPEEDR2_0: u32 = GPIO_OSPEEDR_OSPEED2_0;
pub const GPIO_OSPEEDER_OSPEEDR2_1: u32 = GPIO_OSPEEDR_OSPEED2_1;
pub const GPIO_OSPEEDER_OSPEEDR3: u32 = GPIO_OSPEEDR_OSPEED3;
pub const GPIO_OSPEEDER_OSPEEDR3_0: u32 = GPIO_OSPEEDR_OSPEED3_0;
pub const GPIO_OSPEEDER_OSPEEDR3_1: u32 = GPIO_OSPEEDR_OSPEED3_1;
pub const GPIO_OSPEEDER_OSPEEDR4: u32 = GPIO_OSPEEDR_OSPEED4;
pub const GPIO_OSPEEDER_OSPEEDR4_0: u32 = GPIO_OSPEEDR_OSPEED4_0;
pub const GPIO_OSPEEDER_OSPEEDR4_1: u32 = GPIO_OSPEEDR_OSPEED4_1;
pub const GPIO_OSPEEDER_OSPEEDR5: u32 = GPIO_OSPEEDR_OSPEED5;
pub const GPIO_OSPEEDER_OSPEEDR5_0: u32 = GPIO_OSPEEDR_OSPEED5_0;
pub const GPIO_OSPEEDER_OSPEEDR5_1: u32 = GPIO_OSPEEDR_OSPEED5_1;
pub const GPIO_OSPEEDER_OSPEEDR6: u32 = GPIO_OSPEEDR_OSPEED6;
pub const GPIO_OSPEEDER_OSPEEDR6_0: u32 = GPIO_OSPEEDR_OSPEED6_0;
pub const GPIO_OSPEEDER_OSPEEDR6_1: u32 = GPIO_OSPEEDR_OSPEED6_1;
pub const GPIO_OSPEEDER_OSPEEDR7: u32 = GPIO_OSPEEDR_OSPEED7;
pub const GPIO_OSPEEDER_OSPEEDR7_0: u32 = GPIO_OSPEEDR_OSPEED7_0;
pub const GPIO_OSPEEDER_OSPEEDR7_1: u32 = GPIO_OSPEEDR_OSPEED7_1;
pub const GPIO_OSPEEDER_OSPEEDR8: u32 = GPIO_OSPEEDR_OSPEED8;
pub const GPIO_OSPEEDER_OSPEEDR8_0: u32 = GPIO_OSPEEDR_OSPEED8_0;
pub const GPIO_OSPEEDER_OSPEEDR8_1: u32 = GPIO_OSPEEDR_OSPEED8_1;
pub const GPIO_OSPEEDER_OSPEEDR9: u32 = GPIO_OSPEEDR_OSPEED9;
pub const GPIO_OSPEEDER_OSPEEDR9_0: u32 = GPIO_OSPEEDR_OSPEED9_0;
pub const GPIO_OSPEEDER_OSPEEDR9_1: u32 = GPIO_OSPEEDR_OSPEED9_1;
pub const GPIO_OSPEEDER_OSPEEDR10: u32 = GPIO_OSPEEDR_OSPEED10;
pub const GPIO_OSPEEDER_OSPEEDR10_0: u32 = GPIO_OSPEEDR_OSPEED10_0;
pub const GPIO_OSPEEDER_OSPEEDR10_1: u32 = GPIO_OSPEEDR_OSPEED10_1;
pub const GPIO_OSPEEDER_OSPEEDR11: u32 = GPIO_OSPEEDR_OSPEED11;
pub const GPIO_OSPEEDER_OSPEEDR11_0: u32 = GPIO_OSPEEDR_OSPEED11_0;
pub const GPIO_OSPEEDER_OSPEEDR11_1: u32 = GPIO_OSPEEDR_OSPEED11_1;
pub const GPIO_OSPEEDER_OSPEEDR12: u32 = GPIO_OSPEEDR_OSPEED12;
pub const GPIO_OSPEEDER_OSPEEDR12_0: u32 = GPIO_OSPEEDR_OSPEED12_0;
pub const GPIO_OSPEEDER_OSPEEDR12_1: u32 = GPIO_OSPEEDR_OSPEED12_1;
pub const GPIO_OSPEEDER_OSPEEDR13: u32 = GPIO_OSPEEDR_OSPEED13;
pub const GPIO_OSPEEDER_OSPEEDR13_0: u32 = GPIO_OSPEEDR_OSPEED13_0;
pub const GPIO_OSPEEDER_OSPEEDR13_1: u32 = GPIO_OSPEEDR_OSPEED13_1;
pub const GPIO_OSPEEDER_OSPEEDR14: u32 = GPIO_OSPEEDR_OSPEED14;
pub const GPIO_OSPEEDER_OSPEEDR14_0: u32 = GPIO_OSPEEDR_OSPEED14_0;
pub const GPIO_OSPEEDER_OSPEEDR14_1: u32 = GPIO_OSPEEDR_OSPEED14_1;
pub const GPIO_OSPEEDER_OSPEEDR15: u32 = GPIO_OSPEEDR_OSPEED15;
pub const GPIO_OSPEEDER_OSPEEDR15_0: u32 = GPIO_OSPEEDR_OSPEED15_0;
pub const GPIO_OSPEEDER_OSPEEDR15_1: u32 = GPIO_OSPEEDR_OSPEED15_1;
pub const GPIO_PUPDR_PUPD0_Pos: u32 = 0;
pub const GPIO_PUPDR_PUPD0_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD0_Pos;
pub const GPIO_PUPDR_PUPD0: u32 = GPIO_PUPDR_PUPD0_Msk;
pub const GPIO_PUPDR_PUPD0_0: u32 = 0x1 << GPIO_PUPDR_PUPD0_Pos;
pub const GPIO_PUPDR_PUPD0_1: u32 = 0x2 << GPIO_PUPDR_PUPD0_Pos;
pub const GPIO_PUPDR_PUPD1_Pos: u32 = 2;
pub const GPIO_PUPDR_PUPD1_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD1_Pos;
pub const GPIO_PUPDR_PUPD1: u32 = GPIO_PUPDR_PUPD1_Msk;
pub const GPIO_PUPDR_PUPD1_0: u32 = 0x1 << GPIO_PUPDR_PUPD1_Pos;
pub const GPIO_PUPDR_PUPD1_1: u32 = 0x2 << GPIO_PUPDR_PUPD1_Pos;
pub const GPIO_PUPDR_PUPD2_Pos: u32 = 4;
pub const GPIO_PUPDR_PUPD2_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD2_Pos;
pub const GPIO_PUPDR_PUPD2: u32 = GPIO_PUPDR_PUPD2_Msk;
pub const GPIO_PUPDR_PUPD2_0: u32 = 0x1 << GPIO_PUPDR_PUPD2_Pos;
pub const GPIO_PUPDR_PUPD2_1: u32 = 0x2 << GPIO_PUPDR_PUPD2_Pos;
pub const GPIO_PUPDR_PUPD3_Pos: u32 = 6;
pub const GPIO_PUPDR_PUPD3_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD3_Pos;
pub const GPIO_PUPDR_PUPD3: u32 = GPIO_PUPDR_PUPD3_Msk;
pub const GPIO_PUPDR_PUPD3_0: u32 = 0x1 << GPIO_PUPDR_PUPD3_Pos;
pub const GPIO_PUPDR_PUPD3_1: u32 = 0x2 << GPIO_PUPDR_PUPD3_Pos;
pub const GPIO_PUPDR_PUPD4_Pos: u32 = 8;
pub const GPIO_PUPDR_PUPD4_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD4_Pos;
pub const GPIO_PUPDR_PUPD4: u32 = GPIO_PUPDR_PUPD4_Msk;
pub const GPIO_PUPDR_PUPD4_0: u32 = 0x1 << GPIO_PUPDR_PUPD4_Pos;
pub const GPIO_PUPDR_PUPD4_1: u32 = 0x2 << GPIO_PUPDR_PUPD4_Pos;
pub const GPIO_PUPDR_PUPD5_Pos: u32 = 10;
pub const GPIO_PUPDR_PUPD5_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD5_Pos;
pub const GPIO_PUPDR_PUPD5: u32 = GPIO_PUPDR_PUPD5_Msk;
pub const GPIO_PUPDR_PUPD5_0: u32 = 0x1 << GPIO_PUPDR_PUPD5_Pos;
pub const GPIO_PUPDR_PUPD5_1: u32 = 0x2 << GPIO_PUPDR_PUPD5_Pos;
pub const GPIO_PUPDR_PUPD6_Pos: u32 = 12;
pub const GPIO_PUPDR_PUPD6_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD6_Pos;
pub const GPIO_PUPDR_PUPD6: u32 = GPIO_PUPDR_PUPD6_Msk;
pub const GPIO_PUPDR_PUPD6_0: u32 = 0x1 << GPIO_PUPDR_PUPD6_Pos;
pub const GPIO_PUPDR_PUPD6_1: u32 = 0x2 << GPIO_PUPDR_PUPD6_Pos;
pub const GPIO_PUPDR_PUPD7_Pos: u32 = 14;
pub const GPIO_PUPDR_PUPD7_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD7_Pos;
pub const GPIO_PUPDR_PUPD7: u32 = GPIO_PUPDR_PUPD7_Msk;
pub const GPIO_PUPDR_PUPD7_0: u32 = 0x1 << GPIO_PUPDR_PUPD7_Pos;
pub const GPIO_PUPDR_PUPD7_1: u32 = 0x2 << GPIO_PUPDR_PUPD7_Pos;
pub const GPIO_PUPDR_PUPD8_Pos: u32 = 16;
pub const GPIO_PUPDR_PUPD8_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD8_Pos;
pub const GPIO_PUPDR_PUPD8: u32 = GPIO_PUPDR_PUPD8_Msk;
pub const GPIO_PUPDR_PUPD8_0: u32 = 0x1 << GPIO_PUPDR_PUPD8_Pos;
pub const GPIO_PUPDR_PUPD8_1: u32 = 0x2 << GPIO_PUPDR_PUPD8_Pos;
pub const GPIO_PUPDR_PUPD9_Pos: u32 = 18;
pub const GPIO_PUPDR_PUPD9_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD9_Pos;
pub const GPIO_PUPDR_PUPD9: u32 = GPIO_PUPDR_PUPD9_Msk;
pub const GPIO_PUPDR_PUPD9_0: u32 = 0x1 << GPIO_PUPDR_PUPD9_Pos;
pub const GPIO_PUPDR_PUPD9_1: u32 = 0x2 << GPIO_PUPDR_PUPD9_Pos;
pub const GPIO_PUPDR_PUPD10_Pos: u32 = 20;
pub const GPIO_PUPDR_PUPD10_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD10_Pos;
pub const GPIO_PUPDR_PUPD10: u32 = GPIO_PUPDR_PUPD10_Msk;
pub const GPIO_PUPDR_PUPD10_0: u32 = 0x1 << GPIO_PUPDR_PUPD10_Pos;
pub const GPIO_PUPDR_PUPD10_1: u32 = 0x2 << GPIO_PUPDR_PUPD10_Pos;
pub const GPIO_PUPDR_PUPD11_Pos: u32 = 22;
pub const GPIO_PUPDR_PUPD11_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD11_Pos;
pub const GPIO_PUPDR_PUPD11: u32 = GPIO_PUPDR_PUPD11_Msk;
pub const GPIO_PUPDR_PUPD11_0: u32 = 0x1 << GPIO_PUPDR_PUPD11_Pos;
pub const GPIO_PUPDR_PUPD11_1: u32 = 0x2 << GPIO_PUPDR_PUPD11_Pos;
pub const GPIO_PUPDR_PUPD12_Pos: u32 = 24;
pub const GPIO_PUPDR_PUPD12_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD12_Pos;
pub const GPIO_PUPDR_PUPD12: u32 = GPIO_PUPDR_PUPD12_Msk;
pub const GPIO_PUPDR_PUPD12_0: u32 = 0x1 << GPIO_PUPDR_PUPD12_Pos;
pub const GPIO_PUPDR_PUPD12_1: u32 = 0x2 << GPIO_PUPDR_PUPD12_Pos;
pub const GPIO_PUPDR_PUPD13_Pos: u32 = 26;
pub const GPIO_PUPDR_PUPD13_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD13_Pos;
pub const GPIO_PUPDR_PUPD13: u32 = GPIO_PUPDR_PUPD13_Msk;
pub const GPIO_PUPDR_PUPD13_0: u32 = 0x1 << GPIO_PUPDR_PUPD13_Pos;
pub const GPIO_PUPDR_PUPD13_1: u32 = 0x2 << GPIO_PUPDR_PUPD13_Pos;
pub const GPIO_PUPDR_PUPD14_Pos: u32 = 28;
pub const GPIO_PUPDR_PUPD14_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD14_Pos;
pub const GPIO_PUPDR_PUPD14: u32 = GPIO_PUPDR_PUPD14_Msk;
pub const GPIO_PUPDR_PUPD14_0: u32 = 0x1 << GPIO_PUPDR_PUPD14_Pos;
pub const GPIO_PUPDR_PUPD14_1: u32 = 0x2 << GPIO_PUPDR_PUPD14_Pos;
pub const GPIO_PUPDR_PUPD15_Pos: u32 = 30;
pub const GPIO_PUPDR_PUPD15_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD15_Pos;
pub const GPIO_PUPDR_PUPD15: u32 = GPIO_PUPDR_PUPD15_Msk;
pub const GPIO_PUPDR_PUPD15_0: u32 = 0x1 << GPIO_PUPDR_PUPD15_Pos;
pub const GPIO_PUPDR_PUPD15_1: u32 = 0x2 << GPIO_PUPDR_PUPD15_Pos;
pub const GPIO_PUPDR_PUPDR0: u32 = GPIO_PUPDR_PUPD0;
pub const GPIO_PUPDR_PUPDR0_0: u32 = GPIO_PUPDR_PUPD0_0;
pub const GPIO_PUPDR_PUPDR0_1: u32 = GPIO_PUPDR_PUPD0_1;
pub const GPIO_PUPDR_PUPDR1: u32 = GPIO_PUPDR_PUPD1;
pub const GPIO_PUPDR_PUPDR1_0: u32 = GPIO_PUPDR_PUPD1_0;
pub const GPIO_PUPDR_PUPDR1_1: u32 = GPIO_PUPDR_PUPD1_1;
pub const GPIO_PUPDR_PUPDR2: u32 = GPIO_PUPDR_PUPD2;
pub const GPIO_PUPDR_PUPDR2_0: u32 = GPIO_PUPDR_PUPD2_0;
pub const GPIO_PUPDR_PUPDR2_1: u32 = GPIO_PUPDR_PUPD2_1;
pub const GPIO_PUPDR_PUPDR3: u32 = GPIO_PUPDR_PUPD3;
pub const GPIO_PUPDR_PUPDR3_0: u32 = GPIO_PUPDR_PUPD3_0;
pub const GPIO_PUPDR_PUPDR3_1: u32 = GPIO_PUPDR_PUPD3_1;
pub const GPIO_PUPDR_PUPDR4: u32 = GPIO_PUPDR_PUPD4;
pub const GPIO_PUPDR_PUPDR4_0: u32 = GPIO_PUPDR_PUPD4_0;
pub const GPIO_PUPDR_PUPDR4_1: u32 = GPIO_PUPDR_PUPD4_1;
pub const GPIO_PUPDR_PUPDR5: u32 = GPIO_PUPDR_PUPD5;
pub const GPIO_PUPDR_PUPDR5_0: u32 = GPIO_PUPDR_PUPD5_0;
pub const GPIO_PUPDR_PUPDR5_1: u32 = GPIO_PUPDR_PUPD5_1;
pub const GPIO_PUPDR_PUPDR6: u32 = GPIO_PUPDR_PUPD6;
pub const GPIO_PUPDR_PUPDR6_0: u32 = GPIO_PUPDR_PUPD6_0;
pub const GPIO_PUPDR_PUPDR6_1: u32 = GPIO_PUPDR_PUPD6_1;
pub const GPIO_PUPDR_PUPDR7: u32 = GPIO_PUPDR_PUPD7;
pub const GPIO_PUPDR_PUPDR7_0: u32 = GPIO_PUPDR_PUPD7_0;
pub const GPIO_PUPDR_PUPDR7_1: u32 = GPIO_PUPDR_PUPD7_1;
pub const GPIO_PUPDR_PUPDR8: u32 = GPIO_PUPDR_PUPD8;
pub const GPIO_PUPDR_PUPDR8_0: u32 = GPIO_PUPDR_PUPD8_0;
pub const GPIO_PUPDR_PUPDR8_1: u32 = GPIO_PUPDR_PUPD8_1;
pub const GPIO_PUPDR_PUPDR9: u32 = GPIO_PUPDR_PUPD9;
pub const GPIO_PUPDR_PUPDR9_0: u32 = GPIO_PUPDR_PUPD9_0;
pub const GPIO_PUPDR_PUPDR9_1: u32 = GPIO_PUPDR_PUPD9_1;
pub const GPIO_PUPDR_PUPDR10: u32 = GPIO_PUPDR_PUPD10;
pub const GPIO_PUPDR_PUPDR10_0: u32 = GPIO_PUPDR_PUPD10_0;
pub const GPIO_PUPDR_PUPDR10_1: u32 = GPIO_PUPDR_PUPD10_1;
pub const GPIO_PUPDR_PUPDR11: u32 = GPIO_PUPDR_PUPD11;
pub const GPIO_PUPDR_PUPDR11_0: u32 = GPIO_PUPDR_PUPD11_0;
pub const GPIO_PUPDR_PUPDR11_1: u32 = GPIO_PUPDR_PUPD11_1;
pub const GPIO_PUPDR_PUPDR12: u32 = GPIO_PUPDR_PUPD12;
pub const GPIO_PUPDR_PUPDR12_0: u32 = GPIO_PUPDR_PUPD12_0;
pub const GPIO_PUPDR_PUPDR12_1: u32 = GPIO_PUPDR_PUPD12_1;
pub const GPIO_PUPDR_PUPDR13: u32 = GPIO_PUPDR_PUPD13;
pub const GPIO_PUPDR_PUPDR13_0: u32 = GPIO_PUPDR_PUPD13_0;
pub const GPIO_PUPDR_PUPDR13_1: u32 = GPIO_PUPDR_PUPD13_1;
pub const GPIO_PUPDR_PUPDR14: u32 = GPIO_PUPDR_PUPD14;
pub const GPIO_PUPDR_PUPDR14_0: u32 = GPIO_PUPDR_PUPD14_0;
pub const GPIO_PUPDR_PUPDR14_1: u32 = GPIO_PUPDR_PUPD14_1;
pub const GPIO_PUPDR_PUPDR15: u32 = GPIO_PUPDR_PUPD15;
pub const GPIO_PUPDR_PUPDR15_0: u32 = GPIO_PUPDR_PUPD15_0;
pub const GPIO_PUPDR_PUPDR15_1: u32 = GPIO_PUPDR_PUPD15_1;
pub const GPIO_IDR_ID0_Pos: u32 = 0;
pub const GPIO_IDR_ID0_Msk: u32 = 0x1 << GPIO_IDR_ID0_Pos;
pub const GPIO_IDR_ID0: u32 = GPIO_IDR_ID0_Msk;
pub const GPIO_IDR_ID1_Pos: u32 = 1;
pub const GPIO_IDR_ID1_Msk: u32 = 0x1 << GPIO_IDR_ID1_Pos;
pub const GPIO_IDR_ID1: u32 = GPIO_IDR_ID1_Msk;
pub const GPIO_IDR_ID2_Pos: u32 = 2;
pub const GPIO_IDR_ID2_Msk: u32 = 0x1 << GPIO_IDR_ID2_Pos;
pub const GPIO_IDR_ID2: u32 = GPIO_IDR_ID2_Msk;
pub const GPIO_IDR_ID3_Pos: u32 = 3;
pub const GPIO_IDR_ID3_Msk: u32 = 0x1 << GPIO_IDR_ID3_Pos;
pub const GPIO_IDR_ID3: u32 = GPIO_IDR_ID3_Msk;
pub const GPIO_IDR_ID4_Pos: u32 = 4;
pub const GPIO_IDR_ID4_Msk: u32 = 0x1 << GPIO_IDR_ID4_Pos;
pub const GPIO_IDR_ID4: u32 = GPIO_IDR_ID4_Msk;
pub const GPIO_IDR_ID5_Pos: u32 = 5;
pub const GPIO_IDR_ID5_Msk: u32 = 0x1 << GPIO_IDR_ID5_Pos;
pub const GPIO_IDR_ID5: u32 = GPIO_IDR_ID5_Msk;
pub const GPIO_IDR_ID6_Pos: u32 = 6;
pub const GPIO_IDR_ID6_Msk: u32 = 0x1 << GPIO_IDR_ID6_Pos;
pub const GPIO_IDR_ID6: u32 = GPIO_IDR_ID6_Msk;
pub const GPIO_IDR_ID7_Pos: u32 = 7;
pub const GPIO_IDR_ID7_Msk: u32 = 0x1 << GPIO_IDR_ID7_Pos;
pub const GPIO_IDR_ID7: u32 = GPIO_IDR_ID7_Msk;
pub const GPIO_IDR_ID8_Pos: u32 = 8;
pub const GPIO_IDR_ID8_Msk: u32 = 0x1 << GPIO_IDR_ID8_Pos;
pub const GPIO_IDR_ID8: u32 = GPIO_IDR_ID8_Msk;
pub const GPIO_IDR_ID9_Pos: u32 = 9;
pub const GPIO_IDR_ID9_Msk: u32 = 0x1 << GPIO_IDR_ID9_Pos;
pub const GPIO_IDR_ID9: u32 = GPIO_IDR_ID9_Msk;
pub const GPIO_IDR_ID10_Pos: u32 = 10;
pub const GPIO_IDR_ID10_Msk: u32 = 0x1 << GPIO_IDR_ID10_Pos;
pub const GPIO_IDR_ID10: u32 = GPIO_IDR_ID10_Msk;
pub const GPIO_IDR_ID11_Pos: u32 = 11;
pub const GPIO_IDR_ID11_Msk: u32 = 0x1 << GPIO_IDR_ID11_Pos;
pub const GPIO_IDR_ID11: u32 = GPIO_IDR_ID11_Msk;
pub const GPIO_IDR_ID12_Pos: u32 = 12;
pub const GPIO_IDR_ID12_Msk: u32 = 0x1 << GPIO_IDR_ID12_Pos;
pub const GPIO_IDR_ID12: u32 = GPIO_IDR_ID12_Msk;
pub const GPIO_IDR_ID13_Pos: u32 = 13;
pub const GPIO_IDR_ID13_Msk: u32 = 0x1 << GPIO_IDR_ID13_Pos;
pub const GPIO_IDR_ID13: u32 = GPIO_IDR_ID13_Msk;
pub const GPIO_IDR_ID14_Pos: u32 = 14;
pub const GPIO_IDR_ID14_Msk: u32 = 0x1 << GPIO_IDR_ID14_Pos;
pub const GPIO_IDR_ID14: u32 = GPIO_IDR_ID14_Msk;
pub const GPIO_IDR_ID15_Pos: u32 = 15;
pub const GPIO_IDR_ID15_Msk: u32 = 0x1 << GPIO_IDR_ID15_Pos;
pub const GPIO_IDR_ID15: u32 = GPIO_IDR_ID15_Msk;
pub const GPIO_IDR_IDR_0: u32 = GPIO_IDR_ID0;
pub const GPIO_IDR_IDR_1: u32 = GPIO_IDR_ID1;
pub const GPIO_IDR_IDR_2: u32 = GPIO_IDR_ID2;
pub const GPIO_IDR_IDR_3: u32 = GPIO_IDR_ID3;
pub const GPIO_IDR_IDR_4: u32 = GPIO_IDR_ID4;
pub const GPIO_IDR_IDR_5: u32 = GPIO_IDR_ID5;
pub const GPIO_IDR_IDR_6: u32 = GPIO_IDR_ID6;
pub const GPIO_IDR_IDR_7: u32 = GPIO_IDR_ID7;
pub const GPIO_IDR_IDR_8: u32 = GPIO_IDR_ID8;
pub const GPIO_IDR_IDR_9: u32 = GPIO_IDR_ID9;
pub const GPIO_IDR_IDR_10: u32 = GPIO_IDR_ID10;
pub const GPIO_IDR_IDR_11: u32 = GPIO_IDR_ID11;
pub const GPIO_IDR_IDR_12: u32 = GPIO_IDR_ID12;
pub const GPIO_IDR_IDR_13: u32 = GPIO_IDR_ID13;
pub const GPIO_IDR_IDR_14: u32 = GPIO_IDR_ID14;
pub const GPIO_IDR_IDR_15: u32 = GPIO_IDR_ID15;
pub const GPIO_ODR_OD0_Pos: u32 = 0;
pub const GPIO_ODR_OD0_Msk: u32 = 0x1 << GPIO_ODR_OD0_Pos;
pub const GPIO_ODR_OD0: u32 = GPIO_ODR_OD0_Msk;
pub const GPIO_ODR_OD1_Pos: u32 = 1;
pub const GPIO_ODR_OD1_Msk: u32 = 0x1 << GPIO_ODR_OD1_Pos;
pub const GPIO_ODR_OD1: u32 = GPIO_ODR_OD1_Msk;
pub const GPIO_ODR_OD2_Pos: u32 = 2;
pub const GPIO_ODR_OD2_Msk: u32 = 0x1 << GPIO_ODR_OD2_Pos;
pub const GPIO_ODR_OD2: u32 = GPIO_ODR_OD2_Msk;
pub const GPIO_ODR_OD3_Pos: u32 = 3;
pub const GPIO_ODR_OD3_Msk: u32 = 0x1 << GPIO_ODR_OD3_Pos;
pub const GPIO_ODR_OD3: u32 = GPIO_ODR_OD3_Msk;
pub const GPIO_ODR_OD4_Pos: u32 = 4;
pub const GPIO_ODR_OD4_Msk: u32 = 0x1 << GPIO_ODR_OD4_Pos;
pub const GPIO_ODR_OD4: u32 = GPIO_ODR_OD4_Msk;
pub const GPIO_ODR_OD5_Pos: u32 = 5;
pub const GPIO_ODR_OD5_Msk: u32 = 0x1 << GPIO_ODR_OD5_Pos;
pub const GPIO_ODR_OD5: u32 = GPIO_ODR_OD5_Msk;
pub const GPIO_ODR_OD6_Pos: u32 = 6;
pub const GPIO_ODR_OD6_Msk: u32 = 0x1 << GPIO_ODR_OD6_Pos;
pub const GPIO_ODR_OD6: u32 = GPIO_ODR_OD6_Msk;
pub const GPIO_ODR_OD7_Pos: u32 = 7;
pub const GPIO_ODR_OD7_Msk: u32 = 0x1 << GPIO_ODR_OD7_Pos;
pub const GPIO_ODR_OD7: u32 = GPIO_ODR_OD7_Msk;
pub const GPIO_ODR_OD8_Pos: u32 = 8;
pub const GPIO_ODR_OD8_Msk: u32 = 0x1 << GPIO_ODR_OD8_Pos;
pub const GPIO_ODR_OD8: u32 = GPIO_ODR_OD8_Msk;
pub const GPIO_ODR_OD9_Pos: u32 = 9;
pub const GPIO_ODR_OD9_Msk: u32 = 0x1 << GPIO_ODR_OD9_Pos;
pub const GPIO_ODR_OD9: u32 = GPIO_ODR_OD9_Msk;
pub const GPIO_ODR_OD10_Pos: u32 = 10;
pub const GPIO_ODR_OD10_Msk: u32 = 0x1 << GPIO_ODR_OD10_Pos;
pub const GPIO_ODR_OD10: u32 = GPIO_ODR_OD10_Msk;
pub const GPIO_ODR_OD11_Pos: u32 = 11;
pub const GPIO_ODR_OD11_Msk: u32 = 0x1 << GPIO_ODR_OD11_Pos;
pub const GPIO_ODR_OD11: u32 = GPIO_ODR_OD11_Msk;
pub const GPIO_ODR_OD12_Pos: u32 = 12;
pub const GPIO_ODR_OD12_Msk: u32 = 0x1 << GPIO_ODR_OD12_Pos;
pub const GPIO_ODR_OD12: u32 = GPIO_ODR_OD12_Msk;
pub const GPIO_ODR_OD13_Pos: u32 = 13;
pub const GPIO_ODR_OD13_Msk: u32 = 0x1 << GPIO_ODR_OD13_Pos;
pub const GPIO_ODR_OD13: u32 = GPIO_ODR_OD13_Msk;
pub const GPIO_ODR_OD14_Pos: u32 = 14;
pub const GPIO_ODR_OD14_Msk: u32 = 0x1 << GPIO_ODR_OD14_Pos;
pub const GPIO_ODR_OD14: u32 = GPIO_ODR_OD14_Msk;
pub const GPIO_ODR_OD15_Pos: u32 = 15;
pub const GPIO_ODR_OD15_Msk: u32 = 0x1 << GPIO_ODR_OD15_Pos;
pub const GPIO_ODR_OD15: u32 = GPIO_ODR_OD15_Msk;
pub const GPIO_ODR_ODR_0: u32 = GPIO_ODR_OD0;
pub const GPIO_ODR_ODR_1: u32 = GPIO_ODR_OD1;
pub const GPIO_ODR_ODR_2: u32 = GPIO_ODR_OD2;
pub const GPIO_ODR_ODR_3: u32 = GPIO_ODR_OD3;
pub const GPIO_ODR_ODR_4: u32 = GPIO_ODR_OD4;
pub const GPIO_ODR_ODR_5: u32 = GPIO_ODR_OD5;
pub const GPIO_ODR_ODR_6: u32 = GPIO_ODR_OD6;
pub const GPIO_ODR_ODR_7: u32 = GPIO_ODR_OD7;
pub const GPIO_ODR_ODR_8: u32 = GPIO_ODR_OD8;
pub const GPIO_ODR_ODR_9: u32 = GPIO_ODR_OD9;
pub const GPIO_ODR_ODR_10: u32 = GPIO_ODR_OD10;
pub const GPIO_ODR_ODR_11: u32 = GPIO_ODR_OD11;
pub const GPIO_ODR_ODR_12: u32 = GPIO_ODR_OD12;
pub const GPIO_ODR_ODR_13: u32 = GPIO_ODR_OD13;
pub const GPIO_ODR_ODR_14: u32 = GPIO_ODR_OD14;
pub const GPIO_ODR_ODR_15: u32 = GPIO_ODR_OD15;
pub const GPIO_BSRR_BS0_Pos: u32 = 0;
pub const GPIO_BSRR_BS0_Msk: u32 = 0x1 << GPIO_BSRR_BS0_Pos;
pub const GPIO_BSRR_BS0: u32 = GPIO_BSRR_BS0_Msk;
pub const GPIO_BSRR_BS1_Pos: u32 = 1;
pub const GPIO_BSRR_BS1_Msk: u32 = 0x1 << GPIO_BSRR_BS1_Pos;
pub const GPIO_BSRR_BS1: u32 = GPIO_BSRR_BS1_Msk;
pub const GPIO_BSRR_BS2_Pos: u32 = 2;
pub const GPIO_BSRR_BS2_Msk: u32 = 0x1 << GPIO_BSRR_BS2_Pos;
pub const GPIO_BSRR_BS2: u32 = GPIO_BSRR_BS2_Msk;
pub const GPIO_BSRR_BS3_Pos: u32 = 3;
pub const GPIO_BSRR_BS3_Msk: u32 = 0x1 << GPIO_BSRR_BS3_Pos;
pub const GPIO_BSRR_BS3: u32 = GPIO_BSRR_BS3_Msk;
pub const GPIO_BSRR_BS4_Pos: u32 = 4;
pub const GPIO_BSRR_BS4_Msk: u32 = 0x1 << GPIO_BSRR_BS4_Pos;
pub const GPIO_BSRR_BS4: u32 = GPIO_BSRR_BS4_Msk;
pub const GPIO_BSRR_BS5_Pos: u32 = 5;
pub const GPIO_BSRR_BS5_Msk: u32 = 0x1 << GPIO_BSRR_BS5_Pos;
pub const GPIO_BSRR_BS5: u32 = GPIO_BSRR_BS5_Msk;
pub const GPIO_BSRR_BS6_Pos: u32 = 6;
pub const GPIO_BSRR_BS6_Msk: u32 = 0x1 << GPIO_BSRR_BS6_Pos;
pub const GPIO_BSRR_BS6: u32 = GPIO_BSRR_BS6_Msk;
pub const GPIO_BSRR_BS7_Pos: u32 = 7;
pub const GPIO_BSRR_BS7_Msk: u32 = 0x1 << GPIO_BSRR_BS7_Pos;
pub const GPIO_BSRR_BS7: u32 = GPIO_BSRR_BS7_Msk;
pub const GPIO_BSRR_BS8_Pos: u32 = 8;
pub const GPIO_BSRR_BS8_Msk: u32 = 0x1 << GPIO_BSRR_BS8_Pos;
pub const GPIO_BSRR_BS8: u32 = GPIO_BSRR_BS8_Msk;
pub const GPIO_BSRR_BS9_Pos: u32 = 9;
pub const GPIO_BSRR_BS9_Msk: u32 = 0x1 << GPIO_BSRR_BS9_Pos;
pub const GPIO_BSRR_BS9: u32 = GPIO_BSRR_BS9_Msk;
pub const GPIO_BSRR_BS10_Pos: u32 = 10;
pub const GPIO_BSRR_BS10_Msk: u32 = 0x1 << GPIO_BSRR_BS10_Pos;
pub const GPIO_BSRR_BS10: u32 = GPIO_BSRR_BS10_Msk;
pub const GPIO_BSRR_BS11_Pos: u32 = 11;
pub const GPIO_BSRR_BS11_Msk: u32 = 0x1 << GPIO_BSRR_BS11_Pos;
pub const GPIO_BSRR_BS11: u32 = GPIO_BSRR_BS11_Msk;
pub const GPIO_BSRR_BS12_Pos: u32 = 12;
pub const GPIO_BSRR_BS12_Msk: u32 = 0x1 << GPIO_BSRR_BS12_Pos;
pub const GPIO_BSRR_BS12: u32 = GPIO_BSRR_BS12_Msk;
pub const GPIO_BSRR_BS13_Pos: u32 = 13;
pub const GPIO_BSRR_BS13_Msk: u32 = 0x1 << GPIO_BSRR_BS13_Pos;
pub const GPIO_BSRR_BS13: u32 = GPIO_BSRR_BS13_Msk;
pub const GPIO_BSRR_BS14_Pos: u32 = 14;
pub const GPIO_BSRR_BS14_Msk: u32 = 0x1 << GPIO_BSRR_BS14_Pos;
pub const GPIO_BSRR_BS14: u32 = GPIO_BSRR_BS14_Msk;
pub const GPIO_BSRR_BS15_Pos: u32 = 15;
pub const GPIO_BSRR_BS15_Msk: u32 = 0x1 << GPIO_BSRR_BS15_Pos;
pub const GPIO_BSRR_BS15: u32 = GPIO_BSRR_BS15_Msk;
pub const GPIO_BSRR_BR0_Pos: u32 = 16;
pub const GPIO_BSRR_BR0_Msk: u32 = 0x1 << GPIO_BSRR_BR0_Pos;
pub const GPIO_BSRR_BR0: u32 = GPIO_BSRR_BR0_Msk;
pub const GPIO_BSRR_BR1_Pos: u32 = 17;
pub const GPIO_BSRR_BR1_Msk: u32 = 0x1 << GPIO_BSRR_BR1_Pos;
pub const GPIO_BSRR_BR1: u32 = GPIO_BSRR_BR1_Msk;
pub const GPIO_BSRR_BR2_Pos: u32 = 18;
pub const GPIO_BSRR_BR2_Msk: u32 = 0x1 << GPIO_BSRR_BR2_Pos;
pub const GPIO_BSRR_BR2: u32 = GPIO_BSRR_BR2_Msk;
pub const GPIO_BSRR_BR3_Pos: u32 = 19;
pub const GPIO_BSRR_BR3_Msk: u32 = 0x1 << GPIO_BSRR_BR3_Pos;
pub const GPIO_BSRR_BR3: u32 = GPIO_BSRR_BR3_Msk;
pub const GPIO_BSRR_BR4_Pos: u32 = 20;
pub const GPIO_BSRR_BR4_Msk: u32 = 0x1 << GPIO_BSRR_BR4_Pos;
pub const GPIO_BSRR_BR4: u32 = GPIO_BSRR_BR4_Msk;
pub const GPIO_BSRR_BR5_Pos: u32 = 21;
pub const GPIO_BSRR_BR5_Msk: u32 = 0x1 << GPIO_BSRR_BR5_Pos;
pub const GPIO_BSRR_BR5: u32 = GPIO_BSRR_BR5_Msk;
pub const GPIO_BSRR_BR6_Pos: u32 = 22;
pub const GPIO_BSRR_BR6_Msk: u32 = 0x1 << GPIO_BSRR_BR6_Pos;
pub const GPIO_BSRR_BR6: u32 = GPIO_BSRR_BR6_Msk;
pub const GPIO_BSRR_BR7_Pos: u32 = 23;
pub const GPIO_BSRR_BR7_Msk: u32 = 0x1 << GPIO_BSRR_BR7_Pos;
pub const GPIO_BSRR_BR7: u32 = GPIO_BSRR_BR7_Msk;
pub const GPIO_BSRR_BR8_Pos: u32 = 24;
pub const GPIO_BSRR_BR8_Msk: u32 = 0x1 << GPIO_BSRR_BR8_Pos;
pub const GPIO_BSRR_BR8: u32 = GPIO_BSRR_BR8_Msk;
pub const GPIO_BSRR_BR9_Pos: u32 = 25;
pub const GPIO_BSRR_BR9_Msk: u32 = 0x1 << GPIO_BSRR_BR9_Pos;
pub const GPIO_BSRR_BR9: u32 = GPIO_BSRR_BR9_Msk;
pub const GPIO_BSRR_BR10_Pos: u32 = 26;
pub const GPIO_BSRR_BR10_Msk: u32 = 0x1 << GPIO_BSRR_BR10_Pos;
pub const GPIO_BSRR_BR10: u32 = GPIO_BSRR_BR10_Msk;
pub const GPIO_BSRR_BR11_Pos: u32 = 27;
pub const GPIO_BSRR_BR11_Msk: u32 = 0x1 << GPIO_BSRR_BR11_Pos;
pub const GPIO_BSRR_BR11: u32 = GPIO_BSRR_BR11_Msk;
pub const GPIO_BSRR_BR12_Pos: u32 = 28;
pub const GPIO_BSRR_BR12_Msk: u32 = 0x1 << GPIO_BSRR_BR12_Pos;
pub const GPIO_BSRR_BR12: u32 = GPIO_BSRR_BR12_Msk;
pub const GPIO_BSRR_BR13_Pos: u32 = 29;
pub const GPIO_BSRR_BR13_Msk: u32 = 0x1 << GPIO_BSRR_BR13_Pos;
pub const GPIO_BSRR_BR13: u32 = GPIO_BSRR_BR13_Msk;
pub const GPIO_BSRR_BR14_Pos: u32 = 30;
pub const GPIO_BSRR_BR14_Msk: u32 = 0x1 << GPIO_BSRR_BR14_Pos;
pub const GPIO_BSRR_BR14: u32 = GPIO_BSRR_BR14_Msk;
pub const GPIO_BSRR_BR15_Pos: u32 = 31;
pub const GPIO_BSRR_BR15_Msk: u32 = 0x1 << GPIO_BSRR_BR15_Pos;
pub const GPIO_BSRR_BR15: u32 = GPIO_BSRR_BR15_Msk;
pub const GPIO_BSRR_BS_0: u32 = GPIO_BSRR_BS0;
pub const GPIO_BSRR_BS_1: u32 = GPIO_BSRR_BS1;
pub const GPIO_BSRR_BS_2: u32 = GPIO_BSRR_BS2;
pub const GPIO_BSRR_BS_3: u32 = GPIO_BSRR_BS3;
pub const GPIO_BSRR_BS_4: u32 = GPIO_BSRR_BS4;
pub const GPIO_BSRR_BS_5: u32 = GPIO_BSRR_BS5;
pub const GPIO_BSRR_BS_6: u32 = GPIO_BSRR_BS6;
pub const GPIO_BSRR_BS_7: u32 = GPIO_BSRR_BS7;
pub const GPIO_BSRR_BS_8: u32 = GPIO_BSRR_BS8;
pub const GPIO_BSRR_BS_9: u32 = GPIO_BSRR_BS9;
pub const GPIO_BSRR_BS_10: u32 = GPIO_BSRR_BS10;
pub const GPIO_BSRR_BS_11: u32 = GPIO_BSRR_BS11;
pub const GPIO_BSRR_BS_12: u32 = GPIO_BSRR_BS12;
pub const GPIO_BSRR_BS_13: u32 = GPIO_BSRR_BS13;
pub const GPIO_BSRR_BS_14: u32 = GPIO_BSRR_BS14;
pub const GPIO_BSRR_BS_15: u32 = GPIO_BSRR_BS15;
pub const GPIO_BSRR_BR_0: u32 = GPIO_BSRR_BR0;
pub const GPIO_BSRR_BR_1: u32 = GPIO_BSRR_BR1;
pub const GPIO_BSRR_BR_2: u32 = GPIO_BSRR_BR2;
pub const GPIO_BSRR_BR_3: u32 = GPIO_BSRR_BR3;
pub const GPIO_BSRR_BR_4: u32 = GPIO_BSRR_BR4;
pub const GPIO_BSRR_BR_5: u32 = GPIO_BSRR_BR5;
pub const GPIO_BSRR_BR_6: u32 = GPIO_BSRR_BR6;
pub const GPIO_BSRR_BR_7: u32 = GPIO_BSRR_BR7;
pub const GPIO_BSRR_BR_8: u32 = GPIO_BSRR_BR8;
pub const GPIO_BSRR_BR_9: u32 = GPIO_BSRR_BR9;
pub const GPIO_BSRR_BR_10: u32 = GPIO_BSRR_BR10;
pub const GPIO_BSRR_BR_11: u32 = GPIO_BSRR_BR11;
pub const GPIO_BSRR_BR_12: u32 = GPIO_BSRR_BR12;
pub const GPIO_BSRR_BR_13: u32 = GPIO_BSRR_BR13;
pub const GPIO_BSRR_BR_14: u32 = GPIO_BSRR_BR14;
pub const GPIO_BSRR_BR_15: u32 = GPIO_BSRR_BR15;
pub const GPIO_BRR_BR0: u32 = GPIO_BSRR_BR0;
pub const GPIO_BRR_BR0_Pos: u32 = GPIO_BSRR_BR0_Pos;
pub const GPIO_BRR_BR0_Msk: u32 = GPIO_BSRR_BR0_Msk;
pub const GPIO_BRR_BR1: u32 = GPIO_BSRR_BR1;
pub const GPIO_BRR_BR1_Pos: u32 = GPIO_BSRR_BR1_Pos;
pub const GPIO_BRR_BR1_Msk: u32 = GPIO_BSRR_BR1_Msk;
pub const GPIO_BRR_BR2: u32 = GPIO_BSRR_BR2;
pub const GPIO_BRR_BR2_Pos: u32 = GPIO_BSRR_BR2_Pos;
pub const GPIO_BRR_BR2_Msk: u32 = GPIO_BSRR_BR2_Msk;
pub const GPIO_BRR_BR3: u32 = GPIO_BSRR_BR3;
pub const GPIO_BRR_BR3_Pos: u32 = GPIO_BSRR_BR3_Pos;
pub const GPIO_BRR_BR3_Msk: u32 = GPIO_BSRR_BR3_Msk;
pub const GPIO_BRR_BR4: u32 = GPIO_BSRR_BR4;
pub const GPIO_BRR_BR4_Pos: u32 = GPIO_BSRR_BR4_Pos;
pub const GPIO_BRR_BR4_Msk: u32 = GPIO_BSRR_BR4_Msk;
pub const GPIO_BRR_BR5: u32 = GPIO_BSRR_BR5;
pub const GPIO_BRR_BR5_Pos: u32 = GPIO_BSRR_BR5_Pos;
pub const GPIO_BRR_BR5_Msk: u32 = GPIO_BSRR_BR5_Msk;
pub const GPIO_BRR_BR6: u32 = GPIO_BSRR_BR6;
pub const GPIO_BRR_BR6_Pos: u32 = GPIO_BSRR_BR6_Pos;
pub const GPIO_BRR_BR6_Msk: u32 = GPIO_BSRR_BR6_Msk;
pub const GPIO_BRR_BR7: u32 = GPIO_BSRR_BR7;
pub const GPIO_BRR_BR7_Pos: u32 = GPIO_BSRR_BR7_Pos;
pub const GPIO_BRR_BR7_Msk: u32 = GPIO_BSRR_BR7_Msk;
pub const GPIO_BRR_BR8: u32 = GPIO_BSRR_BR8;
pub const GPIO_BRR_BR8_Pos: u32 = GPIO_BSRR_BR8_Pos;
pub const GPIO_BRR_BR8_Msk: u32 = GPIO_BSRR_BR8_Msk;
pub const GPIO_BRR_BR9: u32 = GPIO_BSRR_BR9;
pub const GPIO_BRR_BR9_Pos: u32 = GPIO_BSRR_BR9_Pos;
pub const GPIO_BRR_BR9_Msk: u32 = GPIO_BSRR_BR9_Msk;
pub const GPIO_BRR_BR10: u32 = GPIO_BSRR_BR10;
pub const GPIO_BRR_BR10_Pos: u32 = GPIO_BSRR_BR10_Pos;
pub const GPIO_BRR_BR10_Msk: u32 = GPIO_BSRR_BR10_Msk;
pub const GPIO_BRR_BR11: u32 = GPIO_BSRR_BR11;
pub const GPIO_BRR_BR11_Pos: u32 = GPIO_BSRR_BR11_Pos;
pub const GPIO_BRR_BR11_Msk: u32 = GPIO_BSRR_BR11_Msk;
pub const GPIO_BRR_BR12: u32 = GPIO_BSRR_BR12;
pub const GPIO_BRR_BR12_Pos: u32 = GPIO_BSRR_BR12_Pos;
pub const GPIO_BRR_BR12_Msk: u32 = GPIO_BSRR_BR12_Msk;
pub const GPIO_BRR_BR13: u32 = GPIO_BSRR_BR13;
pub const GPIO_BRR_BR13_Pos: u32 = GPIO_BSRR_BR13_Pos;
pub const GPIO_BRR_BR13_Msk: u32 = GPIO_BSRR_BR13_Msk;
pub const GPIO_BRR_BR14: u32 = GPIO_BSRR_BR14;
pub const GPIO_BRR_BR14_Pos: u32 = GPIO_BSRR_BR14_Pos;
pub const GPIO_BRR_BR14_Msk: u32 = GPIO_BSRR_BR14_Msk;
pub const GPIO_BRR_BR15: u32 = GPIO_BSRR_BR15;
pub const GPIO_BRR_BR15_Pos: u32 = GPIO_BSRR_BR15_Pos;
pub const GPIO_BRR_BR15_Msk: u32 = GPIO_BSRR_BR15_Msk;
pub const GPIO_LCKR_LCK0_Pos: u32 = 0;
pub const GPIO_LCKR_LCK0_Msk: u32 = 0x1 << GPIO_LCKR_LCK0_Pos;
pub const GPIO_LCKR_LCK0: u32 = GPIO_LCKR_LCK0_Msk;
pub const GPIO_LCKR_LCK1_Pos: u32 = 1;
pub const GPIO_LCKR_LCK1_Msk: u32 = 0x1 << GPIO_LCKR_LCK1_Pos;
pub const GPIO_LCKR_LCK1: u32 = GPIO_LCKR_LCK1_Msk;
pub const GPIO_LCKR_LCK2_Pos: u32 = 2;
pub const GPIO_LCKR_LCK2_Msk: u32 = 0x1 << GPIO_LCKR_LCK2_Pos;
pub const GPIO_LCKR_LCK2: u32 = GPIO_LCKR_LCK2_Msk;
pub const GPIO_LCKR_LCK3_Pos: u32 = 3;
pub const GPIO_LCKR_LCK3_Msk: u32 = 0x1 << GPIO_LCKR_LCK3_Pos;
pub const GPIO_LCKR_LCK3: u32 = GPIO_LCKR_LCK3_Msk;
pub const GPIO_LCKR_LCK4_Pos: u32 = 4;
pub const GPIO_LCKR_LCK4_Msk: u32 = 0x1 << GPIO_LCKR_LCK4_Pos;
pub const GPIO_LCKR_LCK4: u32 = GPIO_LCKR_LCK4_Msk;
pub const GPIO_LCKR_LCK5_Pos: u32 = 5;
pub const GPIO_LCKR_LCK5_Msk: u32 = 0x1 << GPIO_LCKR_LCK5_Pos;
pub const GPIO_LCKR_LCK5: u32 = GPIO_LCKR_LCK5_Msk;
pub const GPIO_LCKR_LCK6_Pos: u32 = 6;
pub const GPIO_LCKR_LCK6_Msk: u32 = 0x1 << GPIO_LCKR_LCK6_Pos;
pub const GPIO_LCKR_LCK6: u32 = GPIO_LCKR_LCK6_Msk;
pub const GPIO_LCKR_LCK7_Pos: u32 = 7;
pub const GPIO_LCKR_LCK7_Msk: u32 = 0x1 << GPIO_LCKR_LCK7_Pos;
pub const GPIO_LCKR_LCK7: u32 = GPIO_LCKR_LCK7_Msk;
pub const GPIO_LCKR_LCK8_Pos: u32 = 8;
pub const GPIO_LCKR_LCK8_Msk: u32 = 0x1 << GPIO_LCKR_LCK8_Pos;
pub const GPIO_LCKR_LCK8: u32 = GPIO_LCKR_LCK8_Msk;
pub const GPIO_LCKR_LCK9_Pos: u32 = 9;
pub const GPIO_LCKR_LCK9_Msk: u32 = 0x1 << GPIO_LCKR_LCK9_Pos;
pub const GPIO_LCKR_LCK9: u32 = GPIO_LCKR_LCK9_Msk;
pub const GPIO_LCKR_LCK10_Pos: u32 = 10;
pub const GPIO_LCKR_LCK10_Msk: u32 = 0x1 << GPIO_LCKR_LCK10_Pos;
pub const GPIO_LCKR_LCK10: u32 = GPIO_LCKR_LCK10_Msk;
pub const GPIO_LCKR_LCK11_Pos: u32 = 11;
pub const GPIO_LCKR_LCK11_Msk: u32 = 0x1 << GPIO_LCKR_LCK11_Pos;
pub const GPIO_LCKR_LCK11: u32 = GPIO_LCKR_LCK11_Msk;
pub const GPIO_LCKR_LCK12_Pos: u32 = 12;
pub const GPIO_LCKR_LCK12_Msk: u32 = 0x1 << GPIO_LCKR_LCK12_Pos;
pub const GPIO_LCKR_LCK12: u32 = GPIO_LCKR_LCK12_Msk;
pub const GPIO_LCKR_LCK13_Pos: u32 = 13;
pub const GPIO_LCKR_LCK13_Msk: u32 = 0x1 << GPIO_LCKR_LCK13_Pos;
pub const GPIO_LCKR_LCK13: u32 = GPIO_LCKR_LCK13_Msk;
pub const GPIO_LCKR_LCK14_Pos: u32 = 14;
pub const GPIO_LCKR_LCK14_Msk: u32 = 0x1 << GPIO_LCKR_LCK14_Pos;
pub const GPIO_LCKR_LCK14: u32 = GPIO_LCKR_LCK14_Msk;
pub const GPIO_LCKR_LCK15_Pos: u32 = 15;
pub const GPIO_LCKR_LCK15_Msk: u32 = 0x1 << GPIO_LCKR_LCK15_Pos;
pub const GPIO_LCKR_LCK15: u32 = GPIO_LCKR_LCK15_Msk;
pub const GPIO_LCKR_LCKK_Pos: u32 = 16;
pub const GPIO_LCKR_LCKK_Msk: u32 = 0x1 << GPIO_LCKR_LCKK_Pos;
pub const GPIO_LCKR_LCKK: u32 = GPIO_LCKR_LCKK_Msk;
pub const GPIO_AFRL_AFSEL0_Pos: u32 = 0;
pub const GPIO_AFRL_AFSEL0_Msk: u32 = 0xF << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0: u32 = GPIO_AFRL_AFSEL0_Msk;
pub const GPIO_AFRL_AFSEL0_0: u32 = 0x1 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0_1: u32 = 0x2 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0_2: u32 = 0x4 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0_3: u32 = 0x8 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL1_Pos: u32 = 4;
pub const GPIO_AFRL_AFSEL1_Msk: u32 = 0xF << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1: u32 = GPIO_AFRL_AFSEL1_Msk;
pub const GPIO_AFRL_AFSEL1_0: u32 = 0x1 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1_1: u32 = 0x2 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1_2: u32 = 0x4 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1_3: u32 = 0x8 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL2_Pos: u32 = 8;
pub const GPIO_AFRL_AFSEL2_Msk: u32 = 0xF << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2: u32 = GPIO_AFRL_AFSEL2_Msk;
pub const GPIO_AFRL_AFSEL2_0: u32 = 0x1 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2_1: u32 = 0x2 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2_2: u32 = 0x4 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2_3: u32 = 0x8 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL3_Pos: u32 = 12;
pub const GPIO_AFRL_AFSEL3_Msk: u32 = 0xF << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3: u32 = GPIO_AFRL_AFSEL3_Msk;
pub const GPIO_AFRL_AFSEL3_0: u32 = 0x1 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3_1: u32 = 0x2 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3_2: u32 = 0x4 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3_3: u32 = 0x8 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL4_Pos: u32 = 16;
pub const GPIO_AFRL_AFSEL4_Msk: u32 = 0xF << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4: u32 = GPIO_AFRL_AFSEL4_Msk;
pub const GPIO_AFRL_AFSEL4_0: u32 = 0x1 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4_1: u32 = 0x2 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4_2: u32 = 0x4 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4_3: u32 = 0x8 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL5_Pos: u32 = 20;
pub const GPIO_AFRL_AFSEL5_Msk: u32 = 0xF << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5: u32 = GPIO_AFRL_AFSEL5_Msk;
pub const GPIO_AFRL_AFSEL5_0: u32 = 0x1 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5_1: u32 = 0x2 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5_2: u32 = 0x4 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5_3: u32 = 0x8 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL6_Pos: u32 = 24;
pub const GPIO_AFRL_AFSEL6_Msk: u32 = 0xF << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6: u32 = GPIO_AFRL_AFSEL6_Msk;
pub const GPIO_AFRL_AFSEL6_0: u32 = 0x1 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6_1: u32 = 0x2 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6_2: u32 = 0x4 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6_3: u32 = 0x8 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL7_Pos: u32 = 28;
pub const GPIO_AFRL_AFSEL7_Msk: u32 = 0xF << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7: u32 = GPIO_AFRL_AFSEL7_Msk;
pub const GPIO_AFRL_AFSEL7_0: u32 = 0x1 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7_1: u32 = 0x2 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7_2: u32 = 0x4 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7_3: u32 = 0x8 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFRL0: u32 = GPIO_AFRL_AFSEL0;
pub const GPIO_AFRL_AFRL0_0: u32 = GPIO_AFRL_AFSEL0_0;
pub const GPIO_AFRL_AFRL0_1: u32 = GPIO_AFRL_AFSEL0_1;
pub const GPIO_AFRL_AFRL0_2: u32 = GPIO_AFRL_AFSEL0_2;
pub const GPIO_AFRL_AFRL0_3: u32 = GPIO_AFRL_AFSEL0_3;
pub const GPIO_AFRL_AFRL1: u32 = GPIO_AFRL_AFSEL1;
pub const GPIO_AFRL_AFRL1_0: u32 = GPIO_AFRL_AFSEL1_0;
pub const GPIO_AFRL_AFRL1_1: u32 = GPIO_AFRL_AFSEL1_1;
pub const GPIO_AFRL_AFRL1_2: u32 = GPIO_AFRL_AFSEL1_2;
pub const GPIO_AFRL_AFRL1_3: u32 = GPIO_AFRL_AFSEL1_3;
pub const GPIO_AFRL_AFRL2: u32 = GPIO_AFRL_AFSEL2;
pub const GPIO_AFRL_AFRL2_0: u32 = GPIO_AFRL_AFSEL2_0;
pub const GPIO_AFRL_AFRL2_1: u32 = GPIO_AFRL_AFSEL2_1;
pub const GPIO_AFRL_AFRL2_2: u32 = GPIO_AFRL_AFSEL2_2;
pub const GPIO_AFRL_AFRL2_3: u32 = GPIO_AFRL_AFSEL2_3;
pub const GPIO_AFRL_AFRL3: u32 = GPIO_AFRL_AFSEL3;
pub const GPIO_AFRL_AFRL3_0: u32 = GPIO_AFRL_AFSEL3_0;
pub const GPIO_AFRL_AFRL3_1: u32 = GPIO_AFRL_AFSEL3_1;
pub const GPIO_AFRL_AFRL3_2: u32 = GPIO_AFRL_AFSEL3_2;
pub const GPIO_AFRL_AFRL3_3: u32 = GPIO_AFRL_AFSEL3_3;
pub const GPIO_AFRL_AFRL4: u32 = GPIO_AFRL_AFSEL4;
pub const GPIO_AFRL_AFRL4_0: u32 = GPIO_AFRL_AFSEL4_0;
pub const GPIO_AFRL_AFRL4_1: u32 = GPIO_AFRL_AFSEL4_1;
pub const GPIO_AFRL_AFRL4_2: u32 = GPIO_AFRL_AFSEL4_2;
pub const GPIO_AFRL_AFRL4_3: u32 = GPIO_AFRL_AFSEL4_3;
pub const GPIO_AFRL_AFRL5: u32 = GPIO_AFRL_AFSEL5;
pub const GPIO_AFRL_AFRL5_0: u32 = GPIO_AFRL_AFSEL5_0;
pub const GPIO_AFRL_AFRL5_1: u32 = GPIO_AFRL_AFSEL5_1;
pub const GPIO_AFRL_AFRL5_2: u32 = GPIO_AFRL_AFSEL5_2;
pub const GPIO_AFRL_AFRL5_3: u32 = GPIO_AFRL_AFSEL5_3;
pub const GPIO_AFRL_AFRL6: u32 = GPIO_AFRL_AFSEL6;
pub const GPIO_AFRL_AFRL6_0: u32 = GPIO_AFRL_AFSEL6_0;
pub const GPIO_AFRL_AFRL6_1: u32 = GPIO_AFRL_AFSEL6_1;
pub const GPIO_AFRL_AFRL6_2: u32 = GPIO_AFRL_AFSEL6_2;
pub const GPIO_AFRL_AFRL6_3: u32 = GPIO_AFRL_AFSEL6_3;
pub const GPIO_AFRL_AFRL7: u32 = GPIO_AFRL_AFSEL7;
pub const GPIO_AFRL_AFRL7_0: u32 = GPIO_AFRL_AFSEL7_0;
pub const GPIO_AFRL_AFRL7_1: u32 = GPIO_AFRL_AFSEL7_1;
pub const GPIO_AFRL_AFRL7_2: u32 = GPIO_AFRL_AFSEL7_2;
pub const GPIO_AFRL_AFRL7_3: u32 = GPIO_AFRL_AFSEL7_3;
pub const GPIO_AFRH_AFSEL8_Pos: u32 = 0;
pub const GPIO_AFRH_AFSEL8_Msk: u32 = 0xF << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8: u32 = GPIO_AFRH_AFSEL8_Msk;
pub const GPIO_AFRH_AFSEL8_0: u32 = 0x1 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8_1: u32 = 0x2 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8_2: u32 = 0x4 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8_3: u32 = 0x8 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL9_Pos: u32 = 4;
pub const GPIO_AFRH_AFSEL9_Msk: u32 = 0xF << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9: u32 = GPIO_AFRH_AFSEL9_Msk;
pub const GPIO_AFRH_AFSEL9_0: u32 = 0x1 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9_1: u32 = 0x2 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9_2: u32 = 0x4 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9_3: u32 = 0x8 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL10_Pos: u32 = 8;
pub const GPIO_AFRH_AFSEL10_Msk: u32 = 0xF << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10: u32 = GPIO_AFRH_AFSEL10_Msk;
pub const GPIO_AFRH_AFSEL10_0: u32 = 0x1 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10_1: u32 = 0x2 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10_2: u32 = 0x4 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10_3: u32 = 0x8 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL11_Pos: u32 = 12;
pub const GPIO_AFRH_AFSEL11_Msk: u32 = 0xF << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11: u32 = GPIO_AFRH_AFSEL11_Msk;
pub const GPIO_AFRH_AFSEL11_0: u32 = 0x1 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11_1: u32 = 0x2 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11_2: u32 = 0x4 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11_3: u32 = 0x8 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL12_Pos: u32 = 16;
pub const GPIO_AFRH_AFSEL12_Msk: u32 = 0xF << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12: u32 = GPIO_AFRH_AFSEL12_Msk;
pub const GPIO_AFRH_AFSEL12_0: u32 = 0x1 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12_1: u32 = 0x2 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12_2: u32 = 0x4 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12_3: u32 = 0x8 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL13_Pos: u32 = 20;
pub const GPIO_AFRH_AFSEL13_Msk: u32 = 0xF << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13: u32 = GPIO_AFRH_AFSEL13_Msk;
pub const GPIO_AFRH_AFSEL13_0: u32 = 0x1 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13_1: u32 = 0x2 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13_2: u32 = 0x4 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13_3: u32 = 0x8 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL14_Pos: u32 = 24;
pub const GPIO_AFRH_AFSEL14_Msk: u32 = 0xF << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14: u32 = GPIO_AFRH_AFSEL14_Msk;
pub const GPIO_AFRH_AFSEL14_0: u32 = 0x1 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14_1: u32 = 0x2 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14_2: u32 = 0x4 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14_3: u32 = 0x8 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL15_Pos: u32 = 28;
pub const GPIO_AFRH_AFSEL15_Msk: u32 = 0xF << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15: u32 = GPIO_AFRH_AFSEL15_Msk;
pub const GPIO_AFRH_AFSEL15_0: u32 = 0x1 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15_1: u32 = 0x2 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15_2: u32 = 0x4 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15_3: u32 = 0x8 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFRH0: u32 = GPIO_AFRH_AFSEL8;
pub const GPIO_AFRH_AFRH0_0: u32 = GPIO_AFRH_AFSEL8_0;
pub const GPIO_AFRH_AFRH0_1: u32 = GPIO_AFRH_AFSEL8_1;
pub const GPIO_AFRH_AFRH0_2: u32 = GPIO_AFRH_AFSEL8_2;
pub const GPIO_AFRH_AFRH0_3: u32 = GPIO_AFRH_AFSEL8_3;
pub const GPIO_AFRH_AFRH1: u32 = GPIO_AFRH_AFSEL9;
pub const GPIO_AFRH_AFRH1_0: u32 = GPIO_AFRH_AFSEL9_0;
pub const GPIO_AFRH_AFRH1_1: u32 = GPIO_AFRH_AFSEL9_1;
pub const GPIO_AFRH_AFRH1_2: u32 = GPIO_AFRH_AFSEL9_2;
pub const GPIO_AFRH_AFRH1_3: u32 = GPIO_AFRH_AFSEL9_3;
pub const GPIO_AFRH_AFRH2: u32 = GPIO_AFRH_AFSEL10;
pub const GPIO_AFRH_AFRH2_0: u32 = GPIO_AFRH_AFSEL10_0;
pub const GPIO_AFRH_AFRH2_1: u32 = GPIO_AFRH_AFSEL10_1;
pub const GPIO_AFRH_AFRH2_2: u32 = GPIO_AFRH_AFSEL10_2;
pub const GPIO_AFRH_AFRH2_3: u32 = GPIO_AFRH_AFSEL10_3;
pub const GPIO_AFRH_AFRH3: u32 = GPIO_AFRH_AFSEL11;
pub const GPIO_AFRH_AFRH3_0: u32 = GPIO_AFRH_AFSEL11_0;
pub const GPIO_AFRH_AFRH3_1: u32 = GPIO_AFRH_AFSEL11_1;
pub const GPIO_AFRH_AFRH3_2: u32 = GPIO_AFRH_AFSEL11_2;
pub const GPIO_AFRH_AFRH3_3: u32 = GPIO_AFRH_AFSEL11_3;
pub const GPIO_AFRH_AFRH4: u32 = GPIO_AFRH_AFSEL12;
pub const GPIO_AFRH_AFRH4_0: u32 = GPIO_AFRH_AFSEL12_0;
pub const GPIO_AFRH_AFRH4_1: u32 = GPIO_AFRH_AFSEL12_1;
pub const GPIO_AFRH_AFRH4_2: u32 = GPIO_AFRH_AFSEL12_2;
pub const GPIO_AFRH_AFRH4_3: u32 = GPIO_AFRH_AFSEL12_3;
pub const GPIO_AFRH_AFRH5: u32 = GPIO_AFRH_AFSEL13;
pub const GPIO_AFRH_AFRH5_0: u32 = GPIO_AFRH_AFSEL13_0;
pub const GPIO_AFRH_AFRH5_1: u32 = GPIO_AFRH_AFSEL13_1;
pub const GPIO_AFRH_AFRH5_2: u32 = GPIO_AFRH_AFSEL13_2;
pub const GPIO_AFRH_AFRH5_3: u32 = GPIO_AFRH_AFSEL13_3;
pub const GPIO_AFRH_AFRH6: u32 = GPIO_AFRH_AFSEL14;
pub const GPIO_AFRH_AFRH6_0: u32 = GPIO_AFRH_AFSEL14_0;
pub const GPIO_AFRH_AFRH6_1: u32 = GPIO_AFRH_AFSEL14_1;
pub const GPIO_AFRH_AFRH6_2: u32 = GPIO_AFRH_AFSEL14_2;
pub const GPIO_AFRH_AFRH6_3: u32 = GPIO_AFRH_AFSEL14_3;
pub const GPIO_AFRH_AFRH7: u32 = GPIO_AFRH_AFSEL15;
pub const GPIO_AFRH_AFRH7_0: u32 = GPIO_AFRH_AFSEL15_0;
pub const GPIO_AFRH_AFRH7_1: u32 = GPIO_AFRH_AFSEL15_1;
pub const GPIO_AFRH_AFRH7_2: u32 = GPIO_AFRH_AFSEL15_2;
pub const GPIO_AFRH_AFRH7_3: u32 = GPIO_AFRH_AFSEL15_3;
pub const I2C_CR1_PE_Pos: u32 = 0;
pub const I2C_CR1_PE_Msk: u32 = 0x1 << I2C_CR1_PE_Pos;
pub const I2C_CR1_PE: u32 = I2C_CR1_PE_Msk;
pub const I2C_CR1_SMBUS_Pos: u32 = 1;
pub const I2C_CR1_SMBUS_Msk: u32 = 0x1 << I2C_CR1_SMBUS_Pos;
pub const I2C_CR1_SMBUS: u32 = I2C_CR1_SMBUS_Msk;
pub const I2C_CR1_SMBTYPE_Pos: u32 = 3;
pub const I2C_CR1_SMBTYPE_Msk: u32 = 0x1 << I2C_CR1_SMBTYPE_Pos;
pub const I2C_CR1_SMBTYPE: u32 = I2C_CR1_SMBTYPE_Msk;
pub const I2C_CR1_ENARP_Pos: u32 = 4;
pub const I2C_CR1_ENARP_Msk: u32 = 0x1 << I2C_CR1_ENARP_Pos;
pub const I2C_CR1_ENARP: u32 = I2C_CR1_ENARP_Msk;
pub const I2C_CR1_ENPEC_Pos: u32 = 5;
pub const I2C_CR1_ENPEC_Msk: u32 = 0x1 << I2C_CR1_ENPEC_Pos;
pub const I2C_CR1_ENPEC: u32 = I2C_CR1_ENPEC_Msk;
pub const I2C_CR1_ENGC_Pos: u32 = 6;
pub const I2C_CR1_ENGC_Msk: u32 = 0x1 << I2C_CR1_ENGC_Pos;
pub const I2C_CR1_ENGC: u32 = I2C_CR1_ENGC_Msk;
pub const I2C_CR1_NOSTRETCH_Pos: u32 = 7;
pub const I2C_CR1_NOSTRETCH_Msk: u32 = 0x1 << I2C_CR1_NOSTRETCH_Pos;
pub const I2C_CR1_NOSTRETCH: u32 = I2C_CR1_NOSTRETCH_Msk;
pub const I2C_CR1_START_Pos: u32 = 8;
pub const I2C_CR1_START_Msk: u32 = 0x1 << I2C_CR1_START_Pos;
pub const I2C_CR1_START: u32 = I2C_CR1_START_Msk;
pub const I2C_CR1_STOP_Pos: u32 = 9;
pub const I2C_CR1_STOP_Msk: u32 = 0x1 << I2C_CR1_STOP_Pos;
pub const I2C_CR1_STOP: u32 = I2C_CR1_STOP_Msk;
pub const I2C_CR1_ACK_Pos: u32 = 10;
pub const I2C_CR1_ACK_Msk: u32 = 0x1 << I2C_CR1_ACK_Pos;
pub const I2C_CR1_ACK: u32 = I2C_CR1_ACK_Msk;
pub const I2C_CR1_POS_Pos: u32 = 11;
pub const I2C_CR1_POS_Msk: u32 = 0x1 << I2C_CR1_POS_Pos;
pub const I2C_CR1_POS: u32 = I2C_CR1_POS_Msk;
pub const I2C_CR1_PEC_Pos: u32 = 12;
pub const I2C_CR1_PEC_Msk: u32 = 0x1 << I2C_CR1_PEC_Pos;
pub const I2C_CR1_PEC: u32 = I2C_CR1_PEC_Msk;
pub const I2C_CR1_ALERT_Pos: u32 = 13;
pub const I2C_CR1_ALERT_Msk: u32 = 0x1 << I2C_CR1_ALERT_Pos;
pub const I2C_CR1_ALERT: u32 = I2C_CR1_ALERT_Msk;
pub const I2C_CR1_SWRST_Pos: u32 = 15;
pub const I2C_CR1_SWRST_Msk: u32 = 0x1 << I2C_CR1_SWRST_Pos;
pub const I2C_CR1_SWRST: u32 = I2C_CR1_SWRST_Msk;
pub const I2C_CR2_FREQ_Pos: u32 = 0;
pub const I2C_CR2_FREQ_Msk: u32 = 0x3F << I2C_CR2_FREQ_Pos;
pub const I2C_CR2_FREQ: u32 = I2C_CR2_FREQ_Msk;
pub const I2C_CR2_FREQ_0: u32 = 0x01 << I2C_CR2_FREQ_Pos;
pub const I2C_CR2_FREQ_1: u32 = 0x02 << I2C_CR2_FREQ_Pos;
pub const I2C_CR2_FREQ_2: u32 = 0x04 << I2C_CR2_FREQ_Pos;
pub const I2C_CR2_FREQ_3: u32 = 0x08 << I2C_CR2_FREQ_Pos;
pub const I2C_CR2_FREQ_4: u32 = 0x10 << I2C_CR2_FREQ_Pos;
pub const I2C_CR2_FREQ_5: u32 = 0x20 << I2C_CR2_FREQ_Pos;
pub const I2C_CR2_ITERREN_Pos: u32 = 8;
pub const I2C_CR2_ITERREN_Msk: u32 = 0x1 << I2C_CR2_ITERREN_Pos;
pub const I2C_CR2_ITERREN: u32 = I2C_CR2_ITERREN_Msk;
pub const I2C_CR2_ITEVTEN_Pos: u32 = 9;
pub const I2C_CR2_ITEVTEN_Msk: u32 = 0x1 << I2C_CR2_ITEVTEN_Pos;
pub const I2C_CR2_ITEVTEN: u32 = I2C_CR2_ITEVTEN_Msk;
pub const I2C_CR2_ITBUFEN_Pos: u32 = 10;
pub const I2C_CR2_ITBUFEN_Msk: u32 = 0x1 << I2C_CR2_ITBUFEN_Pos;
pub const I2C_CR2_ITBUFEN: u32 = I2C_CR2_ITBUFEN_Msk;
pub const I2C_CR2_DMAEN_Pos: u32 = 11;
pub const I2C_CR2_DMAEN_Msk: u32 = 0x1 << I2C_CR2_DMAEN_Pos;
pub const I2C_CR2_DMAEN: u32 = I2C_CR2_DMAEN_Msk;
pub const I2C_CR2_LAST_Pos: u32 = 12;
pub const I2C_CR2_LAST_Msk: u32 = 0x1 << I2C_CR2_LAST_Pos;
pub const I2C_CR2_LAST: u32 = I2C_CR2_LAST_Msk;
pub const I2C_OAR1_ADD1_7: u32 = 0x000000FE;
pub const I2C_OAR1_ADD8_9: u32 = 0x00000300;
pub const I2C_OAR1_ADD0_Pos: u32 = 0;
pub const I2C_OAR1_ADD0_Msk: u32 = 0x1 << I2C_OAR1_ADD0_Pos;
pub const I2C_OAR1_ADD0: u32 = I2C_OAR1_ADD0_Msk;
pub const I2C_OAR1_ADD1_Pos: u32 = 1;
pub const I2C_OAR1_ADD1_Msk: u32 = 0x1 << I2C_OAR1_ADD1_Pos;
pub const I2C_OAR1_ADD1: u32 = I2C_OAR1_ADD1_Msk;
pub const I2C_OAR1_ADD2_Pos: u32 = 2;
pub const I2C_OAR1_ADD2_Msk: u32 = 0x1 << I2C_OAR1_ADD2_Pos;
pub const I2C_OAR1_ADD2: u32 = I2C_OAR1_ADD2_Msk;
pub const I2C_OAR1_ADD3_Pos: u32 = 3;
pub const I2C_OAR1_ADD3_Msk: u32 = 0x1 << I2C_OAR1_ADD3_Pos;
pub const I2C_OAR1_ADD3: u32 = I2C_OAR1_ADD3_Msk;
pub const I2C_OAR1_ADD4_Pos: u32 = 4;
pub const I2C_OAR1_ADD4_Msk: u32 = 0x1 << I2C_OAR1_ADD4_Pos;
pub const I2C_OAR1_ADD4: u32 = I2C_OAR1_ADD4_Msk;
pub const I2C_OAR1_ADD5_Pos: u32 = 5;
pub const I2C_OAR1_ADD5_Msk: u32 = 0x1 << I2C_OAR1_ADD5_Pos;
pub const I2C_OAR1_ADD5: u32 = I2C_OAR1_ADD5_Msk;
pub const I2C_OAR1_ADD6_Pos: u32 = 6;
pub const I2C_OAR1_ADD6_Msk: u32 = 0x1 << I2C_OAR1_ADD6_Pos;
pub const I2C_OAR1_ADD6: u32 = I2C_OAR1_ADD6_Msk;
pub const I2C_OAR1_ADD7_Pos: u32 = 7;
pub const I2C_OAR1_ADD7_Msk: u32 = 0x1 << I2C_OAR1_ADD7_Pos;
pub const I2C_OAR1_ADD7: u32 = I2C_OAR1_ADD7_Msk;
pub const I2C_OAR1_ADD8_Pos: u32 = 8;
pub const I2C_OAR1_ADD8_Msk: u32 = 0x1 << I2C_OAR1_ADD8_Pos;
pub const I2C_OAR1_ADD8: u32 = I2C_OAR1_ADD8_Msk;
pub const I2C_OAR1_ADD9_Pos: u32 = 9;
pub const I2C_OAR1_ADD9_Msk: u32 = 0x1 << I2C_OAR1_ADD9_Pos;
pub const I2C_OAR1_ADD9: u32 = I2C_OAR1_ADD9_Msk;
pub const I2C_OAR1_ADDMODE_Pos: u32 = 15;
pub const I2C_OAR1_ADDMODE_Msk: u32 = 0x1 << I2C_OAR1_ADDMODE_Pos;
pub const I2C_OAR1_ADDMODE: u32 = I2C_OAR1_ADDMODE_Msk;
pub const I2C_OAR2_ENDUAL_Pos: u32 = 0;
pub const I2C_OAR2_ENDUAL_Msk: u32 = 0x1 << I2C_OAR2_ENDUAL_Pos;
pub const I2C_OAR2_ENDUAL: u32 = I2C_OAR2_ENDUAL_Msk;
pub const I2C_OAR2_ADD2_Pos: u32 = 1;
pub const I2C_OAR2_ADD2_Msk: u32 = 0x7F << I2C_OAR2_ADD2_Pos;
pub const I2C_OAR2_ADD2: u32 = I2C_OAR2_ADD2_Msk;
pub const I2C_DR_DR_Pos: u32 = 0;
pub const I2C_DR_DR_Msk: u32 = 0xFF << I2C_DR_DR_Pos;
pub const I2C_DR_DR: u32 = I2C_DR_DR_Msk;
pub const I2C_SR1_SB_Pos: u32 = 0;
pub const I2C_SR1_SB_Msk: u32 = 0x1 << I2C_SR1_SB_Pos;
pub const I2C_SR1_SB: u32 = I2C_SR1_SB_Msk;
pub const I2C_SR1_ADDR_Pos: u32 = 1;
pub const I2C_SR1_ADDR_Msk: u32 = 0x1 << I2C_SR1_ADDR_Pos;
pub const I2C_SR1_ADDR: u32 = I2C_SR1_ADDR_Msk;
pub const I2C_SR1_BTF_Pos: u32 = 2;
pub const I2C_SR1_BTF_Msk: u32 = 0x1 << I2C_SR1_BTF_Pos;
pub const I2C_SR1_BTF: u32 = I2C_SR1_BTF_Msk;
pub const I2C_SR1_ADD10_Pos: u32 = 3;
pub const I2C_SR1_ADD10_Msk: u32 = 0x1 << I2C_SR1_ADD10_Pos;
pub const I2C_SR1_ADD10: u32 = I2C_SR1_ADD10_Msk;
pub const I2C_SR1_STOPF_Pos: u32 = 4;
pub const I2C_SR1_STOPF_Msk: u32 = 0x1 << I2C_SR1_STOPF_Pos;
pub const I2C_SR1_STOPF: u32 = I2C_SR1_STOPF_Msk;
pub const I2C_SR1_RXNE_Pos: u32 = 6;
pub const I2C_SR1_RXNE_Msk: u32 = 0x1 << I2C_SR1_RXNE_Pos;
pub const I2C_SR1_RXNE: u32 = I2C_SR1_RXNE_Msk;
pub const I2C_SR1_TXE_Pos: u32 = 7;
pub const I2C_SR1_TXE_Msk: u32 = 0x1 << I2C_SR1_TXE_Pos;
pub const I2C_SR1_TXE: u32 = I2C_SR1_TXE_Msk;
pub const I2C_SR1_BERR_Pos: u32 = 8;
pub const I2C_SR1_BERR_Msk: u32 = 0x1 << I2C_SR1_BERR_Pos;
pub const I2C_SR1_BERR: u32 = I2C_SR1_BERR_Msk;
pub const I2C_SR1_ARLO_Pos: u32 = 9;
pub const I2C_SR1_ARLO_Msk: u32 = 0x1 << I2C_SR1_ARLO_Pos;
pub const I2C_SR1_ARLO: u32 = I2C_SR1_ARLO_Msk;
pub const I2C_SR1_AF_Pos: u32 = 10;
pub const I2C_SR1_AF_Msk: u32 = 0x1 << I2C_SR1_AF_Pos;
pub const I2C_SR1_AF: u32 = I2C_SR1_AF_Msk;
pub const I2C_SR1_OVR_Pos: u32 = 11;
pub const I2C_SR1_OVR_Msk: u32 = 0x1 << I2C_SR1_OVR_Pos;
pub const I2C_SR1_OVR: u32 = I2C_SR1_OVR_Msk;
pub const I2C_SR1_PECERR_Pos: u32 = 12;
pub const I2C_SR1_PECERR_Msk: u32 = 0x1 << I2C_SR1_PECERR_Pos;
pub const I2C_SR1_PECERR: u32 = I2C_SR1_PECERR_Msk;
pub const I2C_SR1_TIMEOUT_Pos: u32 = 14;
pub const I2C_SR1_TIMEOUT_Msk: u32 = 0x1 << I2C_SR1_TIMEOUT_Pos;
pub const I2C_SR1_TIMEOUT: u32 = I2C_SR1_TIMEOUT_Msk;
pub const I2C_SR1_SMBALERT_Pos: u32 = 15;
pub const I2C_SR1_SMBALERT_Msk: u32 = 0x1 << I2C_SR1_SMBALERT_Pos;
pub const I2C_SR1_SMBALERT: u32 = I2C_SR1_SMBALERT_Msk;
pub const I2C_SR2_MSL_Pos: u32 = 0;
pub const I2C_SR2_MSL_Msk: u32 = 0x1 << I2C_SR2_MSL_Pos;
pub const I2C_SR2_MSL: u32 = I2C_SR2_MSL_Msk;
pub const I2C_SR2_BUSY_Pos: u32 = 1;
pub const I2C_SR2_BUSY_Msk: u32 = 0x1 << I2C_SR2_BUSY_Pos;
pub const I2C_SR2_BUSY: u32 = I2C_SR2_BUSY_Msk;
pub const I2C_SR2_TRA_Pos: u32 = 2;
pub const I2C_SR2_TRA_Msk: u32 = 0x1 << I2C_SR2_TRA_Pos;
pub const I2C_SR2_TRA: u32 = I2C_SR2_TRA_Msk;
pub const I2C_SR2_GENCALL_Pos: u32 = 4;
pub const I2C_SR2_GENCALL_Msk: u32 = 0x1 << I2C_SR2_GENCALL_Pos;
pub const I2C_SR2_GENCALL: u32 = I2C_SR2_GENCALL_Msk;
pub const I2C_SR2_SMBDEFAULT_Pos: u32 = 5;
pub const I2C_SR2_SMBDEFAULT_Msk: u32 = 0x1 << I2C_SR2_SMBDEFAULT_Pos;
pub const I2C_SR2_SMBDEFAULT: u32 = I2C_SR2_SMBDEFAULT_Msk;
pub const I2C_SR2_SMBHOST_Pos: u32 = 6;
pub const I2C_SR2_SMBHOST_Msk: u32 = 0x1 << I2C_SR2_SMBHOST_Pos;
pub const I2C_SR2_SMBHOST: u32 = I2C_SR2_SMBHOST_Msk;
pub const I2C_SR2_DUALF_Pos: u32 = 7;
pub const I2C_SR2_DUALF_Msk: u32 = 0x1 << I2C_SR2_DUALF_Pos;
pub const I2C_SR2_DUALF: u32 = I2C_SR2_DUALF_Msk;
pub const I2C_SR2_PEC_Pos: u32 = 8;
pub const I2C_SR2_PEC_Msk: u32 = 0xFF << I2C_SR2_PEC_Pos;
pub const I2C_SR2_PEC: u32 = I2C_SR2_PEC_Msk;
pub const I2C_CCR_CCR_Pos: u32 = 0;
pub const I2C_CCR_CCR_Msk: u32 = 0xFFF << I2C_CCR_CCR_Pos;
pub const I2C_CCR_CCR: u32 = I2C_CCR_CCR_Msk;
pub const I2C_CCR_DUTY_Pos: u32 = 14;
pub const I2C_CCR_DUTY_Msk: u32 = 0x1 << I2C_CCR_DUTY_Pos;
pub const I2C_CCR_DUTY: u32 = I2C_CCR_DUTY_Msk;
pub const I2C_CCR_FS_Pos: u32 = 15;
pub const I2C_CCR_FS_Msk: u32 = 0x1 << I2C_CCR_FS_Pos;
pub const I2C_CCR_FS: u32 = I2C_CCR_FS_Msk;
pub const I2C_TRISE_TRISE_Pos: u32 = 0;
pub const I2C_TRISE_TRISE_Msk: u32 = 0x3F << I2C_TRISE_TRISE_Pos;
pub const I2C_TRISE_TRISE: u32 = I2C_TRISE_TRISE_Msk;
pub const IWDG_KR_KEY_Pos: u32 = 0;
pub const IWDG_KR_KEY_Msk: u32 = 0xFFFF << IWDG_KR_KEY_Pos;
pub const IWDG_KR_KEY: u32 = IWDG_KR_KEY_Msk;
pub const IWDG_PR_PR_Pos: u32 = 0;
pub const IWDG_PR_PR_Msk: u32 = 0x7 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR: u32 = IWDG_PR_PR_Msk;
pub const IWDG_PR_PR_0: u32 = 0x1 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR_1: u32 = 0x2 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR_2: u32 = 0x4 << IWDG_PR_PR_Pos;
pub const IWDG_RLR_RL_Pos: u32 = 0;
pub const IWDG_RLR_RL_Msk: u32 = 0xFFF << IWDG_RLR_RL_Pos;
pub const IWDG_RLR_RL: u32 = IWDG_RLR_RL_Msk;
pub const IWDG_SR_PVU_Pos: u32 = 0;
pub const IWDG_SR_PVU_Msk: u32 = 0x1 << IWDG_SR_PVU_Pos;
pub const IWDG_SR_PVU: u32 = IWDG_SR_PVU_Msk;
pub const IWDG_SR_RVU_Pos: u32 = 1;
pub const IWDG_SR_RVU_Msk: u32 = 0x1 << IWDG_SR_RVU_Pos;
pub const IWDG_SR_RVU: u32 = IWDG_SR_RVU_Msk;
pub const PWR_CR_LPDS_Pos: u32 = 0;
pub const PWR_CR_LPDS_Msk: u32 = 0x1 << PWR_CR_LPDS_Pos;
pub const PWR_CR_LPDS: u32 = PWR_CR_LPDS_Msk;
pub const PWR_CR_PDDS_Pos: u32 = 1;
pub const PWR_CR_PDDS_Msk: u32 = 0x1 << PWR_CR_PDDS_Pos;
pub const PWR_CR_PDDS: u32 = PWR_CR_PDDS_Msk;
pub const PWR_CR_CWUF_Pos: u32 = 2;
pub const PWR_CR_CWUF_Msk: u32 = 0x1 << PWR_CR_CWUF_Pos;
pub const PWR_CR_CWUF: u32 = PWR_CR_CWUF_Msk;
pub const PWR_CR_CSBF_Pos: u32 = 3;
pub const PWR_CR_CSBF_Msk: u32 = 0x1 << PWR_CR_CSBF_Pos;
pub const PWR_CR_CSBF: u32 = PWR_CR_CSBF_Msk;
pub const PWR_CR_PVDE_Pos: u32 = 4;
pub const PWR_CR_PVDE_Msk: u32 = 0x1 << PWR_CR_PVDE_Pos;
pub const PWR_CR_PVDE: u32 = PWR_CR_PVDE_Msk;
pub const PWR_CR_PLS_Pos: u32 = 5;
pub const PWR_CR_PLS_Msk: u32 = 0x7 << PWR_CR_PLS_Pos;
pub const PWR_CR_PLS: u32 = PWR_CR_PLS_Msk;
pub const PWR_CR_PLS_0: u32 = 0x1 << PWR_CR_PLS_Pos;
pub const PWR_CR_PLS_1: u32 = 0x2 << PWR_CR_PLS_Pos;
pub const PWR_CR_PLS_2: u32 = 0x4 << PWR_CR_PLS_Pos;
pub const PWR_CR_PLS_LEV0: u32 = 0x00000000;
pub const PWR_CR_PLS_LEV1: u32 = 0x00000020;
pub const PWR_CR_PLS_LEV2: u32 = 0x00000040;
pub const PWR_CR_PLS_LEV3: u32 = 0x00000060;
pub const PWR_CR_PLS_LEV4: u32 = 0x00000080;
pub const PWR_CR_PLS_LEV5: u32 = 0x000000A0;
pub const PWR_CR_PLS_LEV6: u32 = 0x000000C0;
pub const PWR_CR_PLS_LEV7: u32 = 0x000000E0;
pub const PWR_CR_DBP_Pos: u32 = 8;
pub const PWR_CR_DBP_Msk: u32 = 0x1 << PWR_CR_DBP_Pos;
pub const PWR_CR_DBP: u32 = PWR_CR_DBP_Msk;
pub const PWR_CR_FPDS_Pos: u32 = 9;
pub const PWR_CR_FPDS_Msk: u32 = 0x1 << PWR_CR_FPDS_Pos;
pub const PWR_CR_FPDS: u32 = PWR_CR_FPDS_Msk;
pub const PWR_CR_VOS_Pos: u32 = 14;
pub const PWR_CR_VOS_Msk: u32 = 0x1 << PWR_CR_VOS_Pos;
pub const PWR_CR_VOS: u32 = PWR_CR_VOS_Msk;
pub const PWR_CR_PMODE: u32 = PWR_CR_VOS;
pub const PWR_CSR_WUF_Pos: u32 = 0;
pub const PWR_CSR_WUF_Msk: u32 = 0x1 << PWR_CSR_WUF_Pos;
pub const PWR_CSR_WUF: u32 = PWR_CSR_WUF_Msk;
pub const PWR_CSR_SBF_Pos: u32 = 1;
pub const PWR_CSR_SBF_Msk: u32 = 0x1 << PWR_CSR_SBF_Pos;
pub const PWR_CSR_SBF: u32 = PWR_CSR_SBF_Msk;
pub const PWR_CSR_PVDO_Pos: u32 = 2;
pub const PWR_CSR_PVDO_Msk: u32 = 0x1 << PWR_CSR_PVDO_Pos;
pub const PWR_CSR_PVDO: u32 = PWR_CSR_PVDO_Msk;
pub const PWR_CSR_BRR_Pos: u32 = 3;
pub const PWR_CSR_BRR_Msk: u32 = 0x1 << PWR_CSR_BRR_Pos;
pub const PWR_CSR_BRR: u32 = PWR_CSR_BRR_Msk;
pub const PWR_CSR_EWUP_Pos: u32 = 8;
pub const PWR_CSR_EWUP_Msk: u32 = 0x1 << PWR_CSR_EWUP_Pos;
pub const PWR_CSR_EWUP: u32 = PWR_CSR_EWUP_Msk;
pub const PWR_CSR_BRE_Pos: u32 = 9;
pub const PWR_CSR_BRE_Msk: u32 = 0x1 << PWR_CSR_BRE_Pos;
pub const PWR_CSR_BRE: u32 = PWR_CSR_BRE_Msk;
pub const PWR_CSR_VOSRDY_Pos: u32 = 14;
pub const PWR_CSR_VOSRDY_Msk: u32 = 0x1 << PWR_CSR_VOSRDY_Pos;
pub const PWR_CSR_VOSRDY: u32 = PWR_CSR_VOSRDY_Msk;
pub const PWR_CSR_REGRDY: u32 = PWR_CSR_VOSRDY;
pub const RCC_CR_HSION_Pos: u32 = 0;
pub const RCC_CR_HSION_Msk: u32 = 0x1 << RCC_CR_HSION_Pos;
pub const RCC_CR_HSION: u32 = RCC_CR_HSION_Msk;
pub const RCC_CR_HSIRDY_Pos: u32 = 1;
pub const RCC_CR_HSIRDY_Msk: u32 = 0x1 << RCC_CR_HSIRDY_Pos;
pub const RCC_CR_HSIRDY: u32 = RCC_CR_HSIRDY_Msk;
pub const RCC_CR_HSITRIM_Pos: u32 = 3;
pub const RCC_CR_HSITRIM_Msk: u32 = 0x1F << RCC_CR_HSITRIM_Pos;
pub const RCC_CR_HSITRIM: u32 = RCC_CR_HSITRIM_Msk;
pub const RCC_CR_HSITRIM_0: u32 = 0x01 << RCC_CR_HSITRIM_Pos;
pub const RCC_CR_HSITRIM_1: u32 = 0x02 << RCC_CR_HSITRIM_Pos;
pub const RCC_CR_HSITRIM_2: u32 = 0x04 << RCC_CR_HSITRIM_Pos;
pub const RCC_CR_HSITRIM_3: u32 = 0x08 << RCC_CR_HSITRIM_Pos;
pub const RCC_CR_HSITRIM_4: u32 = 0x10 << RCC_CR_HSITRIM_Pos;
pub const RCC_CR_HSICAL_Pos: u32 = 8;
pub const RCC_CR_HSICAL_Msk: u32 = 0xFF << RCC_CR_HSICAL_Pos;
pub const RCC_CR_HSICAL: u32 = RCC_CR_HSICAL_Msk;
pub const RCC_CR_HSICAL_0: u32 = 0x01 << RCC_CR_HSICAL_Pos;
pub const RCC_CR_HSICAL_1: u32 = 0x02 << RCC_CR_HSICAL_Pos;
pub const RCC_CR_HSICAL_2: u32 = 0x04 << RCC_CR_HSICAL_Pos;
pub const RCC_CR_HSICAL_3: u32 = 0x08 << RCC_CR_HSICAL_Pos;
pub const RCC_CR_HSICAL_4: u32 = 0x10 << RCC_CR_HSICAL_Pos;
pub const RCC_CR_HSICAL_5: u32 = 0x20 << RCC_CR_HSICAL_Pos;
pub const RCC_CR_HSICAL_6: u32 = 0x40 << RCC_CR_HSICAL_Pos;
pub const RCC_CR_HSICAL_7: u32 = 0x80 << RCC_CR_HSICAL_Pos;
pub const RCC_CR_HSEON_Pos: u32 = 16;
pub const RCC_CR_HSEON_Msk: u32 = 0x1 << RCC_CR_HSEON_Pos;
pub const RCC_CR_HSEON: u32 = RCC_CR_HSEON_Msk;
pub const RCC_CR_HSERDY_Pos: u32 = 17;
pub const RCC_CR_HSERDY_Msk: u32 = 0x1 << RCC_CR_HSERDY_Pos;
pub const RCC_CR_HSERDY: u32 = RCC_CR_HSERDY_Msk;
pub const RCC_CR_HSEBYP_Pos: u32 = 18;
pub const RCC_CR_HSEBYP_Msk: u32 = 0x1 << RCC_CR_HSEBYP_Pos;
pub const RCC_CR_HSEBYP: u32 = RCC_CR_HSEBYP_Msk;
pub const RCC_CR_CSSON_Pos: u32 = 19;
pub const RCC_CR_CSSON_Msk: u32 = 0x1 << RCC_CR_CSSON_Pos;
pub const RCC_CR_CSSON: u32 = RCC_CR_CSSON_Msk;
pub const RCC_CR_PLLON_Pos: u32 = 24;
pub const RCC_CR_PLLON_Msk: u32 = 0x1 << RCC_CR_PLLON_Pos;
pub const RCC_CR_PLLON: u32 = RCC_CR_PLLON_Msk;
pub const RCC_CR_PLLRDY_Pos: u32 = 25;
pub const RCC_CR_PLLRDY_Msk: u32 = 0x1 << RCC_CR_PLLRDY_Pos;
pub const RCC_CR_PLLRDY: u32 = RCC_CR_PLLRDY_Msk;
pub const RCC_CR_PLLI2SON_Pos: u32 = 26;
pub const RCC_CR_PLLI2SON_Msk: u32 = 0x1 << RCC_CR_PLLI2SON_Pos;
pub const RCC_CR_PLLI2SON: u32 = RCC_CR_PLLI2SON_Msk;
pub const RCC_CR_PLLI2SRDY_Pos: u32 = 27;
pub const RCC_CR_PLLI2SRDY_Msk: u32 = 0x1 << RCC_CR_PLLI2SRDY_Pos;
pub const RCC_CR_PLLI2SRDY: u32 = RCC_CR_PLLI2SRDY_Msk;
pub const RCC_PLLCFGR_PLLM_Pos: u32 = 0;
pub const RCC_PLLCFGR_PLLM_Msk: u32 = 0x3F << RCC_PLLCFGR_PLLM_Pos;
pub const RCC_PLLCFGR_PLLM: u32 = RCC_PLLCFGR_PLLM_Msk;
pub const RCC_PLLCFGR_PLLM_0: u32 = 0x01 << RCC_PLLCFGR_PLLM_Pos;
pub const RCC_PLLCFGR_PLLM_1: u32 = 0x02 << RCC_PLLCFGR_PLLM_Pos;
pub const RCC_PLLCFGR_PLLM_2: u32 = 0x04 << RCC_PLLCFGR_PLLM_Pos;
pub const RCC_PLLCFGR_PLLM_3: u32 = 0x08 << RCC_PLLCFGR_PLLM_Pos;
pub const RCC_PLLCFGR_PLLM_4: u32 = 0x10 << RCC_PLLCFGR_PLLM_Pos;
pub const RCC_PLLCFGR_PLLM_5: u32 = 0x20 << RCC_PLLCFGR_PLLM_Pos;
pub const RCC_PLLCFGR_PLLN_Pos: u32 = 6;
pub const RCC_PLLCFGR_PLLN_Msk: u32 = 0x1FF << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN: u32 = RCC_PLLCFGR_PLLN_Msk;
pub const RCC_PLLCFGR_PLLN_0: u32 = 0x001 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_1: u32 = 0x002 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_2: u32 = 0x004 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_3: u32 = 0x008 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_4: u32 = 0x010 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_5: u32 = 0x020 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_6: u32 = 0x040 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_7: u32 = 0x080 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_8: u32 = 0x100 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLP_Pos: u32 = 16;
pub const RCC_PLLCFGR_PLLP_Msk: u32 = 0x3 << RCC_PLLCFGR_PLLP_Pos;
pub const RCC_PLLCFGR_PLLP: u32 = RCC_PLLCFGR_PLLP_Msk;
pub const RCC_PLLCFGR_PLLP_0: u32 = 0x1 << RCC_PLLCFGR_PLLP_Pos;
pub const RCC_PLLCFGR_PLLP_1: u32 = 0x2 << RCC_PLLCFGR_PLLP_Pos;
pub const RCC_PLLCFGR_PLLSRC_Pos: u32 = 22;
pub const RCC_PLLCFGR_PLLSRC_Msk: u32 = 0x1 << RCC_PLLCFGR_PLLSRC_Pos;
pub const RCC_PLLCFGR_PLLSRC: u32 = RCC_PLLCFGR_PLLSRC_Msk;
pub const RCC_PLLCFGR_PLLSRC_HSE_Pos: u32 = 22;
pub const RCC_PLLCFGR_PLLSRC_HSE_Msk: u32 = 0x1 << RCC_PLLCFGR_PLLSRC_HSE_Pos;
pub const RCC_PLLCFGR_PLLSRC_HSE: u32 = RCC_PLLCFGR_PLLSRC_HSE_Msk;
pub const RCC_PLLCFGR_PLLSRC_HSI: u32 = 0x00000000;
pub const RCC_PLLCFGR_PLLQ_Pos: u32 = 24;
pub const RCC_PLLCFGR_PLLQ_Msk: u32 = 0xF << RCC_PLLCFGR_PLLQ_Pos;
pub const RCC_PLLCFGR_PLLQ: u32 = RCC_PLLCFGR_PLLQ_Msk;
pub const RCC_PLLCFGR_PLLQ_0: u32 = 0x1 << RCC_PLLCFGR_PLLQ_Pos;
pub const RCC_PLLCFGR_PLLQ_1: u32 = 0x2 << RCC_PLLCFGR_PLLQ_Pos;
pub const RCC_PLLCFGR_PLLQ_2: u32 = 0x4 << RCC_PLLCFGR_PLLQ_Pos;
pub const RCC_PLLCFGR_PLLQ_3: u32 = 0x8 << RCC_PLLCFGR_PLLQ_Pos;
pub const RCC_CFGR_SW_Pos: u32 = 0;
pub const RCC_CFGR_SW_Msk: u32 = 0x3 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SW: u32 = RCC_CFGR_SW_Msk;
pub const RCC_CFGR_SW_0: u32 = 0x1 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SW_1: u32 = 0x2 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SW_HSI: u32 = 0x00000000;
pub const RCC_CFGR_SW_HSE: u32 = 0x00000001;
pub const RCC_CFGR_SW_PLL: u32 = 0x00000002;
pub const RCC_CFGR_SWS_Pos: u32 = 2;
pub const RCC_CFGR_SWS_Msk: u32 = 0x3 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_SWS: u32 = RCC_CFGR_SWS_Msk;
pub const RCC_CFGR_SWS_0: u32 = 0x1 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_SWS_1: u32 = 0x2 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_SWS_HSI: u32 = 0x00000000;
pub const RCC_CFGR_SWS_HSE: u32 = 0x00000004;
pub const RCC_CFGR_SWS_PLL: u32 = 0x00000008;
pub const RCC_CFGR_HPRE_Pos: u32 = 4;
pub const RCC_CFGR_HPRE_Msk: u32 = 0xF << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE: u32 = RCC_CFGR_HPRE_Msk;
pub const RCC_CFGR_HPRE_0: u32 = 0x1 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE_1: u32 = 0x2 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE_2: u32 = 0x4 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE_3: u32 = 0x8 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE_DIV1: u32 = 0x00000000;
pub const RCC_CFGR_HPRE_DIV2: u32 = 0x00000080;
pub const RCC_CFGR_HPRE_DIV4: u32 = 0x00000090;
pub const RCC_CFGR_HPRE_DIV8: u32 = 0x000000A0;
pub const RCC_CFGR_HPRE_DIV16: u32 = 0x000000B0;
pub const RCC_CFGR_HPRE_DIV64: u32 = 0x000000C0;
pub const RCC_CFGR_HPRE_DIV128: u32 = 0x000000D0;
pub const RCC_CFGR_HPRE_DIV256: u32 = 0x000000E0;
pub const RCC_CFGR_HPRE_DIV512: u32 = 0x000000F0;
pub const RCC_CFGR_PPRE1_Pos: u32 = 10;
pub const RCC_CFGR_PPRE1_Msk: u32 = 0x7 << RCC_CFGR_PPRE1_Pos;
pub const RCC_CFGR_PPRE1: u32 = RCC_CFGR_PPRE1_Msk;
pub const RCC_CFGR_PPRE1_0: u32 = 0x1 << RCC_CFGR_PPRE1_Pos;
pub const RCC_CFGR_PPRE1_1: u32 = 0x2 << RCC_CFGR_PPRE1_Pos;
pub const RCC_CFGR_PPRE1_2: u32 = 0x4 << RCC_CFGR_PPRE1_Pos;
pub const RCC_CFGR_PPRE1_DIV1: u32 = 0x00000000;
pub const RCC_CFGR_PPRE1_DIV2: u32 = 0x00001000;
pub const RCC_CFGR_PPRE1_DIV4: u32 = 0x00001400;
pub const RCC_CFGR_PPRE1_DIV8: u32 = 0x00001800;
pub const RCC_CFGR_PPRE1_DIV16: u32 = 0x00001C00;
pub const RCC_CFGR_PPRE2_Pos: u32 = 13;
pub const RCC_CFGR_PPRE2_Msk: u32 = 0x7 << RCC_CFGR_PPRE2_Pos;
pub const RCC_CFGR_PPRE2: u32 = RCC_CFGR_PPRE2_Msk;
pub const RCC_CFGR_PPRE2_0: u32 = 0x1 << RCC_CFGR_PPRE2_Pos;
pub const RCC_CFGR_PPRE2_1: u32 = 0x2 << RCC_CFGR_PPRE2_Pos;
pub const RCC_CFGR_PPRE2_2: u32 = 0x4 << RCC_CFGR_PPRE2_Pos;
pub const RCC_CFGR_PPRE2_DIV1: u32 = 0x00000000;
pub const RCC_CFGR_PPRE2_DIV2: u32 = 0x00008000;
pub const RCC_CFGR_PPRE2_DIV4: u32 = 0x0000A000;
pub const RCC_CFGR_PPRE2_DIV8: u32 = 0x0000C000;
pub const RCC_CFGR_PPRE2_DIV16: u32 = 0x0000E000;
pub const RCC_CFGR_RTCPRE_Pos: u32 = 16;
pub const RCC_CFGR_RTCPRE_Msk: u32 = 0x1F << RCC_CFGR_RTCPRE_Pos;
pub const RCC_CFGR_RTCPRE: u32 = RCC_CFGR_RTCPRE_Msk;
pub const RCC_CFGR_RTCPRE_0: u32 = 0x01 << RCC_CFGR_RTCPRE_Pos;
pub const RCC_CFGR_RTCPRE_1: u32 = 0x02 << RCC_CFGR_RTCPRE_Pos;
pub const RCC_CFGR_RTCPRE_2: u32 = 0x04 << RCC_CFGR_RTCPRE_Pos;
pub const RCC_CFGR_RTCPRE_3: u32 = 0x08 << RCC_CFGR_RTCPRE_Pos;
pub const RCC_CFGR_RTCPRE_4: u32 = 0x10 << RCC_CFGR_RTCPRE_Pos;
pub const RCC_CFGR_MCO1_Pos: u32 = 21;
pub const RCC_CFGR_MCO1_Msk: u32 = 0x3 << RCC_CFGR_MCO1_Pos;
pub const RCC_CFGR_MCO1: u32 = RCC_CFGR_MCO1_Msk;
pub const RCC_CFGR_MCO1_0: u32 = 0x1 << RCC_CFGR_MCO1_Pos;
pub const RCC_CFGR_MCO1_1: u32 = 0x2 << RCC_CFGR_MCO1_Pos;
pub const RCC_CFGR_I2SSRC_Pos: u32 = 23;
pub const RCC_CFGR_I2SSRC_Msk: u32 = 0x1 << RCC_CFGR_I2SSRC_Pos;
pub const RCC_CFGR_I2SSRC: u32 = RCC_CFGR_I2SSRC_Msk;
pub const RCC_CFGR_MCO1PRE_Pos: u32 = 24;
pub const RCC_CFGR_MCO1PRE_Msk: u32 = 0x7 << RCC_CFGR_MCO1PRE_Pos;
pub const RCC_CFGR_MCO1PRE: u32 = RCC_CFGR_MCO1PRE_Msk;
pub const RCC_CFGR_MCO1PRE_0: u32 = 0x1 << RCC_CFGR_MCO1PRE_Pos;
pub const RCC_CFGR_MCO1PRE_1: u32 = 0x2 << RCC_CFGR_MCO1PRE_Pos;
pub const RCC_CFGR_MCO1PRE_2: u32 = 0x4 << RCC_CFGR_MCO1PRE_Pos;
pub const RCC_CFGR_MCO2PRE_Pos: u32 = 27;
pub const RCC_CFGR_MCO2PRE_Msk: u32 = 0x7 << RCC_CFGR_MCO2PRE_Pos;
pub const RCC_CFGR_MCO2PRE: u32 = RCC_CFGR_MCO2PRE_Msk;
pub const RCC_CFGR_MCO2PRE_0: u32 = 0x1 << RCC_CFGR_MCO2PRE_Pos;
pub const RCC_CFGR_MCO2PRE_1: u32 = 0x2 << RCC_CFGR_MCO2PRE_Pos;
pub const RCC_CFGR_MCO2PRE_2: u32 = 0x4 << RCC_CFGR_MCO2PRE_Pos;
pub const RCC_CFGR_MCO2_Pos: u32 = 30;
pub const RCC_CFGR_MCO2_Msk: u32 = 0x3 << RCC_CFGR_MCO2_Pos;
pub const RCC_CFGR_MCO2: u32 = RCC_CFGR_MCO2_Msk;
pub const RCC_CFGR_MCO2_0: u32 = 0x1 << RCC_CFGR_MCO2_Pos;
pub const RCC_CFGR_MCO2_1: u32 = 0x2 << RCC_CFGR_MCO2_Pos;
pub const RCC_CIR_LSIRDYF_Pos: u32 = 0;
pub const RCC_CIR_LSIRDYF_Msk: u32 = 0x1 << RCC_CIR_LSIRDYF_Pos;
pub const RCC_CIR_LSIRDYF: u32 = RCC_CIR_LSIRDYF_Msk;
pub const RCC_CIR_LSERDYF_Pos: u32 = 1;
pub const RCC_CIR_LSERDYF_Msk: u32 = 0x1 << RCC_CIR_LSERDYF_Pos;
pub const RCC_CIR_LSERDYF: u32 = RCC_CIR_LSERDYF_Msk;
pub const RCC_CIR_HSIRDYF_Pos: u32 = 2;
pub const RCC_CIR_HSIRDYF_Msk: u32 = 0x1 << RCC_CIR_HSIRDYF_Pos;
pub const RCC_CIR_HSIRDYF: u32 = RCC_CIR_HSIRDYF_Msk;
pub const RCC_CIR_HSERDYF_Pos: u32 = 3;
pub const RCC_CIR_HSERDYF_Msk: u32 = 0x1 << RCC_CIR_HSERDYF_Pos;
pub const RCC_CIR_HSERDYF: u32 = RCC_CIR_HSERDYF_Msk;
pub const RCC_CIR_PLLRDYF_Pos: u32 = 4;
pub const RCC_CIR_PLLRDYF_Msk: u32 = 0x1 << RCC_CIR_PLLRDYF_Pos;
pub const RCC_CIR_PLLRDYF: u32 = RCC_CIR_PLLRDYF_Msk;
pub const RCC_CIR_PLLI2SRDYF_Pos: u32 = 5;
pub const RCC_CIR_PLLI2SRDYF_Msk: u32 = 0x1 << RCC_CIR_PLLI2SRDYF_Pos;
pub const RCC_CIR_PLLI2SRDYF: u32 = RCC_CIR_PLLI2SRDYF_Msk;
pub const RCC_CIR_CSSF_Pos: u32 = 7;
pub const RCC_CIR_CSSF_Msk: u32 = 0x1 << RCC_CIR_CSSF_Pos;
pub const RCC_CIR_CSSF: u32 = RCC_CIR_CSSF_Msk;
pub const RCC_CIR_LSIRDYIE_Pos: u32 = 8;
pub const RCC_CIR_LSIRDYIE_Msk: u32 = 0x1 << RCC_CIR_LSIRDYIE_Pos;
pub const RCC_CIR_LSIRDYIE: u32 = RCC_CIR_LSIRDYIE_Msk;
pub const RCC_CIR_LSERDYIE_Pos: u32 = 9;
pub const RCC_CIR_LSERDYIE_Msk: u32 = 0x1 << RCC_CIR_LSERDYIE_Pos;
pub const RCC_CIR_LSERDYIE: u32 = RCC_CIR_LSERDYIE_Msk;
pub const RCC_CIR_HSIRDYIE_Pos: u32 = 10;
pub const RCC_CIR_HSIRDYIE_Msk: u32 = 0x1 << RCC_CIR_HSIRDYIE_Pos;
pub const RCC_CIR_HSIRDYIE: u32 = RCC_CIR_HSIRDYIE_Msk;
pub const RCC_CIR_HSERDYIE_Pos: u32 = 11;
pub const RCC_CIR_HSERDYIE_Msk: u32 = 0x1 << RCC_CIR_HSERDYIE_Pos;
pub const RCC_CIR_HSERDYIE: u32 = RCC_CIR_HSERDYIE_Msk;
pub const RCC_CIR_PLLRDYIE_Pos: u32 = 12;
pub const RCC_CIR_PLLRDYIE_Msk: u32 = 0x1 << RCC_CIR_PLLRDYIE_Pos;
pub const RCC_CIR_PLLRDYIE: u32 = RCC_CIR_PLLRDYIE_Msk;
pub const RCC_CIR_PLLI2SRDYIE_Pos: u32 = 13;
pub const RCC_CIR_PLLI2SRDYIE_Msk: u32 = 0x1 << RCC_CIR_PLLI2SRDYIE_Pos;
pub const RCC_CIR_PLLI2SRDYIE: u32 = RCC_CIR_PLLI2SRDYIE_Msk;
pub const RCC_CIR_LSIRDYC_Pos: u32 = 16;
pub const RCC_CIR_LSIRDYC_Msk: u32 = 0x1 << RCC_CIR_LSIRDYC_Pos;
pub const RCC_CIR_LSIRDYC: u32 = RCC_CIR_LSIRDYC_Msk;
pub const RCC_CIR_LSERDYC_Pos: u32 = 17;
pub const RCC_CIR_LSERDYC_Msk: u32 = 0x1 << RCC_CIR_LSERDYC_Pos;
pub const RCC_CIR_LSERDYC: u32 = RCC_CIR_LSERDYC_Msk;
pub const RCC_CIR_HSIRDYC_Pos: u32 = 18;
pub const RCC_CIR_HSIRDYC_Msk: u32 = 0x1 << RCC_CIR_HSIRDYC_Pos;
pub const RCC_CIR_HSIRDYC: u32 = RCC_CIR_HSIRDYC_Msk;
pub const RCC_CIR_HSERDYC_Pos: u32 = 19;
pub const RCC_CIR_HSERDYC_Msk: u32 = 0x1 << RCC_CIR_HSERDYC_Pos;
pub const RCC_CIR_HSERDYC: u32 = RCC_CIR_HSERDYC_Msk;
pub const RCC_CIR_PLLRDYC_Pos: u32 = 20;
pub const RCC_CIR_PLLRDYC_Msk: u32 = 0x1 << RCC_CIR_PLLRDYC_Pos;
pub const RCC_CIR_PLLRDYC: u32 = RCC_CIR_PLLRDYC_Msk;
pub const RCC_CIR_PLLI2SRDYC_Pos: u32 = 21;
pub const RCC_CIR_PLLI2SRDYC_Msk: u32 = 0x1 << RCC_CIR_PLLI2SRDYC_Pos;
pub const RCC_CIR_PLLI2SRDYC: u32 = RCC_CIR_PLLI2SRDYC_Msk;
pub const RCC_CIR_CSSC_Pos: u32 = 23;
pub const RCC_CIR_CSSC_Msk: u32 = 0x1 << RCC_CIR_CSSC_Pos;
pub const RCC_CIR_CSSC: u32 = RCC_CIR_CSSC_Msk;
pub const RCC_AHB1RSTR_GPIOARST_Pos: u32 = 0;
pub const RCC_AHB1RSTR_GPIOARST_Msk: u32 = 0x1 << RCC_AHB1RSTR_GPIOARST_Pos;
pub const RCC_AHB1RSTR_GPIOARST: u32 = RCC_AHB1RSTR_GPIOARST_Msk;
pub const RCC_AHB1RSTR_GPIOBRST_Pos: u32 = 1;
pub const RCC_AHB1RSTR_GPIOBRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_GPIOBRST_Pos;
pub const RCC_AHB1RSTR_GPIOBRST: u32 = RCC_AHB1RSTR_GPIOBRST_Msk;
pub const RCC_AHB1RSTR_GPIOCRST_Pos: u32 = 2;
pub const RCC_AHB1RSTR_GPIOCRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_GPIOCRST_Pos;
pub const RCC_AHB1RSTR_GPIOCRST: u32 = RCC_AHB1RSTR_GPIOCRST_Msk;
pub const RCC_AHB1RSTR_GPIODRST_Pos: u32 = 3;
pub const RCC_AHB1RSTR_GPIODRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_GPIODRST_Pos;
pub const RCC_AHB1RSTR_GPIODRST: u32 = RCC_AHB1RSTR_GPIODRST_Msk;
pub const RCC_AHB1RSTR_GPIOERST_Pos: u32 = 4;
pub const RCC_AHB1RSTR_GPIOERST_Msk: u32 = 0x1 << RCC_AHB1RSTR_GPIOERST_Pos;
pub const RCC_AHB1RSTR_GPIOERST: u32 = RCC_AHB1RSTR_GPIOERST_Msk;
pub const RCC_AHB1RSTR_GPIOFRST_Pos: u32 = 5;
pub const RCC_AHB1RSTR_GPIOFRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_GPIOFRST_Pos;
pub const RCC_AHB1RSTR_GPIOFRST: u32 = RCC_AHB1RSTR_GPIOFRST_Msk;
pub const RCC_AHB1RSTR_GPIOGRST_Pos: u32 = 6;
pub const RCC_AHB1RSTR_GPIOGRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_GPIOGRST_Pos;
pub const RCC_AHB1RSTR_GPIOGRST: u32 = RCC_AHB1RSTR_GPIOGRST_Msk;
pub const RCC_AHB1RSTR_GPIOHRST_Pos: u32 = 7;
pub const RCC_AHB1RSTR_GPIOHRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_GPIOHRST_Pos;
pub const RCC_AHB1RSTR_GPIOHRST: u32 = RCC_AHB1RSTR_GPIOHRST_Msk;
pub const RCC_AHB1RSTR_GPIOIRST_Pos: u32 = 8;
pub const RCC_AHB1RSTR_GPIOIRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_GPIOIRST_Pos;
pub const RCC_AHB1RSTR_GPIOIRST: u32 = RCC_AHB1RSTR_GPIOIRST_Msk;
pub const RCC_AHB1RSTR_CRCRST_Pos: u32 = 12;
pub const RCC_AHB1RSTR_CRCRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_CRCRST_Pos;
pub const RCC_AHB1RSTR_CRCRST: u32 = RCC_AHB1RSTR_CRCRST_Msk;
pub const RCC_AHB1RSTR_DMA1RST_Pos: u32 = 21;
pub const RCC_AHB1RSTR_DMA1RST_Msk: u32 = 0x1 << RCC_AHB1RSTR_DMA1RST_Pos;
pub const RCC_AHB1RSTR_DMA1RST: u32 = RCC_AHB1RSTR_DMA1RST_Msk;
pub const RCC_AHB1RSTR_DMA2RST_Pos: u32 = 22;
pub const RCC_AHB1RSTR_DMA2RST_Msk: u32 = 0x1 << RCC_AHB1RSTR_DMA2RST_Pos;
pub const RCC_AHB1RSTR_DMA2RST: u32 = RCC_AHB1RSTR_DMA2RST_Msk;
pub const RCC_AHB1RSTR_ETHMACRST_Pos: u32 = 25;
pub const RCC_AHB1RSTR_ETHMACRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_ETHMACRST_Pos;
pub const RCC_AHB1RSTR_ETHMACRST: u32 = RCC_AHB1RSTR_ETHMACRST_Msk;
pub const RCC_AHB1RSTR_OTGHRST_Pos: u32 = 29;
pub const RCC_AHB1RSTR_OTGHRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_OTGHRST_Pos;
pub const RCC_AHB1RSTR_OTGHRST: u32 = RCC_AHB1RSTR_OTGHRST_Msk;
pub const RCC_AHB2RSTR_DCMIRST_Pos: u32 = 0;
pub const RCC_AHB2RSTR_DCMIRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_DCMIRST_Pos;
pub const RCC_AHB2RSTR_DCMIRST: u32 = RCC_AHB2RSTR_DCMIRST_Msk;
pub const RCC_AHB2RSTR_RNGRST_Pos: u32 = 6;
pub const RCC_AHB2RSTR_RNGRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_RNGRST_Pos;
pub const RCC_AHB2RSTR_RNGRST: u32 = RCC_AHB2RSTR_RNGRST_Msk;
pub const RCC_AHB2RSTR_OTGFSRST_Pos: u32 = 7;
pub const RCC_AHB2RSTR_OTGFSRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_OTGFSRST_Pos;
pub const RCC_AHB2RSTR_OTGFSRST: u32 = RCC_AHB2RSTR_OTGFSRST_Msk;
pub const RCC_AHB3RSTR_FSMCRST_Pos: u32 = 0;
pub const RCC_AHB3RSTR_FSMCRST_Msk: u32 = 0x1 << RCC_AHB3RSTR_FSMCRST_Pos;
pub const RCC_AHB3RSTR_FSMCRST: u32 = RCC_AHB3RSTR_FSMCRST_Msk;
pub const RCC_APB1RSTR_TIM2RST_Pos: u32 = 0;
pub const RCC_APB1RSTR_TIM2RST_Msk: u32 = 0x1 << RCC_APB1RSTR_TIM2RST_Pos;
pub const RCC_APB1RSTR_TIM2RST: u32 = RCC_APB1RSTR_TIM2RST_Msk;
pub const RCC_APB1RSTR_TIM3RST_Pos: u32 = 1;
pub const RCC_APB1RSTR_TIM3RST_Msk: u32 = 0x1 << RCC_APB1RSTR_TIM3RST_Pos;
pub const RCC_APB1RSTR_TIM3RST: u32 = RCC_APB1RSTR_TIM3RST_Msk;
pub const RCC_APB1RSTR_TIM4RST_Pos: u32 = 2;
pub const RCC_APB1RSTR_TIM4RST_Msk: u32 = 0x1 << RCC_APB1RSTR_TIM4RST_Pos;
pub const RCC_APB1RSTR_TIM4RST: u32 = RCC_APB1RSTR_TIM4RST_Msk;
pub const RCC_APB1RSTR_TIM5RST_Pos: u32 = 3;
pub const RCC_APB1RSTR_TIM5RST_Msk: u32 = 0x1 << RCC_APB1RSTR_TIM5RST_Pos;
pub const RCC_APB1RSTR_TIM5RST: u32 = RCC_APB1RSTR_TIM5RST_Msk;
pub const RCC_APB1RSTR_TIM6RST_Pos: u32 = 4;
pub const RCC_APB1RSTR_TIM6RST_Msk: u32 = 0x1 << RCC_APB1RSTR_TIM6RST_Pos;
pub const RCC_APB1RSTR_TIM6RST: u32 = RCC_APB1RSTR_TIM6RST_Msk;
pub const RCC_APB1RSTR_TIM7RST_Pos: u32 = 5;
pub const RCC_APB1RSTR_TIM7RST_Msk: u32 = 0x1 << RCC_APB1RSTR_TIM7RST_Pos;
pub const RCC_APB1RSTR_TIM7RST: u32 = RCC_APB1RSTR_TIM7RST_Msk;
pub const RCC_APB1RSTR_TIM12RST_Pos: u32 = 6;
pub const RCC_APB1RSTR_TIM12RST_Msk: u32 = 0x1 << RCC_APB1RSTR_TIM12RST_Pos;
pub const RCC_APB1RSTR_TIM12RST: u32 = RCC_APB1RSTR_TIM12RST_Msk;
pub const RCC_APB1RSTR_TIM13RST_Pos: u32 = 7;
pub const RCC_APB1RSTR_TIM13RST_Msk: u32 = 0x1 << RCC_APB1RSTR_TIM13RST_Pos;
pub const RCC_APB1RSTR_TIM13RST: u32 = RCC_APB1RSTR_TIM13RST_Msk;
pub const RCC_APB1RSTR_TIM14RST_Pos: u32 = 8;
pub const RCC_APB1RSTR_TIM14RST_Msk: u32 = 0x1 << RCC_APB1RSTR_TIM14RST_Pos;
pub const RCC_APB1RSTR_TIM14RST: u32 = RCC_APB1RSTR_TIM14RST_Msk;
pub const RCC_APB1RSTR_WWDGRST_Pos: u32 = 11;
pub const RCC_APB1RSTR_WWDGRST_Msk: u32 = 0x1 << RCC_APB1RSTR_WWDGRST_Pos;
pub const RCC_APB1RSTR_WWDGRST: u32 = RCC_APB1RSTR_WWDGRST_Msk;
pub const RCC_APB1RSTR_SPI2RST_Pos: u32 = 14;
pub const RCC_APB1RSTR_SPI2RST_Msk: u32 = 0x1 << RCC_APB1RSTR_SPI2RST_Pos;
pub const RCC_APB1RSTR_SPI2RST: u32 = RCC_APB1RSTR_SPI2RST_Msk;
pub const RCC_APB1RSTR_SPI3RST_Pos: u32 = 15;
pub const RCC_APB1RSTR_SPI3RST_Msk: u32 = 0x1 << RCC_APB1RSTR_SPI3RST_Pos;
pub const RCC_APB1RSTR_SPI3RST: u32 = RCC_APB1RSTR_SPI3RST_Msk;
pub const RCC_APB1RSTR_USART2RST_Pos: u32 = 17;
pub const RCC_APB1RSTR_USART2RST_Msk: u32 = 0x1 << RCC_APB1RSTR_USART2RST_Pos;
pub const RCC_APB1RSTR_USART2RST: u32 = RCC_APB1RSTR_USART2RST_Msk;
pub const RCC_APB1RSTR_USART3RST_Pos: u32 = 18;
pub const RCC_APB1RSTR_USART3RST_Msk: u32 = 0x1 << RCC_APB1RSTR_USART3RST_Pos;
pub const RCC_APB1RSTR_USART3RST: u32 = RCC_APB1RSTR_USART3RST_Msk;
pub const RCC_APB1RSTR_UART4RST_Pos: u32 = 19;
pub const RCC_APB1RSTR_UART4RST_Msk: u32 = 0x1 << RCC_APB1RSTR_UART4RST_Pos;
pub const RCC_APB1RSTR_UART4RST: u32 = RCC_APB1RSTR_UART4RST_Msk;
pub const RCC_APB1RSTR_UART5RST_Pos: u32 = 20;
pub const RCC_APB1RSTR_UART5RST_Msk: u32 = 0x1 << RCC_APB1RSTR_UART5RST_Pos;
pub const RCC_APB1RSTR_UART5RST: u32 = RCC_APB1RSTR_UART5RST_Msk;
pub const RCC_APB1RSTR_I2C1RST_Pos: u32 = 21;
pub const RCC_APB1RSTR_I2C1RST_Msk: u32 = 0x1 << RCC_APB1RSTR_I2C1RST_Pos;
pub const RCC_APB1RSTR_I2C1RST: u32 = RCC_APB1RSTR_I2C1RST_Msk;
pub const RCC_APB1RSTR_I2C2RST_Pos: u32 = 22;
pub const RCC_APB1RSTR_I2C2RST_Msk: u32 = 0x1 << RCC_APB1RSTR_I2C2RST_Pos;
pub const RCC_APB1RSTR_I2C2RST: u32 = RCC_APB1RSTR_I2C2RST_Msk;
pub const RCC_APB1RSTR_I2C3RST_Pos: u32 = 23;
pub const RCC_APB1RSTR_I2C3RST_Msk: u32 = 0x1 << RCC_APB1RSTR_I2C3RST_Pos;
pub const RCC_APB1RSTR_I2C3RST: u32 = RCC_APB1RSTR_I2C3RST_Msk;
pub const RCC_APB1RSTR_CAN1RST_Pos: u32 = 25;
pub const RCC_APB1RSTR_CAN1RST_Msk: u32 = 0x1 << RCC_APB1RSTR_CAN1RST_Pos;
pub const RCC_APB1RSTR_CAN1RST: u32 = RCC_APB1RSTR_CAN1RST_Msk;
pub const RCC_APB1RSTR_CAN2RST_Pos: u32 = 26;
pub const RCC_APB1RSTR_CAN2RST_Msk: u32 = 0x1 << RCC_APB1RSTR_CAN2RST_Pos;
pub const RCC_APB1RSTR_CAN2RST: u32 = RCC_APB1RSTR_CAN2RST_Msk;
pub const RCC_APB1RSTR_PWRRST_Pos: u32 = 28;
pub const RCC_APB1RSTR_PWRRST_Msk: u32 = 0x1 << RCC_APB1RSTR_PWRRST_Pos;
pub const RCC_APB1RSTR_PWRRST: u32 = RCC_APB1RSTR_PWRRST_Msk;
pub const RCC_APB1RSTR_DACRST_Pos: u32 = 29;
pub const RCC_APB1RSTR_DACRST_Msk: u32 = 0x1 << RCC_APB1RSTR_DACRST_Pos;
pub const RCC_APB1RSTR_DACRST: u32 = RCC_APB1RSTR_DACRST_Msk;
pub const RCC_APB2RSTR_TIM1RST_Pos: u32 = 0;
pub const RCC_APB2RSTR_TIM1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM1RST_Pos;
pub const RCC_APB2RSTR_TIM1RST: u32 = RCC_APB2RSTR_TIM1RST_Msk;
pub const RCC_APB2RSTR_TIM8RST_Pos: u32 = 1;
pub const RCC_APB2RSTR_TIM8RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM8RST_Pos;
pub const RCC_APB2RSTR_TIM8RST: u32 = RCC_APB2RSTR_TIM8RST_Msk;
pub const RCC_APB2RSTR_USART1RST_Pos: u32 = 4;
pub const RCC_APB2RSTR_USART1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_USART1RST_Pos;
pub const RCC_APB2RSTR_USART1RST: u32 = RCC_APB2RSTR_USART1RST_Msk;
pub const RCC_APB2RSTR_USART6RST_Pos: u32 = 5;
pub const RCC_APB2RSTR_USART6RST_Msk: u32 = 0x1 << RCC_APB2RSTR_USART6RST_Pos;
pub const RCC_APB2RSTR_USART6RST: u32 = RCC_APB2RSTR_USART6RST_Msk;
pub const RCC_APB2RSTR_ADCRST_Pos: u32 = 8;
pub const RCC_APB2RSTR_ADCRST_Msk: u32 = 0x1 << RCC_APB2RSTR_ADCRST_Pos;
pub const RCC_APB2RSTR_ADCRST: u32 = RCC_APB2RSTR_ADCRST_Msk;
pub const RCC_APB2RSTR_SDIORST_Pos: u32 = 11;
pub const RCC_APB2RSTR_SDIORST_Msk: u32 = 0x1 << RCC_APB2RSTR_SDIORST_Pos;
pub const RCC_APB2RSTR_SDIORST: u32 = RCC_APB2RSTR_SDIORST_Msk;
pub const RCC_APB2RSTR_SPI1RST_Pos: u32 = 12;
pub const RCC_APB2RSTR_SPI1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_SPI1RST_Pos;
pub const RCC_APB2RSTR_SPI1RST: u32 = RCC_APB2RSTR_SPI1RST_Msk;
pub const RCC_APB2RSTR_SYSCFGRST_Pos: u32 = 14;
pub const RCC_APB2RSTR_SYSCFGRST_Msk: u32 = 0x1 << RCC_APB2RSTR_SYSCFGRST_Pos;
pub const RCC_APB2RSTR_SYSCFGRST: u32 = RCC_APB2RSTR_SYSCFGRST_Msk;
pub const RCC_APB2RSTR_TIM9RST_Pos: u32 = 16;
pub const RCC_APB2RSTR_TIM9RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM9RST_Pos;
pub const RCC_APB2RSTR_TIM9RST: u32 = RCC_APB2RSTR_TIM9RST_Msk;
pub const RCC_APB2RSTR_TIM10RST_Pos: u32 = 17;
pub const RCC_APB2RSTR_TIM10RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM10RST_Pos;
pub const RCC_APB2RSTR_TIM10RST: u32 = RCC_APB2RSTR_TIM10RST_Msk;
pub const RCC_APB2RSTR_TIM11RST_Pos: u32 = 18;
pub const RCC_APB2RSTR_TIM11RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM11RST_Pos;
pub const RCC_APB2RSTR_TIM11RST: u32 = RCC_APB2RSTR_TIM11RST_Msk;
pub const RCC_APB2RSTR_SPI1: u32 = RCC_APB2RSTR_SPI1RST;
pub const RCC_AHB1ENR_GPIOAEN_Pos: u32 = 0;
pub const RCC_AHB1ENR_GPIOAEN_Msk: u32 = 0x1 << RCC_AHB1ENR_GPIOAEN_Pos;
pub const RCC_AHB1ENR_GPIOAEN: u32 = RCC_AHB1ENR_GPIOAEN_Msk;
pub const RCC_AHB1ENR_GPIOBEN_Pos: u32 = 1;
pub const RCC_AHB1ENR_GPIOBEN_Msk: u32 = 0x1 << RCC_AHB1ENR_GPIOBEN_Pos;
pub const RCC_AHB1ENR_GPIOBEN: u32 = RCC_AHB1ENR_GPIOBEN_Msk;
pub const RCC_AHB1ENR_GPIOCEN_Pos: u32 = 2;
pub const RCC_AHB1ENR_GPIOCEN_Msk: u32 = 0x1 << RCC_AHB1ENR_GPIOCEN_Pos;
pub const RCC_AHB1ENR_GPIOCEN: u32 = RCC_AHB1ENR_GPIOCEN_Msk;
pub const RCC_AHB1ENR_GPIODEN_Pos: u32 = 3;
pub const RCC_AHB1ENR_GPIODEN_Msk: u32 = 0x1 << RCC_AHB1ENR_GPIODEN_Pos;
pub const RCC_AHB1ENR_GPIODEN: u32 = RCC_AHB1ENR_GPIODEN_Msk;
pub const RCC_AHB1ENR_GPIOEEN_Pos: u32 = 4;
pub const RCC_AHB1ENR_GPIOEEN_Msk: u32 = 0x1 << RCC_AHB1ENR_GPIOEEN_Pos;
pub const RCC_AHB1ENR_GPIOEEN: u32 = RCC_AHB1ENR_GPIOEEN_Msk;
pub const RCC_AHB1ENR_GPIOFEN_Pos: u32 = 5;
pub const RCC_AHB1ENR_GPIOFEN_Msk: u32 = 0x1 << RCC_AHB1ENR_GPIOFEN_Pos;
pub const RCC_AHB1ENR_GPIOFEN: u32 = RCC_AHB1ENR_GPIOFEN_Msk;
pub const RCC_AHB1ENR_GPIOGEN_Pos: u32 = 6;
pub const RCC_AHB1ENR_GPIOGEN_Msk: u32 = 0x1 << RCC_AHB1ENR_GPIOGEN_Pos;
pub const RCC_AHB1ENR_GPIOGEN: u32 = RCC_AHB1ENR_GPIOGEN_Msk;
pub const RCC_AHB1ENR_GPIOHEN_Pos: u32 = 7;
pub const RCC_AHB1ENR_GPIOHEN_Msk: u32 = 0x1 << RCC_AHB1ENR_GPIOHEN_Pos;
pub const RCC_AHB1ENR_GPIOHEN: u32 = RCC_AHB1ENR_GPIOHEN_Msk;
pub const RCC_AHB1ENR_GPIOIEN_Pos: u32 = 8;
pub const RCC_AHB1ENR_GPIOIEN_Msk: u32 = 0x1 << RCC_AHB1ENR_GPIOIEN_Pos;
pub const RCC_AHB1ENR_GPIOIEN: u32 = RCC_AHB1ENR_GPIOIEN_Msk;
pub const RCC_AHB1ENR_CRCEN_Pos: u32 = 12;
pub const RCC_AHB1ENR_CRCEN_Msk: u32 = 0x1 << RCC_AHB1ENR_CRCEN_Pos;
pub const RCC_AHB1ENR_CRCEN: u32 = RCC_AHB1ENR_CRCEN_Msk;
pub const RCC_AHB1ENR_BKPSRAMEN_Pos: u32 = 18;
pub const RCC_AHB1ENR_BKPSRAMEN_Msk: u32 = 0x1 << RCC_AHB1ENR_BKPSRAMEN_Pos;
pub const RCC_AHB1ENR_BKPSRAMEN: u32 = RCC_AHB1ENR_BKPSRAMEN_Msk;
pub const RCC_AHB1ENR_CCMDATARAMEN_Pos: u32 = 20;
pub const RCC_AHB1ENR_CCMDATARAMEN_Msk: u32 = 0x1 << RCC_AHB1ENR_CCMDATARAMEN_Pos;
pub const RCC_AHB1ENR_CCMDATARAMEN: u32 = RCC_AHB1ENR_CCMDATARAMEN_Msk;
pub const RCC_AHB1ENR_DMA1EN_Pos: u32 = 21;
pub const RCC_AHB1ENR_DMA1EN_Msk: u32 = 0x1 << RCC_AHB1ENR_DMA1EN_Pos;
pub const RCC_AHB1ENR_DMA1EN: u32 = RCC_AHB1ENR_DMA1EN_Msk;
pub const RCC_AHB1ENR_DMA2EN_Pos: u32 = 22;
pub const RCC_AHB1ENR_DMA2EN_Msk: u32 = 0x1 << RCC_AHB1ENR_DMA2EN_Pos;
pub const RCC_AHB1ENR_DMA2EN: u32 = RCC_AHB1ENR_DMA2EN_Msk;
pub const RCC_AHB1ENR_ETHMACEN_Pos: u32 = 25;
pub const RCC_AHB1ENR_ETHMACEN_Msk: u32 = 0x1 << RCC_AHB1ENR_ETHMACEN_Pos;
pub const RCC_AHB1ENR_ETHMACEN: u32 = RCC_AHB1ENR_ETHMACEN_Msk;
pub const RCC_AHB1ENR_ETHMACTXEN_Pos: u32 = 26;
pub const RCC_AHB1ENR_ETHMACTXEN_Msk: u32 = 0x1 << RCC_AHB1ENR_ETHMACTXEN_Pos;
pub const RCC_AHB1ENR_ETHMACTXEN: u32 = RCC_AHB1ENR_ETHMACTXEN_Msk;
pub const RCC_AHB1ENR_ETHMACRXEN_Pos: u32 = 27;
pub const RCC_AHB1ENR_ETHMACRXEN_Msk: u32 = 0x1 << RCC_AHB1ENR_ETHMACRXEN_Pos;
pub const RCC_AHB1ENR_ETHMACRXEN: u32 = RCC_AHB1ENR_ETHMACRXEN_Msk;
pub const RCC_AHB1ENR_ETHMACPTPEN_Pos: u32 = 28;
pub const RCC_AHB1ENR_ETHMACPTPEN_Msk: u32 = 0x1 << RCC_AHB1ENR_ETHMACPTPEN_Pos;
pub const RCC_AHB1ENR_ETHMACPTPEN: u32 = RCC_AHB1ENR_ETHMACPTPEN_Msk;
pub const RCC_AHB1ENR_OTGHSEN_Pos: u32 = 29;
pub const RCC_AHB1ENR_OTGHSEN_Msk: u32 = 0x1 << RCC_AHB1ENR_OTGHSEN_Pos;
pub const RCC_AHB1ENR_OTGHSEN: u32 = RCC_AHB1ENR_OTGHSEN_Msk;
pub const RCC_AHB1ENR_OTGHSULPIEN_Pos: u32 = 30;
pub const RCC_AHB1ENR_OTGHSULPIEN_Msk: u32 = 0x1 << RCC_AHB1ENR_OTGHSULPIEN_Pos;
pub const RCC_AHB1ENR_OTGHSULPIEN: u32 = RCC_AHB1ENR_OTGHSULPIEN_Msk;
pub const RCC_AHB2ENR_DCMIEN_Pos: u32 = 0;
pub const RCC_AHB2ENR_DCMIEN_Msk: u32 = 0x1 << RCC_AHB2ENR_DCMIEN_Pos;
pub const RCC_AHB2ENR_DCMIEN: u32 = RCC_AHB2ENR_DCMIEN_Msk;
pub const RCC_AHB2ENR_RNGEN_Pos: u32 = 6;
pub const RCC_AHB2ENR_RNGEN_Msk: u32 = 0x1 << RCC_AHB2ENR_RNGEN_Pos;
pub const RCC_AHB2ENR_RNGEN: u32 = RCC_AHB2ENR_RNGEN_Msk;
pub const RCC_AHB2ENR_OTGFSEN_Pos: u32 = 7;
pub const RCC_AHB2ENR_OTGFSEN_Msk: u32 = 0x1 << RCC_AHB2ENR_OTGFSEN_Pos;
pub const RCC_AHB2ENR_OTGFSEN: u32 = RCC_AHB2ENR_OTGFSEN_Msk;
pub const RCC_AHB3ENR_FSMCEN_Pos: u32 = 0;
pub const RCC_AHB3ENR_FSMCEN_Msk: u32 = 0x1 << RCC_AHB3ENR_FSMCEN_Pos;
pub const RCC_AHB3ENR_FSMCEN: u32 = RCC_AHB3ENR_FSMCEN_Msk;
pub const RCC_APB1ENR_TIM2EN_Pos: u32 = 0;
pub const RCC_APB1ENR_TIM2EN_Msk: u32 = 0x1 << RCC_APB1ENR_TIM2EN_Pos;
pub const RCC_APB1ENR_TIM2EN: u32 = RCC_APB1ENR_TIM2EN_Msk;
pub const RCC_APB1ENR_TIM3EN_Pos: u32 = 1;
pub const RCC_APB1ENR_TIM3EN_Msk: u32 = 0x1 << RCC_APB1ENR_TIM3EN_Pos;
pub const RCC_APB1ENR_TIM3EN: u32 = RCC_APB1ENR_TIM3EN_Msk;
pub const RCC_APB1ENR_TIM4EN_Pos: u32 = 2;
pub const RCC_APB1ENR_TIM4EN_Msk: u32 = 0x1 << RCC_APB1ENR_TIM4EN_Pos;
pub const RCC_APB1ENR_TIM4EN: u32 = RCC_APB1ENR_TIM4EN_Msk;
pub const RCC_APB1ENR_TIM5EN_Pos: u32 = 3;
pub const RCC_APB1ENR_TIM5EN_Msk: u32 = 0x1 << RCC_APB1ENR_TIM5EN_Pos;
pub const RCC_APB1ENR_TIM5EN: u32 = RCC_APB1ENR_TIM5EN_Msk;
pub const RCC_APB1ENR_TIM6EN_Pos: u32 = 4;
pub const RCC_APB1ENR_TIM6EN_Msk: u32 = 0x1 << RCC_APB1ENR_TIM6EN_Pos;
pub const RCC_APB1ENR_TIM6EN: u32 = RCC_APB1ENR_TIM6EN_Msk;
pub const RCC_APB1ENR_TIM7EN_Pos: u32 = 5;
pub const RCC_APB1ENR_TIM7EN_Msk: u32 = 0x1 << RCC_APB1ENR_TIM7EN_Pos;
pub const RCC_APB1ENR_TIM7EN: u32 = RCC_APB1ENR_TIM7EN_Msk;
pub const RCC_APB1ENR_TIM12EN_Pos: u32 = 6;
pub const RCC_APB1ENR_TIM12EN_Msk: u32 = 0x1 << RCC_APB1ENR_TIM12EN_Pos;
pub const RCC_APB1ENR_TIM12EN: u32 = RCC_APB1ENR_TIM12EN_Msk;
pub const RCC_APB1ENR_TIM13EN_Pos: u32 = 7;
pub const RCC_APB1ENR_TIM13EN_Msk: u32 = 0x1 << RCC_APB1ENR_TIM13EN_Pos;
pub const RCC_APB1ENR_TIM13EN: u32 = RCC_APB1ENR_TIM13EN_Msk;
pub const RCC_APB1ENR_TIM14EN_Pos: u32 = 8;
pub const RCC_APB1ENR_TIM14EN_Msk: u32 = 0x1 << RCC_APB1ENR_TIM14EN_Pos;
pub const RCC_APB1ENR_TIM14EN: u32 = RCC_APB1ENR_TIM14EN_Msk;
pub const RCC_APB1ENR_WWDGEN_Pos: u32 = 11;
pub const RCC_APB1ENR_WWDGEN_Msk: u32 = 0x1 << RCC_APB1ENR_WWDGEN_Pos;
pub const RCC_APB1ENR_WWDGEN: u32 = RCC_APB1ENR_WWDGEN_Msk;
pub const RCC_APB1ENR_SPI2EN_Pos: u32 = 14;
pub const RCC_APB1ENR_SPI2EN_Msk: u32 = 0x1 << RCC_APB1ENR_SPI2EN_Pos;
pub const RCC_APB1ENR_SPI2EN: u32 = RCC_APB1ENR_SPI2EN_Msk;
pub const RCC_APB1ENR_SPI3EN_Pos: u32 = 15;
pub const RCC_APB1ENR_SPI3EN_Msk: u32 = 0x1 << RCC_APB1ENR_SPI3EN_Pos;
pub const RCC_APB1ENR_SPI3EN: u32 = RCC_APB1ENR_SPI3EN_Msk;
pub const RCC_APB1ENR_USART2EN_Pos: u32 = 17;
pub const RCC_APB1ENR_USART2EN_Msk: u32 = 0x1 << RCC_APB1ENR_USART2EN_Pos;
pub const RCC_APB1ENR_USART2EN: u32 = RCC_APB1ENR_USART2EN_Msk;
pub const RCC_APB1ENR_USART3EN_Pos: u32 = 18;
pub const RCC_APB1ENR_USART3EN_Msk: u32 = 0x1 << RCC_APB1ENR_USART3EN_Pos;
pub const RCC_APB1ENR_USART3EN: u32 = RCC_APB1ENR_USART3EN_Msk;
pub const RCC_APB1ENR_UART4EN_Pos: u32 = 19;
pub const RCC_APB1ENR_UART4EN_Msk: u32 = 0x1 << RCC_APB1ENR_UART4EN_Pos;
pub const RCC_APB1ENR_UART4EN: u32 = RCC_APB1ENR_UART4EN_Msk;
pub const RCC_APB1ENR_UART5EN_Pos: u32 = 20;
pub const RCC_APB1ENR_UART5EN_Msk: u32 = 0x1 << RCC_APB1ENR_UART5EN_Pos;
pub const RCC_APB1ENR_UART5EN: u32 = RCC_APB1ENR_UART5EN_Msk;
pub const RCC_APB1ENR_I2C1EN_Pos: u32 = 21;
pub const RCC_APB1ENR_I2C1EN_Msk: u32 = 0x1 << RCC_APB1ENR_I2C1EN_Pos;
pub const RCC_APB1ENR_I2C1EN: u32 = RCC_APB1ENR_I2C1EN_Msk;
pub const RCC_APB1ENR_I2C2EN_Pos: u32 = 22;
pub const RCC_APB1ENR_I2C2EN_Msk: u32 = 0x1 << RCC_APB1ENR_I2C2EN_Pos;
pub const RCC_APB1ENR_I2C2EN: u32 = RCC_APB1ENR_I2C2EN_Msk;
pub const RCC_APB1ENR_I2C3EN_Pos: u32 = 23;
pub const RCC_APB1ENR_I2C3EN_Msk: u32 = 0x1 << RCC_APB1ENR_I2C3EN_Pos;
pub const RCC_APB1ENR_I2C3EN: u32 = RCC_APB1ENR_I2C3EN_Msk;
pub const RCC_APB1ENR_CAN1EN_Pos: u32 = 25;
pub const RCC_APB1ENR_CAN1EN_Msk: u32 = 0x1 << RCC_APB1ENR_CAN1EN_Pos;
pub const RCC_APB1ENR_CAN1EN: u32 = RCC_APB1ENR_CAN1EN_Msk;
pub const RCC_APB1ENR_CAN2EN_Pos: u32 = 26;
pub const RCC_APB1ENR_CAN2EN_Msk: u32 = 0x1 << RCC_APB1ENR_CAN2EN_Pos;
pub const RCC_APB1ENR_CAN2EN: u32 = RCC_APB1ENR_CAN2EN_Msk;
pub const RCC_APB1ENR_PWREN_Pos: u32 = 28;
pub const RCC_APB1ENR_PWREN_Msk: u32 = 0x1 << RCC_APB1ENR_PWREN_Pos;
pub const RCC_APB1ENR_PWREN: u32 = RCC_APB1ENR_PWREN_Msk;
pub const RCC_APB1ENR_DACEN_Pos: u32 = 29;
pub const RCC_APB1ENR_DACEN_Msk: u32 = 0x1 << RCC_APB1ENR_DACEN_Pos;
pub const RCC_APB1ENR_DACEN: u32 = RCC_APB1ENR_DACEN_Msk;
pub const RCC_APB2ENR_TIM1EN_Pos: u32 = 0;
pub const RCC_APB2ENR_TIM1EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM1EN_Pos;
pub const RCC_APB2ENR_TIM1EN: u32 = RCC_APB2ENR_TIM1EN_Msk;
pub const RCC_APB2ENR_TIM8EN_Pos: u32 = 1;
pub const RCC_APB2ENR_TIM8EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM8EN_Pos;
pub const RCC_APB2ENR_TIM8EN: u32 = RCC_APB2ENR_TIM8EN_Msk;
pub const RCC_APB2ENR_USART1EN_Pos: u32 = 4;
pub const RCC_APB2ENR_USART1EN_Msk: u32 = 0x1 << RCC_APB2ENR_USART1EN_Pos;
pub const RCC_APB2ENR_USART1EN: u32 = RCC_APB2ENR_USART1EN_Msk;
pub const RCC_APB2ENR_USART6EN_Pos: u32 = 5;
pub const RCC_APB2ENR_USART6EN_Msk: u32 = 0x1 << RCC_APB2ENR_USART6EN_Pos;
pub const RCC_APB2ENR_USART6EN: u32 = RCC_APB2ENR_USART6EN_Msk;
pub const RCC_APB2ENR_ADC1EN_Pos: u32 = 8;
pub const RCC_APB2ENR_ADC1EN_Msk: u32 = 0x1 << RCC_APB2ENR_ADC1EN_Pos;
pub const RCC_APB2ENR_ADC1EN: u32 = RCC_APB2ENR_ADC1EN_Msk;
pub const RCC_APB2ENR_ADC2EN_Pos: u32 = 9;
pub const RCC_APB2ENR_ADC2EN_Msk: u32 = 0x1 << RCC_APB2ENR_ADC2EN_Pos;
pub const RCC_APB2ENR_ADC2EN: u32 = RCC_APB2ENR_ADC2EN_Msk;
pub const RCC_APB2ENR_ADC3EN_Pos: u32 = 10;
pub const RCC_APB2ENR_ADC3EN_Msk: u32 = 0x1 << RCC_APB2ENR_ADC3EN_Pos;
pub const RCC_APB2ENR_ADC3EN: u32 = RCC_APB2ENR_ADC3EN_Msk;
pub const RCC_APB2ENR_SDIOEN_Pos: u32 = 11;
pub const RCC_APB2ENR_SDIOEN_Msk: u32 = 0x1 << RCC_APB2ENR_SDIOEN_Pos;
pub const RCC_APB2ENR_SDIOEN: u32 = RCC_APB2ENR_SDIOEN_Msk;
pub const RCC_APB2ENR_SPI1EN_Pos: u32 = 12;
pub const RCC_APB2ENR_SPI1EN_Msk: u32 = 0x1 << RCC_APB2ENR_SPI1EN_Pos;
pub const RCC_APB2ENR_SPI1EN: u32 = RCC_APB2ENR_SPI1EN_Msk;
pub const RCC_APB2ENR_SYSCFGEN_Pos: u32 = 14;
pub const RCC_APB2ENR_SYSCFGEN_Msk: u32 = 0x1 << RCC_APB2ENR_SYSCFGEN_Pos;
pub const RCC_APB2ENR_SYSCFGEN: u32 = RCC_APB2ENR_SYSCFGEN_Msk;
pub const RCC_APB2ENR_TIM9EN_Pos: u32 = 16;
pub const RCC_APB2ENR_TIM9EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM9EN_Pos;
pub const RCC_APB2ENR_TIM9EN: u32 = RCC_APB2ENR_TIM9EN_Msk;
pub const RCC_APB2ENR_TIM10EN_Pos: u32 = 17;
pub const RCC_APB2ENR_TIM10EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM10EN_Pos;
pub const RCC_APB2ENR_TIM10EN: u32 = RCC_APB2ENR_TIM10EN_Msk;
pub const RCC_APB2ENR_TIM11EN_Pos: u32 = 18;
pub const RCC_APB2ENR_TIM11EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM11EN_Pos;
pub const RCC_APB2ENR_TIM11EN: u32 = RCC_APB2ENR_TIM11EN_Msk;
pub const RCC_AHB1LPENR_GPIOALPEN_Pos: u32 = 0;
pub const RCC_AHB1LPENR_GPIOALPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_GPIOALPEN_Pos;
pub const RCC_AHB1LPENR_GPIOALPEN: u32 = RCC_AHB1LPENR_GPIOALPEN_Msk;
pub const RCC_AHB1LPENR_GPIOBLPEN_Pos: u32 = 1;
pub const RCC_AHB1LPENR_GPIOBLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_GPIOBLPEN_Pos;
pub const RCC_AHB1LPENR_GPIOBLPEN: u32 = RCC_AHB1LPENR_GPIOBLPEN_Msk;
pub const RCC_AHB1LPENR_GPIOCLPEN_Pos: u32 = 2;
pub const RCC_AHB1LPENR_GPIOCLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_GPIOCLPEN_Pos;
pub const RCC_AHB1LPENR_GPIOCLPEN: u32 = RCC_AHB1LPENR_GPIOCLPEN_Msk;
pub const RCC_AHB1LPENR_GPIODLPEN_Pos: u32 = 3;
pub const RCC_AHB1LPENR_GPIODLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_GPIODLPEN_Pos;
pub const RCC_AHB1LPENR_GPIODLPEN: u32 = RCC_AHB1LPENR_GPIODLPEN_Msk;
pub const RCC_AHB1LPENR_GPIOELPEN_Pos: u32 = 4;
pub const RCC_AHB1LPENR_GPIOELPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_GPIOELPEN_Pos;
pub const RCC_AHB1LPENR_GPIOELPEN: u32 = RCC_AHB1LPENR_GPIOELPEN_Msk;
pub const RCC_AHB1LPENR_GPIOFLPEN_Pos: u32 = 5;
pub const RCC_AHB1LPENR_GPIOFLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_GPIOFLPEN_Pos;
pub const RCC_AHB1LPENR_GPIOFLPEN: u32 = RCC_AHB1LPENR_GPIOFLPEN_Msk;
pub const RCC_AHB1LPENR_GPIOGLPEN_Pos: u32 = 6;
pub const RCC_AHB1LPENR_GPIOGLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_GPIOGLPEN_Pos;
pub const RCC_AHB1LPENR_GPIOGLPEN: u32 = RCC_AHB1LPENR_GPIOGLPEN_Msk;
pub const RCC_AHB1LPENR_GPIOHLPEN_Pos: u32 = 7;
pub const RCC_AHB1LPENR_GPIOHLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_GPIOHLPEN_Pos;
pub const RCC_AHB1LPENR_GPIOHLPEN: u32 = RCC_AHB1LPENR_GPIOHLPEN_Msk;
pub const RCC_AHB1LPENR_GPIOILPEN_Pos: u32 = 8;
pub const RCC_AHB1LPENR_GPIOILPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_GPIOILPEN_Pos;
pub const RCC_AHB1LPENR_GPIOILPEN: u32 = RCC_AHB1LPENR_GPIOILPEN_Msk;
pub const RCC_AHB1LPENR_CRCLPEN_Pos: u32 = 12;
pub const RCC_AHB1LPENR_CRCLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_CRCLPEN_Pos;
pub const RCC_AHB1LPENR_CRCLPEN: u32 = RCC_AHB1LPENR_CRCLPEN_Msk;
pub const RCC_AHB1LPENR_FLITFLPEN_Pos: u32 = 15;
pub const RCC_AHB1LPENR_FLITFLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_FLITFLPEN_Pos;
pub const RCC_AHB1LPENR_FLITFLPEN: u32 = RCC_AHB1LPENR_FLITFLPEN_Msk;
pub const RCC_AHB1LPENR_SRAM1LPEN_Pos: u32 = 16;
pub const RCC_AHB1LPENR_SRAM1LPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_SRAM1LPEN_Pos;
pub const RCC_AHB1LPENR_SRAM1LPEN: u32 = RCC_AHB1LPENR_SRAM1LPEN_Msk;
pub const RCC_AHB1LPENR_SRAM2LPEN_Pos: u32 = 17;
pub const RCC_AHB1LPENR_SRAM2LPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_SRAM2LPEN_Pos;
pub const RCC_AHB1LPENR_SRAM2LPEN: u32 = RCC_AHB1LPENR_SRAM2LPEN_Msk;
pub const RCC_AHB1LPENR_BKPSRAMLPEN_Pos: u32 = 18;
pub const RCC_AHB1LPENR_BKPSRAMLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_BKPSRAMLPEN_Pos;
pub const RCC_AHB1LPENR_BKPSRAMLPEN: u32 = RCC_AHB1LPENR_BKPSRAMLPEN_Msk;
pub const RCC_AHB1LPENR_DMA1LPEN_Pos: u32 = 21;
pub const RCC_AHB1LPENR_DMA1LPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_DMA1LPEN_Pos;
pub const RCC_AHB1LPENR_DMA1LPEN: u32 = RCC_AHB1LPENR_DMA1LPEN_Msk;
pub const RCC_AHB1LPENR_DMA2LPEN_Pos: u32 = 22;
pub const RCC_AHB1LPENR_DMA2LPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_DMA2LPEN_Pos;
pub const RCC_AHB1LPENR_DMA2LPEN: u32 = RCC_AHB1LPENR_DMA2LPEN_Msk;
pub const RCC_AHB1LPENR_ETHMACLPEN_Pos: u32 = 25;
pub const RCC_AHB1LPENR_ETHMACLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_ETHMACLPEN_Pos;
pub const RCC_AHB1LPENR_ETHMACLPEN: u32 = RCC_AHB1LPENR_ETHMACLPEN_Msk;
pub const RCC_AHB1LPENR_ETHMACTXLPEN_Pos: u32 = 26;
pub const RCC_AHB1LPENR_ETHMACTXLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_ETHMACTXLPEN_Pos;
pub const RCC_AHB1LPENR_ETHMACTXLPEN: u32 = RCC_AHB1LPENR_ETHMACTXLPEN_Msk;
pub const RCC_AHB1LPENR_ETHMACRXLPEN_Pos: u32 = 27;
pub const RCC_AHB1LPENR_ETHMACRXLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_ETHMACRXLPEN_Pos;
pub const RCC_AHB1LPENR_ETHMACRXLPEN: u32 = RCC_AHB1LPENR_ETHMACRXLPEN_Msk;
pub const RCC_AHB1LPENR_ETHMACPTPLPEN_Pos: u32 = 28;
pub const RCC_AHB1LPENR_ETHMACPTPLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_ETHMACPTPLPEN_Pos;
pub const RCC_AHB1LPENR_ETHMACPTPLPEN: u32 = RCC_AHB1LPENR_ETHMACPTPLPEN_Msk;
pub const RCC_AHB1LPENR_OTGHSLPEN_Pos: u32 = 29;
pub const RCC_AHB1LPENR_OTGHSLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_OTGHSLPEN_Pos;
pub const RCC_AHB1LPENR_OTGHSLPEN: u32 = RCC_AHB1LPENR_OTGHSLPEN_Msk;
pub const RCC_AHB1LPENR_OTGHSULPILPEN_Pos: u32 = 30;
pub const RCC_AHB1LPENR_OTGHSULPILPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_OTGHSULPILPEN_Pos;
pub const RCC_AHB1LPENR_OTGHSULPILPEN: u32 = RCC_AHB1LPENR_OTGHSULPILPEN_Msk;
pub const RCC_AHB2LPENR_DCMILPEN_Pos: u32 = 0;
pub const RCC_AHB2LPENR_DCMILPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_DCMILPEN_Pos;
pub const RCC_AHB2LPENR_DCMILPEN: u32 = RCC_AHB2LPENR_DCMILPEN_Msk;
pub const RCC_AHB2LPENR_RNGLPEN_Pos: u32 = 6;
pub const RCC_AHB2LPENR_RNGLPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_RNGLPEN_Pos;
pub const RCC_AHB2LPENR_RNGLPEN: u32 = RCC_AHB2LPENR_RNGLPEN_Msk;
pub const RCC_AHB2LPENR_OTGFSLPEN_Pos: u32 = 7;
pub const RCC_AHB2LPENR_OTGFSLPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_OTGFSLPEN_Pos;
pub const RCC_AHB2LPENR_OTGFSLPEN: u32 = RCC_AHB2LPENR_OTGFSLPEN_Msk;
pub const RCC_AHB3LPENR_FSMCLPEN_Pos: u32 = 0;
pub const RCC_AHB3LPENR_FSMCLPEN_Msk: u32 = 0x1 << RCC_AHB3LPENR_FSMCLPEN_Pos;
pub const RCC_AHB3LPENR_FSMCLPEN: u32 = RCC_AHB3LPENR_FSMCLPEN_Msk;
pub const RCC_APB1LPENR_TIM2LPEN_Pos: u32 = 0;
pub const RCC_APB1LPENR_TIM2LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_TIM2LPEN_Pos;
pub const RCC_APB1LPENR_TIM2LPEN: u32 = RCC_APB1LPENR_TIM2LPEN_Msk;
pub const RCC_APB1LPENR_TIM3LPEN_Pos: u32 = 1;
pub const RCC_APB1LPENR_TIM3LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_TIM3LPEN_Pos;
pub const RCC_APB1LPENR_TIM3LPEN: u32 = RCC_APB1LPENR_TIM3LPEN_Msk;
pub const RCC_APB1LPENR_TIM4LPEN_Pos: u32 = 2;
pub const RCC_APB1LPENR_TIM4LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_TIM4LPEN_Pos;
pub const RCC_APB1LPENR_TIM4LPEN: u32 = RCC_APB1LPENR_TIM4LPEN_Msk;
pub const RCC_APB1LPENR_TIM5LPEN_Pos: u32 = 3;
pub const RCC_APB1LPENR_TIM5LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_TIM5LPEN_Pos;
pub const RCC_APB1LPENR_TIM5LPEN: u32 = RCC_APB1LPENR_TIM5LPEN_Msk;
pub const RCC_APB1LPENR_TIM6LPEN_Pos: u32 = 4;
pub const RCC_APB1LPENR_TIM6LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_TIM6LPEN_Pos;
pub const RCC_APB1LPENR_TIM6LPEN: u32 = RCC_APB1LPENR_TIM6LPEN_Msk;
pub const RCC_APB1LPENR_TIM7LPEN_Pos: u32 = 5;
pub const RCC_APB1LPENR_TIM7LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_TIM7LPEN_Pos;
pub const RCC_APB1LPENR_TIM7LPEN: u32 = RCC_APB1LPENR_TIM7LPEN_Msk;
pub const RCC_APB1LPENR_TIM12LPEN_Pos: u32 = 6;
pub const RCC_APB1LPENR_TIM12LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_TIM12LPEN_Pos;
pub const RCC_APB1LPENR_TIM12LPEN: u32 = RCC_APB1LPENR_TIM12LPEN_Msk;
pub const RCC_APB1LPENR_TIM13LPEN_Pos: u32 = 7;
pub const RCC_APB1LPENR_TIM13LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_TIM13LPEN_Pos;
pub const RCC_APB1LPENR_TIM13LPEN: u32 = RCC_APB1LPENR_TIM13LPEN_Msk;
pub const RCC_APB1LPENR_TIM14LPEN_Pos: u32 = 8;
pub const RCC_APB1LPENR_TIM14LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_TIM14LPEN_Pos;
pub const RCC_APB1LPENR_TIM14LPEN: u32 = RCC_APB1LPENR_TIM14LPEN_Msk;
pub const RCC_APB1LPENR_WWDGLPEN_Pos: u32 = 11;
pub const RCC_APB1LPENR_WWDGLPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_WWDGLPEN_Pos;
pub const RCC_APB1LPENR_WWDGLPEN: u32 = RCC_APB1LPENR_WWDGLPEN_Msk;
pub const RCC_APB1LPENR_SPI2LPEN_Pos: u32 = 14;
pub const RCC_APB1LPENR_SPI2LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_SPI2LPEN_Pos;
pub const RCC_APB1LPENR_SPI2LPEN: u32 = RCC_APB1LPENR_SPI2LPEN_Msk;
pub const RCC_APB1LPENR_SPI3LPEN_Pos: u32 = 15;
pub const RCC_APB1LPENR_SPI3LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_SPI3LPEN_Pos;
pub const RCC_APB1LPENR_SPI3LPEN: u32 = RCC_APB1LPENR_SPI3LPEN_Msk;
pub const RCC_APB1LPENR_USART2LPEN_Pos: u32 = 17;
pub const RCC_APB1LPENR_USART2LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_USART2LPEN_Pos;
pub const RCC_APB1LPENR_USART2LPEN: u32 = RCC_APB1LPENR_USART2LPEN_Msk;
pub const RCC_APB1LPENR_USART3LPEN_Pos: u32 = 18;
pub const RCC_APB1LPENR_USART3LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_USART3LPEN_Pos;
pub const RCC_APB1LPENR_USART3LPEN: u32 = RCC_APB1LPENR_USART3LPEN_Msk;
pub const RCC_APB1LPENR_UART4LPEN_Pos: u32 = 19;
pub const RCC_APB1LPENR_UART4LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_UART4LPEN_Pos;
pub const RCC_APB1LPENR_UART4LPEN: u32 = RCC_APB1LPENR_UART4LPEN_Msk;
pub const RCC_APB1LPENR_UART5LPEN_Pos: u32 = 20;
pub const RCC_APB1LPENR_UART5LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_UART5LPEN_Pos;
pub const RCC_APB1LPENR_UART5LPEN: u32 = RCC_APB1LPENR_UART5LPEN_Msk;
pub const RCC_APB1LPENR_I2C1LPEN_Pos: u32 = 21;
pub const RCC_APB1LPENR_I2C1LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_I2C1LPEN_Pos;
pub const RCC_APB1LPENR_I2C1LPEN: u32 = RCC_APB1LPENR_I2C1LPEN_Msk;
pub const RCC_APB1LPENR_I2C2LPEN_Pos: u32 = 22;
pub const RCC_APB1LPENR_I2C2LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_I2C2LPEN_Pos;
pub const RCC_APB1LPENR_I2C2LPEN: u32 = RCC_APB1LPENR_I2C2LPEN_Msk;
pub const RCC_APB1LPENR_I2C3LPEN_Pos: u32 = 23;
pub const RCC_APB1LPENR_I2C3LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_I2C3LPEN_Pos;
pub const RCC_APB1LPENR_I2C3LPEN: u32 = RCC_APB1LPENR_I2C3LPEN_Msk;
pub const RCC_APB1LPENR_CAN1LPEN_Pos: u32 = 25;
pub const RCC_APB1LPENR_CAN1LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_CAN1LPEN_Pos;
pub const RCC_APB1LPENR_CAN1LPEN: u32 = RCC_APB1LPENR_CAN1LPEN_Msk;
pub const RCC_APB1LPENR_CAN2LPEN_Pos: u32 = 26;
pub const RCC_APB1LPENR_CAN2LPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_CAN2LPEN_Pos;
pub const RCC_APB1LPENR_CAN2LPEN: u32 = RCC_APB1LPENR_CAN2LPEN_Msk;
pub const RCC_APB1LPENR_PWRLPEN_Pos: u32 = 28;
pub const RCC_APB1LPENR_PWRLPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_PWRLPEN_Pos;
pub const RCC_APB1LPENR_PWRLPEN: u32 = RCC_APB1LPENR_PWRLPEN_Msk;
pub const RCC_APB1LPENR_DACLPEN_Pos: u32 = 29;
pub const RCC_APB1LPENR_DACLPEN_Msk: u32 = 0x1 << RCC_APB1LPENR_DACLPEN_Pos;
pub const RCC_APB1LPENR_DACLPEN: u32 = RCC_APB1LPENR_DACLPEN_Msk;
pub const RCC_APB2LPENR_TIM1LPEN_Pos: u32 = 0;
pub const RCC_APB2LPENR_TIM1LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_TIM1LPEN_Pos;
pub const RCC_APB2LPENR_TIM1LPEN: u32 = RCC_APB2LPENR_TIM1LPEN_Msk;
pub const RCC_APB2LPENR_TIM8LPEN_Pos: u32 = 1;
pub const RCC_APB2LPENR_TIM8LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_TIM8LPEN_Pos;
pub const RCC_APB2LPENR_TIM8LPEN: u32 = RCC_APB2LPENR_TIM8LPEN_Msk;
pub const RCC_APB2LPENR_USART1LPEN_Pos: u32 = 4;
pub const RCC_APB2LPENR_USART1LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_USART1LPEN_Pos;
pub const RCC_APB2LPENR_USART1LPEN: u32 = RCC_APB2LPENR_USART1LPEN_Msk;
pub const RCC_APB2LPENR_USART6LPEN_Pos: u32 = 5;
pub const RCC_APB2LPENR_USART6LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_USART6LPEN_Pos;
pub const RCC_APB2LPENR_USART6LPEN: u32 = RCC_APB2LPENR_USART6LPEN_Msk;
pub const RCC_APB2LPENR_ADC1LPEN_Pos: u32 = 8;
pub const RCC_APB2LPENR_ADC1LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_ADC1LPEN_Pos;
pub const RCC_APB2LPENR_ADC1LPEN: u32 = RCC_APB2LPENR_ADC1LPEN_Msk;
pub const RCC_APB2LPENR_ADC2LPEN_Pos: u32 = 9;
pub const RCC_APB2LPENR_ADC2LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_ADC2LPEN_Pos;
pub const RCC_APB2LPENR_ADC2LPEN: u32 = RCC_APB2LPENR_ADC2LPEN_Msk;
pub const RCC_APB2LPENR_ADC3LPEN_Pos: u32 = 10;
pub const RCC_APB2LPENR_ADC3LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_ADC3LPEN_Pos;
pub const RCC_APB2LPENR_ADC3LPEN: u32 = RCC_APB2LPENR_ADC3LPEN_Msk;
pub const RCC_APB2LPENR_SDIOLPEN_Pos: u32 = 11;
pub const RCC_APB2LPENR_SDIOLPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_SDIOLPEN_Pos;
pub const RCC_APB2LPENR_SDIOLPEN: u32 = RCC_APB2LPENR_SDIOLPEN_Msk;
pub const RCC_APB2LPENR_SPI1LPEN_Pos: u32 = 12;
pub const RCC_APB2LPENR_SPI1LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_SPI1LPEN_Pos;
pub const RCC_APB2LPENR_SPI1LPEN: u32 = RCC_APB2LPENR_SPI1LPEN_Msk;
pub const RCC_APB2LPENR_SYSCFGLPEN_Pos: u32 = 14;
pub const RCC_APB2LPENR_SYSCFGLPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_SYSCFGLPEN_Pos;
pub const RCC_APB2LPENR_SYSCFGLPEN: u32 = RCC_APB2LPENR_SYSCFGLPEN_Msk;
pub const RCC_APB2LPENR_TIM9LPEN_Pos: u32 = 16;
pub const RCC_APB2LPENR_TIM9LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_TIM9LPEN_Pos;
pub const RCC_APB2LPENR_TIM9LPEN: u32 = RCC_APB2LPENR_TIM9LPEN_Msk;
pub const RCC_APB2LPENR_TIM10LPEN_Pos: u32 = 17;
pub const RCC_APB2LPENR_TIM10LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_TIM10LPEN_Pos;
pub const RCC_APB2LPENR_TIM10LPEN: u32 = RCC_APB2LPENR_TIM10LPEN_Msk;
pub const RCC_APB2LPENR_TIM11LPEN_Pos: u32 = 18;
pub const RCC_APB2LPENR_TIM11LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_TIM11LPEN_Pos;
pub const RCC_APB2LPENR_TIM11LPEN: u32 = RCC_APB2LPENR_TIM11LPEN_Msk;
pub const RCC_BDCR_LSEON_Pos: u32 = 0;
pub const RCC_BDCR_LSEON_Msk: u32 = 0x1 << RCC_BDCR_LSEON_Pos;
pub const RCC_BDCR_LSEON: u32 = RCC_BDCR_LSEON_Msk;
pub const RCC_BDCR_LSERDY_Pos: u32 = 1;
pub const RCC_BDCR_LSERDY_Msk: u32 = 0x1 << RCC_BDCR_LSERDY_Pos;
pub const RCC_BDCR_LSERDY: u32 = RCC_BDCR_LSERDY_Msk;
pub const RCC_BDCR_LSEBYP_Pos: u32 = 2;
pub const RCC_BDCR_LSEBYP_Msk: u32 = 0x1 << RCC_BDCR_LSEBYP_Pos;
pub const RCC_BDCR_LSEBYP: u32 = RCC_BDCR_LSEBYP_Msk;
pub const RCC_BDCR_RTCSEL_Pos: u32 = 8;
pub const RCC_BDCR_RTCSEL_Msk: u32 = 0x3 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCSEL: u32 = RCC_BDCR_RTCSEL_Msk;
pub const RCC_BDCR_RTCSEL_0: u32 = 0x1 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCSEL_1: u32 = 0x2 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCEN_Pos: u32 = 15;
pub const RCC_BDCR_RTCEN_Msk: u32 = 0x1 << RCC_BDCR_RTCEN_Pos;
pub const RCC_BDCR_RTCEN: u32 = RCC_BDCR_RTCEN_Msk;
pub const RCC_BDCR_BDRST_Pos: u32 = 16;
pub const RCC_BDCR_BDRST_Msk: u32 = 0x1 << RCC_BDCR_BDRST_Pos;
pub const RCC_BDCR_BDRST: u32 = RCC_BDCR_BDRST_Msk;
pub const RCC_CSR_LSION_Pos: u32 = 0;
pub const RCC_CSR_LSION_Msk: u32 = 0x1 << RCC_CSR_LSION_Pos;
pub const RCC_CSR_LSION: u32 = RCC_CSR_LSION_Msk;
pub const RCC_CSR_LSIRDY_Pos: u32 = 1;
pub const RCC_CSR_LSIRDY_Msk: u32 = 0x1 << RCC_CSR_LSIRDY_Pos;
pub const RCC_CSR_LSIRDY: u32 = RCC_CSR_LSIRDY_Msk;
pub const RCC_CSR_RMVF_Pos: u32 = 24;
pub const RCC_CSR_RMVF_Msk: u32 = 0x1 << RCC_CSR_RMVF_Pos;
pub const RCC_CSR_RMVF: u32 = RCC_CSR_RMVF_Msk;
pub const RCC_CSR_BORRSTF_Pos: u32 = 25;
pub const RCC_CSR_BORRSTF_Msk: u32 = 0x1 << RCC_CSR_BORRSTF_Pos;
pub const RCC_CSR_BORRSTF: u32 = RCC_CSR_BORRSTF_Msk;
pub const RCC_CSR_PINRSTF_Pos: u32 = 26;
pub const RCC_CSR_PINRSTF_Msk: u32 = 0x1 << RCC_CSR_PINRSTF_Pos;
pub const RCC_CSR_PINRSTF: u32 = RCC_CSR_PINRSTF_Msk;
pub const RCC_CSR_PORRSTF_Pos: u32 = 27;
pub const RCC_CSR_PORRSTF_Msk: u32 = 0x1 << RCC_CSR_PORRSTF_Pos;
pub const RCC_CSR_PORRSTF: u32 = RCC_CSR_PORRSTF_Msk;
pub const RCC_CSR_SFTRSTF_Pos: u32 = 28;
pub const RCC_CSR_SFTRSTF_Msk: u32 = 0x1 << RCC_CSR_SFTRSTF_Pos;
pub const RCC_CSR_SFTRSTF: u32 = RCC_CSR_SFTRSTF_Msk;
pub const RCC_CSR_IWDGRSTF_Pos: u32 = 29;
pub const RCC_CSR_IWDGRSTF_Msk: u32 = 0x1 << RCC_CSR_IWDGRSTF_Pos;
pub const RCC_CSR_IWDGRSTF: u32 = RCC_CSR_IWDGRSTF_Msk;
pub const RCC_CSR_WWDGRSTF_Pos: u32 = 30;
pub const RCC_CSR_WWDGRSTF_Msk: u32 = 0x1 << RCC_CSR_WWDGRSTF_Pos;
pub const RCC_CSR_WWDGRSTF: u32 = RCC_CSR_WWDGRSTF_Msk;
pub const RCC_CSR_LPWRRSTF_Pos: u32 = 31;
pub const RCC_CSR_LPWRRSTF_Msk: u32 = 0x1 << RCC_CSR_LPWRRSTF_Pos;
pub const RCC_CSR_LPWRRSTF: u32 = RCC_CSR_LPWRRSTF_Msk;
pub const RCC_CSR_PADRSTF: u32 = RCC_CSR_PINRSTF;
pub const RCC_CSR_WDGRSTF: u32 = RCC_CSR_IWDGRSTF;
pub const RCC_SSCGR_MODPER_Pos: u32 = 0;
pub const RCC_SSCGR_MODPER_Msk: u32 = 0x1FFF << RCC_SSCGR_MODPER_Pos;
pub const RCC_SSCGR_MODPER: u32 = RCC_SSCGR_MODPER_Msk;
pub const RCC_SSCGR_INCSTEP_Pos: u32 = 13;
pub const RCC_SSCGR_INCSTEP_Msk: u32 = 0x7FFF << RCC_SSCGR_INCSTEP_Pos;
pub const RCC_SSCGR_INCSTEP: u32 = RCC_SSCGR_INCSTEP_Msk;
pub const RCC_SSCGR_SPREADSEL_Pos: u32 = 30;
pub const RCC_SSCGR_SPREADSEL_Msk: u32 = 0x1 << RCC_SSCGR_SPREADSEL_Pos;
pub const RCC_SSCGR_SPREADSEL: u32 = RCC_SSCGR_SPREADSEL_Msk;
pub const RCC_SSCGR_SSCGEN_Pos: u32 = 31;
pub const RCC_SSCGR_SSCGEN_Msk: u32 = 0x1 << RCC_SSCGR_SSCGEN_Pos;
pub const RCC_SSCGR_SSCGEN: u32 = RCC_SSCGR_SSCGEN_Msk;
pub const RCC_PLLI2SCFGR_PLLI2SN_Pos: u32 = 6;
pub const RCC_PLLI2SCFGR_PLLI2SN_Msk: u32 = 0x1FF << RCC_PLLI2SCFGR_PLLI2SN_Pos;
pub const RCC_PLLI2SCFGR_PLLI2SN: u32 = RCC_PLLI2SCFGR_PLLI2SN_Msk;
pub const RCC_PLLI2SCFGR_PLLI2SN_0: u32 = 0x001 << RCC_PLLI2SCFGR_PLLI2SN_Pos;
pub const RCC_PLLI2SCFGR_PLLI2SN_1: u32 = 0x002 << RCC_PLLI2SCFGR_PLLI2SN_Pos;
pub const RCC_PLLI2SCFGR_PLLI2SN_2: u32 = 0x004 << RCC_PLLI2SCFGR_PLLI2SN_Pos;
pub const RCC_PLLI2SCFGR_PLLI2SN_3: u32 = 0x008 << RCC_PLLI2SCFGR_PLLI2SN_Pos;
pub const RCC_PLLI2SCFGR_PLLI2SN_4: u32 = 0x010 << RCC_PLLI2SCFGR_PLLI2SN_Pos;
pub const RCC_PLLI2SCFGR_PLLI2SN_5: u32 = 0x020 << RCC_PLLI2SCFGR_PLLI2SN_Pos;
pub const RCC_PLLI2SCFGR_PLLI2SN_6: u32 = 0x040 << RCC_PLLI2SCFGR_PLLI2SN_Pos;
pub const RCC_PLLI2SCFGR_PLLI2SN_7: u32 = 0x080 << RCC_PLLI2SCFGR_PLLI2SN_Pos;
pub const RCC_PLLI2SCFGR_PLLI2SN_8: u32 = 0x100 << RCC_PLLI2SCFGR_PLLI2SN_Pos;
pub const RCC_PLLI2SCFGR_PLLI2SR_Pos: u32 = 28;
pub const RCC_PLLI2SCFGR_PLLI2SR_Msk: u32 = 0x7 << RCC_PLLI2SCFGR_PLLI2SR_Pos;
pub const RCC_PLLI2SCFGR_PLLI2SR: u32 = RCC_PLLI2SCFGR_PLLI2SR_Msk;
pub const RCC_PLLI2SCFGR_PLLI2SR_0: u32 = 0x1 << RCC_PLLI2SCFGR_PLLI2SR_Pos;
pub const RCC_PLLI2SCFGR_PLLI2SR_1: u32 = 0x2 << RCC_PLLI2SCFGR_PLLI2SR_Pos;
pub const RCC_PLLI2SCFGR_PLLI2SR_2: u32 = 0x4 << RCC_PLLI2SCFGR_PLLI2SR_Pos;
pub const RNG_CR_RNGEN_Pos: u32 = 2;
pub const RNG_CR_RNGEN_Msk: u32 = 0x1 << RNG_CR_RNGEN_Pos;
pub const RNG_CR_RNGEN: u32 = RNG_CR_RNGEN_Msk;
pub const RNG_CR_IE_Pos: u32 = 3;
pub const RNG_CR_IE_Msk: u32 = 0x1 << RNG_CR_IE_Pos;
pub const RNG_CR_IE: u32 = RNG_CR_IE_Msk;
pub const RNG_SR_DRDY_Pos: u32 = 0;
pub const RNG_SR_DRDY_Msk: u32 = 0x1 << RNG_SR_DRDY_Pos;
pub const RNG_SR_DRDY: u32 = RNG_SR_DRDY_Msk;
pub const RNG_SR_CECS_Pos: u32 = 1;
pub const RNG_SR_CECS_Msk: u32 = 0x1 << RNG_SR_CECS_Pos;
pub const RNG_SR_CECS: u32 = RNG_SR_CECS_Msk;
pub const RNG_SR_SECS_Pos: u32 = 2;
pub const RNG_SR_SECS_Msk: u32 = 0x1 << RNG_SR_SECS_Pos;
pub const RNG_SR_SECS: u32 = RNG_SR_SECS_Msk;
pub const RNG_SR_CEIS_Pos: u32 = 5;
pub const RNG_SR_CEIS_Msk: u32 = 0x1 << RNG_SR_CEIS_Pos;
pub const RNG_SR_CEIS: u32 = RNG_SR_CEIS_Msk;
pub const RNG_SR_SEIS_Pos: u32 = 6;
pub const RNG_SR_SEIS_Msk: u32 = 0x1 << RNG_SR_SEIS_Pos;
pub const RNG_SR_SEIS: u32 = RNG_SR_SEIS_Msk;
pub const RTC_TR_PM_Pos: u32 = 22;
pub const RTC_TR_PM_Msk: u32 = 0x1 << RTC_TR_PM_Pos;
pub const RTC_TR_PM: u32 = RTC_TR_PM_Msk;
pub const RTC_TR_HT_Pos: u32 = 20;
pub const RTC_TR_HT_Msk: u32 = 0x3 << RTC_TR_HT_Pos;
pub const RTC_TR_HT: u32 = RTC_TR_HT_Msk;
pub const RTC_TR_HT_0: u32 = 0x1 << RTC_TR_HT_Pos;
pub const RTC_TR_HT_1: u32 = 0x2 << RTC_TR_HT_Pos;
pub const RTC_TR_HU_Pos: u32 = 16;
pub const RTC_TR_HU_Msk: u32 = 0xF << RTC_TR_HU_Pos;
pub const RTC_TR_HU: u32 = RTC_TR_HU_Msk;
pub const RTC_TR_HU_0: u32 = 0x1 << RTC_TR_HU_Pos;
pub const RTC_TR_HU_1: u32 = 0x2 << RTC_TR_HU_Pos;
pub const RTC_TR_HU_2: u32 = 0x4 << RTC_TR_HU_Pos;
pub const RTC_TR_HU_3: u32 = 0x8 << RTC_TR_HU_Pos;
pub const RTC_TR_MNT_Pos: u32 = 12;
pub const RTC_TR_MNT_Msk: u32 = 0x7 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNT: u32 = RTC_TR_MNT_Msk;
pub const RTC_TR_MNT_0: u32 = 0x1 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNT_1: u32 = 0x2 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNT_2: u32 = 0x4 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNU_Pos: u32 = 8;
pub const RTC_TR_MNU_Msk: u32 = 0xF << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU: u32 = RTC_TR_MNU_Msk;
pub const RTC_TR_MNU_0: u32 = 0x1 << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU_1: u32 = 0x2 << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU_2: u32 = 0x4 << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU_3: u32 = 0x8 << RTC_TR_MNU_Pos;
pub const RTC_TR_ST_Pos: u32 = 4;
pub const RTC_TR_ST_Msk: u32 = 0x7 << RTC_TR_ST_Pos;
pub const RTC_TR_ST: u32 = RTC_TR_ST_Msk;
pub const RTC_TR_ST_0: u32 = 0x1 << RTC_TR_ST_Pos;
pub const RTC_TR_ST_1: u32 = 0x2 << RTC_TR_ST_Pos;
pub const RTC_TR_ST_2: u32 = 0x4 << RTC_TR_ST_Pos;
pub const RTC_TR_SU_Pos: u32 = 0;
pub const RTC_TR_SU_Msk: u32 = 0xF << RTC_TR_SU_Pos;
pub const RTC_TR_SU: u32 = RTC_TR_SU_Msk;
pub const RTC_TR_SU_0: u32 = 0x1 << RTC_TR_SU_Pos;
pub const RTC_TR_SU_1: u32 = 0x2 << RTC_TR_SU_Pos;
pub const RTC_TR_SU_2: u32 = 0x4 << RTC_TR_SU_Pos;
pub const RTC_TR_SU_3: u32 = 0x8 << RTC_TR_SU_Pos;
pub const RTC_DR_YT_Pos: u32 = 20;
pub const RTC_DR_YT_Msk: u32 = 0xF << RTC_DR_YT_Pos;
pub const RTC_DR_YT: u32 = RTC_DR_YT_Msk;
pub const RTC_DR_YT_0: u32 = 0x1 << RTC_DR_YT_Pos;
pub const RTC_DR_YT_1: u32 = 0x2 << RTC_DR_YT_Pos;
pub const RTC_DR_YT_2: u32 = 0x4 << RTC_DR_YT_Pos;
pub const RTC_DR_YT_3: u32 = 0x8 << RTC_DR_YT_Pos;
pub const RTC_DR_YU_Pos: u32 = 16;
pub const RTC_DR_YU_Msk: u32 = 0xF << RTC_DR_YU_Pos;
pub const RTC_DR_YU: u32 = RTC_DR_YU_Msk;
pub const RTC_DR_YU_0: u32 = 0x1 << RTC_DR_YU_Pos;
pub const RTC_DR_YU_1: u32 = 0x2 << RTC_DR_YU_Pos;
pub const RTC_DR_YU_2: u32 = 0x4 << RTC_DR_YU_Pos;
pub const RTC_DR_YU_3: u32 = 0x8 << RTC_DR_YU_Pos;
pub const RTC_DR_WDU_Pos: u32 = 13;
pub const RTC_DR_WDU_Msk: u32 = 0x7 << RTC_DR_WDU_Pos;
pub const RTC_DR_WDU: u32 = RTC_DR_WDU_Msk;
pub const RTC_DR_WDU_0: u32 = 0x1 << RTC_DR_WDU_Pos;
pub const RTC_DR_WDU_1: u32 = 0x2 << RTC_DR_WDU_Pos;
pub const RTC_DR_WDU_2: u32 = 0x4 << RTC_DR_WDU_Pos;
pub const RTC_DR_MT_Pos: u32 = 12;
pub const RTC_DR_MT_Msk: u32 = 0x1 << RTC_DR_MT_Pos;
pub const RTC_DR_MT: u32 = RTC_DR_MT_Msk;
pub const RTC_DR_MU_Pos: u32 = 8;
pub const RTC_DR_MU_Msk: u32 = 0xF << RTC_DR_MU_Pos;
pub const RTC_DR_MU: u32 = RTC_DR_MU_Msk;
pub const RTC_DR_MU_0: u32 = 0x1 << RTC_DR_MU_Pos;
pub const RTC_DR_MU_1: u32 = 0x2 << RTC_DR_MU_Pos;
pub const RTC_DR_MU_2: u32 = 0x4 << RTC_DR_MU_Pos;
pub const RTC_DR_MU_3: u32 = 0x8 << RTC_DR_MU_Pos;
pub const RTC_DR_DT_Pos: u32 = 4;
pub const RTC_DR_DT_Msk: u32 = 0x3 << RTC_DR_DT_Pos;
pub const RTC_DR_DT: u32 = RTC_DR_DT_Msk;
pub const RTC_DR_DT_0: u32 = 0x1 << RTC_DR_DT_Pos;
pub const RTC_DR_DT_1: u32 = 0x2 << RTC_DR_DT_Pos;
pub const RTC_DR_DU_Pos: u32 = 0;
pub const RTC_DR_DU_Msk: u32 = 0xF << RTC_DR_DU_Pos;
pub const RTC_DR_DU: u32 = RTC_DR_DU_Msk;
pub const RTC_DR_DU_0: u32 = 0x1 << RTC_DR_DU_Pos;
pub const RTC_DR_DU_1: u32 = 0x2 << RTC_DR_DU_Pos;
pub const RTC_DR_DU_2: u32 = 0x4 << RTC_DR_DU_Pos;
pub const RTC_DR_DU_3: u32 = 0x8 << RTC_DR_DU_Pos;
pub const RTC_CR_COE_Pos: u32 = 23;
pub const RTC_CR_COE_Msk: u32 = 0x1 << RTC_CR_COE_Pos;
pub const RTC_CR_COE: u32 = RTC_CR_COE_Msk;
pub const RTC_CR_OSEL_Pos: u32 = 21;
pub const RTC_CR_OSEL_Msk: u32 = 0x3 << RTC_CR_OSEL_Pos;
pub const RTC_CR_OSEL: u32 = RTC_CR_OSEL_Msk;
pub const RTC_CR_OSEL_0: u32 = 0x1 << RTC_CR_OSEL_Pos;
pub const RTC_CR_OSEL_1: u32 = 0x2 << RTC_CR_OSEL_Pos;
pub const RTC_CR_POL_Pos: u32 = 20;
pub const RTC_CR_POL_Msk: u32 = 0x1 << RTC_CR_POL_Pos;
pub const RTC_CR_POL: u32 = RTC_CR_POL_Msk;
pub const RTC_CR_COSEL_Pos: u32 = 19;
pub const RTC_CR_COSEL_Msk: u32 = 0x1 << RTC_CR_COSEL_Pos;
pub const RTC_CR_COSEL: u32 = RTC_CR_COSEL_Msk;
pub const RTC_CR_BKP_Pos: u32 = 18;
pub const RTC_CR_BKP_Msk: u32 = 0x1 << RTC_CR_BKP_Pos;
pub const RTC_CR_BKP: u32 = RTC_CR_BKP_Msk;
pub const RTC_CR_SUB1H_Pos: u32 = 17;
pub const RTC_CR_SUB1H_Msk: u32 = 0x1 << RTC_CR_SUB1H_Pos;
pub const RTC_CR_SUB1H: u32 = RTC_CR_SUB1H_Msk;
pub const RTC_CR_ADD1H_Pos: u32 = 16;
pub const RTC_CR_ADD1H_Msk: u32 = 0x1 << RTC_CR_ADD1H_Pos;
pub const RTC_CR_ADD1H: u32 = RTC_CR_ADD1H_Msk;
pub const RTC_CR_TSIE_Pos: u32 = 15;
pub const RTC_CR_TSIE_Msk: u32 = 0x1 << RTC_CR_TSIE_Pos;
pub const RTC_CR_TSIE: u32 = RTC_CR_TSIE_Msk;
pub const RTC_CR_WUTIE_Pos: u32 = 14;
pub const RTC_CR_WUTIE_Msk: u32 = 0x1 << RTC_CR_WUTIE_Pos;
pub const RTC_CR_WUTIE: u32 = RTC_CR_WUTIE_Msk;
pub const RTC_CR_ALRBIE_Pos: u32 = 13;
pub const RTC_CR_ALRBIE_Msk: u32 = 0x1 << RTC_CR_ALRBIE_Pos;
pub const RTC_CR_ALRBIE: u32 = RTC_CR_ALRBIE_Msk;
pub const RTC_CR_ALRAIE_Pos: u32 = 12;
pub const RTC_CR_ALRAIE_Msk: u32 = 0x1 << RTC_CR_ALRAIE_Pos;
pub const RTC_CR_ALRAIE: u32 = RTC_CR_ALRAIE_Msk;
pub const RTC_CR_TSE_Pos: u32 = 11;
pub const RTC_CR_TSE_Msk: u32 = 0x1 << RTC_CR_TSE_Pos;
pub const RTC_CR_TSE: u32 = RTC_CR_TSE_Msk;
pub const RTC_CR_WUTE_Pos: u32 = 10;
pub const RTC_CR_WUTE_Msk: u32 = 0x1 << RTC_CR_WUTE_Pos;
pub const RTC_CR_WUTE: u32 = RTC_CR_WUTE_Msk;
pub const RTC_CR_ALRBE_Pos: u32 = 9;
pub const RTC_CR_ALRBE_Msk: u32 = 0x1 << RTC_CR_ALRBE_Pos;
pub const RTC_CR_ALRBE: u32 = RTC_CR_ALRBE_Msk;
pub const RTC_CR_ALRAE_Pos: u32 = 8;
pub const RTC_CR_ALRAE_Msk: u32 = 0x1 << RTC_CR_ALRAE_Pos;
pub const RTC_CR_ALRAE: u32 = RTC_CR_ALRAE_Msk;
pub const RTC_CR_DCE_Pos: u32 = 7;
pub const RTC_CR_DCE_Msk: u32 = 0x1 << RTC_CR_DCE_Pos;
pub const RTC_CR_DCE: u32 = RTC_CR_DCE_Msk;
pub const RTC_CR_FMT_Pos: u32 = 6;
pub const RTC_CR_FMT_Msk: u32 = 0x1 << RTC_CR_FMT_Pos;
pub const RTC_CR_FMT: u32 = RTC_CR_FMT_Msk;
pub const RTC_CR_BYPSHAD_Pos: u32 = 5;
pub const RTC_CR_BYPSHAD_Msk: u32 = 0x1 << RTC_CR_BYPSHAD_Pos;
pub const RTC_CR_BYPSHAD: u32 = RTC_CR_BYPSHAD_Msk;
pub const RTC_CR_REFCKON_Pos: u32 = 4;
pub const RTC_CR_REFCKON_Msk: u32 = 0x1 << RTC_CR_REFCKON_Pos;
pub const RTC_CR_REFCKON: u32 = RTC_CR_REFCKON_Msk;
pub const RTC_CR_TSEDGE_Pos: u32 = 3;
pub const RTC_CR_TSEDGE_Msk: u32 = 0x1 << RTC_CR_TSEDGE_Pos;
pub const RTC_CR_TSEDGE: u32 = RTC_CR_TSEDGE_Msk;
pub const RTC_CR_WUCKSEL_Pos: u32 = 0;
pub const RTC_CR_WUCKSEL_Msk: u32 = 0x7 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_WUCKSEL: u32 = RTC_CR_WUCKSEL_Msk;
pub const RTC_CR_WUCKSEL_0: u32 = 0x1 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_WUCKSEL_1: u32 = 0x2 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_WUCKSEL_2: u32 = 0x4 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_BCK: u32 = RTC_CR_BKP;
pub const RTC_ISR_RECALPF_Pos: u32 = 16;
pub const RTC_ISR_RECALPF_Msk: u32 = 0x1 << RTC_ISR_RECALPF_Pos;
pub const RTC_ISR_RECALPF: u32 = RTC_ISR_RECALPF_Msk;
pub const RTC_ISR_TAMP1F_Pos: u32 = 13;
pub const RTC_ISR_TAMP1F_Msk: u32 = 0x1 << RTC_ISR_TAMP1F_Pos;
pub const RTC_ISR_TAMP1F: u32 = RTC_ISR_TAMP1F_Msk;
pub const RTC_ISR_TAMP2F_Pos: u32 = 14;
pub const RTC_ISR_TAMP2F_Msk: u32 = 0x1 << RTC_ISR_TAMP2F_Pos;
pub const RTC_ISR_TAMP2F: u32 = RTC_ISR_TAMP2F_Msk;
pub const RTC_ISR_TSOVF_Pos: u32 = 12;
pub const RTC_ISR_TSOVF_Msk: u32 = 0x1 << RTC_ISR_TSOVF_Pos;
pub const RTC_ISR_TSOVF: u32 = RTC_ISR_TSOVF_Msk;
pub const RTC_ISR_TSF_Pos: u32 = 11;
pub const RTC_ISR_TSF_Msk: u32 = 0x1 << RTC_ISR_TSF_Pos;
pub const RTC_ISR_TSF: u32 = RTC_ISR_TSF_Msk;
pub const RTC_ISR_WUTF_Pos: u32 = 10;
pub const RTC_ISR_WUTF_Msk: u32 = 0x1 << RTC_ISR_WUTF_Pos;
pub const RTC_ISR_WUTF: u32 = RTC_ISR_WUTF_Msk;
pub const RTC_ISR_ALRBF_Pos: u32 = 9;
pub const RTC_ISR_ALRBF_Msk: u32 = 0x1 << RTC_ISR_ALRBF_Pos;
pub const RTC_ISR_ALRBF: u32 = RTC_ISR_ALRBF_Msk;
pub const RTC_ISR_ALRAF_Pos: u32 = 8;
pub const RTC_ISR_ALRAF_Msk: u32 = 0x1 << RTC_ISR_ALRAF_Pos;
pub const RTC_ISR_ALRAF: u32 = RTC_ISR_ALRAF_Msk;
pub const RTC_ISR_INIT_Pos: u32 = 7;
pub const RTC_ISR_INIT_Msk: u32 = 0x1 << RTC_ISR_INIT_Pos;
pub const RTC_ISR_INIT: u32 = RTC_ISR_INIT_Msk;
pub const RTC_ISR_INITF_Pos: u32 = 6;
pub const RTC_ISR_INITF_Msk: u32 = 0x1 << RTC_ISR_INITF_Pos;
pub const RTC_ISR_INITF: u32 = RTC_ISR_INITF_Msk;
pub const RTC_ISR_RSF_Pos: u32 = 5;
pub const RTC_ISR_RSF_Msk: u32 = 0x1 << RTC_ISR_RSF_Pos;
pub const RTC_ISR_RSF: u32 = RTC_ISR_RSF_Msk;
pub const RTC_ISR_INITS_Pos: u32 = 4;
pub const RTC_ISR_INITS_Msk: u32 = 0x1 << RTC_ISR_INITS_Pos;
pub const RTC_ISR_INITS: u32 = RTC_ISR_INITS_Msk;
pub const RTC_ISR_SHPF_Pos: u32 = 3;
pub const RTC_ISR_SHPF_Msk: u32 = 0x1 << RTC_ISR_SHPF_Pos;
pub const RTC_ISR_SHPF: u32 = RTC_ISR_SHPF_Msk;
pub const RTC_ISR_WUTWF_Pos: u32 = 2;
pub const RTC_ISR_WUTWF_Msk: u32 = 0x1 << RTC_ISR_WUTWF_Pos;
pub const RTC_ISR_WUTWF: u32 = RTC_ISR_WUTWF_Msk;
pub const RTC_ISR_ALRBWF_Pos: u32 = 1;
pub const RTC_ISR_ALRBWF_Msk: u32 = 0x1 << RTC_ISR_ALRBWF_Pos;
pub const RTC_ISR_ALRBWF: u32 = RTC_ISR_ALRBWF_Msk;
pub const RTC_ISR_ALRAWF_Pos: u32 = 0;
pub const RTC_ISR_ALRAWF_Msk: u32 = 0x1 << RTC_ISR_ALRAWF_Pos;
pub const RTC_ISR_ALRAWF: u32 = RTC_ISR_ALRAWF_Msk;
pub const RTC_PRER_PREDIV_A_Pos: u32 = 16;
pub const RTC_PRER_PREDIV_A_Msk: u32 = 0x7F << RTC_PRER_PREDIV_A_Pos;
pub const RTC_PRER_PREDIV_A: u32 = RTC_PRER_PREDIV_A_Msk;
pub const RTC_PRER_PREDIV_S_Pos: u32 = 0;
pub const RTC_PRER_PREDIV_S_Msk: u32 = 0x7FFF << RTC_PRER_PREDIV_S_Pos;
pub const RTC_PRER_PREDIV_S: u32 = RTC_PRER_PREDIV_S_Msk;
pub const RTC_WUTR_WUT_Pos: u32 = 0;
pub const RTC_WUTR_WUT_Msk: u32 = 0xFFFF << RTC_WUTR_WUT_Pos;
pub const RTC_WUTR_WUT: u32 = RTC_WUTR_WUT_Msk;
pub const RTC_CALIBR_DCS_Pos: u32 = 7;
pub const RTC_CALIBR_DCS_Msk: u32 = 0x1 << RTC_CALIBR_DCS_Pos;
pub const RTC_CALIBR_DCS: u32 = RTC_CALIBR_DCS_Msk;
pub const RTC_CALIBR_DC_Pos: u32 = 0;
pub const RTC_CALIBR_DC_Msk: u32 = 0x1F << RTC_CALIBR_DC_Pos;
pub const RTC_CALIBR_DC: u32 = RTC_CALIBR_DC_Msk;
pub const RTC_ALRMAR_MSK4_Pos: u32 = 31;
pub const RTC_ALRMAR_MSK4_Msk: u32 = 0x1 << RTC_ALRMAR_MSK4_Pos;
pub const RTC_ALRMAR_MSK4: u32 = RTC_ALRMAR_MSK4_Msk;
pub const RTC_ALRMAR_WDSEL_Pos: u32 = 30;
pub const RTC_ALRMAR_WDSEL_Msk: u32 = 0x1 << RTC_ALRMAR_WDSEL_Pos;
pub const RTC_ALRMAR_WDSEL: u32 = RTC_ALRMAR_WDSEL_Msk;
pub const RTC_ALRMAR_DT_Pos: u32 = 28;
pub const RTC_ALRMAR_DT_Msk: u32 = 0x3 << RTC_ALRMAR_DT_Pos;
pub const RTC_ALRMAR_DT: u32 = RTC_ALRMAR_DT_Msk;
pub const RTC_ALRMAR_DT_0: u32 = 0x1 << RTC_ALRMAR_DT_Pos;
pub const RTC_ALRMAR_DT_1: u32 = 0x2 << RTC_ALRMAR_DT_Pos;
pub const RTC_ALRMAR_DU_Pos: u32 = 24;
pub const RTC_ALRMAR_DU_Msk: u32 = 0xF << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU: u32 = RTC_ALRMAR_DU_Msk;
pub const RTC_ALRMAR_DU_0: u32 = 0x1 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU_1: u32 = 0x2 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU_2: u32 = 0x4 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU_3: u32 = 0x8 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_MSK3_Pos: u32 = 23;
pub const RTC_ALRMAR_MSK3_Msk: u32 = 0x1 << RTC_ALRMAR_MSK3_Pos;
pub const RTC_ALRMAR_MSK3: u32 = RTC_ALRMAR_MSK3_Msk;
pub const RTC_ALRMAR_PM_Pos: u32 = 22;
pub const RTC_ALRMAR_PM_Msk: u32 = 0x1 << RTC_ALRMAR_PM_Pos;
pub const RTC_ALRMAR_PM: u32 = RTC_ALRMAR_PM_Msk;
pub const RTC_ALRMAR_HT_Pos: u32 = 20;
pub const RTC_ALRMAR_HT_Msk: u32 = 0x3 << RTC_ALRMAR_HT_Pos;
pub const RTC_ALRMAR_HT: u32 = RTC_ALRMAR_HT_Msk;
pub const RTC_ALRMAR_HT_0: u32 = 0x1 << RTC_ALRMAR_HT_Pos;
pub const RTC_ALRMAR_HT_1: u32 = 0x2 << RTC_ALRMAR_HT_Pos;
pub const RTC_ALRMAR_HU_Pos: u32 = 16;
pub const RTC_ALRMAR_HU_Msk: u32 = 0xF << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU: u32 = RTC_ALRMAR_HU_Msk;
pub const RTC_ALRMAR_HU_0: u32 = 0x1 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU_1: u32 = 0x2 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU_2: u32 = 0x4 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU_3: u32 = 0x8 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_MSK2_Pos: u32 = 15;
pub const RTC_ALRMAR_MSK2_Msk: u32 = 0x1 << RTC_ALRMAR_MSK2_Pos;
pub const RTC_ALRMAR_MSK2: u32 = RTC_ALRMAR_MSK2_Msk;
pub const RTC_ALRMAR_MNT_Pos: u32 = 12;
pub const RTC_ALRMAR_MNT_Msk: u32 = 0x7 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNT: u32 = RTC_ALRMAR_MNT_Msk;
pub const RTC_ALRMAR_MNT_0: u32 = 0x1 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNT_1: u32 = 0x2 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNT_2: u32 = 0x4 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNU_Pos: u32 = 8;
pub const RTC_ALRMAR_MNU_Msk: u32 = 0xF << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU: u32 = RTC_ALRMAR_MNU_Msk;
pub const RTC_ALRMAR_MNU_0: u32 = 0x1 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU_1: u32 = 0x2 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU_2: u32 = 0x4 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU_3: u32 = 0x8 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MSK1_Pos: u32 = 7;
pub const RTC_ALRMAR_MSK1_Msk: u32 = 0x1 << RTC_ALRMAR_MSK1_Pos;
pub const RTC_ALRMAR_MSK1: u32 = RTC_ALRMAR_MSK1_Msk;
pub const RTC_ALRMAR_ST_Pos: u32 = 4;
pub const RTC_ALRMAR_ST_Msk: u32 = 0x7 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_ST: u32 = RTC_ALRMAR_ST_Msk;
pub const RTC_ALRMAR_ST_0: u32 = 0x1 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_ST_1: u32 = 0x2 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_ST_2: u32 = 0x4 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_SU_Pos: u32 = 0;
pub const RTC_ALRMAR_SU_Msk: u32 = 0xF << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU: u32 = RTC_ALRMAR_SU_Msk;
pub const RTC_ALRMAR_SU_0: u32 = 0x1 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU_1: u32 = 0x2 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU_2: u32 = 0x4 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU_3: u32 = 0x8 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMBR_MSK4_Pos: u32 = 31;
pub const RTC_ALRMBR_MSK4_Msk: u32 = 0x1 << RTC_ALRMBR_MSK4_Pos;
pub const RTC_ALRMBR_MSK4: u32 = RTC_ALRMBR_MSK4_Msk;
pub const RTC_ALRMBR_WDSEL_Pos: u32 = 30;
pub const RTC_ALRMBR_WDSEL_Msk: u32 = 0x1 << RTC_ALRMBR_WDSEL_Pos;
pub const RTC_ALRMBR_WDSEL: u32 = RTC_ALRMBR_WDSEL_Msk;
pub const RTC_ALRMBR_DT_Pos: u32 = 28;
pub const RTC_ALRMBR_DT_Msk: u32 = 0x3 << RTC_ALRMBR_DT_Pos;
pub const RTC_ALRMBR_DT: u32 = RTC_ALRMBR_DT_Msk;
pub const RTC_ALRMBR_DT_0: u32 = 0x1 << RTC_ALRMBR_DT_Pos;
pub const RTC_ALRMBR_DT_1: u32 = 0x2 << RTC_ALRMBR_DT_Pos;
pub const RTC_ALRMBR_DU_Pos: u32 = 24;
pub const RTC_ALRMBR_DU_Msk: u32 = 0xF << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU: u32 = RTC_ALRMBR_DU_Msk;
pub const RTC_ALRMBR_DU_0: u32 = 0x1 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU_1: u32 = 0x2 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU_2: u32 = 0x4 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU_3: u32 = 0x8 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_MSK3_Pos: u32 = 23;
pub const RTC_ALRMBR_MSK3_Msk: u32 = 0x1 << RTC_ALRMBR_MSK3_Pos;
pub const RTC_ALRMBR_MSK3: u32 = RTC_ALRMBR_MSK3_Msk;
pub const RTC_ALRMBR_PM_Pos: u32 = 22;
pub const RTC_ALRMBR_PM_Msk: u32 = 0x1 << RTC_ALRMBR_PM_Pos;
pub const RTC_ALRMBR_PM: u32 = RTC_ALRMBR_PM_Msk;
pub const RTC_ALRMBR_HT_Pos: u32 = 20;
pub const RTC_ALRMBR_HT_Msk: u32 = 0x3 << RTC_ALRMBR_HT_Pos;
pub const RTC_ALRMBR_HT: u32 = RTC_ALRMBR_HT_Msk;
pub const RTC_ALRMBR_HT_0: u32 = 0x1 << RTC_ALRMBR_HT_Pos;
pub const RTC_ALRMBR_HT_1: u32 = 0x2 << RTC_ALRMBR_HT_Pos;
pub const RTC_ALRMBR_HU_Pos: u32 = 16;
pub const RTC_ALRMBR_HU_Msk: u32 = 0xF << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU: u32 = RTC_ALRMBR_HU_Msk;
pub const RTC_ALRMBR_HU_0: u32 = 0x1 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU_1: u32 = 0x2 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU_2: u32 = 0x4 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU_3: u32 = 0x8 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_MSK2_Pos: u32 = 15;
pub const RTC_ALRMBR_MSK2_Msk: u32 = 0x1 << RTC_ALRMBR_MSK2_Pos;
pub const RTC_ALRMBR_MSK2: u32 = RTC_ALRMBR_MSK2_Msk;
pub const RTC_ALRMBR_MNT_Pos: u32 = 12;
pub const RTC_ALRMBR_MNT_Msk: u32 = 0x7 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNT: u32 = RTC_ALRMBR_MNT_Msk;
pub const RTC_ALRMBR_MNT_0: u32 = 0x1 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNT_1: u32 = 0x2 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNT_2: u32 = 0x4 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNU_Pos: u32 = 8;
pub const RTC_ALRMBR_MNU_Msk: u32 = 0xF << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU: u32 = RTC_ALRMBR_MNU_Msk;
pub const RTC_ALRMBR_MNU_0: u32 = 0x1 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU_1: u32 = 0x2 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU_2: u32 = 0x4 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU_3: u32 = 0x8 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MSK1_Pos: u32 = 7;
pub const RTC_ALRMBR_MSK1_Msk: u32 = 0x1 << RTC_ALRMBR_MSK1_Pos;
pub const RTC_ALRMBR_MSK1: u32 = RTC_ALRMBR_MSK1_Msk;
pub const RTC_ALRMBR_ST_Pos: u32 = 4;
pub const RTC_ALRMBR_ST_Msk: u32 = 0x7 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_ST: u32 = RTC_ALRMBR_ST_Msk;
pub const RTC_ALRMBR_ST_0: u32 = 0x1 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_ST_1: u32 = 0x2 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_ST_2: u32 = 0x4 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_SU_Pos: u32 = 0;
pub const RTC_ALRMBR_SU_Msk: u32 = 0xF << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU: u32 = RTC_ALRMBR_SU_Msk;
pub const RTC_ALRMBR_SU_0: u32 = 0x1 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU_1: u32 = 0x2 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU_2: u32 = 0x4 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU_3: u32 = 0x8 << RTC_ALRMBR_SU_Pos;
pub const RTC_WPR_KEY_Pos: u32 = 0;
pub const RTC_WPR_KEY_Msk: u32 = 0xFF << RTC_WPR_KEY_Pos;
pub const RTC_WPR_KEY: u32 = RTC_WPR_KEY_Msk;
pub const RTC_SSR_SS_Pos: u32 = 0;
pub const RTC_SSR_SS_Msk: u32 = 0xFFFF << RTC_SSR_SS_Pos;
pub const RTC_SSR_SS: u32 = RTC_SSR_SS_Msk;
pub const RTC_SHIFTR_SUBFS_Pos: u32 = 0;
pub const RTC_SHIFTR_SUBFS_Msk: u32 = 0x7FFF << RTC_SHIFTR_SUBFS_Pos;
pub const RTC_SHIFTR_SUBFS: u32 = RTC_SHIFTR_SUBFS_Msk;
pub const RTC_SHIFTR_ADD1S_Pos: u32 = 31;
pub const RTC_SHIFTR_ADD1S_Msk: u32 = 0x1 << RTC_SHIFTR_ADD1S_Pos;
pub const RTC_SHIFTR_ADD1S: u32 = RTC_SHIFTR_ADD1S_Msk;
pub const RTC_TSTR_PM_Pos: u32 = 22;
pub const RTC_TSTR_PM_Msk: u32 = 0x1 << RTC_TSTR_PM_Pos;
pub const RTC_TSTR_PM: u32 = RTC_TSTR_PM_Msk;
pub const RTC_TSTR_HT_Pos: u32 = 20;
pub const RTC_TSTR_HT_Msk: u32 = 0x3 << RTC_TSTR_HT_Pos;
pub const RTC_TSTR_HT: u32 = RTC_TSTR_HT_Msk;
pub const RTC_TSTR_HT_0: u32 = 0x1 << RTC_TSTR_HT_Pos;
pub const RTC_TSTR_HT_1: u32 = 0x2 << RTC_TSTR_HT_Pos;
pub const RTC_TSTR_HU_Pos: u32 = 16;
pub const RTC_TSTR_HU_Msk: u32 = 0xF << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU: u32 = RTC_TSTR_HU_Msk;
pub const RTC_TSTR_HU_0: u32 = 0x1 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU_1: u32 = 0x2 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU_2: u32 = 0x4 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU_3: u32 = 0x8 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_MNT_Pos: u32 = 12;
pub const RTC_TSTR_MNT_Msk: u32 = 0x7 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNT: u32 = RTC_TSTR_MNT_Msk;
pub const RTC_TSTR_MNT_0: u32 = 0x1 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNT_1: u32 = 0x2 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNT_2: u32 = 0x4 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNU_Pos: u32 = 8;
pub const RTC_TSTR_MNU_Msk: u32 = 0xF << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU: u32 = RTC_TSTR_MNU_Msk;
pub const RTC_TSTR_MNU_0: u32 = 0x1 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU_1: u32 = 0x2 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU_2: u32 = 0x4 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU_3: u32 = 0x8 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_ST_Pos: u32 = 4;
pub const RTC_TSTR_ST_Msk: u32 = 0x7 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_ST: u32 = RTC_TSTR_ST_Msk;
pub const RTC_TSTR_ST_0: u32 = 0x1 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_ST_1: u32 = 0x2 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_ST_2: u32 = 0x4 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_SU_Pos: u32 = 0;
pub const RTC_TSTR_SU_Msk: u32 = 0xF << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU: u32 = RTC_TSTR_SU_Msk;
pub const RTC_TSTR_SU_0: u32 = 0x1 << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU_1: u32 = 0x2 << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU_2: u32 = 0x4 << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU_3: u32 = 0x8 << RTC_TSTR_SU_Pos;
pub const RTC_TSDR_WDU_Pos: u32 = 13;
pub const RTC_TSDR_WDU_Msk: u32 = 0x7 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_WDU: u32 = RTC_TSDR_WDU_Msk;
pub const RTC_TSDR_WDU_0: u32 = 0x1 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_WDU_1: u32 = 0x2 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_WDU_2: u32 = 0x4 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_MT_Pos: u32 = 12;
pub const RTC_TSDR_MT_Msk: u32 = 0x1 << RTC_TSDR_MT_Pos;
pub const RTC_TSDR_MT: u32 = RTC_TSDR_MT_Msk;
pub const RTC_TSDR_MU_Pos: u32 = 8;
pub const RTC_TSDR_MU_Msk: u32 = 0xF << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU: u32 = RTC_TSDR_MU_Msk;
pub const RTC_TSDR_MU_0: u32 = 0x1 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU_1: u32 = 0x2 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU_2: u32 = 0x4 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU_3: u32 = 0x8 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_DT_Pos: u32 = 4;
pub const RTC_TSDR_DT_Msk: u32 = 0x3 << RTC_TSDR_DT_Pos;
pub const RTC_TSDR_DT: u32 = RTC_TSDR_DT_Msk;
pub const RTC_TSDR_DT_0: u32 = 0x1 << RTC_TSDR_DT_Pos;
pub const RTC_TSDR_DT_1: u32 = 0x2 << RTC_TSDR_DT_Pos;
pub const RTC_TSDR_DU_Pos: u32 = 0;
pub const RTC_TSDR_DU_Msk: u32 = 0xF << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU: u32 = RTC_TSDR_DU_Msk;
pub const RTC_TSDR_DU_0: u32 = 0x1 << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU_1: u32 = 0x2 << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU_2: u32 = 0x4 << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU_3: u32 = 0x8 << RTC_TSDR_DU_Pos;
pub const RTC_TSSSR_SS_Pos: u32 = 0;
pub const RTC_TSSSR_SS_Msk: u32 = 0xFFFF << RTC_TSSSR_SS_Pos;
pub const RTC_TSSSR_SS: u32 = RTC_TSSSR_SS_Msk;
pub const RTC_CALR_CALP_Pos: u32 = 15;
pub const RTC_CALR_CALP_Msk: u32 = 0x1 << RTC_CALR_CALP_Pos;
pub const RTC_CALR_CALP: u32 = RTC_CALR_CALP_Msk;
pub const RTC_CALR_CALW8_Pos: u32 = 14;
pub const RTC_CALR_CALW8_Msk: u32 = 0x1 << RTC_CALR_CALW8_Pos;
pub const RTC_CALR_CALW8: u32 = RTC_CALR_CALW8_Msk;
pub const RTC_CALR_CALW16_Pos: u32 = 13;
pub const RTC_CALR_CALW16_Msk: u32 = 0x1 << RTC_CALR_CALW16_Pos;
pub const RTC_CALR_CALW16: u32 = RTC_CALR_CALW16_Msk;
pub const RTC_CALR_CALM_Pos: u32 = 0;
pub const RTC_CALR_CALM_Msk: u32 = 0x1FF << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM: u32 = RTC_CALR_CALM_Msk;
pub const RTC_CALR_CALM_0: u32 = 0x001 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_1: u32 = 0x002 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_2: u32 = 0x004 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_3: u32 = 0x008 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_4: u32 = 0x010 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_5: u32 = 0x020 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_6: u32 = 0x040 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_7: u32 = 0x080 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_8: u32 = 0x100 << RTC_CALR_CALM_Pos;
pub const RTC_TAFCR_ALARMOUTTYPE_Pos: u32 = 18;
pub const RTC_TAFCR_ALARMOUTTYPE_Msk: u32 = 0x1 << RTC_TAFCR_ALARMOUTTYPE_Pos;
pub const RTC_TAFCR_ALARMOUTTYPE: u32 = RTC_TAFCR_ALARMOUTTYPE_Msk;
pub const RTC_TAFCR_TSINSEL_Pos: u32 = 17;
pub const RTC_TAFCR_TSINSEL_Msk: u32 = 0x1 << RTC_TAFCR_TSINSEL_Pos;
pub const RTC_TAFCR_TSINSEL: u32 = RTC_TAFCR_TSINSEL_Msk;
pub const RTC_TAFCR_TAMP1INSEL_Pos: u32 = 16;
pub const RTC_TAFCR_TAMP1INSEL_Msk: u32 = 0x1 << RTC_TAFCR_TAMP1INSEL_Pos;
pub const RTC_TAFCR_TAMP1INSEL: u32 = RTC_TAFCR_TAMP1INSEL_Msk;
pub const RTC_TAFCR_TAMPPUDIS_Pos: u32 = 15;
pub const RTC_TAFCR_TAMPPUDIS_Msk: u32 = 0x1 << RTC_TAFCR_TAMPPUDIS_Pos;
pub const RTC_TAFCR_TAMPPUDIS: u32 = RTC_TAFCR_TAMPPUDIS_Msk;
pub const RTC_TAFCR_TAMPPRCH_Pos: u32 = 13;
pub const RTC_TAFCR_TAMPPRCH_Msk: u32 = 0x3 << RTC_TAFCR_TAMPPRCH_Pos;
pub const RTC_TAFCR_TAMPPRCH: u32 = RTC_TAFCR_TAMPPRCH_Msk;
pub const RTC_TAFCR_TAMPPRCH_0: u32 = 0x1 << RTC_TAFCR_TAMPPRCH_Pos;
pub const RTC_TAFCR_TAMPPRCH_1: u32 = 0x2 << RTC_TAFCR_TAMPPRCH_Pos;
pub const RTC_TAFCR_TAMPFLT_Pos: u32 = 11;
pub const RTC_TAFCR_TAMPFLT_Msk: u32 = 0x3 << RTC_TAFCR_TAMPFLT_Pos;
pub const RTC_TAFCR_TAMPFLT: u32 = RTC_TAFCR_TAMPFLT_Msk;
pub const RTC_TAFCR_TAMPFLT_0: u32 = 0x1 << RTC_TAFCR_TAMPFLT_Pos;
pub const RTC_TAFCR_TAMPFLT_1: u32 = 0x2 << RTC_TAFCR_TAMPFLT_Pos;
pub const RTC_TAFCR_TAMPFREQ_Pos: u32 = 8;
pub const RTC_TAFCR_TAMPFREQ_Msk: u32 = 0x7 << RTC_TAFCR_TAMPFREQ_Pos;
pub const RTC_TAFCR_TAMPFREQ: u32 = RTC_TAFCR_TAMPFREQ_Msk;
pub const RTC_TAFCR_TAMPFREQ_0: u32 = 0x1 << RTC_TAFCR_TAMPFREQ_Pos;
pub const RTC_TAFCR_TAMPFREQ_1: u32 = 0x2 << RTC_TAFCR_TAMPFREQ_Pos;
pub const RTC_TAFCR_TAMPFREQ_2: u32 = 0x4 << RTC_TAFCR_TAMPFREQ_Pos;
pub const RTC_TAFCR_TAMPTS_Pos: u32 = 7;
pub const RTC_TAFCR_TAMPTS_Msk: u32 = 0x1 << RTC_TAFCR_TAMPTS_Pos;
pub const RTC_TAFCR_TAMPTS: u32 = RTC_TAFCR_TAMPTS_Msk;
pub const RTC_TAFCR_TAMP2TRG_Pos: u32 = 4;
pub const RTC_TAFCR_TAMP2TRG_Msk: u32 = 0x1 << RTC_TAFCR_TAMP2TRG_Pos;
pub const RTC_TAFCR_TAMP2TRG: u32 = RTC_TAFCR_TAMP2TRG_Msk;
pub const RTC_TAFCR_TAMP2E_Pos: u32 = 3;
pub const RTC_TAFCR_TAMP2E_Msk: u32 = 0x1 << RTC_TAFCR_TAMP2E_Pos;
pub const RTC_TAFCR_TAMP2E: u32 = RTC_TAFCR_TAMP2E_Msk;
pub const RTC_TAFCR_TAMPIE_Pos: u32 = 2;
pub const RTC_TAFCR_TAMPIE_Msk: u32 = 0x1 << RTC_TAFCR_TAMPIE_Pos;
pub const RTC_TAFCR_TAMPIE: u32 = RTC_TAFCR_TAMPIE_Msk;
pub const RTC_TAFCR_TAMP1TRG_Pos: u32 = 1;
pub const RTC_TAFCR_TAMP1TRG_Msk: u32 = 0x1 << RTC_TAFCR_TAMP1TRG_Pos;
pub const RTC_TAFCR_TAMP1TRG: u32 = RTC_TAFCR_TAMP1TRG_Msk;
pub const RTC_TAFCR_TAMP1E_Pos: u32 = 0;
pub const RTC_TAFCR_TAMP1E_Msk: u32 = 0x1 << RTC_TAFCR_TAMP1E_Pos;
pub const RTC_TAFCR_TAMP1E: u32 = RTC_TAFCR_TAMP1E_Msk;
pub const RTC_TAFCR_TAMPINSEL: u32 = RTC_TAFCR_TAMP1INSEL;
pub const RTC_ALRMASSR_MASKSS_Pos: u32 = 24;
pub const RTC_ALRMASSR_MASKSS_Msk: u32 = 0xF << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS: u32 = RTC_ALRMASSR_MASKSS_Msk;
pub const RTC_ALRMASSR_MASKSS_0: u32 = 0x1 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_1: u32 = 0x2 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_2: u32 = 0x4 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_3: u32 = 0x8 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_SS_Pos: u32 = 0;
pub const RTC_ALRMASSR_SS_Msk: u32 = 0x7FFF << RTC_ALRMASSR_SS_Pos;
pub const RTC_ALRMASSR_SS: u32 = RTC_ALRMASSR_SS_Msk;
pub const RTC_ALRMBSSR_MASKSS_Pos: u32 = 24;
pub const RTC_ALRMBSSR_MASKSS_Msk: u32 = 0xF << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS: u32 = RTC_ALRMBSSR_MASKSS_Msk;
pub const RTC_ALRMBSSR_MASKSS_0: u32 = 0x1 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_1: u32 = 0x2 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_2: u32 = 0x4 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_3: u32 = 0x8 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_SS_Pos: u32 = 0;
pub const RTC_ALRMBSSR_SS_Msk: u32 = 0x7FFF << RTC_ALRMBSSR_SS_Pos;
pub const RTC_ALRMBSSR_SS: u32 = RTC_ALRMBSSR_SS_Msk;
pub const RTC_BKP0R_Pos: u32 = 0;
pub const RTC_BKP0R_Msk: u32 = 0xFFFFFFFF << RTC_BKP0R_Pos;
pub const RTC_BKP0R: u32 = RTC_BKP0R_Msk;
pub const RTC_BKP1R_Pos: u32 = 0;
pub const RTC_BKP1R_Msk: u32 = 0xFFFFFFFF << RTC_BKP1R_Pos;
pub const RTC_BKP1R: u32 = RTC_BKP1R_Msk;
pub const RTC_BKP2R_Pos: u32 = 0;
pub const RTC_BKP2R_Msk: u32 = 0xFFFFFFFF << RTC_BKP2R_Pos;
pub const RTC_BKP2R: u32 = RTC_BKP2R_Msk;
pub const RTC_BKP3R_Pos: u32 = 0;
pub const RTC_BKP3R_Msk: u32 = 0xFFFFFFFF << RTC_BKP3R_Pos;
pub const RTC_BKP3R: u32 = RTC_BKP3R_Msk;
pub const RTC_BKP4R_Pos: u32 = 0;
pub const RTC_BKP4R_Msk: u32 = 0xFFFFFFFF << RTC_BKP4R_Pos;
pub const RTC_BKP4R: u32 = RTC_BKP4R_Msk;
pub const RTC_BKP5R_Pos: u32 = 0;
pub const RTC_BKP5R_Msk: u32 = 0xFFFFFFFF << RTC_BKP5R_Pos;
pub const RTC_BKP5R: u32 = RTC_BKP5R_Msk;
pub const RTC_BKP6R_Pos: u32 = 0;
pub const RTC_BKP6R_Msk: u32 = 0xFFFFFFFF << RTC_BKP6R_Pos;
pub const RTC_BKP6R: u32 = RTC_BKP6R_Msk;
pub const RTC_BKP7R_Pos: u32 = 0;
pub const RTC_BKP7R_Msk: u32 = 0xFFFFFFFF << RTC_BKP7R_Pos;
pub const RTC_BKP7R: u32 = RTC_BKP7R_Msk;
pub const RTC_BKP8R_Pos: u32 = 0;
pub const RTC_BKP8R_Msk: u32 = 0xFFFFFFFF << RTC_BKP8R_Pos;
pub const RTC_BKP8R: u32 = RTC_BKP8R_Msk;
pub const RTC_BKP9R_Pos: u32 = 0;
pub const RTC_BKP9R_Msk: u32 = 0xFFFFFFFF << RTC_BKP9R_Pos;
pub const RTC_BKP9R: u32 = RTC_BKP9R_Msk;
pub const RTC_BKP10R_Pos: u32 = 0;
pub const RTC_BKP10R_Msk: u32 = 0xFFFFFFFF << RTC_BKP10R_Pos;
pub const RTC_BKP10R: u32 = RTC_BKP10R_Msk;
pub const RTC_BKP11R_Pos: u32 = 0;
pub const RTC_BKP11R_Msk: u32 = 0xFFFFFFFF << RTC_BKP11R_Pos;
pub const RTC_BKP11R: u32 = RTC_BKP11R_Msk;
pub const RTC_BKP12R_Pos: u32 = 0;
pub const RTC_BKP12R_Msk: u32 = 0xFFFFFFFF << RTC_BKP12R_Pos;
pub const RTC_BKP12R: u32 = RTC_BKP12R_Msk;
pub const RTC_BKP13R_Pos: u32 = 0;
pub const RTC_BKP13R_Msk: u32 = 0xFFFFFFFF << RTC_BKP13R_Pos;
pub const RTC_BKP13R: u32 = RTC_BKP13R_Msk;
pub const RTC_BKP14R_Pos: u32 = 0;
pub const RTC_BKP14R_Msk: u32 = 0xFFFFFFFF << RTC_BKP14R_Pos;
pub const RTC_BKP14R: u32 = RTC_BKP14R_Msk;
pub const RTC_BKP15R_Pos: u32 = 0;
pub const RTC_BKP15R_Msk: u32 = 0xFFFFFFFF << RTC_BKP15R_Pos;
pub const RTC_BKP15R: u32 = RTC_BKP15R_Msk;
pub const RTC_BKP16R_Pos: u32 = 0;
pub const RTC_BKP16R_Msk: u32 = 0xFFFFFFFF << RTC_BKP16R_Pos;
pub const RTC_BKP16R: u32 = RTC_BKP16R_Msk;
pub const RTC_BKP17R_Pos: u32 = 0;
pub const RTC_BKP17R_Msk: u32 = 0xFFFFFFFF << RTC_BKP17R_Pos;
pub const RTC_BKP17R: u32 = RTC_BKP17R_Msk;
pub const RTC_BKP18R_Pos: u32 = 0;
pub const RTC_BKP18R_Msk: u32 = 0xFFFFFFFF << RTC_BKP18R_Pos;
pub const RTC_BKP18R: u32 = RTC_BKP18R_Msk;
pub const RTC_BKP19R_Pos: u32 = 0;
pub const RTC_BKP19R_Msk: u32 = 0xFFFFFFFF << RTC_BKP19R_Pos;
pub const RTC_BKP19R: u32 = RTC_BKP19R_Msk;
pub const RTC_BKP_NUMBER: u32 = 0x000000014;
pub const SDIO_POWER_PWRCTRL_Pos: u32 = 0;
pub const SDIO_POWER_PWRCTRL_Msk: u32 = 0x3 << SDIO_POWER_PWRCTRL_Pos;
pub const SDIO_POWER_PWRCTRL: u32 = SDIO_POWER_PWRCTRL_Msk;
pub const SDIO_POWER_PWRCTRL_0: u32 = 0x1 << SDIO_POWER_PWRCTRL_Pos;
pub const SDIO_POWER_PWRCTRL_1: u32 = 0x2 << SDIO_POWER_PWRCTRL_Pos;
pub const SDIO_CLKCR_CLKDIV_Pos: u32 = 0;
pub const SDIO_CLKCR_CLKDIV_Msk: u32 = 0xFF << SDIO_CLKCR_CLKDIV_Pos;
pub const SDIO_CLKCR_CLKDIV: u32 = SDIO_CLKCR_CLKDIV_Msk;
pub const SDIO_CLKCR_CLKEN_Pos: u32 = 8;
pub const SDIO_CLKCR_CLKEN_Msk: u32 = 0x1 << SDIO_CLKCR_CLKEN_Pos;
pub const SDIO_CLKCR_CLKEN: u32 = SDIO_CLKCR_CLKEN_Msk;
pub const SDIO_CLKCR_PWRSAV_Pos: u32 = 9;
pub const SDIO_CLKCR_PWRSAV_Msk: u32 = 0x1 << SDIO_CLKCR_PWRSAV_Pos;
pub const SDIO_CLKCR_PWRSAV: u32 = SDIO_CLKCR_PWRSAV_Msk;
pub const SDIO_CLKCR_BYPASS_Pos: u32 = 10;
pub const SDIO_CLKCR_BYPASS_Msk: u32 = 0x1 << SDIO_CLKCR_BYPASS_Pos;
pub const SDIO_CLKCR_BYPASS: u32 = SDIO_CLKCR_BYPASS_Msk;
pub const SDIO_CLKCR_WIDBUS_Pos: u32 = 11;
pub const SDIO_CLKCR_WIDBUS_Msk: u32 = 0x3 << SDIO_CLKCR_WIDBUS_Pos;
pub const SDIO_CLKCR_WIDBUS: u32 = SDIO_CLKCR_WIDBUS_Msk;
pub const SDIO_CLKCR_WIDBUS_0: u32 = 0x1 << SDIO_CLKCR_WIDBUS_Pos;
pub const SDIO_CLKCR_WIDBUS_1: u32 = 0x2 << SDIO_CLKCR_WIDBUS_Pos;
pub const SDIO_CLKCR_NEGEDGE_Pos: u32 = 13;
pub const SDIO_CLKCR_NEGEDGE_Msk: u32 = 0x1 << SDIO_CLKCR_NEGEDGE_Pos;
pub const SDIO_CLKCR_NEGEDGE: u32 = SDIO_CLKCR_NEGEDGE_Msk;
pub const SDIO_CLKCR_HWFC_EN_Pos: u32 = 14;
pub const SDIO_CLKCR_HWFC_EN_Msk: u32 = 0x1 << SDIO_CLKCR_HWFC_EN_Pos;
pub const SDIO_CLKCR_HWFC_EN: u32 = SDIO_CLKCR_HWFC_EN_Msk;
pub const SDIO_ARG_CMDARG_Pos: u32 = 0;
pub const SDIO_ARG_CMDARG_Msk: u32 = 0xFFFFFFFF << SDIO_ARG_CMDARG_Pos;
pub const SDIO_ARG_CMDARG: u32 = SDIO_ARG_CMDARG_Msk;
pub const SDIO_CMD_CMDINDEX_Pos: u32 = 0;
pub const SDIO_CMD_CMDINDEX_Msk: u32 = 0x3F << SDIO_CMD_CMDINDEX_Pos;
pub const SDIO_CMD_CMDINDEX: u32 = SDIO_CMD_CMDINDEX_Msk;
pub const SDIO_CMD_WAITRESP_Pos: u32 = 6;
pub const SDIO_CMD_WAITRESP_Msk: u32 = 0x3 << SDIO_CMD_WAITRESP_Pos;
pub const SDIO_CMD_WAITRESP: u32 = SDIO_CMD_WAITRESP_Msk;
pub const SDIO_CMD_WAITRESP_0: u32 = 0x1 << SDIO_CMD_WAITRESP_Pos;
pub const SDIO_CMD_WAITRESP_1: u32 = 0x2 << SDIO_CMD_WAITRESP_Pos;
pub const SDIO_CMD_WAITINT_Pos: u32 = 8;
pub const SDIO_CMD_WAITINT_Msk: u32 = 0x1 << SDIO_CMD_WAITINT_Pos;
pub const SDIO_CMD_WAITINT: u32 = SDIO_CMD_WAITINT_Msk;
pub const SDIO_CMD_WAITPEND_Pos: u32 = 9;
pub const SDIO_CMD_WAITPEND_Msk: u32 = 0x1 << SDIO_CMD_WAITPEND_Pos;
pub const SDIO_CMD_WAITPEND: u32 = SDIO_CMD_WAITPEND_Msk;
pub const SDIO_CMD_CPSMEN_Pos: u32 = 10;
pub const SDIO_CMD_CPSMEN_Msk: u32 = 0x1 << SDIO_CMD_CPSMEN_Pos;
pub const SDIO_CMD_CPSMEN: u32 = SDIO_CMD_CPSMEN_Msk;
pub const SDIO_CMD_SDIOSUSPEND_Pos: u32 = 11;
pub const SDIO_CMD_SDIOSUSPEND_Msk: u32 = 0x1 << SDIO_CMD_SDIOSUSPEND_Pos;
pub const SDIO_CMD_SDIOSUSPEND: u32 = SDIO_CMD_SDIOSUSPEND_Msk;
pub const SDIO_CMD_ENCMDCOMPL_Pos: u32 = 12;
pub const SDIO_CMD_ENCMDCOMPL_Msk: u32 = 0x1 << SDIO_CMD_ENCMDCOMPL_Pos;
pub const SDIO_CMD_ENCMDCOMPL: u32 = SDIO_CMD_ENCMDCOMPL_Msk;
pub const SDIO_CMD_NIEN_Pos: u32 = 13;
pub const SDIO_CMD_NIEN_Msk: u32 = 0x1 << SDIO_CMD_NIEN_Pos;
pub const SDIO_CMD_NIEN: u32 = SDIO_CMD_NIEN_Msk;
pub const SDIO_CMD_CEATACMD_Pos: u32 = 14;
pub const SDIO_CMD_CEATACMD_Msk: u32 = 0x1 << SDIO_CMD_CEATACMD_Pos;
pub const SDIO_CMD_CEATACMD: u32 = SDIO_CMD_CEATACMD_Msk;
pub const SDIO_RESPCMD_RESPCMD_Pos: u32 = 0;
pub const SDIO_RESPCMD_RESPCMD_Msk: u32 = 0x3F << SDIO_RESPCMD_RESPCMD_Pos;
pub const SDIO_RESPCMD_RESPCMD: u32 = SDIO_RESPCMD_RESPCMD_Msk;
pub const SDIO_RESP0_CARDSTATUS0_Pos: u32 = 0;
pub const SDIO_RESP0_CARDSTATUS0_Msk: u32 = 0xFFFFFFFF << SDIO_RESP0_CARDSTATUS0_Pos;
pub const SDIO_RESP0_CARDSTATUS0: u32 = SDIO_RESP0_CARDSTATUS0_Msk;
pub const SDIO_RESP1_CARDSTATUS1_Pos: u32 = 0;
pub const SDIO_RESP1_CARDSTATUS1_Msk: u32 = 0xFFFFFFFF << SDIO_RESP1_CARDSTATUS1_Pos;
pub const SDIO_RESP1_CARDSTATUS1: u32 = SDIO_RESP1_CARDSTATUS1_Msk;
pub const SDIO_RESP2_CARDSTATUS2_Pos: u32 = 0;
pub const SDIO_RESP2_CARDSTATUS2_Msk: u32 = 0xFFFFFFFF << SDIO_RESP2_CARDSTATUS2_Pos;
pub const SDIO_RESP2_CARDSTATUS2: u32 = SDIO_RESP2_CARDSTATUS2_Msk;
pub const SDIO_RESP3_CARDSTATUS3_Pos: u32 = 0;
pub const SDIO_RESP3_CARDSTATUS3_Msk: u32 = 0xFFFFFFFF << SDIO_RESP3_CARDSTATUS3_Pos;
pub const SDIO_RESP3_CARDSTATUS3: u32 = SDIO_RESP3_CARDSTATUS3_Msk;
pub const SDIO_RESP4_CARDSTATUS4_Pos: u32 = 0;
pub const SDIO_RESP4_CARDSTATUS4_Msk: u32 = 0xFFFFFFFF << SDIO_RESP4_CARDSTATUS4_Pos;
pub const SDIO_RESP4_CARDSTATUS4: u32 = SDIO_RESP4_CARDSTATUS4_Msk;
pub const SDIO_DTIMER_DATATIME_Pos: u32 = 0;
pub const SDIO_DTIMER_DATATIME_Msk: u32 = 0xFFFFFFFF << SDIO_DTIMER_DATATIME_Pos;
pub const SDIO_DTIMER_DATATIME: u32 = SDIO_DTIMER_DATATIME_Msk;
pub const SDIO_DLEN_DATALENGTH_Pos: u32 = 0;
pub const SDIO_DLEN_DATALENGTH_Msk: u32 = 0x1FFFFFF << SDIO_DLEN_DATALENGTH_Pos;
pub const SDIO_DLEN_DATALENGTH: u32 = SDIO_DLEN_DATALENGTH_Msk;
pub const SDIO_DCTRL_DTEN_Pos: u32 = 0;
pub const SDIO_DCTRL_DTEN_Msk: u32 = 0x1 << SDIO_DCTRL_DTEN_Pos;
pub const SDIO_DCTRL_DTEN: u32 = SDIO_DCTRL_DTEN_Msk;
pub const SDIO_DCTRL_DTDIR_Pos: u32 = 1;
pub const SDIO_DCTRL_DTDIR_Msk: u32 = 0x1 << SDIO_DCTRL_DTDIR_Pos;
pub const SDIO_DCTRL_DTDIR: u32 = SDIO_DCTRL_DTDIR_Msk;
pub const SDIO_DCTRL_DTMODE_Pos: u32 = 2;
pub const SDIO_DCTRL_DTMODE_Msk: u32 = 0x1 << SDIO_DCTRL_DTMODE_Pos;
pub const SDIO_DCTRL_DTMODE: u32 = SDIO_DCTRL_DTMODE_Msk;
pub const SDIO_DCTRL_DMAEN_Pos: u32 = 3;
pub const SDIO_DCTRL_DMAEN_Msk: u32 = 0x1 << SDIO_DCTRL_DMAEN_Pos;
pub const SDIO_DCTRL_DMAEN: u32 = SDIO_DCTRL_DMAEN_Msk;
pub const SDIO_DCTRL_DBLOCKSIZE_Pos: u32 = 4;
pub const SDIO_DCTRL_DBLOCKSIZE_Msk: u32 = 0xF << SDIO_DCTRL_DBLOCKSIZE_Pos;
pub const SDIO_DCTRL_DBLOCKSIZE: u32 = SDIO_DCTRL_DBLOCKSIZE_Msk;
pub const SDIO_DCTRL_DBLOCKSIZE_0: u32 = 0x1 << SDIO_DCTRL_DBLOCKSIZE_Pos;
pub const SDIO_DCTRL_DBLOCKSIZE_1: u32 = 0x2 << SDIO_DCTRL_DBLOCKSIZE_Pos;
pub const SDIO_DCTRL_DBLOCKSIZE_2: u32 = 0x4 << SDIO_DCTRL_DBLOCKSIZE_Pos;
pub const SDIO_DCTRL_DBLOCKSIZE_3: u32 = 0x8 << SDIO_DCTRL_DBLOCKSIZE_Pos;
pub const SDIO_DCTRL_RWSTART_Pos: u32 = 8;
pub const SDIO_DCTRL_RWSTART_Msk: u32 = 0x1 << SDIO_DCTRL_RWSTART_Pos;
pub const SDIO_DCTRL_RWSTART: u32 = SDIO_DCTRL_RWSTART_Msk;
pub const SDIO_DCTRL_RWSTOP_Pos: u32 = 9;
pub const SDIO_DCTRL_RWSTOP_Msk: u32 = 0x1 << SDIO_DCTRL_RWSTOP_Pos;
pub const SDIO_DCTRL_RWSTOP: u32 = SDIO_DCTRL_RWSTOP_Msk;
pub const SDIO_DCTRL_RWMOD_Pos: u32 = 10;
pub const SDIO_DCTRL_RWMOD_Msk: u32 = 0x1 << SDIO_DCTRL_RWMOD_Pos;
pub const SDIO_DCTRL_RWMOD: u32 = SDIO_DCTRL_RWMOD_Msk;
pub const SDIO_DCTRL_SDIOEN_Pos: u32 = 11;
pub const SDIO_DCTRL_SDIOEN_Msk: u32 = 0x1 << SDIO_DCTRL_SDIOEN_Pos;
pub const SDIO_DCTRL_SDIOEN: u32 = SDIO_DCTRL_SDIOEN_Msk;
pub const SDIO_DCOUNT_DATACOUNT_Pos: u32 = 0;
pub const SDIO_DCOUNT_DATACOUNT_Msk: u32 = 0x1FFFFFF << SDIO_DCOUNT_DATACOUNT_Pos;
pub const SDIO_DCOUNT_DATACOUNT: u32 = SDIO_DCOUNT_DATACOUNT_Msk;
pub const SDIO_STA_CCRCFAIL_Pos: u32 = 0;
pub const SDIO_STA_CCRCFAIL_Msk: u32 = 0x1 << SDIO_STA_CCRCFAIL_Pos;
pub const SDIO_STA_CCRCFAIL: u32 = SDIO_STA_CCRCFAIL_Msk;
pub const SDIO_STA_DCRCFAIL_Pos: u32 = 1;
pub const SDIO_STA_DCRCFAIL_Msk: u32 = 0x1 << SDIO_STA_DCRCFAIL_Pos;
pub const SDIO_STA_DCRCFAIL: u32 = SDIO_STA_DCRCFAIL_Msk;
pub const SDIO_STA_CTIMEOUT_Pos: u32 = 2;
pub const SDIO_STA_CTIMEOUT_Msk: u32 = 0x1 << SDIO_STA_CTIMEOUT_Pos;
pub const SDIO_STA_CTIMEOUT: u32 = SDIO_STA_CTIMEOUT_Msk;
pub const SDIO_STA_DTIMEOUT_Pos: u32 = 3;
pub const SDIO_STA_DTIMEOUT_Msk: u32 = 0x1 << SDIO_STA_DTIMEOUT_Pos;
pub const SDIO_STA_DTIMEOUT: u32 = SDIO_STA_DTIMEOUT_Msk;
pub const SDIO_STA_TXUNDERR_Pos: u32 = 4;
pub const SDIO_STA_TXUNDERR_Msk: u32 = 0x1 << SDIO_STA_TXUNDERR_Pos;
pub const SDIO_STA_TXUNDERR: u32 = SDIO_STA_TXUNDERR_Msk;
pub const SDIO_STA_RXOVERR_Pos: u32 = 5;
pub const SDIO_STA_RXOVERR_Msk: u32 = 0x1 << SDIO_STA_RXOVERR_Pos;
pub const SDIO_STA_RXOVERR: u32 = SDIO_STA_RXOVERR_Msk;
pub const SDIO_STA_CMDREND_Pos: u32 = 6;
pub const SDIO_STA_CMDREND_Msk: u32 = 0x1 << SDIO_STA_CMDREND_Pos;
pub const SDIO_STA_CMDREND: u32 = SDIO_STA_CMDREND_Msk;
pub const SDIO_STA_CMDSENT_Pos: u32 = 7;
pub const SDIO_STA_CMDSENT_Msk: u32 = 0x1 << SDIO_STA_CMDSENT_Pos;
pub const SDIO_STA_CMDSENT: u32 = SDIO_STA_CMDSENT_Msk;
pub const SDIO_STA_DATAEND_Pos: u32 = 8;
pub const SDIO_STA_DATAEND_Msk: u32 = 0x1 << SDIO_STA_DATAEND_Pos;
pub const SDIO_STA_DATAEND: u32 = SDIO_STA_DATAEND_Msk;
pub const SDIO_STA_STBITERR_Pos: u32 = 9;
pub const SDIO_STA_STBITERR_Msk: u32 = 0x1 << SDIO_STA_STBITERR_Pos;
pub const SDIO_STA_STBITERR: u32 = SDIO_STA_STBITERR_Msk;
pub const SDIO_STA_DBCKEND_Pos: u32 = 10;
pub const SDIO_STA_DBCKEND_Msk: u32 = 0x1 << SDIO_STA_DBCKEND_Pos;
pub const SDIO_STA_DBCKEND: u32 = SDIO_STA_DBCKEND_Msk;
pub const SDIO_STA_CMDACT_Pos: u32 = 11;
pub const SDIO_STA_CMDACT_Msk: u32 = 0x1 << SDIO_STA_CMDACT_Pos;
pub const SDIO_STA_CMDACT: u32 = SDIO_STA_CMDACT_Msk;
pub const SDIO_STA_TXACT_Pos: u32 = 12;
pub const SDIO_STA_TXACT_Msk: u32 = 0x1 << SDIO_STA_TXACT_Pos;
pub const SDIO_STA_TXACT: u32 = SDIO_STA_TXACT_Msk;
pub const SDIO_STA_RXACT_Pos: u32 = 13;
pub const SDIO_STA_RXACT_Msk: u32 = 0x1 << SDIO_STA_RXACT_Pos;
pub const SDIO_STA_RXACT: u32 = SDIO_STA_RXACT_Msk;
pub const SDIO_STA_TXFIFOHE_Pos: u32 = 14;
pub const SDIO_STA_TXFIFOHE_Msk: u32 = 0x1 << SDIO_STA_TXFIFOHE_Pos;
pub const SDIO_STA_TXFIFOHE: u32 = SDIO_STA_TXFIFOHE_Msk;
pub const SDIO_STA_RXFIFOHF_Pos: u32 = 15;
pub const SDIO_STA_RXFIFOHF_Msk: u32 = 0x1 << SDIO_STA_RXFIFOHF_Pos;
pub const SDIO_STA_RXFIFOHF: u32 = SDIO_STA_RXFIFOHF_Msk;
pub const SDIO_STA_TXFIFOF_Pos: u32 = 16;
pub const SDIO_STA_TXFIFOF_Msk: u32 = 0x1 << SDIO_STA_TXFIFOF_Pos;
pub const SDIO_STA_TXFIFOF: u32 = SDIO_STA_TXFIFOF_Msk;
pub const SDIO_STA_RXFIFOF_Pos: u32 = 17;
pub const SDIO_STA_RXFIFOF_Msk: u32 = 0x1 << SDIO_STA_RXFIFOF_Pos;
pub const SDIO_STA_RXFIFOF: u32 = SDIO_STA_RXFIFOF_Msk;
pub const SDIO_STA_TXFIFOE_Pos: u32 = 18;
pub const SDIO_STA_TXFIFOE_Msk: u32 = 0x1 << SDIO_STA_TXFIFOE_Pos;
pub const SDIO_STA_TXFIFOE: u32 = SDIO_STA_TXFIFOE_Msk;
pub const SDIO_STA_RXFIFOE_Pos: u32 = 19;
pub const SDIO_STA_RXFIFOE_Msk: u32 = 0x1 << SDIO_STA_RXFIFOE_Pos;
pub const SDIO_STA_RXFIFOE: u32 = SDIO_STA_RXFIFOE_Msk;
pub const SDIO_STA_TXDAVL_Pos: u32 = 20;
pub const SDIO_STA_TXDAVL_Msk: u32 = 0x1 << SDIO_STA_TXDAVL_Pos;
pub const SDIO_STA_TXDAVL: u32 = SDIO_STA_TXDAVL_Msk;
pub const SDIO_STA_RXDAVL_Pos: u32 = 21;
pub const SDIO_STA_RXDAVL_Msk: u32 = 0x1 << SDIO_STA_RXDAVL_Pos;
pub const SDIO_STA_RXDAVL: u32 = SDIO_STA_RXDAVL_Msk;
pub const SDIO_STA_SDIOIT_Pos: u32 = 22;
pub const SDIO_STA_SDIOIT_Msk: u32 = 0x1 << SDIO_STA_SDIOIT_Pos;
pub const SDIO_STA_SDIOIT: u32 = SDIO_STA_SDIOIT_Msk;
pub const SDIO_STA_CEATAEND_Pos: u32 = 23;
pub const SDIO_STA_CEATAEND_Msk: u32 = 0x1 << SDIO_STA_CEATAEND_Pos;
pub const SDIO_STA_CEATAEND: u32 = SDIO_STA_CEATAEND_Msk;
pub const SDIO_ICR_CCRCFAILC_Pos: u32 = 0;
pub const SDIO_ICR_CCRCFAILC_Msk: u32 = 0x1 << SDIO_ICR_CCRCFAILC_Pos;
pub const SDIO_ICR_CCRCFAILC: u32 = SDIO_ICR_CCRCFAILC_Msk;
pub const SDIO_ICR_DCRCFAILC_Pos: u32 = 1;
pub const SDIO_ICR_DCRCFAILC_Msk: u32 = 0x1 << SDIO_ICR_DCRCFAILC_Pos;
pub const SDIO_ICR_DCRCFAILC: u32 = SDIO_ICR_DCRCFAILC_Msk;
pub const SDIO_ICR_CTIMEOUTC_Pos: u32 = 2;
pub const SDIO_ICR_CTIMEOUTC_Msk: u32 = 0x1 << SDIO_ICR_CTIMEOUTC_Pos;
pub const SDIO_ICR_CTIMEOUTC: u32 = SDIO_ICR_CTIMEOUTC_Msk;
pub const SDIO_ICR_DTIMEOUTC_Pos: u32 = 3;
pub const SDIO_ICR_DTIMEOUTC_Msk: u32 = 0x1 << SDIO_ICR_DTIMEOUTC_Pos;
pub const SDIO_ICR_DTIMEOUTC: u32 = SDIO_ICR_DTIMEOUTC_Msk;
pub const SDIO_ICR_TXUNDERRC_Pos: u32 = 4;
pub const SDIO_ICR_TXUNDERRC_Msk: u32 = 0x1 << SDIO_ICR_TXUNDERRC_Pos;
pub const SDIO_ICR_TXUNDERRC: u32 = SDIO_ICR_TXUNDERRC_Msk;
pub const SDIO_ICR_RXOVERRC_Pos: u32 = 5;
pub const SDIO_ICR_RXOVERRC_Msk: u32 = 0x1 << SDIO_ICR_RXOVERRC_Pos;
pub const SDIO_ICR_RXOVERRC: u32 = SDIO_ICR_RXOVERRC_Msk;
pub const SDIO_ICR_CMDRENDC_Pos: u32 = 6;
pub const SDIO_ICR_CMDRENDC_Msk: u32 = 0x1 << SDIO_ICR_CMDRENDC_Pos;
pub const SDIO_ICR_CMDRENDC: u32 = SDIO_ICR_CMDRENDC_Msk;
pub const SDIO_ICR_CMDSENTC_Pos: u32 = 7;
pub const SDIO_ICR_CMDSENTC_Msk: u32 = 0x1 << SDIO_ICR_CMDSENTC_Pos;
pub const SDIO_ICR_CMDSENTC: u32 = SDIO_ICR_CMDSENTC_Msk;
pub const SDIO_ICR_DATAENDC_Pos: u32 = 8;
pub const SDIO_ICR_DATAENDC_Msk: u32 = 0x1 << SDIO_ICR_DATAENDC_Pos;
pub const SDIO_ICR_DATAENDC: u32 = SDIO_ICR_DATAENDC_Msk;
pub const SDIO_ICR_STBITERRC_Pos: u32 = 9;
pub const SDIO_ICR_STBITERRC_Msk: u32 = 0x1 << SDIO_ICR_STBITERRC_Pos;
pub const SDIO_ICR_STBITERRC: u32 = SDIO_ICR_STBITERRC_Msk;
pub const SDIO_ICR_DBCKENDC_Pos: u32 = 10;
pub const SDIO_ICR_DBCKENDC_Msk: u32 = 0x1 << SDIO_ICR_DBCKENDC_Pos;
pub const SDIO_ICR_DBCKENDC: u32 = SDIO_ICR_DBCKENDC_Msk;
pub const SDIO_ICR_SDIOITC_Pos: u32 = 22;
pub const SDIO_ICR_SDIOITC_Msk: u32 = 0x1 << SDIO_ICR_SDIOITC_Pos;
pub const SDIO_ICR_SDIOITC: u32 = SDIO_ICR_SDIOITC_Msk;
pub const SDIO_ICR_CEATAENDC_Pos: u32 = 23;
pub const SDIO_ICR_CEATAENDC_Msk: u32 = 0x1 << SDIO_ICR_CEATAENDC_Pos;
pub const SDIO_ICR_CEATAENDC: u32 = SDIO_ICR_CEATAENDC_Msk;
pub const SDIO_MASK_CCRCFAILIE_Pos: u32 = 0;
pub const SDIO_MASK_CCRCFAILIE_Msk: u32 = 0x1 << SDIO_MASK_CCRCFAILIE_Pos;
pub const SDIO_MASK_CCRCFAILIE: u32 = SDIO_MASK_CCRCFAILIE_Msk;
pub const SDIO_MASK_DCRCFAILIE_Pos: u32 = 1;
pub const SDIO_MASK_DCRCFAILIE_Msk: u32 = 0x1 << SDIO_MASK_DCRCFAILIE_Pos;
pub const SDIO_MASK_DCRCFAILIE: u32 = SDIO_MASK_DCRCFAILIE_Msk;
pub const SDIO_MASK_CTIMEOUTIE_Pos: u32 = 2;
pub const SDIO_MASK_CTIMEOUTIE_Msk: u32 = 0x1 << SDIO_MASK_CTIMEOUTIE_Pos;
pub const SDIO_MASK_CTIMEOUTIE: u32 = SDIO_MASK_CTIMEOUTIE_Msk;
pub const SDIO_MASK_DTIMEOUTIE_Pos: u32 = 3;
pub const SDIO_MASK_DTIMEOUTIE_Msk: u32 = 0x1 << SDIO_MASK_DTIMEOUTIE_Pos;
pub const SDIO_MASK_DTIMEOUTIE: u32 = SDIO_MASK_DTIMEOUTIE_Msk;
pub const SDIO_MASK_TXUNDERRIE_Pos: u32 = 4;
pub const SDIO_MASK_TXUNDERRIE_Msk: u32 = 0x1 << SDIO_MASK_TXUNDERRIE_Pos;
pub const SDIO_MASK_TXUNDERRIE: u32 = SDIO_MASK_TXUNDERRIE_Msk;
pub const SDIO_MASK_RXOVERRIE_Pos: u32 = 5;
pub const SDIO_MASK_RXOVERRIE_Msk: u32 = 0x1 << SDIO_MASK_RXOVERRIE_Pos;
pub const SDIO_MASK_RXOVERRIE: u32 = SDIO_MASK_RXOVERRIE_Msk;
pub const SDIO_MASK_CMDRENDIE_Pos: u32 = 6;
pub const SDIO_MASK_CMDRENDIE_Msk: u32 = 0x1 << SDIO_MASK_CMDRENDIE_Pos;
pub const SDIO_MASK_CMDRENDIE: u32 = SDIO_MASK_CMDRENDIE_Msk;
pub const SDIO_MASK_CMDSENTIE_Pos: u32 = 7;
pub const SDIO_MASK_CMDSENTIE_Msk: u32 = 0x1 << SDIO_MASK_CMDSENTIE_Pos;
pub const SDIO_MASK_CMDSENTIE: u32 = SDIO_MASK_CMDSENTIE_Msk;
pub const SDIO_MASK_DATAENDIE_Pos: u32 = 8;
pub const SDIO_MASK_DATAENDIE_Msk: u32 = 0x1 << SDIO_MASK_DATAENDIE_Pos;
pub const SDIO_MASK_DATAENDIE: u32 = SDIO_MASK_DATAENDIE_Msk;
pub const SDIO_MASK_STBITERRIE_Pos: u32 = 9;
pub const SDIO_MASK_STBITERRIE_Msk: u32 = 0x1 << SDIO_MASK_STBITERRIE_Pos;
pub const SDIO_MASK_STBITERRIE: u32 = SDIO_MASK_STBITERRIE_Msk;
pub const SDIO_MASK_DBCKENDIE_Pos: u32 = 10;
pub const SDIO_MASK_DBCKENDIE_Msk: u32 = 0x1 << SDIO_MASK_DBCKENDIE_Pos;
pub const SDIO_MASK_DBCKENDIE: u32 = SDIO_MASK_DBCKENDIE_Msk;
pub const SDIO_MASK_CMDACTIE_Pos: u32 = 11;
pub const SDIO_MASK_CMDACTIE_Msk: u32 = 0x1 << SDIO_MASK_CMDACTIE_Pos;
pub const SDIO_MASK_CMDACTIE: u32 = SDIO_MASK_CMDACTIE_Msk;
pub const SDIO_MASK_TXACTIE_Pos: u32 = 12;
pub const SDIO_MASK_TXACTIE_Msk: u32 = 0x1 << SDIO_MASK_TXACTIE_Pos;
pub const SDIO_MASK_TXACTIE: u32 = SDIO_MASK_TXACTIE_Msk;
pub const SDIO_MASK_RXACTIE_Pos: u32 = 13;
pub const SDIO_MASK_RXACTIE_Msk: u32 = 0x1 << SDIO_MASK_RXACTIE_Pos;
pub const SDIO_MASK_RXACTIE: u32 = SDIO_MASK_RXACTIE_Msk;
pub const SDIO_MASK_TXFIFOHEIE_Pos: u32 = 14;
pub const SDIO_MASK_TXFIFOHEIE_Msk: u32 = 0x1 << SDIO_MASK_TXFIFOHEIE_Pos;
pub const SDIO_MASK_TXFIFOHEIE: u32 = SDIO_MASK_TXFIFOHEIE_Msk;
pub const SDIO_MASK_RXFIFOHFIE_Pos: u32 = 15;
pub const SDIO_MASK_RXFIFOHFIE_Msk: u32 = 0x1 << SDIO_MASK_RXFIFOHFIE_Pos;
pub const SDIO_MASK_RXFIFOHFIE: u32 = SDIO_MASK_RXFIFOHFIE_Msk;
pub const SDIO_MASK_TXFIFOFIE_Pos: u32 = 16;
pub const SDIO_MASK_TXFIFOFIE_Msk: u32 = 0x1 << SDIO_MASK_TXFIFOFIE_Pos;
pub const SDIO_MASK_TXFIFOFIE: u32 = SDIO_MASK_TXFIFOFIE_Msk;
pub const SDIO_MASK_RXFIFOFIE_Pos: u32 = 17;
pub const SDIO_MASK_RXFIFOFIE_Msk: u32 = 0x1 << SDIO_MASK_RXFIFOFIE_Pos;
pub const SDIO_MASK_RXFIFOFIE: u32 = SDIO_MASK_RXFIFOFIE_Msk;
pub const SDIO_MASK_TXFIFOEIE_Pos: u32 = 18;
pub const SDIO_MASK_TXFIFOEIE_Msk: u32 = 0x1 << SDIO_MASK_TXFIFOEIE_Pos;
pub const SDIO_MASK_TXFIFOEIE: u32 = SDIO_MASK_TXFIFOEIE_Msk;
pub const SDIO_MASK_RXFIFOEIE_Pos: u32 = 19;
pub const SDIO_MASK_RXFIFOEIE_Msk: u32 = 0x1 << SDIO_MASK_RXFIFOEIE_Pos;
pub const SDIO_MASK_RXFIFOEIE: u32 = SDIO_MASK_RXFIFOEIE_Msk;
pub const SDIO_MASK_TXDAVLIE_Pos: u32 = 20;
pub const SDIO_MASK_TXDAVLIE_Msk: u32 = 0x1 << SDIO_MASK_TXDAVLIE_Pos;
pub const SDIO_MASK_TXDAVLIE: u32 = SDIO_MASK_TXDAVLIE_Msk;
pub const SDIO_MASK_RXDAVLIE_Pos: u32 = 21;
pub const SDIO_MASK_RXDAVLIE_Msk: u32 = 0x1 << SDIO_MASK_RXDAVLIE_Pos;
pub const SDIO_MASK_RXDAVLIE: u32 = SDIO_MASK_RXDAVLIE_Msk;
pub const SDIO_MASK_SDIOITIE_Pos: u32 = 22;
pub const SDIO_MASK_SDIOITIE_Msk: u32 = 0x1 << SDIO_MASK_SDIOITIE_Pos;
pub const SDIO_MASK_SDIOITIE: u32 = SDIO_MASK_SDIOITIE_Msk;
pub const SDIO_MASK_CEATAENDIE_Pos: u32 = 23;
pub const SDIO_MASK_CEATAENDIE_Msk: u32 = 0x1 << SDIO_MASK_CEATAENDIE_Pos;
pub const SDIO_MASK_CEATAENDIE: u32 = SDIO_MASK_CEATAENDIE_Msk;
pub const SDIO_FIFOCNT_FIFOCOUNT_Pos: u32 = 0;
pub const SDIO_FIFOCNT_FIFOCOUNT_Msk: u32 = 0xFFFFFF << SDIO_FIFOCNT_FIFOCOUNT_Pos;
pub const SDIO_FIFOCNT_FIFOCOUNT: u32 = SDIO_FIFOCNT_FIFOCOUNT_Msk;
pub const SDIO_FIFO_FIFODATA_Pos: u32 = 0;
pub const SDIO_FIFO_FIFODATA_Msk: u32 = 0xFFFFFFFF << SDIO_FIFO_FIFODATA_Pos;
pub const SDIO_FIFO_FIFODATA: u32 = SDIO_FIFO_FIFODATA_Msk;
pub const SPI_CR1_CPHA_Pos: u32 = 0;
pub const SPI_CR1_CPHA_Msk: u32 = 0x1 << SPI_CR1_CPHA_Pos;
pub const SPI_CR1_CPHA: u32 = SPI_CR1_CPHA_Msk;
pub const SPI_CR1_CPOL_Pos: u32 = 1;
pub const SPI_CR1_CPOL_Msk: u32 = 0x1 << SPI_CR1_CPOL_Pos;
pub const SPI_CR1_CPOL: u32 = SPI_CR1_CPOL_Msk;
pub const SPI_CR1_MSTR_Pos: u32 = 2;
pub const SPI_CR1_MSTR_Msk: u32 = 0x1 << SPI_CR1_MSTR_Pos;
pub const SPI_CR1_MSTR: u32 = SPI_CR1_MSTR_Msk;
pub const SPI_CR1_BR_Pos: u32 = 3;
pub const SPI_CR1_BR_Msk: u32 = 0x7 << SPI_CR1_BR_Pos;
pub const SPI_CR1_BR: u32 = SPI_CR1_BR_Msk;
pub const SPI_CR1_BR_0: u32 = 0x1 << SPI_CR1_BR_Pos;
pub const SPI_CR1_BR_1: u32 = 0x2 << SPI_CR1_BR_Pos;
pub const SPI_CR1_BR_2: u32 = 0x4 << SPI_CR1_BR_Pos;
pub const SPI_CR1_SPE_Pos: u32 = 6;
pub const SPI_CR1_SPE_Msk: u32 = 0x1 << SPI_CR1_SPE_Pos;
pub const SPI_CR1_SPE: u32 = SPI_CR1_SPE_Msk;
pub const SPI_CR1_LSBFIRST_Pos: u32 = 7;
pub const SPI_CR1_LSBFIRST_Msk: u32 = 0x1 << SPI_CR1_LSBFIRST_Pos;
pub const SPI_CR1_LSBFIRST: u32 = SPI_CR1_LSBFIRST_Msk;
pub const SPI_CR1_SSI_Pos: u32 = 8;
pub const SPI_CR1_SSI_Msk: u32 = 0x1 << SPI_CR1_SSI_Pos;
pub const SPI_CR1_SSI: u32 = SPI_CR1_SSI_Msk;
pub const SPI_CR1_SSM_Pos: u32 = 9;
pub const SPI_CR1_SSM_Msk: u32 = 0x1 << SPI_CR1_SSM_Pos;
pub const SPI_CR1_SSM: u32 = SPI_CR1_SSM_Msk;
pub const SPI_CR1_RXONLY_Pos: u32 = 10;
pub const SPI_CR1_RXONLY_Msk: u32 = 0x1 << SPI_CR1_RXONLY_Pos;
pub const SPI_CR1_RXONLY: u32 = SPI_CR1_RXONLY_Msk;
pub const SPI_CR1_DFF_Pos: u32 = 11;
pub const SPI_CR1_DFF_Msk: u32 = 0x1 << SPI_CR1_DFF_Pos;
pub const SPI_CR1_DFF: u32 = SPI_CR1_DFF_Msk;
pub const SPI_CR1_CRCNEXT_Pos: u32 = 12;
pub const SPI_CR1_CRCNEXT_Msk: u32 = 0x1 << SPI_CR1_CRCNEXT_Pos;
pub const SPI_CR1_CRCNEXT: u32 = SPI_CR1_CRCNEXT_Msk;
pub const SPI_CR1_CRCEN_Pos: u32 = 13;
pub const SPI_CR1_CRCEN_Msk: u32 = 0x1 << SPI_CR1_CRCEN_Pos;
pub const SPI_CR1_CRCEN: u32 = SPI_CR1_CRCEN_Msk;
pub const SPI_CR1_BIDIOE_Pos: u32 = 14;
pub const SPI_CR1_BIDIOE_Msk: u32 = 0x1 << SPI_CR1_BIDIOE_Pos;
pub const SPI_CR1_BIDIOE: u32 = SPI_CR1_BIDIOE_Msk;
pub const SPI_CR1_BIDIMODE_Pos: u32 = 15;
pub const SPI_CR1_BIDIMODE_Msk: u32 = 0x1 << SPI_CR1_BIDIMODE_Pos;
pub const SPI_CR1_BIDIMODE: u32 = SPI_CR1_BIDIMODE_Msk;
pub const SPI_CR2_RXDMAEN_Pos: u32 = 0;
pub const SPI_CR2_RXDMAEN_Msk: u32 = 0x1 << SPI_CR2_RXDMAEN_Pos;
pub const SPI_CR2_RXDMAEN: u32 = SPI_CR2_RXDMAEN_Msk;
pub const SPI_CR2_TXDMAEN_Pos: u32 = 1;
pub const SPI_CR2_TXDMAEN_Msk: u32 = 0x1 << SPI_CR2_TXDMAEN_Pos;
pub const SPI_CR2_TXDMAEN: u32 = SPI_CR2_TXDMAEN_Msk;
pub const SPI_CR2_SSOE_Pos: u32 = 2;
pub const SPI_CR2_SSOE_Msk: u32 = 0x1 << SPI_CR2_SSOE_Pos;
pub const SPI_CR2_SSOE: u32 = SPI_CR2_SSOE_Msk;
pub const SPI_CR2_FRF_Pos: u32 = 4;
pub const SPI_CR2_FRF_Msk: u32 = 0x1 << SPI_CR2_FRF_Pos;
pub const SPI_CR2_FRF: u32 = SPI_CR2_FRF_Msk;
pub const SPI_CR2_ERRIE_Pos: u32 = 5;
pub const SPI_CR2_ERRIE_Msk: u32 = 0x1 << SPI_CR2_ERRIE_Pos;
pub const SPI_CR2_ERRIE: u32 = SPI_CR2_ERRIE_Msk;
pub const SPI_CR2_RXNEIE_Pos: u32 = 6;
pub const SPI_CR2_RXNEIE_Msk: u32 = 0x1 << SPI_CR2_RXNEIE_Pos;
pub const SPI_CR2_RXNEIE: u32 = SPI_CR2_RXNEIE_Msk;
pub const SPI_CR2_TXEIE_Pos: u32 = 7;
pub const SPI_CR2_TXEIE_Msk: u32 = 0x1 << SPI_CR2_TXEIE_Pos;
pub const SPI_CR2_TXEIE: u32 = SPI_CR2_TXEIE_Msk;
pub const SPI_SR_RXNE_Pos: u32 = 0;
pub const SPI_SR_RXNE_Msk: u32 = 0x1 << SPI_SR_RXNE_Pos;
pub const SPI_SR_RXNE: u32 = SPI_SR_RXNE_Msk;
pub const SPI_SR_TXE_Pos: u32 = 1;
pub const SPI_SR_TXE_Msk: u32 = 0x1 << SPI_SR_TXE_Pos;
pub const SPI_SR_TXE: u32 = SPI_SR_TXE_Msk;
pub const SPI_SR_CHSIDE_Pos: u32 = 2;
pub const SPI_SR_CHSIDE_Msk: u32 = 0x1 << SPI_SR_CHSIDE_Pos;
pub const SPI_SR_CHSIDE: u32 = SPI_SR_CHSIDE_Msk;
pub const SPI_SR_UDR_Pos: u32 = 3;
pub const SPI_SR_UDR_Msk: u32 = 0x1 << SPI_SR_UDR_Pos;
pub const SPI_SR_UDR: u32 = SPI_SR_UDR_Msk;
pub const SPI_SR_CRCERR_Pos: u32 = 4;
pub const SPI_SR_CRCERR_Msk: u32 = 0x1 << SPI_SR_CRCERR_Pos;
pub const SPI_SR_CRCERR: u32 = SPI_SR_CRCERR_Msk;
pub const SPI_SR_MODF_Pos: u32 = 5;
pub const SPI_SR_MODF_Msk: u32 = 0x1 << SPI_SR_MODF_Pos;
pub const SPI_SR_MODF: u32 = SPI_SR_MODF_Msk;
pub const SPI_SR_OVR_Pos: u32 = 6;
pub const SPI_SR_OVR_Msk: u32 = 0x1 << SPI_SR_OVR_Pos;
pub const SPI_SR_OVR: u32 = SPI_SR_OVR_Msk;
pub const SPI_SR_BSY_Pos: u32 = 7;
pub const SPI_SR_BSY_Msk: u32 = 0x1 << SPI_SR_BSY_Pos;
pub const SPI_SR_BSY: u32 = SPI_SR_BSY_Msk;
pub const SPI_SR_FRE_Pos: u32 = 8;
pub const SPI_SR_FRE_Msk: u32 = 0x1 << SPI_SR_FRE_Pos;
pub const SPI_SR_FRE: u32 = SPI_SR_FRE_Msk;
pub const SPI_DR_DR_Pos: u32 = 0;
pub const SPI_DR_DR_Msk: u32 = 0xFFFF << SPI_DR_DR_Pos;
pub const SPI_DR_DR: u32 = SPI_DR_DR_Msk;
pub const SPI_CRCPR_CRCPOLY_Pos: u32 = 0;
pub const SPI_CRCPR_CRCPOLY_Msk: u32 = 0xFFFF << SPI_CRCPR_CRCPOLY_Pos;
pub const SPI_CRCPR_CRCPOLY: u32 = SPI_CRCPR_CRCPOLY_Msk;
pub const SPI_RXCRCR_RXCRC_Pos: u32 = 0;
pub const SPI_RXCRCR_RXCRC_Msk: u32 = 0xFFFF << SPI_RXCRCR_RXCRC_Pos;
pub const SPI_RXCRCR_RXCRC: u32 = SPI_RXCRCR_RXCRC_Msk;
pub const SPI_TXCRCR_TXCRC_Pos: u32 = 0;
pub const SPI_TXCRCR_TXCRC_Msk: u32 = 0xFFFF << SPI_TXCRCR_TXCRC_Pos;
pub const SPI_TXCRCR_TXCRC: u32 = SPI_TXCRCR_TXCRC_Msk;
pub const SPI_I2SCFGR_CHLEN_Pos: u32 = 0;
pub const SPI_I2SCFGR_CHLEN_Msk: u32 = 0x1 << SPI_I2SCFGR_CHLEN_Pos;
pub const SPI_I2SCFGR_CHLEN: u32 = SPI_I2SCFGR_CHLEN_Msk;
pub const SPI_I2SCFGR_DATLEN_Pos: u32 = 1;
pub const SPI_I2SCFGR_DATLEN_Msk: u32 = 0x3 << SPI_I2SCFGR_DATLEN_Pos;
pub const SPI_I2SCFGR_DATLEN: u32 = SPI_I2SCFGR_DATLEN_Msk;
pub const SPI_I2SCFGR_DATLEN_0: u32 = 0x1 << SPI_I2SCFGR_DATLEN_Pos;
pub const SPI_I2SCFGR_DATLEN_1: u32 = 0x2 << SPI_I2SCFGR_DATLEN_Pos;
pub const SPI_I2SCFGR_CKPOL_Pos: u32 = 3;
pub const SPI_I2SCFGR_CKPOL_Msk: u32 = 0x1 << SPI_I2SCFGR_CKPOL_Pos;
pub const SPI_I2SCFGR_CKPOL: u32 = SPI_I2SCFGR_CKPOL_Msk;
pub const SPI_I2SCFGR_I2SSTD_Pos: u32 = 4;
pub const SPI_I2SCFGR_I2SSTD_Msk: u32 = 0x3 << SPI_I2SCFGR_I2SSTD_Pos;
pub const SPI_I2SCFGR_I2SSTD: u32 = SPI_I2SCFGR_I2SSTD_Msk;
pub const SPI_I2SCFGR_I2SSTD_0: u32 = 0x1 << SPI_I2SCFGR_I2SSTD_Pos;
pub const SPI_I2SCFGR_I2SSTD_1: u32 = 0x2 << SPI_I2SCFGR_I2SSTD_Pos;
pub const SPI_I2SCFGR_PCMSYNC_Pos: u32 = 7;
pub const SPI_I2SCFGR_PCMSYNC_Msk: u32 = 0x1 << SPI_I2SCFGR_PCMSYNC_Pos;
pub const SPI_I2SCFGR_PCMSYNC: u32 = SPI_I2SCFGR_PCMSYNC_Msk;
pub const SPI_I2SCFGR_I2SCFG_Pos: u32 = 8;
pub const SPI_I2SCFGR_I2SCFG_Msk: u32 = 0x3 << SPI_I2SCFGR_I2SCFG_Pos;
pub const SPI_I2SCFGR_I2SCFG: u32 = SPI_I2SCFGR_I2SCFG_Msk;
pub const SPI_I2SCFGR_I2SCFG_0: u32 = 0x1 << SPI_I2SCFGR_I2SCFG_Pos;
pub const SPI_I2SCFGR_I2SCFG_1: u32 = 0x2 << SPI_I2SCFGR_I2SCFG_Pos;
pub const SPI_I2SCFGR_I2SE_Pos: u32 = 10;
pub const SPI_I2SCFGR_I2SE_Msk: u32 = 0x1 << SPI_I2SCFGR_I2SE_Pos;
pub const SPI_I2SCFGR_I2SE: u32 = SPI_I2SCFGR_I2SE_Msk;
pub const SPI_I2SCFGR_I2SMOD_Pos: u32 = 11;
pub const SPI_I2SCFGR_I2SMOD_Msk: u32 = 0x1 << SPI_I2SCFGR_I2SMOD_Pos;
pub const SPI_I2SCFGR_I2SMOD: u32 = SPI_I2SCFGR_I2SMOD_Msk;
pub const SPI_I2SPR_I2SDIV_Pos: u32 = 0;
pub const SPI_I2SPR_I2SDIV_Msk: u32 = 0xFF << SPI_I2SPR_I2SDIV_Pos;
pub const SPI_I2SPR_I2SDIV: u32 = SPI_I2SPR_I2SDIV_Msk;
pub const SPI_I2SPR_ODD_Pos: u32 = 8;
pub const SPI_I2SPR_ODD_Msk: u32 = 0x1 << SPI_I2SPR_ODD_Pos;
pub const SPI_I2SPR_ODD: u32 = SPI_I2SPR_ODD_Msk;
pub const SPI_I2SPR_MCKOE_Pos: u32 = 9;
pub const SPI_I2SPR_MCKOE_Msk: u32 = 0x1 << SPI_I2SPR_MCKOE_Pos;
pub const SPI_I2SPR_MCKOE: u32 = SPI_I2SPR_MCKOE_Msk;
pub const SYSCFG_MEMRMP_MEM_MODE_Pos: u32 = 0;
pub const SYSCFG_MEMRMP_MEM_MODE_Msk: u32 = 0x3 << SYSCFG_MEMRMP_MEM_MODE_Pos;
pub const SYSCFG_MEMRMP_MEM_MODE: u32 = SYSCFG_MEMRMP_MEM_MODE_Msk;
pub const SYSCFG_MEMRMP_MEM_MODE_0: u32 = 0x1 << SYSCFG_MEMRMP_MEM_MODE_Pos;
pub const SYSCFG_MEMRMP_MEM_MODE_1: u32 = 0x2 << SYSCFG_MEMRMP_MEM_MODE_Pos;
pub const SYSCFG_PMC_MII_RMII_SEL_Pos: u32 = 23;
pub const SYSCFG_PMC_MII_RMII_SEL_Msk: u32 = 0x1 << SYSCFG_PMC_MII_RMII_SEL_Pos;
pub const SYSCFG_PMC_MII_RMII_SEL: u32 = SYSCFG_PMC_MII_RMII_SEL_Msk;
pub const SYSCFG_PMC_MII_RMII: u32 = SYSCFG_PMC_MII_RMII_SEL;
pub const SYSCFG_EXTICR1_EXTI0_Pos: u32 = 0;
pub const SYSCFG_EXTICR1_EXTI0_Msk: u32 = 0xF << SYSCFG_EXTICR1_EXTI0_Pos;
pub const SYSCFG_EXTICR1_EXTI0: u32 = SYSCFG_EXTICR1_EXTI0_Msk;
pub const SYSCFG_EXTICR1_EXTI1_Pos: u32 = 4;
pub const SYSCFG_EXTICR1_EXTI1_Msk: u32 = 0xF << SYSCFG_EXTICR1_EXTI1_Pos;
pub const SYSCFG_EXTICR1_EXTI1: u32 = SYSCFG_EXTICR1_EXTI1_Msk;
pub const SYSCFG_EXTICR1_EXTI2_Pos: u32 = 8;
pub const SYSCFG_EXTICR1_EXTI2_Msk: u32 = 0xF << SYSCFG_EXTICR1_EXTI2_Pos;
pub const SYSCFG_EXTICR1_EXTI2: u32 = SYSCFG_EXTICR1_EXTI2_Msk;
pub const SYSCFG_EXTICR1_EXTI3_Pos: u32 = 12;
pub const SYSCFG_EXTICR1_EXTI3_Msk: u32 = 0xF << SYSCFG_EXTICR1_EXTI3_Pos;
pub const SYSCFG_EXTICR1_EXTI3: u32 = SYSCFG_EXTICR1_EXTI3_Msk;
pub const SYSCFG_EXTICR1_EXTI0_PA: u32 = 0x0000;
pub const SYSCFG_EXTICR1_EXTI0_PB: u32 = 0x0001;
pub const SYSCFG_EXTICR1_EXTI0_PC: u32 = 0x0002;
pub const SYSCFG_EXTICR1_EXTI0_PD: u32 = 0x0003;
pub const SYSCFG_EXTICR1_EXTI0_PE: u32 = 0x0004;
pub const SYSCFG_EXTICR1_EXTI0_PF: u32 = 0x0005;
pub const SYSCFG_EXTICR1_EXTI0_PG: u32 = 0x0006;
pub const SYSCFG_EXTICR1_EXTI0_PH: u32 = 0x0007;
pub const SYSCFG_EXTICR1_EXTI0_PI: u32 = 0x0008;
pub const SYSCFG_EXTICR1_EXTI1_PA: u32 = 0x0000;
pub const SYSCFG_EXTICR1_EXTI1_PB: u32 = 0x0010;
pub const SYSCFG_EXTICR1_EXTI1_PC: u32 = 0x0020;
pub const SYSCFG_EXTICR1_EXTI1_PD: u32 = 0x0030;
pub const SYSCFG_EXTICR1_EXTI1_PE: u32 = 0x0040;
pub const SYSCFG_EXTICR1_EXTI1_PF: u32 = 0x0050;
pub const SYSCFG_EXTICR1_EXTI1_PG: u32 = 0x0060;
pub const SYSCFG_EXTICR1_EXTI1_PH: u32 = 0x0070;
pub const SYSCFG_EXTICR1_EXTI1_PI: u32 = 0x0080;
pub const SYSCFG_EXTICR1_EXTI2_PA: u32 = 0x0000;
pub const SYSCFG_EXTICR1_EXTI2_PB: u32 = 0x0100;
pub const SYSCFG_EXTICR1_EXTI2_PC: u32 = 0x0200;
pub const SYSCFG_EXTICR1_EXTI2_PD: u32 = 0x0300;
pub const SYSCFG_EXTICR1_EXTI2_PE: u32 = 0x0400;
pub const SYSCFG_EXTICR1_EXTI2_PF: u32 = 0x0500;
pub const SYSCFG_EXTICR1_EXTI2_PG: u32 = 0x0600;
pub const SYSCFG_EXTICR1_EXTI2_PH: u32 = 0x0700;
pub const SYSCFG_EXTICR1_EXTI2_PI: u32 = 0x0800;
pub const SYSCFG_EXTICR1_EXTI3_PA: u32 = 0x0000;
pub const SYSCFG_EXTICR1_EXTI3_PB: u32 = 0x1000;
pub const SYSCFG_EXTICR1_EXTI3_PC: u32 = 0x2000;
pub const SYSCFG_EXTICR1_EXTI3_PD: u32 = 0x3000;
pub const SYSCFG_EXTICR1_EXTI3_PE: u32 = 0x4000;
pub const SYSCFG_EXTICR1_EXTI3_PF: u32 = 0x5000;
pub const SYSCFG_EXTICR1_EXTI3_PG: u32 = 0x6000;
pub const SYSCFG_EXTICR1_EXTI3_PH: u32 = 0x7000;
pub const SYSCFG_EXTICR1_EXTI3_PI: u32 = 0x8000;
pub const SYSCFG_EXTICR2_EXTI4_Pos: u32 = 0;
pub const SYSCFG_EXTICR2_EXTI4_Msk: u32 = 0xF << SYSCFG_EXTICR2_EXTI4_Pos;
pub const SYSCFG_EXTICR2_EXTI4: u32 = SYSCFG_EXTICR2_EXTI4_Msk;
pub const SYSCFG_EXTICR2_EXTI5_Pos: u32 = 4;
pub const SYSCFG_EXTICR2_EXTI5_Msk: u32 = 0xF << SYSCFG_EXTICR2_EXTI5_Pos;
pub const SYSCFG_EXTICR2_EXTI5: u32 = SYSCFG_EXTICR2_EXTI5_Msk;
pub const SYSCFG_EXTICR2_EXTI6_Pos: u32 = 8;
pub const SYSCFG_EXTICR2_EXTI6_Msk: u32 = 0xF << SYSCFG_EXTICR2_EXTI6_Pos;
pub const SYSCFG_EXTICR2_EXTI6: u32 = SYSCFG_EXTICR2_EXTI6_Msk;
pub const SYSCFG_EXTICR2_EXTI7_Pos: u32 = 12;
pub const SYSCFG_EXTICR2_EXTI7_Msk: u32 = 0xF << SYSCFG_EXTICR2_EXTI7_Pos;
pub const SYSCFG_EXTICR2_EXTI7: u32 = SYSCFG_EXTICR2_EXTI7_Msk;
pub const SYSCFG_EXTICR2_EXTI4_PA: u32 = 0x0000;
pub const SYSCFG_EXTICR2_EXTI4_PB: u32 = 0x0001;
pub const SYSCFG_EXTICR2_EXTI4_PC: u32 = 0x0002;
pub const SYSCFG_EXTICR2_EXTI4_PD: u32 = 0x0003;
pub const SYSCFG_EXTICR2_EXTI4_PE: u32 = 0x0004;
pub const SYSCFG_EXTICR2_EXTI4_PF: u32 = 0x0005;
pub const SYSCFG_EXTICR2_EXTI4_PG: u32 = 0x0006;
pub const SYSCFG_EXTICR2_EXTI4_PH: u32 = 0x0007;
pub const SYSCFG_EXTICR2_EXTI4_PI: u32 = 0x0008;
pub const SYSCFG_EXTICR2_EXTI5_PA: u32 = 0x0000;
pub const SYSCFG_EXTICR2_EXTI5_PB: u32 = 0x0010;
pub const SYSCFG_EXTICR2_EXTI5_PC: u32 = 0x0020;
pub const SYSCFG_EXTICR2_EXTI5_PD: u32 = 0x0030;
pub const SYSCFG_EXTICR2_EXTI5_PE: u32 = 0x0040;
pub const SYSCFG_EXTICR2_EXTI5_PF: u32 = 0x0050;
pub const SYSCFG_EXTICR2_EXTI5_PG: u32 = 0x0060;
pub const SYSCFG_EXTICR2_EXTI5_PH: u32 = 0x0070;
pub const SYSCFG_EXTICR2_EXTI5_PI: u32 = 0x0080;
pub const SYSCFG_EXTICR2_EXTI6_PA: u32 = 0x0000;
pub const SYSCFG_EXTICR2_EXTI6_PB: u32 = 0x0100;
pub const SYSCFG_EXTICR2_EXTI6_PC: u32 = 0x0200;
pub const SYSCFG_EXTICR2_EXTI6_PD: u32 = 0x0300;
pub const SYSCFG_EXTICR2_EXTI6_PE: u32 = 0x0400;
pub const SYSCFG_EXTICR2_EXTI6_PF: u32 = 0x0500;
pub const SYSCFG_EXTICR2_EXTI6_PG: u32 = 0x0600;
pub const SYSCFG_EXTICR2_EXTI6_PH: u32 = 0x0700;
pub const SYSCFG_EXTICR2_EXTI6_PI: u32 = 0x0800;
pub const SYSCFG_EXTICR2_EXTI7_PA: u32 = 0x0000;
pub const SYSCFG_EXTICR2_EXTI7_PB: u32 = 0x1000;
pub const SYSCFG_EXTICR2_EXTI7_PC: u32 = 0x2000;
pub const SYSCFG_EXTICR2_EXTI7_PD: u32 = 0x3000;
pub const SYSCFG_EXTICR2_EXTI7_PE: u32 = 0x4000;
pub const SYSCFG_EXTICR2_EXTI7_PF: u32 = 0x5000;
pub const SYSCFG_EXTICR2_EXTI7_PG: u32 = 0x6000;
pub const SYSCFG_EXTICR2_EXTI7_PH: u32 = 0x7000;
pub const SYSCFG_EXTICR2_EXTI7_PI: u32 = 0x8000;
pub const SYSCFG_EXTICR3_EXTI8_Pos: u32 = 0;
pub const SYSCFG_EXTICR3_EXTI8_Msk: u32 = 0xF << SYSCFG_EXTICR3_EXTI8_Pos;
pub const SYSCFG_EXTICR3_EXTI8: u32 = SYSCFG_EXTICR3_EXTI8_Msk;
pub const SYSCFG_EXTICR3_EXTI9_Pos: u32 = 4;
pub const SYSCFG_EXTICR3_EXTI9_Msk: u32 = 0xF << SYSCFG_EXTICR3_EXTI9_Pos;
pub const SYSCFG_EXTICR3_EXTI9: u32 = SYSCFG_EXTICR3_EXTI9_Msk;
pub const SYSCFG_EXTICR3_EXTI10_Pos: u32 = 8;
pub const SYSCFG_EXTICR3_EXTI10_Msk: u32 = 0xF << SYSCFG_EXTICR3_EXTI10_Pos;
pub const SYSCFG_EXTICR3_EXTI10: u32 = SYSCFG_EXTICR3_EXTI10_Msk;
pub const SYSCFG_EXTICR3_EXTI11_Pos: u32 = 12;
pub const SYSCFG_EXTICR3_EXTI11_Msk: u32 = 0xF << SYSCFG_EXTICR3_EXTI11_Pos;
pub const SYSCFG_EXTICR3_EXTI11: u32 = SYSCFG_EXTICR3_EXTI11_Msk;
pub const SYSCFG_EXTICR3_EXTI8_PA: u32 = 0x0000;
pub const SYSCFG_EXTICR3_EXTI8_PB: u32 = 0x0001;
pub const SYSCFG_EXTICR3_EXTI8_PC: u32 = 0x0002;
pub const SYSCFG_EXTICR3_EXTI8_PD: u32 = 0x0003;
pub const SYSCFG_EXTICR3_EXTI8_PE: u32 = 0x0004;
pub const SYSCFG_EXTICR3_EXTI8_PF: u32 = 0x0005;
pub const SYSCFG_EXTICR3_EXTI8_PG: u32 = 0x0006;
pub const SYSCFG_EXTICR3_EXTI8_PH: u32 = 0x0007;
pub const SYSCFG_EXTICR3_EXTI8_PI: u32 = 0x0008;
pub const SYSCFG_EXTICR3_EXTI9_PA: u32 = 0x0000;
pub const SYSCFG_EXTICR3_EXTI9_PB: u32 = 0x0010;
pub const SYSCFG_EXTICR3_EXTI9_PC: u32 = 0x0020;
pub const SYSCFG_EXTICR3_EXTI9_PD: u32 = 0x0030;
pub const SYSCFG_EXTICR3_EXTI9_PE: u32 = 0x0040;
pub const SYSCFG_EXTICR3_EXTI9_PF: u32 = 0x0050;
pub const SYSCFG_EXTICR3_EXTI9_PG: u32 = 0x0060;
pub const SYSCFG_EXTICR3_EXTI9_PH: u32 = 0x0070;
pub const SYSCFG_EXTICR3_EXTI9_PI: u32 = 0x0080;
pub const SYSCFG_EXTICR3_EXTI10_PA: u32 = 0x0000;
pub const SYSCFG_EXTICR3_EXTI10_PB: u32 = 0x0100;
pub const SYSCFG_EXTICR3_EXTI10_PC: u32 = 0x0200;
pub const SYSCFG_EXTICR3_EXTI10_PD: u32 = 0x0300;
pub const SYSCFG_EXTICR3_EXTI10_PE: u32 = 0x0400;
pub const SYSCFG_EXTICR3_EXTI10_PF: u32 = 0x0500;
pub const SYSCFG_EXTICR3_EXTI10_PG: u32 = 0x0600;
pub const SYSCFG_EXTICR3_EXTI10_PH: u32 = 0x0700;
pub const SYSCFG_EXTICR3_EXTI10_PI: u32 = 0x0800;
pub const SYSCFG_EXTICR3_EXTI11_PA: u32 = 0x0000;
pub const SYSCFG_EXTICR3_EXTI11_PB: u32 = 0x1000;
pub const SYSCFG_EXTICR3_EXTI11_PC: u32 = 0x2000;
pub const SYSCFG_EXTICR3_EXTI11_PD: u32 = 0x3000;
pub const SYSCFG_EXTICR3_EXTI11_PE: u32 = 0x4000;
pub const SYSCFG_EXTICR3_EXTI11_PF: u32 = 0x5000;
pub const SYSCFG_EXTICR3_EXTI11_PG: u32 = 0x6000;
pub const SYSCFG_EXTICR3_EXTI11_PH: u32 = 0x7000;
pub const SYSCFG_EXTICR3_EXTI11_PI: u32 = 0x8000;
pub const SYSCFG_EXTICR4_EXTI12_Pos: u32 = 0;
pub const SYSCFG_EXTICR4_EXTI12_Msk: u32 = 0xF << SYSCFG_EXTICR4_EXTI12_Pos;
pub const SYSCFG_EXTICR4_EXTI12: u32 = SYSCFG_EXTICR4_EXTI12_Msk;
pub const SYSCFG_EXTICR4_EXTI13_Pos: u32 = 4;
pub const SYSCFG_EXTICR4_EXTI13_Msk: u32 = 0xF << SYSCFG_EXTICR4_EXTI13_Pos;
pub const SYSCFG_EXTICR4_EXTI13: u32 = SYSCFG_EXTICR4_EXTI13_Msk;
pub const SYSCFG_EXTICR4_EXTI14_Pos: u32 = 8;
pub const SYSCFG_EXTICR4_EXTI14_Msk: u32 = 0xF << SYSCFG_EXTICR4_EXTI14_Pos;
pub const SYSCFG_EXTICR4_EXTI14: u32 = SYSCFG_EXTICR4_EXTI14_Msk;
pub const SYSCFG_EXTICR4_EXTI15_Pos: u32 = 12;
pub const SYSCFG_EXTICR4_EXTI15_Msk: u32 = 0xF << SYSCFG_EXTICR4_EXTI15_Pos;
pub const SYSCFG_EXTICR4_EXTI15: u32 = SYSCFG_EXTICR4_EXTI15_Msk;
pub const SYSCFG_EXTICR4_EXTI12_PA: u32 = 0x0000;
pub const SYSCFG_EXTICR4_EXTI12_PB: u32 = 0x0001;
pub const SYSCFG_EXTICR4_EXTI12_PC: u32 = 0x0002;
pub const SYSCFG_EXTICR4_EXTI12_PD: u32 = 0x0003;
pub const SYSCFG_EXTICR4_EXTI12_PE: u32 = 0x0004;
pub const SYSCFG_EXTICR4_EXTI12_PF: u32 = 0x0005;
pub const SYSCFG_EXTICR4_EXTI12_PG: u32 = 0x0006;
pub const SYSCFG_EXTICR4_EXTI12_PH: u32 = 0x0007;
pub const SYSCFG_EXTICR4_EXTI13_PA: u32 = 0x0000;
pub const SYSCFG_EXTICR4_EXTI13_PB: u32 = 0x0010;
pub const SYSCFG_EXTICR4_EXTI13_PC: u32 = 0x0020;
pub const SYSCFG_EXTICR4_EXTI13_PD: u32 = 0x0030;
pub const SYSCFG_EXTICR4_EXTI13_PE: u32 = 0x0040;
pub const SYSCFG_EXTICR4_EXTI13_PF: u32 = 0x0050;
pub const SYSCFG_EXTICR4_EXTI13_PG: u32 = 0x0060;
pub const SYSCFG_EXTICR4_EXTI13_PH: u32 = 0x0070;
pub const SYSCFG_EXTICR4_EXTI14_PA: u32 = 0x0000;
pub const SYSCFG_EXTICR4_EXTI14_PB: u32 = 0x0100;
pub const SYSCFG_EXTICR4_EXTI14_PC: u32 = 0x0200;
pub const SYSCFG_EXTICR4_EXTI14_PD: u32 = 0x0300;
pub const SYSCFG_EXTICR4_EXTI14_PE: u32 = 0x0400;
pub const SYSCFG_EXTICR4_EXTI14_PF: u32 = 0x0500;
pub const SYSCFG_EXTICR4_EXTI14_PG: u32 = 0x0600;
pub const SYSCFG_EXTICR4_EXTI14_PH: u32 = 0x0700;
pub const SYSCFG_EXTICR4_EXTI15_PA: u32 = 0x0000;
pub const SYSCFG_EXTICR4_EXTI15_PB: u32 = 0x1000;
pub const SYSCFG_EXTICR4_EXTI15_PC: u32 = 0x2000;
pub const SYSCFG_EXTICR4_EXTI15_PD: u32 = 0x3000;
pub const SYSCFG_EXTICR4_EXTI15_PE: u32 = 0x4000;
pub const SYSCFG_EXTICR4_EXTI15_PF: u32 = 0x5000;
pub const SYSCFG_EXTICR4_EXTI15_PG: u32 = 0x6000;
pub const SYSCFG_EXTICR4_EXTI15_PH: u32 = 0x7000;
pub const SYSCFG_CMPCR_CMP_PD_Pos: u32 = 0;
pub const SYSCFG_CMPCR_CMP_PD_Msk: u32 = 0x1 << SYSCFG_CMPCR_CMP_PD_Pos;
pub const SYSCFG_CMPCR_CMP_PD: u32 = SYSCFG_CMPCR_CMP_PD_Msk;
pub const SYSCFG_CMPCR_READY_Pos: u32 = 8;
pub const SYSCFG_CMPCR_READY_Msk: u32 = 0x1 << SYSCFG_CMPCR_READY_Pos;
pub const SYSCFG_CMPCR_READY: u32 = SYSCFG_CMPCR_READY_Msk;
pub const TIM_CR1_CEN_Pos: u32 = 0;
pub const TIM_CR1_CEN_Msk: u32 = 0x1 << TIM_CR1_CEN_Pos;
pub const TIM_CR1_CEN: u32 = TIM_CR1_CEN_Msk;
pub const TIM_CR1_UDIS_Pos: u32 = 1;
pub const TIM_CR1_UDIS_Msk: u32 = 0x1 << TIM_CR1_UDIS_Pos;
pub const TIM_CR1_UDIS: u32 = TIM_CR1_UDIS_Msk;
pub const TIM_CR1_URS_Pos: u32 = 2;
pub const TIM_CR1_URS_Msk: u32 = 0x1 << TIM_CR1_URS_Pos;
pub const TIM_CR1_URS: u32 = TIM_CR1_URS_Msk;
pub const TIM_CR1_OPM_Pos: u32 = 3;
pub const TIM_CR1_OPM_Msk: u32 = 0x1 << TIM_CR1_OPM_Pos;
pub const TIM_CR1_OPM: u32 = TIM_CR1_OPM_Msk;
pub const TIM_CR1_DIR_Pos: u32 = 4;
pub const TIM_CR1_DIR_Msk: u32 = 0x1 << TIM_CR1_DIR_Pos;
pub const TIM_CR1_DIR: u32 = TIM_CR1_DIR_Msk;
pub const TIM_CR1_CMS_Pos: u32 = 5;
pub const TIM_CR1_CMS_Msk: u32 = 0x3 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_CMS: u32 = TIM_CR1_CMS_Msk;
pub const TIM_CR1_CMS_0: u32 = 0x1 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_CMS_1: u32 = 0x2 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_ARPE_Pos: u32 = 7;
pub const TIM_CR1_ARPE_Msk: u32 = 0x1 << TIM_CR1_ARPE_Pos;
pub const TIM_CR1_ARPE: u32 = TIM_CR1_ARPE_Msk;
pub const TIM_CR1_CKD_Pos: u32 = 8;
pub const TIM_CR1_CKD_Msk: u32 = 0x3 << TIM_CR1_CKD_Pos;
pub const TIM_CR1_CKD: u32 = TIM_CR1_CKD_Msk;
pub const TIM_CR1_CKD_0: u32 = 0x1 << TIM_CR1_CKD_Pos;
pub const TIM_CR1_CKD_1: u32 = 0x2 << TIM_CR1_CKD_Pos;
pub const TIM_CR2_CCPC_Pos: u32 = 0;
pub const TIM_CR2_CCPC_Msk: u32 = 0x1 << TIM_CR2_CCPC_Pos;
pub const TIM_CR2_CCPC: u32 = TIM_CR2_CCPC_Msk;
pub const TIM_CR2_CCUS_Pos: u32 = 2;
pub const TIM_CR2_CCUS_Msk: u32 = 0x1 << TIM_CR2_CCUS_Pos;
pub const TIM_CR2_CCUS: u32 = TIM_CR2_CCUS_Msk;
pub const TIM_CR2_CCDS_Pos: u32 = 3;
pub const TIM_CR2_CCDS_Msk: u32 = 0x1 << TIM_CR2_CCDS_Pos;
pub const TIM_CR2_CCDS: u32 = TIM_CR2_CCDS_Msk;
pub const TIM_CR2_MMS_Pos: u32 = 4;
pub const TIM_CR2_MMS_Msk: u32 = 0x7 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS: u32 = TIM_CR2_MMS_Msk;
pub const TIM_CR2_MMS_0: u32 = 0x1 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS_1: u32 = 0x2 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS_2: u32 = 0x4 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_TI1S_Pos: u32 = 7;
pub const TIM_CR2_TI1S_Msk: u32 = 0x1 << TIM_CR2_TI1S_Pos;
pub const TIM_CR2_TI1S: u32 = TIM_CR2_TI1S_Msk;
pub const TIM_CR2_OIS1_Pos: u32 = 8;
pub const TIM_CR2_OIS1_Msk: u32 = 0x1 << TIM_CR2_OIS1_Pos;
pub const TIM_CR2_OIS1: u32 = TIM_CR2_OIS1_Msk;
pub const TIM_CR2_OIS1N_Pos: u32 = 9;
pub const TIM_CR2_OIS1N_Msk: u32 = 0x1 << TIM_CR2_OIS1N_Pos;
pub const TIM_CR2_OIS1N: u32 = TIM_CR2_OIS1N_Msk;
pub const TIM_CR2_OIS2_Pos: u32 = 10;
pub const TIM_CR2_OIS2_Msk: u32 = 0x1 << TIM_CR2_OIS2_Pos;
pub const TIM_CR2_OIS2: u32 = TIM_CR2_OIS2_Msk;
pub const TIM_CR2_OIS2N_Pos: u32 = 11;
pub const TIM_CR2_OIS2N_Msk: u32 = 0x1 << TIM_CR2_OIS2N_Pos;
pub const TIM_CR2_OIS2N: u32 = TIM_CR2_OIS2N_Msk;
pub const TIM_CR2_OIS3_Pos: u32 = 12;
pub const TIM_CR2_OIS3_Msk: u32 = 0x1 << TIM_CR2_OIS3_Pos;
pub const TIM_CR2_OIS3: u32 = TIM_CR2_OIS3_Msk;
pub const TIM_CR2_OIS3N_Pos: u32 = 13;
pub const TIM_CR2_OIS3N_Msk: u32 = 0x1 << TIM_CR2_OIS3N_Pos;
pub const TIM_CR2_OIS3N: u32 = TIM_CR2_OIS3N_Msk;
pub const TIM_CR2_OIS4_Pos: u32 = 14;
pub const TIM_CR2_OIS4_Msk: u32 = 0x1 << TIM_CR2_OIS4_Pos;
pub const TIM_CR2_OIS4: u32 = TIM_CR2_OIS4_Msk;
pub const TIM_SMCR_SMS_Pos: u32 = 0;
pub const TIM_SMCR_SMS_Msk: u32 = 0x7 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS: u32 = TIM_SMCR_SMS_Msk;
pub const TIM_SMCR_SMS_0: u32 = 0x1 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS_1: u32 = 0x2 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS_2: u32 = 0x4 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_TS_Pos: u32 = 4;
pub const TIM_SMCR_TS_Msk: u32 = 0x7 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS: u32 = TIM_SMCR_TS_Msk;
pub const TIM_SMCR_TS_0: u32 = 0x1 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_1: u32 = 0x2 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_2: u32 = 0x4 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_MSM_Pos: u32 = 7;
pub const TIM_SMCR_MSM_Msk: u32 = 0x1 << TIM_SMCR_MSM_Pos;
pub const TIM_SMCR_MSM: u32 = TIM_SMCR_MSM_Msk;
pub const TIM_SMCR_ETF_Pos: u32 = 8;
pub const TIM_SMCR_ETF_Msk: u32 = 0xF << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF: u32 = TIM_SMCR_ETF_Msk;
pub const TIM_SMCR_ETF_0: u32 = 0x1 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_1: u32 = 0x2 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_2: u32 = 0x4 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_3: u32 = 0x8 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETPS_Pos: u32 = 12;
pub const TIM_SMCR_ETPS_Msk: u32 = 0x3 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ETPS: u32 = TIM_SMCR_ETPS_Msk;
pub const TIM_SMCR_ETPS_0: u32 = 0x1 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ETPS_1: u32 = 0x2 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ECE_Pos: u32 = 14;
pub const TIM_SMCR_ECE_Msk: u32 = 0x1 << TIM_SMCR_ECE_Pos;
pub const TIM_SMCR_ECE: u32 = TIM_SMCR_ECE_Msk;
pub const TIM_SMCR_ETP_Pos: u32 = 15;
pub const TIM_SMCR_ETP_Msk: u32 = 0x1 << TIM_SMCR_ETP_Pos;
pub const TIM_SMCR_ETP: u32 = TIM_SMCR_ETP_Msk;
pub const TIM_DIER_UIE_Pos: u32 = 0;
pub const TIM_DIER_UIE_Msk: u32 = 0x1 << TIM_DIER_UIE_Pos;
pub const TIM_DIER_UIE: u32 = TIM_DIER_UIE_Msk;
pub const TIM_DIER_CC1IE_Pos: u32 = 1;
pub const TIM_DIER_CC1IE_Msk: u32 = 0x1 << TIM_DIER_CC1IE_Pos;
pub const TIM_DIER_CC1IE: u32 = TIM_DIER_CC1IE_Msk;
pub const TIM_DIER_CC2IE_Pos: u32 = 2;
pub const TIM_DIER_CC2IE_Msk: u32 = 0x1 << TIM_DIER_CC2IE_Pos;
pub const TIM_DIER_CC2IE: u32 = TIM_DIER_CC2IE_Msk;
pub const TIM_DIER_CC3IE_Pos: u32 = 3;
pub const TIM_DIER_CC3IE_Msk: u32 = 0x1 << TIM_DIER_CC3IE_Pos;
pub const TIM_DIER_CC3IE: u32 = TIM_DIER_CC3IE_Msk;
pub const TIM_DIER_CC4IE_Pos: u32 = 4;
pub const TIM_DIER_CC4IE_Msk: u32 = 0x1 << TIM_DIER_CC4IE_Pos;
pub const TIM_DIER_CC4IE: u32 = TIM_DIER_CC4IE_Msk;
pub const TIM_DIER_COMIE_Pos: u32 = 5;
pub const TIM_DIER_COMIE_Msk: u32 = 0x1 << TIM_DIER_COMIE_Pos;
pub const TIM_DIER_COMIE: u32 = TIM_DIER_COMIE_Msk;
pub const TIM_DIER_TIE_Pos: u32 = 6;
pub const TIM_DIER_TIE_Msk: u32 = 0x1 << TIM_DIER_TIE_Pos;
pub const TIM_DIER_TIE: u32 = TIM_DIER_TIE_Msk;
pub const TIM_DIER_BIE_Pos: u32 = 7;
pub const TIM_DIER_BIE_Msk: u32 = 0x1 << TIM_DIER_BIE_Pos;
pub const TIM_DIER_BIE: u32 = TIM_DIER_BIE_Msk;
pub const TIM_DIER_UDE_Pos: u32 = 8;
pub const TIM_DIER_UDE_Msk: u32 = 0x1 << TIM_DIER_UDE_Pos;
pub const TIM_DIER_UDE: u32 = TIM_DIER_UDE_Msk;
pub const TIM_DIER_CC1DE_Pos: u32 = 9;
pub const TIM_DIER_CC1DE_Msk: u32 = 0x1 << TIM_DIER_CC1DE_Pos;
pub const TIM_DIER_CC1DE: u32 = TIM_DIER_CC1DE_Msk;
pub const TIM_DIER_CC2DE_Pos: u32 = 10;
pub const TIM_DIER_CC2DE_Msk: u32 = 0x1 << TIM_DIER_CC2DE_Pos;
pub const TIM_DIER_CC2DE: u32 = TIM_DIER_CC2DE_Msk;
pub const TIM_DIER_CC3DE_Pos: u32 = 11;
pub const TIM_DIER_CC3DE_Msk: u32 = 0x1 << TIM_DIER_CC3DE_Pos;
pub const TIM_DIER_CC3DE: u32 = TIM_DIER_CC3DE_Msk;
pub const TIM_DIER_CC4DE_Pos: u32 = 12;
pub const TIM_DIER_CC4DE_Msk: u32 = 0x1 << TIM_DIER_CC4DE_Pos;
pub const TIM_DIER_CC4DE: u32 = TIM_DIER_CC4DE_Msk;
pub const TIM_DIER_COMDE_Pos: u32 = 13;
pub const TIM_DIER_COMDE_Msk: u32 = 0x1 << TIM_DIER_COMDE_Pos;
pub const TIM_DIER_COMDE: u32 = TIM_DIER_COMDE_Msk;
pub const TIM_DIER_TDE_Pos: u32 = 14;
pub const TIM_DIER_TDE_Msk: u32 = 0x1 << TIM_DIER_TDE_Pos;
pub const TIM_DIER_TDE: u32 = TIM_DIER_TDE_Msk;
pub const TIM_SR_UIF_Pos: u32 = 0;
pub const TIM_SR_UIF_Msk: u32 = 0x1 << TIM_SR_UIF_Pos;
pub const TIM_SR_UIF: u32 = TIM_SR_UIF_Msk;
pub const TIM_SR_CC1IF_Pos: u32 = 1;
pub const TIM_SR_CC1IF_Msk: u32 = 0x1 << TIM_SR_CC1IF_Pos;
pub const TIM_SR_CC1IF: u32 = TIM_SR_CC1IF_Msk;
pub const TIM_SR_CC2IF_Pos: u32 = 2;
pub const TIM_SR_CC2IF_Msk: u32 = 0x1 << TIM_SR_CC2IF_Pos;
pub const TIM_SR_CC2IF: u32 = TIM_SR_CC2IF_Msk;
pub const TIM_SR_CC3IF_Pos: u32 = 3;
pub const TIM_SR_CC3IF_Msk: u32 = 0x1 << TIM_SR_CC3IF_Pos;
pub const TIM_SR_CC3IF: u32 = TIM_SR_CC3IF_Msk;
pub const TIM_SR_CC4IF_Pos: u32 = 4;
pub const TIM_SR_CC4IF_Msk: u32 = 0x1 << TIM_SR_CC4IF_Pos;
pub const TIM_SR_CC4IF: u32 = TIM_SR_CC4IF_Msk;
pub const TIM_SR_COMIF_Pos: u32 = 5;
pub const TIM_SR_COMIF_Msk: u32 = 0x1 << TIM_SR_COMIF_Pos;
pub const TIM_SR_COMIF: u32 = TIM_SR_COMIF_Msk;
pub const TIM_SR_TIF_Pos: u32 = 6;
pub const TIM_SR_TIF_Msk: u32 = 0x1 << TIM_SR_TIF_Pos;
pub const TIM_SR_TIF: u32 = TIM_SR_TIF_Msk;
pub const TIM_SR_BIF_Pos: u32 = 7;
pub const TIM_SR_BIF_Msk: u32 = 0x1 << TIM_SR_BIF_Pos;
pub const TIM_SR_BIF: u32 = TIM_SR_BIF_Msk;
pub const TIM_SR_CC1OF_Pos: u32 = 9;
pub const TIM_SR_CC1OF_Msk: u32 = 0x1 << TIM_SR_CC1OF_Pos;
pub const TIM_SR_CC1OF: u32 = TIM_SR_CC1OF_Msk;
pub const TIM_SR_CC2OF_Pos: u32 = 10;
pub const TIM_SR_CC2OF_Msk: u32 = 0x1 << TIM_SR_CC2OF_Pos;
pub const TIM_SR_CC2OF: u32 = TIM_SR_CC2OF_Msk;
pub const TIM_SR_CC3OF_Pos: u32 = 11;
pub const TIM_SR_CC3OF_Msk: u32 = 0x1 << TIM_SR_CC3OF_Pos;
pub const TIM_SR_CC3OF: u32 = TIM_SR_CC3OF_Msk;
pub const TIM_SR_CC4OF_Pos: u32 = 12;
pub const TIM_SR_CC4OF_Msk: u32 = 0x1 << TIM_SR_CC4OF_Pos;
pub const TIM_SR_CC4OF: u32 = TIM_SR_CC4OF_Msk;
pub const TIM_EGR_UG_Pos: u32 = 0;
pub const TIM_EGR_UG_Msk: u32 = 0x1 << TIM_EGR_UG_Pos;
pub const TIM_EGR_UG: u32 = TIM_EGR_UG_Msk;
pub const TIM_EGR_CC1G_Pos: u32 = 1;
pub const TIM_EGR_CC1G_Msk: u32 = 0x1 << TIM_EGR_CC1G_Pos;
pub const TIM_EGR_CC1G: u32 = TIM_EGR_CC1G_Msk;
pub const TIM_EGR_CC2G_Pos: u32 = 2;
pub const TIM_EGR_CC2G_Msk: u32 = 0x1 << TIM_EGR_CC2G_Pos;
pub const TIM_EGR_CC2G: u32 = TIM_EGR_CC2G_Msk;
pub const TIM_EGR_CC3G_Pos: u32 = 3;
pub const TIM_EGR_CC3G_Msk: u32 = 0x1 << TIM_EGR_CC3G_Pos;
pub const TIM_EGR_CC3G: u32 = TIM_EGR_CC3G_Msk;
pub const TIM_EGR_CC4G_Pos: u32 = 4;
pub const TIM_EGR_CC4G_Msk: u32 = 0x1 << TIM_EGR_CC4G_Pos;
pub const TIM_EGR_CC4G: u32 = TIM_EGR_CC4G_Msk;
pub const TIM_EGR_COMG_Pos: u32 = 5;
pub const TIM_EGR_COMG_Msk: u32 = 0x1 << TIM_EGR_COMG_Pos;
pub const TIM_EGR_COMG: u32 = TIM_EGR_COMG_Msk;
pub const TIM_EGR_TG_Pos: u32 = 6;
pub const TIM_EGR_TG_Msk: u32 = 0x1 << TIM_EGR_TG_Pos;
pub const TIM_EGR_TG: u32 = TIM_EGR_TG_Msk;
pub const TIM_EGR_BG_Pos: u32 = 7;
pub const TIM_EGR_BG_Msk: u32 = 0x1 << TIM_EGR_BG_Pos;
pub const TIM_EGR_BG: u32 = TIM_EGR_BG_Msk;
pub const TIM_CCMR1_CC1S_Pos: u32 = 0;
pub const TIM_CCMR1_CC1S_Msk: u32 = 0x3 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_CC1S: u32 = TIM_CCMR1_CC1S_Msk;
pub const TIM_CCMR1_CC1S_0: u32 = 0x1 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_CC1S_1: u32 = 0x2 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_OC1FE_Pos: u32 = 2;
pub const TIM_CCMR1_OC1FE_Msk: u32 = 0x1 << TIM_CCMR1_OC1FE_Pos;
pub const TIM_CCMR1_OC1FE: u32 = TIM_CCMR1_OC1FE_Msk;
pub const TIM_CCMR1_OC1PE_Pos: u32 = 3;
pub const TIM_CCMR1_OC1PE_Msk: u32 = 0x1 << TIM_CCMR1_OC1PE_Pos;
pub const TIM_CCMR1_OC1PE: u32 = TIM_CCMR1_OC1PE_Msk;
pub const TIM_CCMR1_OC1M_Pos: u32 = 4;
pub const TIM_CCMR1_OC1M_Msk: u32 = 0x7 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M: u32 = TIM_CCMR1_OC1M_Msk;
pub const TIM_CCMR1_OC1M_0: u32 = 0x1 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M_1: u32 = 0x2 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M_2: u32 = 0x4 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1CE_Pos: u32 = 7;
pub const TIM_CCMR1_OC1CE_Msk: u32 = 0x1 << TIM_CCMR1_OC1CE_Pos;
pub const TIM_CCMR1_OC1CE: u32 = TIM_CCMR1_OC1CE_Msk;
pub const TIM_CCMR1_CC2S_Pos: u32 = 8;
pub const TIM_CCMR1_CC2S_Msk: u32 = 0x3 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_CC2S: u32 = TIM_CCMR1_CC2S_Msk;
pub const TIM_CCMR1_CC2S_0: u32 = 0x1 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_CC2S_1: u32 = 0x2 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_OC2FE_Pos: u32 = 10;
pub const TIM_CCMR1_OC2FE_Msk: u32 = 0x1 << TIM_CCMR1_OC2FE_Pos;
pub const TIM_CCMR1_OC2FE: u32 = TIM_CCMR1_OC2FE_Msk;
pub const TIM_CCMR1_OC2PE_Pos: u32 = 11;
pub const TIM_CCMR1_OC2PE_Msk: u32 = 0x1 << TIM_CCMR1_OC2PE_Pos;
pub const TIM_CCMR1_OC2PE: u32 = TIM_CCMR1_OC2PE_Msk;
pub const TIM_CCMR1_OC2M_Pos: u32 = 12;
pub const TIM_CCMR1_OC2M_Msk: u32 = 0x7 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M: u32 = TIM_CCMR1_OC2M_Msk;
pub const TIM_CCMR1_OC2M_0: u32 = 0x1 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M_1: u32 = 0x2 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M_2: u32 = 0x4 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2CE_Pos: u32 = 15;
pub const TIM_CCMR1_OC2CE_Msk: u32 = 0x1 << TIM_CCMR1_OC2CE_Pos;
pub const TIM_CCMR1_OC2CE: u32 = TIM_CCMR1_OC2CE_Msk;
pub const TIM_CCMR1_IC1PSC_Pos: u32 = 2;
pub const TIM_CCMR1_IC1PSC_Msk: u32 = 0x3 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1PSC: u32 = TIM_CCMR1_IC1PSC_Msk;
pub const TIM_CCMR1_IC1PSC_0: u32 = 0x1 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1PSC_1: u32 = 0x2 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1F_Pos: u32 = 4;
pub const TIM_CCMR1_IC1F_Msk: u32 = 0xF << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F: u32 = TIM_CCMR1_IC1F_Msk;
pub const TIM_CCMR1_IC1F_0: u32 = 0x1 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_1: u32 = 0x2 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_2: u32 = 0x4 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_3: u32 = 0x8 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC2PSC_Pos: u32 = 10;
pub const TIM_CCMR1_IC2PSC_Msk: u32 = 0x3 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2PSC: u32 = TIM_CCMR1_IC2PSC_Msk;
pub const TIM_CCMR1_IC2PSC_0: u32 = 0x1 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2PSC_1: u32 = 0x2 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2F_Pos: u32 = 12;
pub const TIM_CCMR1_IC2F_Msk: u32 = 0xF << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F: u32 = TIM_CCMR1_IC2F_Msk;
pub const TIM_CCMR1_IC2F_0: u32 = 0x1 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_1: u32 = 0x2 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_2: u32 = 0x4 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_3: u32 = 0x8 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR2_CC3S_Pos: u32 = 0;
pub const TIM_CCMR2_CC3S_Msk: u32 = 0x3 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_CC3S: u32 = TIM_CCMR2_CC3S_Msk;
pub const TIM_CCMR2_CC3S_0: u32 = 0x1 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_CC3S_1: u32 = 0x2 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_OC3FE_Pos: u32 = 2;
pub const TIM_CCMR2_OC3FE_Msk: u32 = 0x1 << TIM_CCMR2_OC3FE_Pos;
pub const TIM_CCMR2_OC3FE: u32 = TIM_CCMR2_OC3FE_Msk;
pub const TIM_CCMR2_OC3PE_Pos: u32 = 3;
pub const TIM_CCMR2_OC3PE_Msk: u32 = 0x1 << TIM_CCMR2_OC3PE_Pos;
pub const TIM_CCMR2_OC3PE: u32 = TIM_CCMR2_OC3PE_Msk;
pub const TIM_CCMR2_OC3M_Pos: u32 = 4;
pub const TIM_CCMR2_OC3M_Msk: u32 = 0x7 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M: u32 = TIM_CCMR2_OC3M_Msk;
pub const TIM_CCMR2_OC3M_0: u32 = 0x1 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M_1: u32 = 0x2 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M_2: u32 = 0x4 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3CE_Pos: u32 = 7;
pub const TIM_CCMR2_OC3CE_Msk: u32 = 0x1 << TIM_CCMR2_OC3CE_Pos;
pub const TIM_CCMR2_OC3CE: u32 = TIM_CCMR2_OC3CE_Msk;
pub const TIM_CCMR2_CC4S_Pos: u32 = 8;
pub const TIM_CCMR2_CC4S_Msk: u32 = 0x3 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_CC4S: u32 = TIM_CCMR2_CC4S_Msk;
pub const TIM_CCMR2_CC4S_0: u32 = 0x1 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_CC4S_1: u32 = 0x2 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_OC4FE_Pos: u32 = 10;
pub const TIM_CCMR2_OC4FE_Msk: u32 = 0x1 << TIM_CCMR2_OC4FE_Pos;
pub const TIM_CCMR2_OC4FE: u32 = TIM_CCMR2_OC4FE_Msk;
pub const TIM_CCMR2_OC4PE_Pos: u32 = 11;
pub const TIM_CCMR2_OC4PE_Msk: u32 = 0x1 << TIM_CCMR2_OC4PE_Pos;
pub const TIM_CCMR2_OC4PE: u32 = TIM_CCMR2_OC4PE_Msk;
pub const TIM_CCMR2_OC4M_Pos: u32 = 12;
pub const TIM_CCMR2_OC4M_Msk: u32 = 0x7 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M: u32 = TIM_CCMR2_OC4M_Msk;
pub const TIM_CCMR2_OC4M_0: u32 = 0x1 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M_1: u32 = 0x2 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M_2: u32 = 0x4 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4CE_Pos: u32 = 15;
pub const TIM_CCMR2_OC4CE_Msk: u32 = 0x1 << TIM_CCMR2_OC4CE_Pos;
pub const TIM_CCMR2_OC4CE: u32 = TIM_CCMR2_OC4CE_Msk;
pub const TIM_CCMR2_IC3PSC_Pos: u32 = 2;
pub const TIM_CCMR2_IC3PSC_Msk: u32 = 0x3 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3PSC: u32 = TIM_CCMR2_IC3PSC_Msk;
pub const TIM_CCMR2_IC3PSC_0: u32 = 0x1 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3PSC_1: u32 = 0x2 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3F_Pos: u32 = 4;
pub const TIM_CCMR2_IC3F_Msk: u32 = 0xF << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F: u32 = TIM_CCMR2_IC3F_Msk;
pub const TIM_CCMR2_IC3F_0: u32 = 0x1 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_1: u32 = 0x2 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_2: u32 = 0x4 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_3: u32 = 0x8 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC4PSC_Pos: u32 = 10;
pub const TIM_CCMR2_IC4PSC_Msk: u32 = 0x3 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4PSC: u32 = TIM_CCMR2_IC4PSC_Msk;
pub const TIM_CCMR2_IC4PSC_0: u32 = 0x1 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4PSC_1: u32 = 0x2 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4F_Pos: u32 = 12;
pub const TIM_CCMR2_IC4F_Msk: u32 = 0xF << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F: u32 = TIM_CCMR2_IC4F_Msk;
pub const TIM_CCMR2_IC4F_0: u32 = 0x1 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_1: u32 = 0x2 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_2: u32 = 0x4 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_3: u32 = 0x8 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCER_CC1E_Pos: u32 = 0;
pub const TIM_CCER_CC1E_Msk: u32 = 0x1 << TIM_CCER_CC1E_Pos;
pub const TIM_CCER_CC1E: u32 = TIM_CCER_CC1E_Msk;
pub const TIM_CCER_CC1P_Pos: u32 = 1;
pub const TIM_CCER_CC1P_Msk: u32 = 0x1 << TIM_CCER_CC1P_Pos;
pub const TIM_CCER_CC1P: u32 = TIM_CCER_CC1P_Msk;
pub const TIM_CCER_CC1NE_Pos: u32 = 2;
pub const TIM_CCER_CC1NE_Msk: u32 = 0x1 << TIM_CCER_CC1NE_Pos;
pub const TIM_CCER_CC1NE: u32 = TIM_CCER_CC1NE_Msk;
pub const TIM_CCER_CC1NP_Pos: u32 = 3;
pub const TIM_CCER_CC1NP_Msk: u32 = 0x1 << TIM_CCER_CC1NP_Pos;
pub const TIM_CCER_CC1NP: u32 = TIM_CCER_CC1NP_Msk;
pub const TIM_CCER_CC2E_Pos: u32 = 4;
pub const TIM_CCER_CC2E_Msk: u32 = 0x1 << TIM_CCER_CC2E_Pos;
pub const TIM_CCER_CC2E: u32 = TIM_CCER_CC2E_Msk;
pub const TIM_CCER_CC2P_Pos: u32 = 5;
pub const TIM_CCER_CC2P_Msk: u32 = 0x1 << TIM_CCER_CC2P_Pos;
pub const TIM_CCER_CC2P: u32 = TIM_CCER_CC2P_Msk;
pub const TIM_CCER_CC2NE_Pos: u32 = 6;
pub const TIM_CCER_CC2NE_Msk: u32 = 0x1 << TIM_CCER_CC2NE_Pos;
pub const TIM_CCER_CC2NE: u32 = TIM_CCER_CC2NE_Msk;
pub const TIM_CCER_CC2NP_Pos: u32 = 7;
pub const TIM_CCER_CC2NP_Msk: u32 = 0x1 << TIM_CCER_CC2NP_Pos;
pub const TIM_CCER_CC2NP: u32 = TIM_CCER_CC2NP_Msk;
pub const TIM_CCER_CC3E_Pos: u32 = 8;
pub const TIM_CCER_CC3E_Msk: u32 = 0x1 << TIM_CCER_CC3E_Pos;
pub const TIM_CCER_CC3E: u32 = TIM_CCER_CC3E_Msk;
pub const TIM_CCER_CC3P_Pos: u32 = 9;
pub const TIM_CCER_CC3P_Msk: u32 = 0x1 << TIM_CCER_CC3P_Pos;
pub const TIM_CCER_CC3P: u32 = TIM_CCER_CC3P_Msk;
pub const TIM_CCER_CC3NE_Pos: u32 = 10;
pub const TIM_CCER_CC3NE_Msk: u32 = 0x1 << TIM_CCER_CC3NE_Pos;
pub const TIM_CCER_CC3NE: u32 = TIM_CCER_CC3NE_Msk;
pub const TIM_CCER_CC3NP_Pos: u32 = 11;
pub const TIM_CCER_CC3NP_Msk: u32 = 0x1 << TIM_CCER_CC3NP_Pos;
pub const TIM_CCER_CC3NP: u32 = TIM_CCER_CC3NP_Msk;
pub const TIM_CCER_CC4E_Pos: u32 = 12;
pub const TIM_CCER_CC4E_Msk: u32 = 0x1 << TIM_CCER_CC4E_Pos;
pub const TIM_CCER_CC4E: u32 = TIM_CCER_CC4E_Msk;
pub const TIM_CCER_CC4P_Pos: u32 = 13;
pub const TIM_CCER_CC4P_Msk: u32 = 0x1 << TIM_CCER_CC4P_Pos;
pub const TIM_CCER_CC4P: u32 = TIM_CCER_CC4P_Msk;
pub const TIM_CCER_CC4NP_Pos: u32 = 15;
pub const TIM_CCER_CC4NP_Msk: u32 = 0x1 << TIM_CCER_CC4NP_Pos;
pub const TIM_CCER_CC4NP: u32 = TIM_CCER_CC4NP_Msk;
pub const TIM_CNT_CNT_Pos: u32 = 0;
pub const TIM_CNT_CNT_Msk: u32 = 0xFFFFFFFF << TIM_CNT_CNT_Pos;
pub const TIM_CNT_CNT: u32 = TIM_CNT_CNT_Msk;
pub const TIM_PSC_PSC_Pos: u32 = 0;
pub const TIM_PSC_PSC_Msk: u32 = 0xFFFF << TIM_PSC_PSC_Pos;
pub const TIM_PSC_PSC: u32 = TIM_PSC_PSC_Msk;
pub const TIM_ARR_ARR_Pos: u32 = 0;
pub const TIM_ARR_ARR_Msk: u32 = 0xFFFFFFFF << TIM_ARR_ARR_Pos;
pub const TIM_ARR_ARR: u32 = TIM_ARR_ARR_Msk;
pub const TIM_RCR_REP_Pos: u32 = 0;
pub const TIM_RCR_REP_Msk: u32 = 0xFF << TIM_RCR_REP_Pos;
pub const TIM_RCR_REP: u32 = TIM_RCR_REP_Msk;
pub const TIM_CCR1_CCR1_Pos: u32 = 0;
pub const TIM_CCR1_CCR1_Msk: u32 = 0xFFFF << TIM_CCR1_CCR1_Pos;
pub const TIM_CCR1_CCR1: u32 = TIM_CCR1_CCR1_Msk;
pub const TIM_CCR2_CCR2_Pos: u32 = 0;
pub const TIM_CCR2_CCR2_Msk: u32 = 0xFFFF << TIM_CCR2_CCR2_Pos;
pub const TIM_CCR2_CCR2: u32 = TIM_CCR2_CCR2_Msk;
pub const TIM_CCR3_CCR3_Pos: u32 = 0;
pub const TIM_CCR3_CCR3_Msk: u32 = 0xFFFF << TIM_CCR3_CCR3_Pos;
pub const TIM_CCR3_CCR3: u32 = TIM_CCR3_CCR3_Msk;
pub const TIM_CCR4_CCR4_Pos: u32 = 0;
pub const TIM_CCR4_CCR4_Msk: u32 = 0xFFFF << TIM_CCR4_CCR4_Pos;
pub const TIM_CCR4_CCR4: u32 = TIM_CCR4_CCR4_Msk;
pub const TIM_BDTR_DTG_Pos: u32 = 0;
pub const TIM_BDTR_DTG_Msk: u32 = 0xFF << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG: u32 = TIM_BDTR_DTG_Msk;
pub const TIM_BDTR_DTG_0: u32 = 0x01 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_1: u32 = 0x02 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_2: u32 = 0x04 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_3: u32 = 0x08 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_4: u32 = 0x10 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_5: u32 = 0x20 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_6: u32 = 0x40 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_7: u32 = 0x80 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_LOCK_Pos: u32 = 8;
pub const TIM_BDTR_LOCK_Msk: u32 = 0x3 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_LOCK: u32 = TIM_BDTR_LOCK_Msk;
pub const TIM_BDTR_LOCK_0: u32 = 0x1 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_LOCK_1: u32 = 0x2 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_OSSI_Pos: u32 = 10;
pub const TIM_BDTR_OSSI_Msk: u32 = 0x1 << TIM_BDTR_OSSI_Pos;
pub const TIM_BDTR_OSSI: u32 = TIM_BDTR_OSSI_Msk;
pub const TIM_BDTR_OSSR_Pos: u32 = 11;
pub const TIM_BDTR_OSSR_Msk: u32 = 0x1 << TIM_BDTR_OSSR_Pos;
pub const TIM_BDTR_OSSR: u32 = TIM_BDTR_OSSR_Msk;
pub const TIM_BDTR_BKE_Pos: u32 = 12;
pub const TIM_BDTR_BKE_Msk: u32 = 0x1 << TIM_BDTR_BKE_Pos;
pub const TIM_BDTR_BKE: u32 = TIM_BDTR_BKE_Msk;
pub const TIM_BDTR_BKP_Pos: u32 = 13;
pub const TIM_BDTR_BKP_Msk: u32 = 0x1 << TIM_BDTR_BKP_Pos;
pub const TIM_BDTR_BKP: u32 = TIM_BDTR_BKP_Msk;
pub const TIM_BDTR_AOE_Pos: u32 = 14;
pub const TIM_BDTR_AOE_Msk: u32 = 0x1 << TIM_BDTR_AOE_Pos;
pub const TIM_BDTR_AOE: u32 = TIM_BDTR_AOE_Msk;
pub const TIM_BDTR_MOE_Pos: u32 = 15;
pub const TIM_BDTR_MOE_Msk: u32 = 0x1 << TIM_BDTR_MOE_Pos;
pub const TIM_BDTR_MOE: u32 = TIM_BDTR_MOE_Msk;
pub const TIM_DCR_DBA_Pos: u32 = 0;
pub const TIM_DCR_DBA_Msk: u32 = 0x1F << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA: u32 = TIM_DCR_DBA_Msk;
pub const TIM_DCR_DBA_0: u32 = 0x01 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_1: u32 = 0x02 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_2: u32 = 0x04 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_3: u32 = 0x08 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_4: u32 = 0x10 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBL_Pos: u32 = 8;
pub const TIM_DCR_DBL_Msk: u32 = 0x1F << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL: u32 = TIM_DCR_DBL_Msk;
pub const TIM_DCR_DBL_0: u32 = 0x01 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_1: u32 = 0x02 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_2: u32 = 0x04 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_3: u32 = 0x08 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_4: u32 = 0x10 << TIM_DCR_DBL_Pos;
pub const TIM_DMAR_DMAB_Pos: u32 = 0;
pub const TIM_DMAR_DMAB_Msk: u32 = 0xFFFF << TIM_DMAR_DMAB_Pos;
pub const TIM_DMAR_DMAB: u32 = TIM_DMAR_DMAB_Msk;
pub const TIM_OR_TI1_RMP_Pos: u32 = 0;
pub const TIM_OR_TI1_RMP_Msk: u32 = 0x3 << TIM_OR_TI1_RMP_Pos;
pub const TIM_OR_TI1_RMP: u32 = TIM_OR_TI1_RMP_Msk;
pub const TIM_OR_TI1_RMP_0: u32 = 0x1 << TIM_OR_TI1_RMP_Pos;
pub const TIM_OR_TI1_RMP_1: u32 = 0x2 << TIM_OR_TI1_RMP_Pos;
pub const TIM_OR_TI4_RMP_Pos: u32 = 6;
pub const TIM_OR_TI4_RMP_Msk: u32 = 0x3 << TIM_OR_TI4_RMP_Pos;
pub const TIM_OR_TI4_RMP: u32 = TIM_OR_TI4_RMP_Msk;
pub const TIM_OR_TI4_RMP_0: u32 = 0x1 << TIM_OR_TI4_RMP_Pos;
pub const TIM_OR_TI4_RMP_1: u32 = 0x2 << TIM_OR_TI4_RMP_Pos;
pub const TIM_OR_ITR1_RMP_Pos: u32 = 10;
pub const TIM_OR_ITR1_RMP_Msk: u32 = 0x3 << TIM_OR_ITR1_RMP_Pos;
pub const TIM_OR_ITR1_RMP: u32 = TIM_OR_ITR1_RMP_Msk;
pub const TIM_OR_ITR1_RMP_0: u32 = 0x1 << TIM_OR_ITR1_RMP_Pos;
pub const TIM_OR_ITR1_RMP_1: u32 = 0x2 << TIM_OR_ITR1_RMP_Pos;
pub const USART_SR_PE_Pos: u32 = 0;
pub const USART_SR_PE_Msk: u32 = 0x1 << USART_SR_PE_Pos;
pub const USART_SR_PE: u32 = USART_SR_PE_Msk;
pub const USART_SR_FE_Pos: u32 = 1;
pub const USART_SR_FE_Msk: u32 = 0x1 << USART_SR_FE_Pos;
pub const USART_SR_FE: u32 = USART_SR_FE_Msk;
pub const USART_SR_NE_Pos: u32 = 2;
pub const USART_SR_NE_Msk: u32 = 0x1 << USART_SR_NE_Pos;
pub const USART_SR_NE: u32 = USART_SR_NE_Msk;
pub const USART_SR_ORE_Pos: u32 = 3;
pub const USART_SR_ORE_Msk: u32 = 0x1 << USART_SR_ORE_Pos;
pub const USART_SR_ORE: u32 = USART_SR_ORE_Msk;
pub const USART_SR_IDLE_Pos: u32 = 4;
pub const USART_SR_IDLE_Msk: u32 = 0x1 << USART_SR_IDLE_Pos;
pub const USART_SR_IDLE: u32 = USART_SR_IDLE_Msk;
pub const USART_SR_RXNE_Pos: u32 = 5;
pub const USART_SR_RXNE_Msk: u32 = 0x1 << USART_SR_RXNE_Pos;
pub const USART_SR_RXNE: u32 = USART_SR_RXNE_Msk;
pub const USART_SR_TC_Pos: u32 = 6;
pub const USART_SR_TC_Msk: u32 = 0x1 << USART_SR_TC_Pos;
pub const USART_SR_TC: u32 = USART_SR_TC_Msk;
pub const USART_SR_TXE_Pos: u32 = 7;
pub const USART_SR_TXE_Msk: u32 = 0x1 << USART_SR_TXE_Pos;
pub const USART_SR_TXE: u32 = USART_SR_TXE_Msk;
pub const USART_SR_LBD_Pos: u32 = 8;
pub const USART_SR_LBD_Msk: u32 = 0x1 << USART_SR_LBD_Pos;
pub const USART_SR_LBD: u32 = USART_SR_LBD_Msk;
pub const USART_SR_CTS_Pos: u32 = 9;
pub const USART_SR_CTS_Msk: u32 = 0x1 << USART_SR_CTS_Pos;
pub const USART_SR_CTS: u32 = USART_SR_CTS_Msk;
pub const USART_DR_DR_Pos: u32 = 0;
pub const USART_DR_DR_Msk: u32 = 0x1FF << USART_DR_DR_Pos;
pub const USART_DR_DR: u32 = USART_DR_DR_Msk;
pub const USART_BRR_DIV_Fraction_Pos: u32 = 0;
pub const USART_BRR_DIV_Fraction_Msk: u32 = 0xF << USART_BRR_DIV_Fraction_Pos;
pub const USART_BRR_DIV_Fraction: u32 = USART_BRR_DIV_Fraction_Msk;
pub const USART_BRR_DIV_Mantissa_Pos: u32 = 4;
pub const USART_BRR_DIV_Mantissa_Msk: u32 = 0xFFF << USART_BRR_DIV_Mantissa_Pos;
pub const USART_BRR_DIV_Mantissa: u32 = USART_BRR_DIV_Mantissa_Msk;
pub const USART_CR1_SBK_Pos: u32 = 0;
pub const USART_CR1_SBK_Msk: u32 = 0x1 << USART_CR1_SBK_Pos;
pub const USART_CR1_SBK: u32 = USART_CR1_SBK_Msk;
pub const USART_CR1_RWU_Pos: u32 = 1;
pub const USART_CR1_RWU_Msk: u32 = 0x1 << USART_CR1_RWU_Pos;
pub const USART_CR1_RWU: u32 = USART_CR1_RWU_Msk;
pub const USART_CR1_RE_Pos: u32 = 2;
pub const USART_CR1_RE_Msk: u32 = 0x1 << USART_CR1_RE_Pos;
pub const USART_CR1_RE: u32 = USART_CR1_RE_Msk;
pub const USART_CR1_TE_Pos: u32 = 3;
pub const USART_CR1_TE_Msk: u32 = 0x1 << USART_CR1_TE_Pos;
pub const USART_CR1_TE: u32 = USART_CR1_TE_Msk;
pub const USART_CR1_IDLEIE_Pos: u32 = 4;
pub const USART_CR1_IDLEIE_Msk: u32 = 0x1 << USART_CR1_IDLEIE_Pos;
pub const USART_CR1_IDLEIE: u32 = USART_CR1_IDLEIE_Msk;
pub const USART_CR1_RXNEIE_Pos: u32 = 5;
pub const USART_CR1_RXNEIE_Msk: u32 = 0x1 << USART_CR1_RXNEIE_Pos;
pub const USART_CR1_RXNEIE: u32 = USART_CR1_RXNEIE_Msk;
pub const USART_CR1_TCIE_Pos: u32 = 6;
pub const USART_CR1_TCIE_Msk: u32 = 0x1 << USART_CR1_TCIE_Pos;
pub const USART_CR1_TCIE: u32 = USART_CR1_TCIE_Msk;
pub const USART_CR1_TXEIE_Pos: u32 = 7;
pub const USART_CR1_TXEIE_Msk: u32 = 0x1 << USART_CR1_TXEIE_Pos;
pub const USART_CR1_TXEIE: u32 = USART_CR1_TXEIE_Msk;
pub const USART_CR1_PEIE_Pos: u32 = 8;
pub const USART_CR1_PEIE_Msk: u32 = 0x1 << USART_CR1_PEIE_Pos;
pub const USART_CR1_PEIE: u32 = USART_CR1_PEIE_Msk;
pub const USART_CR1_PS_Pos: u32 = 9;
pub const USART_CR1_PS_Msk: u32 = 0x1 << USART_CR1_PS_Pos;
pub const USART_CR1_PS: u32 = USART_CR1_PS_Msk;
pub const USART_CR1_PCE_Pos: u32 = 10;
pub const USART_CR1_PCE_Msk: u32 = 0x1 << USART_CR1_PCE_Pos;
pub const USART_CR1_PCE: u32 = USART_CR1_PCE_Msk;
pub const USART_CR1_WAKE_Pos: u32 = 11;
pub const USART_CR1_WAKE_Msk: u32 = 0x1 << USART_CR1_WAKE_Pos;
pub const USART_CR1_WAKE: u32 = USART_CR1_WAKE_Msk;
pub const USART_CR1_M_Pos: u32 = 12;
pub const USART_CR1_M_Msk: u32 = 0x1 << USART_CR1_M_Pos;
pub const USART_CR1_M: u32 = USART_CR1_M_Msk;
pub const USART_CR1_UE_Pos: u32 = 13;
pub const USART_CR1_UE_Msk: u32 = 0x1 << USART_CR1_UE_Pos;
pub const USART_CR1_UE: u32 = USART_CR1_UE_Msk;
pub const USART_CR1_OVER8_Pos: u32 = 15;
pub const USART_CR1_OVER8_Msk: u32 = 0x1 << USART_CR1_OVER8_Pos;
pub const USART_CR1_OVER8: u32 = USART_CR1_OVER8_Msk;
pub const USART_CR2_ADD_Pos: u32 = 0;
pub const USART_CR2_ADD_Msk: u32 = 0xF << USART_CR2_ADD_Pos;
pub const USART_CR2_ADD: u32 = USART_CR2_ADD_Msk;
pub const USART_CR2_LBDL_Pos: u32 = 5;
pub const USART_CR2_LBDL_Msk: u32 = 0x1 << USART_CR2_LBDL_Pos;
pub const USART_CR2_LBDL: u32 = USART_CR2_LBDL_Msk;
pub const USART_CR2_LBDIE_Pos: u32 = 6;
pub const USART_CR2_LBDIE_Msk: u32 = 0x1 << USART_CR2_LBDIE_Pos;
pub const USART_CR2_LBDIE: u32 = USART_CR2_LBDIE_Msk;
pub const USART_CR2_LBCL_Pos: u32 = 8;
pub const USART_CR2_LBCL_Msk: u32 = 0x1 << USART_CR2_LBCL_Pos;
pub const USART_CR2_LBCL: u32 = USART_CR2_LBCL_Msk;
pub const USART_CR2_CPHA_Pos: u32 = 9;
pub const USART_CR2_CPHA_Msk: u32 = 0x1 << USART_CR2_CPHA_Pos;
pub const USART_CR2_CPHA: u32 = USART_CR2_CPHA_Msk;
pub const USART_CR2_CPOL_Pos: u32 = 10;
pub const USART_CR2_CPOL_Msk: u32 = 0x1 << USART_CR2_CPOL_Pos;
pub const USART_CR2_CPOL: u32 = USART_CR2_CPOL_Msk;
pub const USART_CR2_CLKEN_Pos: u32 = 11;
pub const USART_CR2_CLKEN_Msk: u32 = 0x1 << USART_CR2_CLKEN_Pos;
pub const USART_CR2_CLKEN: u32 = USART_CR2_CLKEN_Msk;
pub const USART_CR2_STOP_Pos: u32 = 12;
pub const USART_CR2_STOP_Msk: u32 = 0x3 << USART_CR2_STOP_Pos;
pub const USART_CR2_STOP: u32 = USART_CR2_STOP_Msk;
pub const USART_CR2_STOP_0: u32 = 0x1 << USART_CR2_STOP_Pos;
pub const USART_CR2_STOP_1: u32 = 0x2 << USART_CR2_STOP_Pos;
pub const USART_CR2_LINEN_Pos: u32 = 14;
pub const USART_CR2_LINEN_Msk: u32 = 0x1 << USART_CR2_LINEN_Pos;
pub const USART_CR2_LINEN: u32 = USART_CR2_LINEN_Msk;
pub const USART_CR3_EIE_Pos: u32 = 0;
pub const USART_CR3_EIE_Msk: u32 = 0x1 << USART_CR3_EIE_Pos;
pub const USART_CR3_EIE: u32 = USART_CR3_EIE_Msk;
pub const USART_CR3_IREN_Pos: u32 = 1;
pub const USART_CR3_IREN_Msk: u32 = 0x1 << USART_CR3_IREN_Pos;
pub const USART_CR3_IREN: u32 = USART_CR3_IREN_Msk;
pub const USART_CR3_IRLP_Pos: u32 = 2;
pub const USART_CR3_IRLP_Msk: u32 = 0x1 << USART_CR3_IRLP_Pos;
pub const USART_CR3_IRLP: u32 = USART_CR3_IRLP_Msk;
pub const USART_CR3_HDSEL_Pos: u32 = 3;
pub const USART_CR3_HDSEL_Msk: u32 = 0x1 << USART_CR3_HDSEL_Pos;
pub const USART_CR3_HDSEL: u32 = USART_CR3_HDSEL_Msk;
pub const USART_CR3_NACK_Pos: u32 = 4;
pub const USART_CR3_NACK_Msk: u32 = 0x1 << USART_CR3_NACK_Pos;
pub const USART_CR3_NACK: u32 = USART_CR3_NACK_Msk;
pub const USART_CR3_SCEN_Pos: u32 = 5;
pub const USART_CR3_SCEN_Msk: u32 = 0x1 << USART_CR3_SCEN_Pos;
pub const USART_CR3_SCEN: u32 = USART_CR3_SCEN_Msk;
pub const USART_CR3_DMAR_Pos: u32 = 6;
pub const USART_CR3_DMAR_Msk: u32 = 0x1 << USART_CR3_DMAR_Pos;
pub const USART_CR3_DMAR: u32 = USART_CR3_DMAR_Msk;
pub const USART_CR3_DMAT_Pos: u32 = 7;
pub const USART_CR3_DMAT_Msk: u32 = 0x1 << USART_CR3_DMAT_Pos;
pub const USART_CR3_DMAT: u32 = USART_CR3_DMAT_Msk;
pub const USART_CR3_RTSE_Pos: u32 = 8;
pub const USART_CR3_RTSE_Msk: u32 = 0x1 << USART_CR3_RTSE_Pos;
pub const USART_CR3_RTSE: u32 = USART_CR3_RTSE_Msk;
pub const USART_CR3_CTSE_Pos: u32 = 9;
pub const USART_CR3_CTSE_Msk: u32 = 0x1 << USART_CR3_CTSE_Pos;
pub const USART_CR3_CTSE: u32 = USART_CR3_CTSE_Msk;
pub const USART_CR3_CTSIE_Pos: u32 = 10;
pub const USART_CR3_CTSIE_Msk: u32 = 0x1 << USART_CR3_CTSIE_Pos;
pub const USART_CR3_CTSIE: u32 = USART_CR3_CTSIE_Msk;
pub const USART_CR3_ONEBIT_Pos: u32 = 11;
pub const USART_CR3_ONEBIT_Msk: u32 = 0x1 << USART_CR3_ONEBIT_Pos;
pub const USART_CR3_ONEBIT: u32 = USART_CR3_ONEBIT_Msk;
pub const USART_GTPR_PSC_Pos: u32 = 0;
pub const USART_GTPR_PSC_Msk: u32 = 0xFF << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC: u32 = USART_GTPR_PSC_Msk;
pub const USART_GTPR_PSC_0: u32 = 0x01 << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC_1: u32 = 0x02 << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC_2: u32 = 0x04 << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC_3: u32 = 0x08 << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC_4: u32 = 0x10 << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC_5: u32 = 0x20 << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC_6: u32 = 0x40 << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC_7: u32 = 0x80 << USART_GTPR_PSC_Pos;
pub const USART_GTPR_GT_Pos: u32 = 8;
pub const USART_GTPR_GT_Msk: u32 = 0xFF << USART_GTPR_GT_Pos;
pub const USART_GTPR_GT: u32 = USART_GTPR_GT_Msk;
pub const WWDG_CR_T_Pos: u32 = 0;
pub const WWDG_CR_T_Msk: u32 = 0x7F << WWDG_CR_T_Pos;
pub const WWDG_CR_T: u32 = WWDG_CR_T_Msk;
pub const WWDG_CR_T_0: u32 = 0x01 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_1: u32 = 0x02 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_2: u32 = 0x04 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_3: u32 = 0x08 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_4: u32 = 0x10 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_5: u32 = 0x20 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_6: u32 = 0x40 << WWDG_CR_T_Pos;
pub const WWDG_CR_T0: u32 = WWDG_CR_T_0;
pub const WWDG_CR_T1: u32 = WWDG_CR_T_1;
pub const WWDG_CR_T2: u32 = WWDG_CR_T_2;
pub const WWDG_CR_T3: u32 = WWDG_CR_T_3;
pub const WWDG_CR_T4: u32 = WWDG_CR_T_4;
pub const WWDG_CR_T5: u32 = WWDG_CR_T_5;
pub const WWDG_CR_T6: u32 = WWDG_CR_T_6;
pub const WWDG_CR_WDGA_Pos: u32 = 7;
pub const WWDG_CR_WDGA_Msk: u32 = 0x1 << WWDG_CR_WDGA_Pos;
pub const WWDG_CR_WDGA: u32 = WWDG_CR_WDGA_Msk;
pub const WWDG_CFR_W_Pos: u32 = 0;
pub const WWDG_CFR_W_Msk: u32 = 0x7F << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W: u32 = WWDG_CFR_W_Msk;
pub const WWDG_CFR_W_0: u32 = 0x01 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_1: u32 = 0x02 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_2: u32 = 0x04 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_3: u32 = 0x08 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_4: u32 = 0x10 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_5: u32 = 0x20 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_6: u32 = 0x40 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W0: u32 = WWDG_CFR_W_0;
pub const WWDG_CFR_W1: u32 = WWDG_CFR_W_1;
pub const WWDG_CFR_W2: u32 = WWDG_CFR_W_2;
pub const WWDG_CFR_W3: u32 = WWDG_CFR_W_3;
pub const WWDG_CFR_W4: u32 = WWDG_CFR_W_4;
pub const WWDG_CFR_W5: u32 = WWDG_CFR_W_5;
pub const WWDG_CFR_W6: u32 = WWDG_CFR_W_6;
pub const WWDG_CFR_WDGTB_Pos: u32 = 7;
pub const WWDG_CFR_WDGTB_Msk: u32 = 0x3 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB: u32 = WWDG_CFR_WDGTB_Msk;
pub const WWDG_CFR_WDGTB_0: u32 = 0x1 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB_1: u32 = 0x2 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB0: u32 = WWDG_CFR_WDGTB_0;
pub const WWDG_CFR_WDGTB1: u32 = WWDG_CFR_WDGTB_1;
pub const WWDG_CFR_EWI_Pos: u32 = 9;
pub const WWDG_CFR_EWI_Msk: u32 = 0x1 << WWDG_CFR_EWI_Pos;
pub const WWDG_CFR_EWI: u32 = WWDG_CFR_EWI_Msk;
pub const WWDG_SR_EWIF_Pos: u32 = 0;
pub const WWDG_SR_EWIF_Msk: u32 = 0x1 << WWDG_SR_EWIF_Pos;
pub const WWDG_SR_EWIF: u32 = WWDG_SR_EWIF_Msk;
pub const DBGMCU_IDCODE_DEV_ID_Pos: u32 = 0;
pub const DBGMCU_IDCODE_DEV_ID_Msk: u32 = 0xFFF << DBGMCU_IDCODE_DEV_ID_Pos;
pub const DBGMCU_IDCODE_DEV_ID: u32 = DBGMCU_IDCODE_DEV_ID_Msk;
pub const DBGMCU_IDCODE_REV_ID_Pos: u32 = 16;
pub const DBGMCU_IDCODE_REV_ID_Msk: u32 = 0xFFFF << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID: u32 = DBGMCU_IDCODE_REV_ID_Msk;
pub const DBGMCU_CR_DBG_SLEEP_Pos: u32 = 0;
pub const DBGMCU_CR_DBG_SLEEP_Msk: u32 = 0x1 << DBGMCU_CR_DBG_SLEEP_Pos;
pub const DBGMCU_CR_DBG_SLEEP: u32 = DBGMCU_CR_DBG_SLEEP_Msk;
pub const DBGMCU_CR_DBG_STOP_Pos: u32 = 1;
pub const DBGMCU_CR_DBG_STOP_Msk: u32 = 0x1 << DBGMCU_CR_DBG_STOP_Pos;
pub const DBGMCU_CR_DBG_STOP: u32 = DBGMCU_CR_DBG_STOP_Msk;
pub const DBGMCU_CR_DBG_STANDBY_Pos: u32 = 2;
pub const DBGMCU_CR_DBG_STANDBY_Msk: u32 = 0x1 << DBGMCU_CR_DBG_STANDBY_Pos;
pub const DBGMCU_CR_DBG_STANDBY: u32 = DBGMCU_CR_DBG_STANDBY_Msk;
pub const DBGMCU_CR_TRACE_IOEN_Pos: u32 = 5;
pub const DBGMCU_CR_TRACE_IOEN_Msk: u32 = 0x1 << DBGMCU_CR_TRACE_IOEN_Pos;
pub const DBGMCU_CR_TRACE_IOEN: u32 = DBGMCU_CR_TRACE_IOEN_Msk;
pub const DBGMCU_CR_TRACE_MODE_Pos: u32 = 6;
pub const DBGMCU_CR_TRACE_MODE_Msk: u32 = 0x3 << DBGMCU_CR_TRACE_MODE_Pos;
pub const DBGMCU_CR_TRACE_MODE: u32 = DBGMCU_CR_TRACE_MODE_Msk;
pub const DBGMCU_CR_TRACE_MODE_0: u32 = 0x1 << DBGMCU_CR_TRACE_MODE_Pos;
pub const DBGMCU_CR_TRACE_MODE_1: u32 = 0x2 << DBGMCU_CR_TRACE_MODE_Pos;
pub const DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos: u32 = 0;
pub const DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_TIM2_STOP: u32 = DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos: u32 = 1;
pub const DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_TIM3_STOP: u32 = DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos: u32 = 2;
pub const DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_TIM4_STOP: u32 = DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos: u32 = 3;
pub const DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_TIM5_STOP: u32 = DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos: u32 = 4;
pub const DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_TIM6_STOP: u32 = DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos: u32 = 5;
pub const DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_TIM7_STOP: u32 = DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos: u32 = 6;
pub const DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_TIM12_STOP: u32 = DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos: u32 = 7;
pub const DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_TIM13_STOP: u32 = DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos: u32 = 8;
pub const DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_TIM14_STOP: u32 = DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos: u32 = 10;
pub const DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_RTC_STOP: u32 = DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos: u32 = 11;
pub const DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_WWDG_STOP: u32 = DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos: u32 = 12;
pub const DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_IWDG_STOP: u32 = DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos: u32 = 21;
pub const DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk: u32 =
    0x1 << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos;
pub const DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT: u32 = DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk;
pub const DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos: u32 = 22;
pub const DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk: u32 =
    0x1 << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos;
pub const DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT: u32 = DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk;
pub const DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos: u32 = 23;
pub const DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk: u32 =
    0x1 << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos;
pub const DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT: u32 = DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk;
pub const DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos: u32 = 25;
pub const DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_CAN1_STOP: u32 = DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos: u32 = 26;
pub const DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_CAN2_STOP: u32 = DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_IWDEG_STOP: u32 = DBGMCU_APB1_FZ_DBG_IWDG_STOP;
pub const DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos: u32 = 0;
pub const DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk: u32 = 0x1 << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos;
pub const DBGMCU_APB2_FZ_DBG_TIM1_STOP: u32 = DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk;
pub const DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos: u32 = 1;
pub const DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk: u32 = 0x1 << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos;
pub const DBGMCU_APB2_FZ_DBG_TIM8_STOP: u32 = DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk;
pub const DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos: u32 = 16;
pub const DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk: u32 = 0x1 << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos;
pub const DBGMCU_APB2_FZ_DBG_TIM9_STOP: u32 = DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk;
pub const DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos: u32 = 17;
pub const DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk: u32 = 0x1 << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos;
pub const DBGMCU_APB2_FZ_DBG_TIM10_STOP: u32 = DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk;
pub const DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos: u32 = 18;
pub const DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk: u32 = 0x1 << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos;
pub const DBGMCU_APB2_FZ_DBG_TIM11_STOP: u32 = DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk;
pub const ETH_MACCR_WD_Pos: u32 = 23;
pub const ETH_MACCR_WD_Msk: u32 = 0x1 << ETH_MACCR_WD_Pos;
pub const ETH_MACCR_WD: u32 = ETH_MACCR_WD_Msk;
pub const ETH_MACCR_JD_Pos: u32 = 22;
pub const ETH_MACCR_JD_Msk: u32 = 0x1 << ETH_MACCR_JD_Pos;
pub const ETH_MACCR_JD: u32 = ETH_MACCR_JD_Msk;
pub const ETH_MACCR_IFG_Pos: u32 = 17;
pub const ETH_MACCR_IFG_Msk: u32 = 0x7 << ETH_MACCR_IFG_Pos;
pub const ETH_MACCR_IFG: u32 = ETH_MACCR_IFG_Msk;
pub const ETH_MACCR_IFG_96Bit: u32 = 0x00000000;
pub const ETH_MACCR_IFG_88Bit: u32 = 0x00020000;
pub const ETH_MACCR_IFG_80Bit: u32 = 0x00040000;
pub const ETH_MACCR_IFG_72Bit: u32 = 0x00060000;
pub const ETH_MACCR_IFG_64Bit: u32 = 0x00080000;
pub const ETH_MACCR_IFG_56Bit: u32 = 0x000A0000;
pub const ETH_MACCR_IFG_48Bit: u32 = 0x000C0000;
pub const ETH_MACCR_IFG_40Bit: u32 = 0x000E0000;
pub const ETH_MACCR_CSD_Pos: u32 = 16;
pub const ETH_MACCR_CSD_Msk: u32 = 0x1 << ETH_MACCR_CSD_Pos;
pub const ETH_MACCR_CSD: u32 = ETH_MACCR_CSD_Msk;
pub const ETH_MACCR_FES_Pos: u32 = 14;
pub const ETH_MACCR_FES_Msk: u32 = 0x1 << ETH_MACCR_FES_Pos;
pub const ETH_MACCR_FES: u32 = ETH_MACCR_FES_Msk;
pub const ETH_MACCR_ROD_Pos: u32 = 13;
pub const ETH_MACCR_ROD_Msk: u32 = 0x1 << ETH_MACCR_ROD_Pos;
pub const ETH_MACCR_ROD: u32 = ETH_MACCR_ROD_Msk;
pub const ETH_MACCR_LM_Pos: u32 = 12;
pub const ETH_MACCR_LM_Msk: u32 = 0x1 << ETH_MACCR_LM_Pos;
pub const ETH_MACCR_LM: u32 = ETH_MACCR_LM_Msk;
pub const ETH_MACCR_DM_Pos: u32 = 11;
pub const ETH_MACCR_DM_Msk: u32 = 0x1 << ETH_MACCR_DM_Pos;
pub const ETH_MACCR_DM: u32 = ETH_MACCR_DM_Msk;
pub const ETH_MACCR_IPCO_Pos: u32 = 10;
pub const ETH_MACCR_IPCO_Msk: u32 = 0x1 << ETH_MACCR_IPCO_Pos;
pub const ETH_MACCR_IPCO: u32 = ETH_MACCR_IPCO_Msk;
pub const ETH_MACCR_RD_Pos: u32 = 9;
pub const ETH_MACCR_RD_Msk: u32 = 0x1 << ETH_MACCR_RD_Pos;
pub const ETH_MACCR_RD: u32 = ETH_MACCR_RD_Msk;
pub const ETH_MACCR_APCS_Pos: u32 = 7;
pub const ETH_MACCR_APCS_Msk: u32 = 0x1 << ETH_MACCR_APCS_Pos;
pub const ETH_MACCR_APCS: u32 = ETH_MACCR_APCS_Msk;
pub const ETH_MACCR_BL_Pos: u32 = 5;
pub const ETH_MACCR_BL_Msk: u32 = 0x3 << ETH_MACCR_BL_Pos;
pub const ETH_MACCR_BL: u32 = ETH_MACCR_BL_Msk;
pub const ETH_MACCR_BL_10: u32 = 0x00000000;
pub const ETH_MACCR_BL_8: u32 = 0x00000020;
pub const ETH_MACCR_BL_4: u32 = 0x00000040;
pub const ETH_MACCR_BL_1: u32 = 0x00000060;
pub const ETH_MACCR_DC_Pos: u32 = 4;
pub const ETH_MACCR_DC_Msk: u32 = 0x1 << ETH_MACCR_DC_Pos;
pub const ETH_MACCR_DC: u32 = ETH_MACCR_DC_Msk;
pub const ETH_MACCR_TE_Pos: u32 = 3;
pub const ETH_MACCR_TE_Msk: u32 = 0x1 << ETH_MACCR_TE_Pos;
pub const ETH_MACCR_TE: u32 = ETH_MACCR_TE_Msk;
pub const ETH_MACCR_RE_Pos: u32 = 2;
pub const ETH_MACCR_RE_Msk: u32 = 0x1 << ETH_MACCR_RE_Pos;
pub const ETH_MACCR_RE: u32 = ETH_MACCR_RE_Msk;
pub const ETH_MACFFR_RA_Pos: u32 = 31;
pub const ETH_MACFFR_RA_Msk: u32 = 0x1 << ETH_MACFFR_RA_Pos;
pub const ETH_MACFFR_RA: u32 = ETH_MACFFR_RA_Msk;
pub const ETH_MACFFR_HPF_Pos: u32 = 10;
pub const ETH_MACFFR_HPF_Msk: u32 = 0x1 << ETH_MACFFR_HPF_Pos;
pub const ETH_MACFFR_HPF: u32 = ETH_MACFFR_HPF_Msk;
pub const ETH_MACFFR_SAF_Pos: u32 = 9;
pub const ETH_MACFFR_SAF_Msk: u32 = 0x1 << ETH_MACFFR_SAF_Pos;
pub const ETH_MACFFR_SAF: u32 = ETH_MACFFR_SAF_Msk;
pub const ETH_MACFFR_SAIF_Pos: u32 = 8;
pub const ETH_MACFFR_SAIF_Msk: u32 = 0x1 << ETH_MACFFR_SAIF_Pos;
pub const ETH_MACFFR_SAIF: u32 = ETH_MACFFR_SAIF_Msk;
pub const ETH_MACFFR_PCF_Pos: u32 = 6;
pub const ETH_MACFFR_PCF_Msk: u32 = 0x3 << ETH_MACFFR_PCF_Pos;
pub const ETH_MACFFR_PCF: u32 = ETH_MACFFR_PCF_Msk;
pub const ETH_MACFFR_PCF_BlockAll_Pos: u32 = 6;
pub const ETH_MACFFR_PCF_BlockAll_Msk: u32 = 0x1 << ETH_MACFFR_PCF_BlockAll_Pos;
pub const ETH_MACFFR_PCF_BlockAll: u32 = ETH_MACFFR_PCF_BlockAll_Msk;
pub const ETH_MACFFR_PCF_ForwardAll_Pos: u32 = 7;
pub const ETH_MACFFR_PCF_ForwardAll_Msk: u32 = 0x1 << ETH_MACFFR_PCF_ForwardAll_Pos;
pub const ETH_MACFFR_PCF_ForwardAll: u32 = ETH_MACFFR_PCF_ForwardAll_Msk;
pub const ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos: u32 = 6;
pub const ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk: u32 =
    0x3 << ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos;
pub const ETH_MACFFR_PCF_ForwardPassedAddrFilter: u32 = ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk;
pub const ETH_MACFFR_BFD_Pos: u32 = 5;
pub const ETH_MACFFR_BFD_Msk: u32 = 0x1 << ETH_MACFFR_BFD_Pos;
pub const ETH_MACFFR_BFD: u32 = ETH_MACFFR_BFD_Msk;
pub const ETH_MACFFR_PAM_Pos: u32 = 4;
pub const ETH_MACFFR_PAM_Msk: u32 = 0x1 << ETH_MACFFR_PAM_Pos;
pub const ETH_MACFFR_PAM: u32 = ETH_MACFFR_PAM_Msk;
pub const ETH_MACFFR_DAIF_Pos: u32 = 3;
pub const ETH_MACFFR_DAIF_Msk: u32 = 0x1 << ETH_MACFFR_DAIF_Pos;
pub const ETH_MACFFR_DAIF: u32 = ETH_MACFFR_DAIF_Msk;
pub const ETH_MACFFR_HM_Pos: u32 = 2;
pub const ETH_MACFFR_HM_Msk: u32 = 0x1 << ETH_MACFFR_HM_Pos;
pub const ETH_MACFFR_HM: u32 = ETH_MACFFR_HM_Msk;
pub const ETH_MACFFR_HU_Pos: u32 = 1;
pub const ETH_MACFFR_HU_Msk: u32 = 0x1 << ETH_MACFFR_HU_Pos;
pub const ETH_MACFFR_HU: u32 = ETH_MACFFR_HU_Msk;
pub const ETH_MACFFR_PM_Pos: u32 = 0;
pub const ETH_MACFFR_PM_Msk: u32 = 0x1 << ETH_MACFFR_PM_Pos;
pub const ETH_MACFFR_PM: u32 = ETH_MACFFR_PM_Msk;
pub const ETH_MACHTHR_HTH_Pos: u32 = 0;
pub const ETH_MACHTHR_HTH_Msk: u32 = 0xFFFFFFFF << ETH_MACHTHR_HTH_Pos;
pub const ETH_MACHTHR_HTH: u32 = ETH_MACHTHR_HTH_Msk;
pub const ETH_MACHTLR_HTL_Pos: u32 = 0;
pub const ETH_MACHTLR_HTL_Msk: u32 = 0xFFFFFFFF << ETH_MACHTLR_HTL_Pos;
pub const ETH_MACHTLR_HTL: u32 = ETH_MACHTLR_HTL_Msk;
pub const ETH_MACMIIAR_PA_Pos: u32 = 11;
pub const ETH_MACMIIAR_PA_Msk: u32 = 0x1F << ETH_MACMIIAR_PA_Pos;
pub const ETH_MACMIIAR_PA: u32 = ETH_MACMIIAR_PA_Msk;
pub const ETH_MACMIIAR_MR_Pos: u32 = 6;
pub const ETH_MACMIIAR_MR_Msk: u32 = 0x1F << ETH_MACMIIAR_MR_Pos;
pub const ETH_MACMIIAR_MR: u32 = ETH_MACMIIAR_MR_Msk;
pub const ETH_MACMIIAR_CR_Pos: u32 = 2;
pub const ETH_MACMIIAR_CR_Msk: u32 = 0x7 << ETH_MACMIIAR_CR_Pos;
pub const ETH_MACMIIAR_CR: u32 = ETH_MACMIIAR_CR_Msk;
pub const ETH_MACMIIAR_CR_Div42: u32 = 0x00000000;
pub const ETH_MACMIIAR_CR_Div62_Pos: u32 = 2;
pub const ETH_MACMIIAR_CR_Div62_Msk: u32 = 0x1 << ETH_MACMIIAR_CR_Div62_Pos;
pub const ETH_MACMIIAR_CR_Div62: u32 = ETH_MACMIIAR_CR_Div62_Msk;
pub const ETH_MACMIIAR_CR_Div16_Pos: u32 = 3;
pub const ETH_MACMIIAR_CR_Div16_Msk: u32 = 0x1 << ETH_MACMIIAR_CR_Div16_Pos;
pub const ETH_MACMIIAR_CR_Div16: u32 = ETH_MACMIIAR_CR_Div16_Msk;
pub const ETH_MACMIIAR_CR_Div26_Pos: u32 = 2;
pub const ETH_MACMIIAR_CR_Div26_Msk: u32 = 0x3 << ETH_MACMIIAR_CR_Div26_Pos;
pub const ETH_MACMIIAR_CR_Div26: u32 = ETH_MACMIIAR_CR_Div26_Msk;
pub const ETH_MACMIIAR_CR_Div102_Pos: u32 = 4;
pub const ETH_MACMIIAR_CR_Div102_Msk: u32 = 0x1 << ETH_MACMIIAR_CR_Div102_Pos;
pub const ETH_MACMIIAR_CR_Div102: u32 = ETH_MACMIIAR_CR_Div102_Msk;
pub const ETH_MACMIIAR_MW_Pos: u32 = 1;
pub const ETH_MACMIIAR_MW_Msk: u32 = 0x1 << ETH_MACMIIAR_MW_Pos;
pub const ETH_MACMIIAR_MW: u32 = ETH_MACMIIAR_MW_Msk;
pub const ETH_MACMIIAR_MB_Pos: u32 = 0;
pub const ETH_MACMIIAR_MB_Msk: u32 = 0x1 << ETH_MACMIIAR_MB_Pos;
pub const ETH_MACMIIAR_MB: u32 = ETH_MACMIIAR_MB_Msk;
pub const ETH_MACMIIDR_MD_Pos: u32 = 0;
pub const ETH_MACMIIDR_MD_Msk: u32 = 0xFFFF << ETH_MACMIIDR_MD_Pos;
pub const ETH_MACMIIDR_MD: u32 = ETH_MACMIIDR_MD_Msk;
pub const ETH_MACFCR_PT_Pos: u32 = 16;
pub const ETH_MACFCR_PT_Msk: u32 = 0xFFFF << ETH_MACFCR_PT_Pos;
pub const ETH_MACFCR_PT: u32 = ETH_MACFCR_PT_Msk;
pub const ETH_MACFCR_ZQPD_Pos: u32 = 7;
pub const ETH_MACFCR_ZQPD_Msk: u32 = 0x1 << ETH_MACFCR_ZQPD_Pos;
pub const ETH_MACFCR_ZQPD: u32 = ETH_MACFCR_ZQPD_Msk;
pub const ETH_MACFCR_PLT_Pos: u32 = 4;
pub const ETH_MACFCR_PLT_Msk: u32 = 0x3 << ETH_MACFCR_PLT_Pos;
pub const ETH_MACFCR_PLT: u32 = ETH_MACFCR_PLT_Msk;
pub const ETH_MACFCR_PLT_Minus4: u32 = 0x00000000;
pub const ETH_MACFCR_PLT_Minus28_Pos: u32 = 4;
pub const ETH_MACFCR_PLT_Minus28_Msk: u32 = 0x1 << ETH_MACFCR_PLT_Minus28_Pos;
pub const ETH_MACFCR_PLT_Minus28: u32 = ETH_MACFCR_PLT_Minus28_Msk;
pub const ETH_MACFCR_PLT_Minus144_Pos: u32 = 5;
pub const ETH_MACFCR_PLT_Minus144_Msk: u32 = 0x1 << ETH_MACFCR_PLT_Minus144_Pos;
pub const ETH_MACFCR_PLT_Minus144: u32 = ETH_MACFCR_PLT_Minus144_Msk;
pub const ETH_MACFCR_PLT_Minus256_Pos: u32 = 4;
pub const ETH_MACFCR_PLT_Minus256_Msk: u32 = 0x3 << ETH_MACFCR_PLT_Minus256_Pos;
pub const ETH_MACFCR_PLT_Minus256: u32 = ETH_MACFCR_PLT_Minus256_Msk;
pub const ETH_MACFCR_UPFD_Pos: u32 = 3;
pub const ETH_MACFCR_UPFD_Msk: u32 = 0x1 << ETH_MACFCR_UPFD_Pos;
pub const ETH_MACFCR_UPFD: u32 = ETH_MACFCR_UPFD_Msk;
pub const ETH_MACFCR_RFCE_Pos: u32 = 2;
pub const ETH_MACFCR_RFCE_Msk: u32 = 0x1 << ETH_MACFCR_RFCE_Pos;
pub const ETH_MACFCR_RFCE: u32 = ETH_MACFCR_RFCE_Msk;
pub const ETH_MACFCR_TFCE_Pos: u32 = 1;
pub const ETH_MACFCR_TFCE_Msk: u32 = 0x1 << ETH_MACFCR_TFCE_Pos;
pub const ETH_MACFCR_TFCE: u32 = ETH_MACFCR_TFCE_Msk;
pub const ETH_MACFCR_FCBBPA_Pos: u32 = 0;
pub const ETH_MACFCR_FCBBPA_Msk: u32 = 0x1 << ETH_MACFCR_FCBBPA_Pos;
pub const ETH_MACFCR_FCBBPA: u32 = ETH_MACFCR_FCBBPA_Msk;
pub const ETH_MACVLANTR_VLANTC_Pos: u32 = 16;
pub const ETH_MACVLANTR_VLANTC_Msk: u32 = 0x1 << ETH_MACVLANTR_VLANTC_Pos;
pub const ETH_MACVLANTR_VLANTC: u32 = ETH_MACVLANTR_VLANTC_Msk;
pub const ETH_MACVLANTR_VLANTI_Pos: u32 = 0;
pub const ETH_MACVLANTR_VLANTI_Msk: u32 = 0xFFFF << ETH_MACVLANTR_VLANTI_Pos;
pub const ETH_MACVLANTR_VLANTI: u32 = ETH_MACVLANTR_VLANTI_Msk;
pub const ETH_MACRWUFFR_D_Pos: u32 = 0;
pub const ETH_MACRWUFFR_D_Msk: u32 = 0xFFFFFFFF << ETH_MACRWUFFR_D_Pos;
pub const ETH_MACRWUFFR_D: u32 = ETH_MACRWUFFR_D_Msk;
pub const ETH_MACPMTCSR_WFFRPR_Pos: u32 = 31;
pub const ETH_MACPMTCSR_WFFRPR_Msk: u32 = 0x1 << ETH_MACPMTCSR_WFFRPR_Pos;
pub const ETH_MACPMTCSR_WFFRPR: u32 = ETH_MACPMTCSR_WFFRPR_Msk;
pub const ETH_MACPMTCSR_GU_Pos: u32 = 9;
pub const ETH_MACPMTCSR_GU_Msk: u32 = 0x1 << ETH_MACPMTCSR_GU_Pos;
pub const ETH_MACPMTCSR_GU: u32 = ETH_MACPMTCSR_GU_Msk;
pub const ETH_MACPMTCSR_WFR_Pos: u32 = 6;
pub const ETH_MACPMTCSR_WFR_Msk: u32 = 0x1 << ETH_MACPMTCSR_WFR_Pos;
pub const ETH_MACPMTCSR_WFR: u32 = ETH_MACPMTCSR_WFR_Msk;
pub const ETH_MACPMTCSR_MPR_Pos: u32 = 5;
pub const ETH_MACPMTCSR_MPR_Msk: u32 = 0x1 << ETH_MACPMTCSR_MPR_Pos;
pub const ETH_MACPMTCSR_MPR: u32 = ETH_MACPMTCSR_MPR_Msk;
pub const ETH_MACPMTCSR_WFE_Pos: u32 = 2;
pub const ETH_MACPMTCSR_WFE_Msk: u32 = 0x1 << ETH_MACPMTCSR_WFE_Pos;
pub const ETH_MACPMTCSR_WFE: u32 = ETH_MACPMTCSR_WFE_Msk;
pub const ETH_MACPMTCSR_MPE_Pos: u32 = 1;
pub const ETH_MACPMTCSR_MPE_Msk: u32 = 0x1 << ETH_MACPMTCSR_MPE_Pos;
pub const ETH_MACPMTCSR_MPE: u32 = ETH_MACPMTCSR_MPE_Msk;
pub const ETH_MACPMTCSR_PD_Pos: u32 = 0;
pub const ETH_MACPMTCSR_PD_Msk: u32 = 0x1 << ETH_MACPMTCSR_PD_Pos;
pub const ETH_MACPMTCSR_PD: u32 = ETH_MACPMTCSR_PD_Msk;
pub const ETH_MACDBGR_TFF_Pos: u32 = 25;
pub const ETH_MACDBGR_TFF_Msk: u32 = 0x1 << ETH_MACDBGR_TFF_Pos;
pub const ETH_MACDBGR_TFF: u32 = ETH_MACDBGR_TFF_Msk;
pub const ETH_MACDBGR_TFNE_Pos: u32 = 24;
pub const ETH_MACDBGR_TFNE_Msk: u32 = 0x1 << ETH_MACDBGR_TFNE_Pos;
pub const ETH_MACDBGR_TFNE: u32 = ETH_MACDBGR_TFNE_Msk;
pub const ETH_MACDBGR_TFWA_Pos: u32 = 22;
pub const ETH_MACDBGR_TFWA_Msk: u32 = 0x1 << ETH_MACDBGR_TFWA_Pos;
pub const ETH_MACDBGR_TFWA: u32 = ETH_MACDBGR_TFWA_Msk;
pub const ETH_MACDBGR_TFRS_Pos: u32 = 20;
pub const ETH_MACDBGR_TFRS_Msk: u32 = 0x3 << ETH_MACDBGR_TFRS_Pos;
pub const ETH_MACDBGR_TFRS: u32 = ETH_MACDBGR_TFRS_Msk;
pub const ETH_MACDBGR_TFRS_WRITING_Pos: u32 = 20;
pub const ETH_MACDBGR_TFRS_WRITING_Msk: u32 = 0x3 << ETH_MACDBGR_TFRS_WRITING_Pos;
pub const ETH_MACDBGR_TFRS_WRITING: u32 = ETH_MACDBGR_TFRS_WRITING_Msk;
pub const ETH_MACDBGR_TFRS_WAITING_Pos: u32 = 21;
pub const ETH_MACDBGR_TFRS_WAITING_Msk: u32 = 0x1 << ETH_MACDBGR_TFRS_WAITING_Pos;
pub const ETH_MACDBGR_TFRS_WAITING: u32 = ETH_MACDBGR_TFRS_WAITING_Msk;
pub const ETH_MACDBGR_TFRS_READ_Pos: u32 = 20;
pub const ETH_MACDBGR_TFRS_READ_Msk: u32 = 0x1 << ETH_MACDBGR_TFRS_READ_Pos;
pub const ETH_MACDBGR_TFRS_READ: u32 = ETH_MACDBGR_TFRS_READ_Msk;
pub const ETH_MACDBGR_TFRS_IDLE: u32 = 0x00000000;
pub const ETH_MACDBGR_MTP_Pos: u32 = 19;
pub const ETH_MACDBGR_MTP_Msk: u32 = 0x1 << ETH_MACDBGR_MTP_Pos;
pub const ETH_MACDBGR_MTP: u32 = ETH_MACDBGR_MTP_Msk;
pub const ETH_MACDBGR_MTFCS_Pos: u32 = 17;
pub const ETH_MACDBGR_MTFCS_Msk: u32 = 0x3 << ETH_MACDBGR_MTFCS_Pos;
pub const ETH_MACDBGR_MTFCS: u32 = ETH_MACDBGR_MTFCS_Msk;
pub const ETH_MACDBGR_MTFCS_TRANSFERRING_Pos: u32 = 17;
pub const ETH_MACDBGR_MTFCS_TRANSFERRING_Msk: u32 = 0x3 << ETH_MACDBGR_MTFCS_TRANSFERRING_Pos;
pub const ETH_MACDBGR_MTFCS_TRANSFERRING: u32 = ETH_MACDBGR_MTFCS_TRANSFERRING_Msk;
pub const ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos: u32 = 18;
pub const ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk: u32 = 0x1 << ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos;
pub const ETH_MACDBGR_MTFCS_GENERATINGPCF: u32 = ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk;
pub const ETH_MACDBGR_MTFCS_WAITING_Pos: u32 = 17;
pub const ETH_MACDBGR_MTFCS_WAITING_Msk: u32 = 0x1 << ETH_MACDBGR_MTFCS_WAITING_Pos;
pub const ETH_MACDBGR_MTFCS_WAITING: u32 = ETH_MACDBGR_MTFCS_WAITING_Msk;
pub const ETH_MACDBGR_MTFCS_IDLE: u32 = 0x00000000;
pub const ETH_MACDBGR_MMTEA_Pos: u32 = 16;
pub const ETH_MACDBGR_MMTEA_Msk: u32 = 0x1 << ETH_MACDBGR_MMTEA_Pos;
pub const ETH_MACDBGR_MMTEA: u32 = ETH_MACDBGR_MMTEA_Msk;
pub const ETH_MACDBGR_RFFL_Pos: u32 = 8;
pub const ETH_MACDBGR_RFFL_Msk: u32 = 0x3 << ETH_MACDBGR_RFFL_Pos;
pub const ETH_MACDBGR_RFFL: u32 = ETH_MACDBGR_RFFL_Msk;
pub const ETH_MACDBGR_RFFL_FULL_Pos: u32 = 8;
pub const ETH_MACDBGR_RFFL_FULL_Msk: u32 = 0x3 << ETH_MACDBGR_RFFL_FULL_Pos;
pub const ETH_MACDBGR_RFFL_FULL: u32 = ETH_MACDBGR_RFFL_FULL_Msk;
pub const ETH_MACDBGR_RFFL_ABOVEFCT_Pos: u32 = 9;
pub const ETH_MACDBGR_RFFL_ABOVEFCT_Msk: u32 = 0x1 << ETH_MACDBGR_RFFL_ABOVEFCT_Pos;
pub const ETH_MACDBGR_RFFL_ABOVEFCT: u32 = ETH_MACDBGR_RFFL_ABOVEFCT_Msk;
pub const ETH_MACDBGR_RFFL_BELOWFCT_Pos: u32 = 8;
pub const ETH_MACDBGR_RFFL_BELOWFCT_Msk: u32 = 0x1 << ETH_MACDBGR_RFFL_BELOWFCT_Pos;
pub const ETH_MACDBGR_RFFL_BELOWFCT: u32 = ETH_MACDBGR_RFFL_BELOWFCT_Msk;
pub const ETH_MACDBGR_RFFL_EMPTY: u32 = 0x00000000;
pub const ETH_MACDBGR_RFRCS_Pos: u32 = 5;
pub const ETH_MACDBGR_RFRCS_Msk: u32 = 0x3 << ETH_MACDBGR_RFRCS_Pos;
pub const ETH_MACDBGR_RFRCS: u32 = ETH_MACDBGR_RFRCS_Msk;
pub const ETH_MACDBGR_RFRCS_FLUSHING_Pos: u32 = 5;
pub const ETH_MACDBGR_RFRCS_FLUSHING_Msk: u32 = 0x3 << ETH_MACDBGR_RFRCS_FLUSHING_Pos;
pub const ETH_MACDBGR_RFRCS_FLUSHING: u32 = ETH_MACDBGR_RFRCS_FLUSHING_Msk;
pub const ETH_MACDBGR_RFRCS_STATUSREADING_Pos: u32 = 6;
pub const ETH_MACDBGR_RFRCS_STATUSREADING_Msk: u32 = 0x1 << ETH_MACDBGR_RFRCS_STATUSREADING_Pos;
pub const ETH_MACDBGR_RFRCS_STATUSREADING: u32 = ETH_MACDBGR_RFRCS_STATUSREADING_Msk;
pub const ETH_MACDBGR_RFRCS_DATAREADING_Pos: u32 = 5;
pub const ETH_MACDBGR_RFRCS_DATAREADING_Msk: u32 = 0x1 << ETH_MACDBGR_RFRCS_DATAREADING_Pos;
pub const ETH_MACDBGR_RFRCS_DATAREADING: u32 = ETH_MACDBGR_RFRCS_DATAREADING_Msk;
pub const ETH_MACDBGR_RFRCS_IDLE: u32 = 0x00000000;
pub const ETH_MACDBGR_RFWRA_Pos: u32 = 4;
pub const ETH_MACDBGR_RFWRA_Msk: u32 = 0x1 << ETH_MACDBGR_RFWRA_Pos;
pub const ETH_MACDBGR_RFWRA: u32 = ETH_MACDBGR_RFWRA_Msk;
pub const ETH_MACDBGR_MSFRWCS_Pos: u32 = 1;
pub const ETH_MACDBGR_MSFRWCS_Msk: u32 = 0x3 << ETH_MACDBGR_MSFRWCS_Pos;
pub const ETH_MACDBGR_MSFRWCS: u32 = ETH_MACDBGR_MSFRWCS_Msk;
pub const ETH_MACDBGR_MSFRWCS_1: u32 = 0x2 << ETH_MACDBGR_MSFRWCS_Pos;
pub const ETH_MACDBGR_MSFRWCS_0: u32 = 0x1 << ETH_MACDBGR_MSFRWCS_Pos;
pub const ETH_MACDBGR_MMRPEA_Pos: u32 = 0;
pub const ETH_MACDBGR_MMRPEA_Msk: u32 = 0x1 << ETH_MACDBGR_MMRPEA_Pos;
pub const ETH_MACDBGR_MMRPEA: u32 = ETH_MACDBGR_MMRPEA_Msk;
pub const ETH_MACSR_TSTS_Pos: u32 = 9;
pub const ETH_MACSR_TSTS_Msk: u32 = 0x1 << ETH_MACSR_TSTS_Pos;
pub const ETH_MACSR_TSTS: u32 = ETH_MACSR_TSTS_Msk;
pub const ETH_MACSR_MMCTS_Pos: u32 = 6;
pub const ETH_MACSR_MMCTS_Msk: u32 = 0x1 << ETH_MACSR_MMCTS_Pos;
pub const ETH_MACSR_MMCTS: u32 = ETH_MACSR_MMCTS_Msk;
pub const ETH_MACSR_MMMCRS_Pos: u32 = 5;
pub const ETH_MACSR_MMMCRS_Msk: u32 = 0x1 << ETH_MACSR_MMMCRS_Pos;
pub const ETH_MACSR_MMMCRS: u32 = ETH_MACSR_MMMCRS_Msk;
pub const ETH_MACSR_MMCS_Pos: u32 = 4;
pub const ETH_MACSR_MMCS_Msk: u32 = 0x1 << ETH_MACSR_MMCS_Pos;
pub const ETH_MACSR_MMCS: u32 = ETH_MACSR_MMCS_Msk;
pub const ETH_MACSR_PMTS_Pos: u32 = 3;
pub const ETH_MACSR_PMTS_Msk: u32 = 0x1 << ETH_MACSR_PMTS_Pos;
pub const ETH_MACSR_PMTS: u32 = ETH_MACSR_PMTS_Msk;
pub const ETH_MACIMR_TSTIM_Pos: u32 = 9;
pub const ETH_MACIMR_TSTIM_Msk: u32 = 0x1 << ETH_MACIMR_TSTIM_Pos;
pub const ETH_MACIMR_TSTIM: u32 = ETH_MACIMR_TSTIM_Msk;
pub const ETH_MACIMR_PMTIM_Pos: u32 = 3;
pub const ETH_MACIMR_PMTIM_Msk: u32 = 0x1 << ETH_MACIMR_PMTIM_Pos;
pub const ETH_MACIMR_PMTIM: u32 = ETH_MACIMR_PMTIM_Msk;
pub const ETH_MACA0HR_MACA0H_Pos: u32 = 0;
pub const ETH_MACA0HR_MACA0H_Msk: u32 = 0xFFFF << ETH_MACA0HR_MACA0H_Pos;
pub const ETH_MACA0HR_MACA0H: u32 = ETH_MACA0HR_MACA0H_Msk;
pub const ETH_MACA0LR_MACA0L_Pos: u32 = 0;
pub const ETH_MACA0LR_MACA0L_Msk: u32 = 0xFFFFFFFF << ETH_MACA0LR_MACA0L_Pos;
pub const ETH_MACA0LR_MACA0L: u32 = ETH_MACA0LR_MACA0L_Msk;
pub const ETH_MACA1HR_AE_Pos: u32 = 31;
pub const ETH_MACA1HR_AE_Msk: u32 = 0x1 << ETH_MACA1HR_AE_Pos;
pub const ETH_MACA1HR_AE: u32 = ETH_MACA1HR_AE_Msk;
pub const ETH_MACA1HR_SA_Pos: u32 = 30;
pub const ETH_MACA1HR_SA_Msk: u32 = 0x1 << ETH_MACA1HR_SA_Pos;
pub const ETH_MACA1HR_SA: u32 = ETH_MACA1HR_SA_Msk;
pub const ETH_MACA1HR_MBC_Pos: u32 = 24;
pub const ETH_MACA1HR_MBC_Msk: u32 = 0x3F << ETH_MACA1HR_MBC_Pos;
pub const ETH_MACA1HR_MBC: u32 = ETH_MACA1HR_MBC_Msk;
pub const ETH_MACA1HR_MBC_HBits15_8: u32 = 0x20000000;
pub const ETH_MACA1HR_MBC_HBits7_0: u32 = 0x10000000;
pub const ETH_MACA1HR_MBC_LBits31_24: u32 = 0x08000000;
pub const ETH_MACA1HR_MBC_LBits23_16: u32 = 0x04000000;
pub const ETH_MACA1HR_MBC_LBits15_8: u32 = 0x02000000;
pub const ETH_MACA1HR_MBC_LBits7_0: u32 = 0x01000000;
pub const ETH_MACA1HR_MACA1H_Pos: u32 = 0;
pub const ETH_MACA1HR_MACA1H_Msk: u32 = 0xFFFF << ETH_MACA1HR_MACA1H_Pos;
pub const ETH_MACA1HR_MACA1H: u32 = ETH_MACA1HR_MACA1H_Msk;
pub const ETH_MACA1LR_MACA1L_Pos: u32 = 0;
pub const ETH_MACA1LR_MACA1L_Msk: u32 = 0xFFFFFFFF << ETH_MACA1LR_MACA1L_Pos;
pub const ETH_MACA1LR_MACA1L: u32 = ETH_MACA1LR_MACA1L_Msk;
pub const ETH_MACA2HR_AE_Pos: u32 = 31;
pub const ETH_MACA2HR_AE_Msk: u32 = 0x1 << ETH_MACA2HR_AE_Pos;
pub const ETH_MACA2HR_AE: u32 = ETH_MACA2HR_AE_Msk;
pub const ETH_MACA2HR_SA_Pos: u32 = 30;
pub const ETH_MACA2HR_SA_Msk: u32 = 0x1 << ETH_MACA2HR_SA_Pos;
pub const ETH_MACA2HR_SA: u32 = ETH_MACA2HR_SA_Msk;
pub const ETH_MACA2HR_MBC_Pos: u32 = 24;
pub const ETH_MACA2HR_MBC_Msk: u32 = 0x3F << ETH_MACA2HR_MBC_Pos;
pub const ETH_MACA2HR_MBC: u32 = ETH_MACA2HR_MBC_Msk;
pub const ETH_MACA2HR_MBC_HBits15_8: u32 = 0x20000000;
pub const ETH_MACA2HR_MBC_HBits7_0: u32 = 0x10000000;
pub const ETH_MACA2HR_MBC_LBits31_24: u32 = 0x08000000;
pub const ETH_MACA2HR_MBC_LBits23_16: u32 = 0x04000000;
pub const ETH_MACA2HR_MBC_LBits15_8: u32 = 0x02000000;
pub const ETH_MACA2HR_MBC_LBits7_0: u32 = 0x01000000;
pub const ETH_MACA2HR_MACA2H_Pos: u32 = 0;
pub const ETH_MACA2HR_MACA2H_Msk: u32 = 0xFFFF << ETH_MACA2HR_MACA2H_Pos;
pub const ETH_MACA2HR_MACA2H: u32 = ETH_MACA2HR_MACA2H_Msk;
pub const ETH_MACA2LR_MACA2L_Pos: u32 = 0;
pub const ETH_MACA2LR_MACA2L_Msk: u32 = 0xFFFFFFFF << ETH_MACA2LR_MACA2L_Pos;
pub const ETH_MACA2LR_MACA2L: u32 = ETH_MACA2LR_MACA2L_Msk;
pub const ETH_MACA3HR_AE_Pos: u32 = 31;
pub const ETH_MACA3HR_AE_Msk: u32 = 0x1 << ETH_MACA3HR_AE_Pos;
pub const ETH_MACA3HR_AE: u32 = ETH_MACA3HR_AE_Msk;
pub const ETH_MACA3HR_SA_Pos: u32 = 30;
pub const ETH_MACA3HR_SA_Msk: u32 = 0x1 << ETH_MACA3HR_SA_Pos;
pub const ETH_MACA3HR_SA: u32 = ETH_MACA3HR_SA_Msk;
pub const ETH_MACA3HR_MBC_Pos: u32 = 24;
pub const ETH_MACA3HR_MBC_Msk: u32 = 0x3F << ETH_MACA3HR_MBC_Pos;
pub const ETH_MACA3HR_MBC: u32 = ETH_MACA3HR_MBC_Msk;
pub const ETH_MACA3HR_MBC_HBits15_8: u32 = 0x20000000;
pub const ETH_MACA3HR_MBC_HBits7_0: u32 = 0x10000000;
pub const ETH_MACA3HR_MBC_LBits31_24: u32 = 0x08000000;
pub const ETH_MACA3HR_MBC_LBits23_16: u32 = 0x04000000;
pub const ETH_MACA3HR_MBC_LBits15_8: u32 = 0x02000000;
pub const ETH_MACA3HR_MBC_LBits7_0: u32 = 0x01000000;
pub const ETH_MACA3HR_MACA3H_Pos: u32 = 0;
pub const ETH_MACA3HR_MACA3H_Msk: u32 = 0xFFFF << ETH_MACA3HR_MACA3H_Pos;
pub const ETH_MACA3HR_MACA3H: u32 = ETH_MACA3HR_MACA3H_Msk;
pub const ETH_MACA3LR_MACA3L_Pos: u32 = 0;
pub const ETH_MACA3LR_MACA3L_Msk: u32 = 0xFFFFFFFF << ETH_MACA3LR_MACA3L_Pos;
pub const ETH_MACA3LR_MACA3L: u32 = ETH_MACA3LR_MACA3L_Msk;
pub const ETH_MMCCR_MCFHP_Pos: u32 = 5;
pub const ETH_MMCCR_MCFHP_Msk: u32 = 0x1 << ETH_MMCCR_MCFHP_Pos;
pub const ETH_MMCCR_MCFHP: u32 = ETH_MMCCR_MCFHP_Msk;
pub const ETH_MMCCR_MCP_Pos: u32 = 4;
pub const ETH_MMCCR_MCP_Msk: u32 = 0x1 << ETH_MMCCR_MCP_Pos;
pub const ETH_MMCCR_MCP: u32 = ETH_MMCCR_MCP_Msk;
pub const ETH_MMCCR_MCF_Pos: u32 = 3;
pub const ETH_MMCCR_MCF_Msk: u32 = 0x1 << ETH_MMCCR_MCF_Pos;
pub const ETH_MMCCR_MCF: u32 = ETH_MMCCR_MCF_Msk;
pub const ETH_MMCCR_ROR_Pos: u32 = 2;
pub const ETH_MMCCR_ROR_Msk: u32 = 0x1 << ETH_MMCCR_ROR_Pos;
pub const ETH_MMCCR_ROR: u32 = ETH_MMCCR_ROR_Msk;
pub const ETH_MMCCR_CSR_Pos: u32 = 1;
pub const ETH_MMCCR_CSR_Msk: u32 = 0x1 << ETH_MMCCR_CSR_Pos;
pub const ETH_MMCCR_CSR: u32 = ETH_MMCCR_CSR_Msk;
pub const ETH_MMCCR_CR_Pos: u32 = 0;
pub const ETH_MMCCR_CR_Msk: u32 = 0x1 << ETH_MMCCR_CR_Pos;
pub const ETH_MMCCR_CR: u32 = ETH_MMCCR_CR_Msk;
pub const ETH_MMCRIR_RGUFS_Pos: u32 = 17;
pub const ETH_MMCRIR_RGUFS_Msk: u32 = 0x1 << ETH_MMCRIR_RGUFS_Pos;
pub const ETH_MMCRIR_RGUFS: u32 = ETH_MMCRIR_RGUFS_Msk;
pub const ETH_MMCRIR_RFAES_Pos: u32 = 6;
pub const ETH_MMCRIR_RFAES_Msk: u32 = 0x1 << ETH_MMCRIR_RFAES_Pos;
pub const ETH_MMCRIR_RFAES: u32 = ETH_MMCRIR_RFAES_Msk;
pub const ETH_MMCRIR_RFCES_Pos: u32 = 5;
pub const ETH_MMCRIR_RFCES_Msk: u32 = 0x1 << ETH_MMCRIR_RFCES_Pos;
pub const ETH_MMCRIR_RFCES: u32 = ETH_MMCRIR_RFCES_Msk;
pub const ETH_MMCTIR_TGFS_Pos: u32 = 21;
pub const ETH_MMCTIR_TGFS_Msk: u32 = 0x1 << ETH_MMCTIR_TGFS_Pos;
pub const ETH_MMCTIR_TGFS: u32 = ETH_MMCTIR_TGFS_Msk;
pub const ETH_MMCTIR_TGFMSCS_Pos: u32 = 15;
pub const ETH_MMCTIR_TGFMSCS_Msk: u32 = 0x1 << ETH_MMCTIR_TGFMSCS_Pos;
pub const ETH_MMCTIR_TGFMSCS: u32 = ETH_MMCTIR_TGFMSCS_Msk;
pub const ETH_MMCTIR_TGFSCS_Pos: u32 = 14;
pub const ETH_MMCTIR_TGFSCS_Msk: u32 = 0x1 << ETH_MMCTIR_TGFSCS_Pos;
pub const ETH_MMCTIR_TGFSCS: u32 = ETH_MMCTIR_TGFSCS_Msk;
pub const ETH_MMCRIMR_RGUFM_Pos: u32 = 17;
pub const ETH_MMCRIMR_RGUFM_Msk: u32 = 0x1 << ETH_MMCRIMR_RGUFM_Pos;
pub const ETH_MMCRIMR_RGUFM: u32 = ETH_MMCRIMR_RGUFM_Msk;
pub const ETH_MMCRIMR_RFAEM_Pos: u32 = 6;
pub const ETH_MMCRIMR_RFAEM_Msk: u32 = 0x1 << ETH_MMCRIMR_RFAEM_Pos;
pub const ETH_MMCRIMR_RFAEM: u32 = ETH_MMCRIMR_RFAEM_Msk;
pub const ETH_MMCRIMR_RFCEM_Pos: u32 = 5;
pub const ETH_MMCRIMR_RFCEM_Msk: u32 = 0x1 << ETH_MMCRIMR_RFCEM_Pos;
pub const ETH_MMCRIMR_RFCEM: u32 = ETH_MMCRIMR_RFCEM_Msk;
pub const ETH_MMCTIMR_TGFM_Pos: u32 = 21;
pub const ETH_MMCTIMR_TGFM_Msk: u32 = 0x1 << ETH_MMCTIMR_TGFM_Pos;
pub const ETH_MMCTIMR_TGFM: u32 = ETH_MMCTIMR_TGFM_Msk;
pub const ETH_MMCTIMR_TGFMSCM_Pos: u32 = 15;
pub const ETH_MMCTIMR_TGFMSCM_Msk: u32 = 0x1 << ETH_MMCTIMR_TGFMSCM_Pos;
pub const ETH_MMCTIMR_TGFMSCM: u32 = ETH_MMCTIMR_TGFMSCM_Msk;
pub const ETH_MMCTIMR_TGFSCM_Pos: u32 = 14;
pub const ETH_MMCTIMR_TGFSCM_Msk: u32 = 0x1 << ETH_MMCTIMR_TGFSCM_Pos;
pub const ETH_MMCTIMR_TGFSCM: u32 = ETH_MMCTIMR_TGFSCM_Msk;
pub const ETH_MMCTGFSCCR_TGFSCC_Pos: u32 = 0;
pub const ETH_MMCTGFSCCR_TGFSCC_Msk: u32 = 0xFFFFFFFF << ETH_MMCTGFSCCR_TGFSCC_Pos;
pub const ETH_MMCTGFSCCR_TGFSCC: u32 = ETH_MMCTGFSCCR_TGFSCC_Msk;
pub const ETH_MMCTGFMSCCR_TGFMSCC_Pos: u32 = 0;
pub const ETH_MMCTGFMSCCR_TGFMSCC_Msk: u32 = 0xFFFFFFFF << ETH_MMCTGFMSCCR_TGFMSCC_Pos;
pub const ETH_MMCTGFMSCCR_TGFMSCC: u32 = ETH_MMCTGFMSCCR_TGFMSCC_Msk;
pub const ETH_MMCTGFCR_TGFC_Pos: u32 = 0;
pub const ETH_MMCTGFCR_TGFC_Msk: u32 = 0xFFFFFFFF << ETH_MMCTGFCR_TGFC_Pos;
pub const ETH_MMCTGFCR_TGFC: u32 = ETH_MMCTGFCR_TGFC_Msk;
pub const ETH_MMCRFCECR_RFCEC_Pos: u32 = 0;
pub const ETH_MMCRFCECR_RFCEC_Msk: u32 = 0xFFFFFFFF << ETH_MMCRFCECR_RFCEC_Pos;
pub const ETH_MMCRFCECR_RFCEC: u32 = ETH_MMCRFCECR_RFCEC_Msk;
pub const ETH_MMCRFAECR_RFAEC_Pos: u32 = 0;
pub const ETH_MMCRFAECR_RFAEC_Msk: u32 = 0xFFFFFFFF << ETH_MMCRFAECR_RFAEC_Pos;
pub const ETH_MMCRFAECR_RFAEC: u32 = ETH_MMCRFAECR_RFAEC_Msk;
pub const ETH_MMCRGUFCR_RGUFC_Pos: u32 = 0;
pub const ETH_MMCRGUFCR_RGUFC_Msk: u32 = 0xFFFFFFFF << ETH_MMCRGUFCR_RGUFC_Pos;
pub const ETH_MMCRGUFCR_RGUFC: u32 = ETH_MMCRGUFCR_RGUFC_Msk;
pub const ETH_PTPTSCR_TSPFFMAE_Pos: u32 = 18;
pub const ETH_PTPTSCR_TSPFFMAE_Msk: u32 = 0x1 << ETH_PTPTSCR_TSPFFMAE_Pos;
pub const ETH_PTPTSCR_TSPFFMAE: u32 = ETH_PTPTSCR_TSPFFMAE_Msk;
pub const ETH_PTPTSCR_TSCNT_Pos: u32 = 16;
pub const ETH_PTPTSCR_TSCNT_Msk: u32 = 0x3 << ETH_PTPTSCR_TSCNT_Pos;
pub const ETH_PTPTSCR_TSCNT: u32 = ETH_PTPTSCR_TSCNT_Msk;
pub const ETH_PTPTSCR_TSSMRME_Pos: u32 = 15;
pub const ETH_PTPTSCR_TSSMRME_Msk: u32 = 0x1 << ETH_PTPTSCR_TSSMRME_Pos;
pub const ETH_PTPTSCR_TSSMRME: u32 = ETH_PTPTSCR_TSSMRME_Msk;
pub const ETH_PTPTSCR_TSSEME_Pos: u32 = 14;
pub const ETH_PTPTSCR_TSSEME_Msk: u32 = 0x1 << ETH_PTPTSCR_TSSEME_Pos;
pub const ETH_PTPTSCR_TSSEME: u32 = ETH_PTPTSCR_TSSEME_Msk;
pub const ETH_PTPTSCR_TSSIPV4FE_Pos: u32 = 13;
pub const ETH_PTPTSCR_TSSIPV4FE_Msk: u32 = 0x1 << ETH_PTPTSCR_TSSIPV4FE_Pos;
pub const ETH_PTPTSCR_TSSIPV4FE: u32 = ETH_PTPTSCR_TSSIPV4FE_Msk;
pub const ETH_PTPTSCR_TSSIPV6FE_Pos: u32 = 12;
pub const ETH_PTPTSCR_TSSIPV6FE_Msk: u32 = 0x1 << ETH_PTPTSCR_TSSIPV6FE_Pos;
pub const ETH_PTPTSCR_TSSIPV6FE: u32 = ETH_PTPTSCR_TSSIPV6FE_Msk;
pub const ETH_PTPTSCR_TSSPTPOEFE_Pos: u32 = 11;
pub const ETH_PTPTSCR_TSSPTPOEFE_Msk: u32 = 0x1 << ETH_PTPTSCR_TSSPTPOEFE_Pos;
pub const ETH_PTPTSCR_TSSPTPOEFE: u32 = ETH_PTPTSCR_TSSPTPOEFE_Msk;
pub const ETH_PTPTSCR_TSPTPPSV2E_Pos: u32 = 10;
pub const ETH_PTPTSCR_TSPTPPSV2E_Msk: u32 = 0x1 << ETH_PTPTSCR_TSPTPPSV2E_Pos;
pub const ETH_PTPTSCR_TSPTPPSV2E: u32 = ETH_PTPTSCR_TSPTPPSV2E_Msk;
pub const ETH_PTPTSCR_TSSSR_Pos: u32 = 9;
pub const ETH_PTPTSCR_TSSSR_Msk: u32 = 0x1 << ETH_PTPTSCR_TSSSR_Pos;
pub const ETH_PTPTSCR_TSSSR: u32 = ETH_PTPTSCR_TSSSR_Msk;
pub const ETH_PTPTSCR_TSSARFE_Pos: u32 = 8;
pub const ETH_PTPTSCR_TSSARFE_Msk: u32 = 0x1 << ETH_PTPTSCR_TSSARFE_Pos;
pub const ETH_PTPTSCR_TSSARFE: u32 = ETH_PTPTSCR_TSSARFE_Msk;
pub const ETH_PTPTSCR_TSARU_Pos: u32 = 5;
pub const ETH_PTPTSCR_TSARU_Msk: u32 = 0x1 << ETH_PTPTSCR_TSARU_Pos;
pub const ETH_PTPTSCR_TSARU: u32 = ETH_PTPTSCR_TSARU_Msk;
pub const ETH_PTPTSCR_TSITE_Pos: u32 = 4;
pub const ETH_PTPTSCR_TSITE_Msk: u32 = 0x1 << ETH_PTPTSCR_TSITE_Pos;
pub const ETH_PTPTSCR_TSITE: u32 = ETH_PTPTSCR_TSITE_Msk;
pub const ETH_PTPTSCR_TSSTU_Pos: u32 = 3;
pub const ETH_PTPTSCR_TSSTU_Msk: u32 = 0x1 << ETH_PTPTSCR_TSSTU_Pos;
pub const ETH_PTPTSCR_TSSTU: u32 = ETH_PTPTSCR_TSSTU_Msk;
pub const ETH_PTPTSCR_TSSTI_Pos: u32 = 2;
pub const ETH_PTPTSCR_TSSTI_Msk: u32 = 0x1 << ETH_PTPTSCR_TSSTI_Pos;
pub const ETH_PTPTSCR_TSSTI: u32 = ETH_PTPTSCR_TSSTI_Msk;
pub const ETH_PTPTSCR_TSFCU_Pos: u32 = 1;
pub const ETH_PTPTSCR_TSFCU_Msk: u32 = 0x1 << ETH_PTPTSCR_TSFCU_Pos;
pub const ETH_PTPTSCR_TSFCU: u32 = ETH_PTPTSCR_TSFCU_Msk;
pub const ETH_PTPTSCR_TSE_Pos: u32 = 0;
pub const ETH_PTPTSCR_TSE_Msk: u32 = 0x1 << ETH_PTPTSCR_TSE_Pos;
pub const ETH_PTPTSCR_TSE: u32 = ETH_PTPTSCR_TSE_Msk;
pub const ETH_PTPSSIR_STSSI_Pos: u32 = 0;
pub const ETH_PTPSSIR_STSSI_Msk: u32 = 0xFF << ETH_PTPSSIR_STSSI_Pos;
pub const ETH_PTPSSIR_STSSI: u32 = ETH_PTPSSIR_STSSI_Msk;
pub const ETH_PTPTSHR_STS_Pos: u32 = 0;
pub const ETH_PTPTSHR_STS_Msk: u32 = 0xFFFFFFFF << ETH_PTPTSHR_STS_Pos;
pub const ETH_PTPTSHR_STS: u32 = ETH_PTPTSHR_STS_Msk;
pub const ETH_PTPTSLR_STPNS_Pos: u32 = 31;
pub const ETH_PTPTSLR_STPNS_Msk: u32 = 0x1 << ETH_PTPTSLR_STPNS_Pos;
pub const ETH_PTPTSLR_STPNS: u32 = ETH_PTPTSLR_STPNS_Msk;
pub const ETH_PTPTSLR_STSS_Pos: u32 = 0;
pub const ETH_PTPTSLR_STSS_Msk: u32 = 0x7FFFFFFF << ETH_PTPTSLR_STSS_Pos;
pub const ETH_PTPTSLR_STSS: u32 = ETH_PTPTSLR_STSS_Msk;
pub const ETH_PTPTSHUR_TSUS_Pos: u32 = 0;
pub const ETH_PTPTSHUR_TSUS_Msk: u32 = 0xFFFFFFFF << ETH_PTPTSHUR_TSUS_Pos;
pub const ETH_PTPTSHUR_TSUS: u32 = ETH_PTPTSHUR_TSUS_Msk;
pub const ETH_PTPTSLUR_TSUPNS_Pos: u32 = 31;
pub const ETH_PTPTSLUR_TSUPNS_Msk: u32 = 0x1 << ETH_PTPTSLUR_TSUPNS_Pos;
pub const ETH_PTPTSLUR_TSUPNS: u32 = ETH_PTPTSLUR_TSUPNS_Msk;
pub const ETH_PTPTSLUR_TSUSS_Pos: u32 = 0;
pub const ETH_PTPTSLUR_TSUSS_Msk: u32 = 0x7FFFFFFF << ETH_PTPTSLUR_TSUSS_Pos;
pub const ETH_PTPTSLUR_TSUSS: u32 = ETH_PTPTSLUR_TSUSS_Msk;
pub const ETH_PTPTSAR_TSA_Pos: u32 = 0;
pub const ETH_PTPTSAR_TSA_Msk: u32 = 0xFFFFFFFF << ETH_PTPTSAR_TSA_Pos;
pub const ETH_PTPTSAR_TSA: u32 = ETH_PTPTSAR_TSA_Msk;
pub const ETH_PTPTTHR_TTSH_Pos: u32 = 0;
pub const ETH_PTPTTHR_TTSH_Msk: u32 = 0xFFFFFFFF << ETH_PTPTTHR_TTSH_Pos;
pub const ETH_PTPTTHR_TTSH: u32 = ETH_PTPTTHR_TTSH_Msk;
pub const ETH_PTPTTLR_TTSL_Pos: u32 = 0;
pub const ETH_PTPTTLR_TTSL_Msk: u32 = 0xFFFFFFFF << ETH_PTPTTLR_TTSL_Pos;
pub const ETH_PTPTTLR_TTSL: u32 = ETH_PTPTTLR_TTSL_Msk;
pub const ETH_PTPTSSR_TSTTR_Pos: u32 = 5;
pub const ETH_PTPTSSR_TSTTR_Msk: u32 = 0x1 << ETH_PTPTSSR_TSTTR_Pos;
pub const ETH_PTPTSSR_TSTTR: u32 = ETH_PTPTSSR_TSTTR_Msk;
pub const ETH_PTPTSSR_TSSO_Pos: u32 = 4;
pub const ETH_PTPTSSR_TSSO_Msk: u32 = 0x1 << ETH_PTPTSSR_TSSO_Pos;
pub const ETH_PTPTSSR_TSSO: u32 = ETH_PTPTSSR_TSSO_Msk;
pub const ETH_DMABMR_MB_Pos: u32 = 26;
pub const ETH_DMABMR_MB_Msk: u32 = 0x1 << ETH_DMABMR_MB_Pos;
pub const ETH_DMABMR_MB: u32 = ETH_DMABMR_MB_Msk;
pub const ETH_DMABMR_AAB_Pos: u32 = 25;
pub const ETH_DMABMR_AAB_Msk: u32 = 0x1 << ETH_DMABMR_AAB_Pos;
pub const ETH_DMABMR_AAB: u32 = ETH_DMABMR_AAB_Msk;
pub const ETH_DMABMR_FPM_Pos: u32 = 24;
pub const ETH_DMABMR_FPM_Msk: u32 = 0x1 << ETH_DMABMR_FPM_Pos;
pub const ETH_DMABMR_FPM: u32 = ETH_DMABMR_FPM_Msk;
pub const ETH_DMABMR_USP_Pos: u32 = 23;
pub const ETH_DMABMR_USP_Msk: u32 = 0x1 << ETH_DMABMR_USP_Pos;
pub const ETH_DMABMR_USP: u32 = ETH_DMABMR_USP_Msk;
pub const ETH_DMABMR_RDP_Pos: u32 = 17;
pub const ETH_DMABMR_RDP_Msk: u32 = 0x3F << ETH_DMABMR_RDP_Pos;
pub const ETH_DMABMR_RDP: u32 = ETH_DMABMR_RDP_Msk;
pub const ETH_DMABMR_RDP_1Beat: u32 = 0x00020000;
pub const ETH_DMABMR_RDP_2Beat: u32 = 0x00040000;
pub const ETH_DMABMR_RDP_4Beat: u32 = 0x00080000;
pub const ETH_DMABMR_RDP_8Beat: u32 = 0x00100000;
pub const ETH_DMABMR_RDP_16Beat: u32 = 0x00200000;
pub const ETH_DMABMR_RDP_32Beat: u32 = 0x00400000;
pub const ETH_DMABMR_RDP_4xPBL_4Beat: u32 = 0x01020000;
pub const ETH_DMABMR_RDP_4xPBL_8Beat: u32 = 0x01040000;
pub const ETH_DMABMR_RDP_4xPBL_16Beat: u32 = 0x01080000;
pub const ETH_DMABMR_RDP_4xPBL_32Beat: u32 = 0x01100000;
pub const ETH_DMABMR_RDP_4xPBL_64Beat: u32 = 0x01200000;
pub const ETH_DMABMR_RDP_4xPBL_128Beat: u32 = 0x01400000;
pub const ETH_DMABMR_FB_Pos: u32 = 16;
pub const ETH_DMABMR_FB_Msk: u32 = 0x1 << ETH_DMABMR_FB_Pos;
pub const ETH_DMABMR_FB: u32 = ETH_DMABMR_FB_Msk;
pub const ETH_DMABMR_RTPR_Pos: u32 = 14;
pub const ETH_DMABMR_RTPR_Msk: u32 = 0x3 << ETH_DMABMR_RTPR_Pos;
pub const ETH_DMABMR_RTPR: u32 = ETH_DMABMR_RTPR_Msk;
pub const ETH_DMABMR_RTPR_1_1: u32 = 0x00000000;
pub const ETH_DMABMR_RTPR_2_1: u32 = 0x00004000;
pub const ETH_DMABMR_RTPR_3_1: u32 = 0x00008000;
pub const ETH_DMABMR_RTPR_4_1: u32 = 0x0000C000;
pub const ETH_DMABMR_PBL_Pos: u32 = 8;
pub const ETH_DMABMR_PBL_Msk: u32 = 0x3F << ETH_DMABMR_PBL_Pos;
pub const ETH_DMABMR_PBL: u32 = ETH_DMABMR_PBL_Msk;
pub const ETH_DMABMR_PBL_1Beat: u32 = 0x00000100;
pub const ETH_DMABMR_PBL_2Beat: u32 = 0x00000200;
pub const ETH_DMABMR_PBL_4Beat: u32 = 0x00000400;
pub const ETH_DMABMR_PBL_8Beat: u32 = 0x00000800;
pub const ETH_DMABMR_PBL_16Beat: u32 = 0x00001000;
pub const ETH_DMABMR_PBL_32Beat: u32 = 0x00002000;
pub const ETH_DMABMR_PBL_4xPBL_4Beat: u32 = 0x01000100;
pub const ETH_DMABMR_PBL_4xPBL_8Beat: u32 = 0x01000200;
pub const ETH_DMABMR_PBL_4xPBL_16Beat: u32 = 0x01000400;
pub const ETH_DMABMR_PBL_4xPBL_32Beat: u32 = 0x01000800;
pub const ETH_DMABMR_PBL_4xPBL_64Beat: u32 = 0x01001000;
pub const ETH_DMABMR_PBL_4xPBL_128Beat: u32 = 0x01002000;
pub const ETH_DMABMR_EDE_Pos: u32 = 7;
pub const ETH_DMABMR_EDE_Msk: u32 = 0x1 << ETH_DMABMR_EDE_Pos;
pub const ETH_DMABMR_EDE: u32 = ETH_DMABMR_EDE_Msk;
pub const ETH_DMABMR_DSL_Pos: u32 = 2;
pub const ETH_DMABMR_DSL_Msk: u32 = 0x1F << ETH_DMABMR_DSL_Pos;
pub const ETH_DMABMR_DSL: u32 = ETH_DMABMR_DSL_Msk;
pub const ETH_DMABMR_DA_Pos: u32 = 1;
pub const ETH_DMABMR_DA_Msk: u32 = 0x1 << ETH_DMABMR_DA_Pos;
pub const ETH_DMABMR_DA: u32 = ETH_DMABMR_DA_Msk;
pub const ETH_DMABMR_SR_Pos: u32 = 0;
pub const ETH_DMABMR_SR_Msk: u32 = 0x1 << ETH_DMABMR_SR_Pos;
pub const ETH_DMABMR_SR: u32 = ETH_DMABMR_SR_Msk;
pub const ETH_DMATPDR_TPD_Pos: u32 = 0;
pub const ETH_DMATPDR_TPD_Msk: u32 = 0xFFFFFFFF << ETH_DMATPDR_TPD_Pos;
pub const ETH_DMATPDR_TPD: u32 = ETH_DMATPDR_TPD_Msk;
pub const ETH_DMARPDR_RPD_Pos: u32 = 0;
pub const ETH_DMARPDR_RPD_Msk: u32 = 0xFFFFFFFF << ETH_DMARPDR_RPD_Pos;
pub const ETH_DMARPDR_RPD: u32 = ETH_DMARPDR_RPD_Msk;
pub const ETH_DMARDLAR_SRL_Pos: u32 = 0;
pub const ETH_DMARDLAR_SRL_Msk: u32 = 0xFFFFFFFF << ETH_DMARDLAR_SRL_Pos;
pub const ETH_DMARDLAR_SRL: u32 = ETH_DMARDLAR_SRL_Msk;
pub const ETH_DMATDLAR_STL_Pos: u32 = 0;
pub const ETH_DMATDLAR_STL_Msk: u32 = 0xFFFFFFFF << ETH_DMATDLAR_STL_Pos;
pub const ETH_DMATDLAR_STL: u32 = ETH_DMATDLAR_STL_Msk;
pub const ETH_DMASR_TSTS_Pos: u32 = 29;
pub const ETH_DMASR_TSTS_Msk: u32 = 0x1 << ETH_DMASR_TSTS_Pos;
pub const ETH_DMASR_TSTS: u32 = ETH_DMASR_TSTS_Msk;
pub const ETH_DMASR_PMTS_Pos: u32 = 28;
pub const ETH_DMASR_PMTS_Msk: u32 = 0x1 << ETH_DMASR_PMTS_Pos;
pub const ETH_DMASR_PMTS: u32 = ETH_DMASR_PMTS_Msk;
pub const ETH_DMASR_MMCS_Pos: u32 = 27;
pub const ETH_DMASR_MMCS_Msk: u32 = 0x1 << ETH_DMASR_MMCS_Pos;
pub const ETH_DMASR_MMCS: u32 = ETH_DMASR_MMCS_Msk;
pub const ETH_DMASR_EBS_Pos: u32 = 23;
pub const ETH_DMASR_EBS_Msk: u32 = 0x7 << ETH_DMASR_EBS_Pos;
pub const ETH_DMASR_EBS: u32 = ETH_DMASR_EBS_Msk;
pub const ETH_DMASR_EBS_DescAccess_Pos: u32 = 25;
pub const ETH_DMASR_EBS_DescAccess_Msk: u32 = 0x1 << ETH_DMASR_EBS_DescAccess_Pos;
pub const ETH_DMASR_EBS_DescAccess: u32 = ETH_DMASR_EBS_DescAccess_Msk;
pub const ETH_DMASR_EBS_ReadTransf_Pos: u32 = 24;
pub const ETH_DMASR_EBS_ReadTransf_Msk: u32 = 0x1 << ETH_DMASR_EBS_ReadTransf_Pos;
pub const ETH_DMASR_EBS_ReadTransf: u32 = ETH_DMASR_EBS_ReadTransf_Msk;
pub const ETH_DMASR_EBS_DataTransfTx_Pos: u32 = 23;
pub const ETH_DMASR_EBS_DataTransfTx_Msk: u32 = 0x1 << ETH_DMASR_EBS_DataTransfTx_Pos;
pub const ETH_DMASR_EBS_DataTransfTx: u32 = ETH_DMASR_EBS_DataTransfTx_Msk;
pub const ETH_DMASR_TPS_Pos: u32 = 20;
pub const ETH_DMASR_TPS_Msk: u32 = 0x7 << ETH_DMASR_TPS_Pos;
pub const ETH_DMASR_TPS: u32 = ETH_DMASR_TPS_Msk;
pub const ETH_DMASR_TPS_Stopped: u32 = 0x00000000;
pub const ETH_DMASR_TPS_Fetching_Pos: u32 = 20;
pub const ETH_DMASR_TPS_Fetching_Msk: u32 = 0x1 << ETH_DMASR_TPS_Fetching_Pos;
pub const ETH_DMASR_TPS_Fetching: u32 = ETH_DMASR_TPS_Fetching_Msk;
pub const ETH_DMASR_TPS_Waiting_Pos: u32 = 21;
pub const ETH_DMASR_TPS_Waiting_Msk: u32 = 0x1 << ETH_DMASR_TPS_Waiting_Pos;
pub const ETH_DMASR_TPS_Waiting: u32 = ETH_DMASR_TPS_Waiting_Msk;
pub const ETH_DMASR_TPS_Reading_Pos: u32 = 20;
pub const ETH_DMASR_TPS_Reading_Msk: u32 = 0x3 << ETH_DMASR_TPS_Reading_Pos;
pub const ETH_DMASR_TPS_Reading: u32 = ETH_DMASR_TPS_Reading_Msk;
pub const ETH_DMASR_TPS_Suspended_Pos: u32 = 21;
pub const ETH_DMASR_TPS_Suspended_Msk: u32 = 0x3 << ETH_DMASR_TPS_Suspended_Pos;
pub const ETH_DMASR_TPS_Suspended: u32 = ETH_DMASR_TPS_Suspended_Msk;
pub const ETH_DMASR_TPS_Closing_Pos: u32 = 20;
pub const ETH_DMASR_TPS_Closing_Msk: u32 = 0x7 << ETH_DMASR_TPS_Closing_Pos;
pub const ETH_DMASR_TPS_Closing: u32 = ETH_DMASR_TPS_Closing_Msk;
pub const ETH_DMASR_RPS_Pos: u32 = 17;
pub const ETH_DMASR_RPS_Msk: u32 = 0x7 << ETH_DMASR_RPS_Pos;
pub const ETH_DMASR_RPS: u32 = ETH_DMASR_RPS_Msk;
pub const ETH_DMASR_RPS_Stopped: u32 = 0x00000000;
pub const ETH_DMASR_RPS_Fetching_Pos: u32 = 17;
pub const ETH_DMASR_RPS_Fetching_Msk: u32 = 0x1 << ETH_DMASR_RPS_Fetching_Pos;
pub const ETH_DMASR_RPS_Fetching: u32 = ETH_DMASR_RPS_Fetching_Msk;
pub const ETH_DMASR_RPS_Waiting_Pos: u32 = 17;
pub const ETH_DMASR_RPS_Waiting_Msk: u32 = 0x3 << ETH_DMASR_RPS_Waiting_Pos;
pub const ETH_DMASR_RPS_Waiting: u32 = ETH_DMASR_RPS_Waiting_Msk;
pub const ETH_DMASR_RPS_Suspended_Pos: u32 = 19;
pub const ETH_DMASR_RPS_Suspended_Msk: u32 = 0x1 << ETH_DMASR_RPS_Suspended_Pos;
pub const ETH_DMASR_RPS_Suspended: u32 = ETH_DMASR_RPS_Suspended_Msk;
pub const ETH_DMASR_RPS_Closing_Pos: u32 = 17;
pub const ETH_DMASR_RPS_Closing_Msk: u32 = 0x5 << ETH_DMASR_RPS_Closing_Pos;
pub const ETH_DMASR_RPS_Closing: u32 = ETH_DMASR_RPS_Closing_Msk;
pub const ETH_DMASR_RPS_Queuing_Pos: u32 = 17;
pub const ETH_DMASR_RPS_Queuing_Msk: u32 = 0x7 << ETH_DMASR_RPS_Queuing_Pos;
pub const ETH_DMASR_RPS_Queuing: u32 = ETH_DMASR_RPS_Queuing_Msk;
pub const ETH_DMASR_NIS_Pos: u32 = 16;
pub const ETH_DMASR_NIS_Msk: u32 = 0x1 << ETH_DMASR_NIS_Pos;
pub const ETH_DMASR_NIS: u32 = ETH_DMASR_NIS_Msk;
pub const ETH_DMASR_AIS_Pos: u32 = 15;
pub const ETH_DMASR_AIS_Msk: u32 = 0x1 << ETH_DMASR_AIS_Pos;
pub const ETH_DMASR_AIS: u32 = ETH_DMASR_AIS_Msk;
pub const ETH_DMASR_ERS_Pos: u32 = 14;
pub const ETH_DMASR_ERS_Msk: u32 = 0x1 << ETH_DMASR_ERS_Pos;
pub const ETH_DMASR_ERS: u32 = ETH_DMASR_ERS_Msk;
pub const ETH_DMASR_FBES_Pos: u32 = 13;
pub const ETH_DMASR_FBES_Msk: u32 = 0x1 << ETH_DMASR_FBES_Pos;
pub const ETH_DMASR_FBES: u32 = ETH_DMASR_FBES_Msk;
pub const ETH_DMASR_ETS_Pos: u32 = 10;
pub const ETH_DMASR_ETS_Msk: u32 = 0x1 << ETH_DMASR_ETS_Pos;
pub const ETH_DMASR_ETS: u32 = ETH_DMASR_ETS_Msk;
pub const ETH_DMASR_RWTS_Pos: u32 = 9;
pub const ETH_DMASR_RWTS_Msk: u32 = 0x1 << ETH_DMASR_RWTS_Pos;
pub const ETH_DMASR_RWTS: u32 = ETH_DMASR_RWTS_Msk;
pub const ETH_DMASR_RPSS_Pos: u32 = 8;
pub const ETH_DMASR_RPSS_Msk: u32 = 0x1 << ETH_DMASR_RPSS_Pos;
pub const ETH_DMASR_RPSS: u32 = ETH_DMASR_RPSS_Msk;
pub const ETH_DMASR_RBUS_Pos: u32 = 7;
pub const ETH_DMASR_RBUS_Msk: u32 = 0x1 << ETH_DMASR_RBUS_Pos;
pub const ETH_DMASR_RBUS: u32 = ETH_DMASR_RBUS_Msk;
pub const ETH_DMASR_RS_Pos: u32 = 6;
pub const ETH_DMASR_RS_Msk: u32 = 0x1 << ETH_DMASR_RS_Pos;
pub const ETH_DMASR_RS: u32 = ETH_DMASR_RS_Msk;
pub const ETH_DMASR_TUS_Pos: u32 = 5;
pub const ETH_DMASR_TUS_Msk: u32 = 0x1 << ETH_DMASR_TUS_Pos;
pub const ETH_DMASR_TUS: u32 = ETH_DMASR_TUS_Msk;
pub const ETH_DMASR_ROS_Pos: u32 = 4;
pub const ETH_DMASR_ROS_Msk: u32 = 0x1 << ETH_DMASR_ROS_Pos;
pub const ETH_DMASR_ROS: u32 = ETH_DMASR_ROS_Msk;
pub const ETH_DMASR_TJTS_Pos: u32 = 3;
pub const ETH_DMASR_TJTS_Msk: u32 = 0x1 << ETH_DMASR_TJTS_Pos;
pub const ETH_DMASR_TJTS: u32 = ETH_DMASR_TJTS_Msk;
pub const ETH_DMASR_TBUS_Pos: u32 = 2;
pub const ETH_DMASR_TBUS_Msk: u32 = 0x1 << ETH_DMASR_TBUS_Pos;
pub const ETH_DMASR_TBUS: u32 = ETH_DMASR_TBUS_Msk;
pub const ETH_DMASR_TPSS_Pos: u32 = 1;
pub const ETH_DMASR_TPSS_Msk: u32 = 0x1 << ETH_DMASR_TPSS_Pos;
pub const ETH_DMASR_TPSS: u32 = ETH_DMASR_TPSS_Msk;
pub const ETH_DMASR_TS_Pos: u32 = 0;
pub const ETH_DMASR_TS_Msk: u32 = 0x1 << ETH_DMASR_TS_Pos;
pub const ETH_DMASR_TS: u32 = ETH_DMASR_TS_Msk;
pub const ETH_DMAOMR_DTCEFD_Pos: u32 = 26;
pub const ETH_DMAOMR_DTCEFD_Msk: u32 = 0x1 << ETH_DMAOMR_DTCEFD_Pos;
pub const ETH_DMAOMR_DTCEFD: u32 = ETH_DMAOMR_DTCEFD_Msk;
pub const ETH_DMAOMR_RSF_Pos: u32 = 25;
pub const ETH_DMAOMR_RSF_Msk: u32 = 0x1 << ETH_DMAOMR_RSF_Pos;
pub const ETH_DMAOMR_RSF: u32 = ETH_DMAOMR_RSF_Msk;
pub const ETH_DMAOMR_DFRF_Pos: u32 = 24;
pub const ETH_DMAOMR_DFRF_Msk: u32 = 0x1 << ETH_DMAOMR_DFRF_Pos;
pub const ETH_DMAOMR_DFRF: u32 = ETH_DMAOMR_DFRF_Msk;
pub const ETH_DMAOMR_TSF_Pos: u32 = 21;
pub const ETH_DMAOMR_TSF_Msk: u32 = 0x1 << ETH_DMAOMR_TSF_Pos;
pub const ETH_DMAOMR_TSF: u32 = ETH_DMAOMR_TSF_Msk;
pub const ETH_DMAOMR_FTF_Pos: u32 = 20;
pub const ETH_DMAOMR_FTF_Msk: u32 = 0x1 << ETH_DMAOMR_FTF_Pos;
pub const ETH_DMAOMR_FTF: u32 = ETH_DMAOMR_FTF_Msk;
pub const ETH_DMAOMR_TTC_Pos: u32 = 14;
pub const ETH_DMAOMR_TTC_Msk: u32 = 0x7 << ETH_DMAOMR_TTC_Pos;
pub const ETH_DMAOMR_TTC: u32 = ETH_DMAOMR_TTC_Msk;
pub const ETH_DMAOMR_TTC_64Bytes: u32 = 0x00000000;
pub const ETH_DMAOMR_TTC_128Bytes: u32 = 0x00004000;
pub const ETH_DMAOMR_TTC_192Bytes: u32 = 0x00008000;
pub const ETH_DMAOMR_TTC_256Bytes: u32 = 0x0000C000;
pub const ETH_DMAOMR_TTC_40Bytes: u32 = 0x00010000;
pub const ETH_DMAOMR_TTC_32Bytes: u32 = 0x00014000;
pub const ETH_DMAOMR_TTC_24Bytes: u32 = 0x00018000;
pub const ETH_DMAOMR_TTC_16Bytes: u32 = 0x0001C000;
pub const ETH_DMAOMR_ST_Pos: u32 = 13;
pub const ETH_DMAOMR_ST_Msk: u32 = 0x1 << ETH_DMAOMR_ST_Pos;
pub const ETH_DMAOMR_ST: u32 = ETH_DMAOMR_ST_Msk;
pub const ETH_DMAOMR_FEF_Pos: u32 = 7;
pub const ETH_DMAOMR_FEF_Msk: u32 = 0x1 << ETH_DMAOMR_FEF_Pos;
pub const ETH_DMAOMR_FEF: u32 = ETH_DMAOMR_FEF_Msk;
pub const ETH_DMAOMR_FUGF_Pos: u32 = 6;
pub const ETH_DMAOMR_FUGF_Msk: u32 = 0x1 << ETH_DMAOMR_FUGF_Pos;
pub const ETH_DMAOMR_FUGF: u32 = ETH_DMAOMR_FUGF_Msk;
pub const ETH_DMAOMR_RTC_Pos: u32 = 3;
pub const ETH_DMAOMR_RTC_Msk: u32 = 0x3 << ETH_DMAOMR_RTC_Pos;
pub const ETH_DMAOMR_RTC: u32 = ETH_DMAOMR_RTC_Msk;
pub const ETH_DMAOMR_RTC_64Bytes: u32 = 0x00000000;
pub const ETH_DMAOMR_RTC_32Bytes: u32 = 0x00000008;
pub const ETH_DMAOMR_RTC_96Bytes: u32 = 0x00000010;
pub const ETH_DMAOMR_RTC_128Bytes: u32 = 0x00000018;
pub const ETH_DMAOMR_OSF_Pos: u32 = 2;
pub const ETH_DMAOMR_OSF_Msk: u32 = 0x1 << ETH_DMAOMR_OSF_Pos;
pub const ETH_DMAOMR_OSF: u32 = ETH_DMAOMR_OSF_Msk;
pub const ETH_DMAOMR_SR_Pos: u32 = 1;
pub const ETH_DMAOMR_SR_Msk: u32 = 0x1 << ETH_DMAOMR_SR_Pos;
pub const ETH_DMAOMR_SR: u32 = ETH_DMAOMR_SR_Msk;
pub const ETH_DMAIER_NISE_Pos: u32 = 16;
pub const ETH_DMAIER_NISE_Msk: u32 = 0x1 << ETH_DMAIER_NISE_Pos;
pub const ETH_DMAIER_NISE: u32 = ETH_DMAIER_NISE_Msk;
pub const ETH_DMAIER_AISE_Pos: u32 = 15;
pub const ETH_DMAIER_AISE_Msk: u32 = 0x1 << ETH_DMAIER_AISE_Pos;
pub const ETH_DMAIER_AISE: u32 = ETH_DMAIER_AISE_Msk;
pub const ETH_DMAIER_ERIE_Pos: u32 = 14;
pub const ETH_DMAIER_ERIE_Msk: u32 = 0x1 << ETH_DMAIER_ERIE_Pos;
pub const ETH_DMAIER_ERIE: u32 = ETH_DMAIER_ERIE_Msk;
pub const ETH_DMAIER_FBEIE_Pos: u32 = 13;
pub const ETH_DMAIER_FBEIE_Msk: u32 = 0x1 << ETH_DMAIER_FBEIE_Pos;
pub const ETH_DMAIER_FBEIE: u32 = ETH_DMAIER_FBEIE_Msk;
pub const ETH_DMAIER_ETIE_Pos: u32 = 10;
pub const ETH_DMAIER_ETIE_Msk: u32 = 0x1 << ETH_DMAIER_ETIE_Pos;
pub const ETH_DMAIER_ETIE: u32 = ETH_DMAIER_ETIE_Msk;
pub const ETH_DMAIER_RWTIE_Pos: u32 = 9;
pub const ETH_DMAIER_RWTIE_Msk: u32 = 0x1 << ETH_DMAIER_RWTIE_Pos;
pub const ETH_DMAIER_RWTIE: u32 = ETH_DMAIER_RWTIE_Msk;
pub const ETH_DMAIER_RPSIE_Pos: u32 = 8;
pub const ETH_DMAIER_RPSIE_Msk: u32 = 0x1 << ETH_DMAIER_RPSIE_Pos;
pub const ETH_DMAIER_RPSIE: u32 = ETH_DMAIER_RPSIE_Msk;
pub const ETH_DMAIER_RBUIE_Pos: u32 = 7;
pub const ETH_DMAIER_RBUIE_Msk: u32 = 0x1 << ETH_DMAIER_RBUIE_Pos;
pub const ETH_DMAIER_RBUIE: u32 = ETH_DMAIER_RBUIE_Msk;
pub const ETH_DMAIER_RIE_Pos: u32 = 6;
pub const ETH_DMAIER_RIE_Msk: u32 = 0x1 << ETH_DMAIER_RIE_Pos;
pub const ETH_DMAIER_RIE: u32 = ETH_DMAIER_RIE_Msk;
pub const ETH_DMAIER_TUIE_Pos: u32 = 5;
pub const ETH_DMAIER_TUIE_Msk: u32 = 0x1 << ETH_DMAIER_TUIE_Pos;
pub const ETH_DMAIER_TUIE: u32 = ETH_DMAIER_TUIE_Msk;
pub const ETH_DMAIER_ROIE_Pos: u32 = 4;
pub const ETH_DMAIER_ROIE_Msk: u32 = 0x1 << ETH_DMAIER_ROIE_Pos;
pub const ETH_DMAIER_ROIE: u32 = ETH_DMAIER_ROIE_Msk;
pub const ETH_DMAIER_TJTIE_Pos: u32 = 3;
pub const ETH_DMAIER_TJTIE_Msk: u32 = 0x1 << ETH_DMAIER_TJTIE_Pos;
pub const ETH_DMAIER_TJTIE: u32 = ETH_DMAIER_TJTIE_Msk;
pub const ETH_DMAIER_TBUIE_Pos: u32 = 2;
pub const ETH_DMAIER_TBUIE_Msk: u32 = 0x1 << ETH_DMAIER_TBUIE_Pos;
pub const ETH_DMAIER_TBUIE: u32 = ETH_DMAIER_TBUIE_Msk;
pub const ETH_DMAIER_TPSIE_Pos: u32 = 1;
pub const ETH_DMAIER_TPSIE_Msk: u32 = 0x1 << ETH_DMAIER_TPSIE_Pos;
pub const ETH_DMAIER_TPSIE: u32 = ETH_DMAIER_TPSIE_Msk;
pub const ETH_DMAIER_TIE_Pos: u32 = 0;
pub const ETH_DMAIER_TIE_Msk: u32 = 0x1 << ETH_DMAIER_TIE_Pos;
pub const ETH_DMAIER_TIE: u32 = ETH_DMAIER_TIE_Msk;
pub const ETH_DMAMFBOCR_OFOC_Pos: u32 = 28;
pub const ETH_DMAMFBOCR_OFOC_Msk: u32 = 0x1 << ETH_DMAMFBOCR_OFOC_Pos;
pub const ETH_DMAMFBOCR_OFOC: u32 = ETH_DMAMFBOCR_OFOC_Msk;
pub const ETH_DMAMFBOCR_MFA_Pos: u32 = 17;
pub const ETH_DMAMFBOCR_MFA_Msk: u32 = 0x7FF << ETH_DMAMFBOCR_MFA_Pos;
pub const ETH_DMAMFBOCR_MFA: u32 = ETH_DMAMFBOCR_MFA_Msk;
pub const ETH_DMAMFBOCR_OMFC_Pos: u32 = 16;
pub const ETH_DMAMFBOCR_OMFC_Msk: u32 = 0x1 << ETH_DMAMFBOCR_OMFC_Pos;
pub const ETH_DMAMFBOCR_OMFC: u32 = ETH_DMAMFBOCR_OMFC_Msk;
pub const ETH_DMAMFBOCR_MFC_Pos: u32 = 0;
pub const ETH_DMAMFBOCR_MFC_Msk: u32 = 0xFFFF << ETH_DMAMFBOCR_MFC_Pos;
pub const ETH_DMAMFBOCR_MFC: u32 = ETH_DMAMFBOCR_MFC_Msk;
pub const ETH_DMACHTDR_HTDAP_Pos: u32 = 0;
pub const ETH_DMACHTDR_HTDAP_Msk: u32 = 0xFFFFFFFF << ETH_DMACHTDR_HTDAP_Pos;
pub const ETH_DMACHTDR_HTDAP: u32 = ETH_DMACHTDR_HTDAP_Msk;
pub const ETH_DMACHRDR_HRDAP_Pos: u32 = 0;
pub const ETH_DMACHRDR_HRDAP_Msk: u32 = 0xFFFFFFFF << ETH_DMACHRDR_HRDAP_Pos;
pub const ETH_DMACHRDR_HRDAP: u32 = ETH_DMACHRDR_HRDAP_Msk;
pub const ETH_DMACHTBAR_HTBAP_Pos: u32 = 0;
pub const ETH_DMACHTBAR_HTBAP_Msk: u32 = 0xFFFFFFFF << ETH_DMACHTBAR_HTBAP_Pos;
pub const ETH_DMACHTBAR_HTBAP: u32 = ETH_DMACHTBAR_HTBAP_Msk;
pub const ETH_DMACHRBAR_HRBAP_Pos: u32 = 0;
pub const ETH_DMACHRBAR_HRBAP_Msk: u32 = 0xFFFFFFFF << ETH_DMACHRBAR_HRBAP_Pos;
pub const ETH_DMACHRBAR_HRBAP: u32 = ETH_DMACHRBAR_HRBAP_Msk;
pub const USB_OTG_GOTGCTL_SRQSCS_Pos: u32 = 0;
pub const USB_OTG_GOTGCTL_SRQSCS_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_SRQSCS_Pos;
pub const USB_OTG_GOTGCTL_SRQSCS: u32 = USB_OTG_GOTGCTL_SRQSCS_Msk;
pub const USB_OTG_GOTGCTL_SRQ_Pos: u32 = 1;
pub const USB_OTG_GOTGCTL_SRQ_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_SRQ_Pos;
pub const USB_OTG_GOTGCTL_SRQ: u32 = USB_OTG_GOTGCTL_SRQ_Msk;
pub const USB_OTG_GOTGCTL_HNGSCS_Pos: u32 = 8;
pub const USB_OTG_GOTGCTL_HNGSCS_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_HNGSCS_Pos;
pub const USB_OTG_GOTGCTL_HNGSCS: u32 = USB_OTG_GOTGCTL_HNGSCS_Msk;
pub const USB_OTG_GOTGCTL_HNPRQ_Pos: u32 = 9;
pub const USB_OTG_GOTGCTL_HNPRQ_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_HNPRQ_Pos;
pub const USB_OTG_GOTGCTL_HNPRQ: u32 = USB_OTG_GOTGCTL_HNPRQ_Msk;
pub const USB_OTG_GOTGCTL_HSHNPEN_Pos: u32 = 10;
pub const USB_OTG_GOTGCTL_HSHNPEN_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_HSHNPEN_Pos;
pub const USB_OTG_GOTGCTL_HSHNPEN: u32 = USB_OTG_GOTGCTL_HSHNPEN_Msk;
pub const USB_OTG_GOTGCTL_DHNPEN_Pos: u32 = 11;
pub const USB_OTG_GOTGCTL_DHNPEN_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_DHNPEN_Pos;
pub const USB_OTG_GOTGCTL_DHNPEN: u32 = USB_OTG_GOTGCTL_DHNPEN_Msk;
pub const USB_OTG_GOTGCTL_CIDSTS_Pos: u32 = 16;
pub const USB_OTG_GOTGCTL_CIDSTS_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_CIDSTS_Pos;
pub const USB_OTG_GOTGCTL_CIDSTS: u32 = USB_OTG_GOTGCTL_CIDSTS_Msk;
pub const USB_OTG_GOTGCTL_DBCT_Pos: u32 = 17;
pub const USB_OTG_GOTGCTL_DBCT_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_DBCT_Pos;
pub const USB_OTG_GOTGCTL_DBCT: u32 = USB_OTG_GOTGCTL_DBCT_Msk;
pub const USB_OTG_GOTGCTL_ASVLD_Pos: u32 = 18;
pub const USB_OTG_GOTGCTL_ASVLD_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_ASVLD_Pos;
pub const USB_OTG_GOTGCTL_ASVLD: u32 = USB_OTG_GOTGCTL_ASVLD_Msk;
pub const USB_OTG_GOTGCTL_BSVLD_Pos: u32 = 19;
pub const USB_OTG_GOTGCTL_BSVLD_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_BSVLD_Pos;
pub const USB_OTG_GOTGCTL_BSVLD: u32 = USB_OTG_GOTGCTL_BSVLD_Msk;
pub const USB_OTG_HCFG_FSLSPCS_Pos: u32 = 0;
pub const USB_OTG_HCFG_FSLSPCS_Msk: u32 = 0x3 << USB_OTG_HCFG_FSLSPCS_Pos;
pub const USB_OTG_HCFG_FSLSPCS: u32 = USB_OTG_HCFG_FSLSPCS_Msk;
pub const USB_OTG_HCFG_FSLSPCS_0: u32 = 0x1 << USB_OTG_HCFG_FSLSPCS_Pos;
pub const USB_OTG_HCFG_FSLSPCS_1: u32 = 0x2 << USB_OTG_HCFG_FSLSPCS_Pos;
pub const USB_OTG_HCFG_FSLSS_Pos: u32 = 2;
pub const USB_OTG_HCFG_FSLSS_Msk: u32 = 0x1 << USB_OTG_HCFG_FSLSS_Pos;
pub const USB_OTG_HCFG_FSLSS: u32 = USB_OTG_HCFG_FSLSS_Msk;
pub const USB_OTG_DCFG_DSPD_Pos: u32 = 0;
pub const USB_OTG_DCFG_DSPD_Msk: u32 = 0x3 << USB_OTG_DCFG_DSPD_Pos;
pub const USB_OTG_DCFG_DSPD: u32 = USB_OTG_DCFG_DSPD_Msk;
pub const USB_OTG_DCFG_DSPD_0: u32 = 0x1 << USB_OTG_DCFG_DSPD_Pos;
pub const USB_OTG_DCFG_DSPD_1: u32 = 0x2 << USB_OTG_DCFG_DSPD_Pos;
pub const USB_OTG_DCFG_NZLSOHSK_Pos: u32 = 2;
pub const USB_OTG_DCFG_NZLSOHSK_Msk: u32 = 0x1 << USB_OTG_DCFG_NZLSOHSK_Pos;
pub const USB_OTG_DCFG_NZLSOHSK: u32 = USB_OTG_DCFG_NZLSOHSK_Msk;
pub const USB_OTG_DCFG_DAD_Pos: u32 = 4;
pub const USB_OTG_DCFG_DAD_Msk: u32 = 0x7F << USB_OTG_DCFG_DAD_Pos;
pub const USB_OTG_DCFG_DAD: u32 = USB_OTG_DCFG_DAD_Msk;
pub const USB_OTG_DCFG_DAD_0: u32 = 0x01 << USB_OTG_DCFG_DAD_Pos;
pub const USB_OTG_DCFG_DAD_1: u32 = 0x02 << USB_OTG_DCFG_DAD_Pos;
pub const USB_OTG_DCFG_DAD_2: u32 = 0x04 << USB_OTG_DCFG_DAD_Pos;
pub const USB_OTG_DCFG_DAD_3: u32 = 0x08 << USB_OTG_DCFG_DAD_Pos;
pub const USB_OTG_DCFG_DAD_4: u32 = 0x10 << USB_OTG_DCFG_DAD_Pos;
pub const USB_OTG_DCFG_DAD_5: u32 = 0x20 << USB_OTG_DCFG_DAD_Pos;
pub const USB_OTG_DCFG_DAD_6: u32 = 0x40 << USB_OTG_DCFG_DAD_Pos;
pub const USB_OTG_DCFG_PFIVL_Pos: u32 = 11;
pub const USB_OTG_DCFG_PFIVL_Msk: u32 = 0x3 << USB_OTG_DCFG_PFIVL_Pos;
pub const USB_OTG_DCFG_PFIVL: u32 = USB_OTG_DCFG_PFIVL_Msk;
pub const USB_OTG_DCFG_PFIVL_0: u32 = 0x1 << USB_OTG_DCFG_PFIVL_Pos;
pub const USB_OTG_DCFG_PFIVL_1: u32 = 0x2 << USB_OTG_DCFG_PFIVL_Pos;
pub const USB_OTG_DCFG_XCVRDLY_Pos: u32 = 14;
pub const USB_OTG_DCFG_XCVRDLY_Msk: u32 = 0x1 << USB_OTG_DCFG_XCVRDLY_Pos;
pub const USB_OTG_DCFG_XCVRDLY: u32 = USB_OTG_DCFG_XCVRDLY_Msk;
pub const USB_OTG_DCFG_ERRATIM_Pos: u32 = 15;
pub const USB_OTG_DCFG_ERRATIM_Msk: u32 = 0x1 << USB_OTG_DCFG_ERRATIM_Pos;
pub const USB_OTG_DCFG_ERRATIM: u32 = USB_OTG_DCFG_ERRATIM_Msk;
pub const USB_OTG_DCFG_PERSCHIVL_Pos: u32 = 24;
pub const USB_OTG_DCFG_PERSCHIVL_Msk: u32 = 0x3 << USB_OTG_DCFG_PERSCHIVL_Pos;
pub const USB_OTG_DCFG_PERSCHIVL: u32 = USB_OTG_DCFG_PERSCHIVL_Msk;
pub const USB_OTG_DCFG_PERSCHIVL_0: u32 = 0x1 << USB_OTG_DCFG_PERSCHIVL_Pos;
pub const USB_OTG_DCFG_PERSCHIVL_1: u32 = 0x2 << USB_OTG_DCFG_PERSCHIVL_Pos;
pub const USB_OTG_PCGCR_STPPCLK_Pos: u32 = 0;
pub const USB_OTG_PCGCR_STPPCLK_Msk: u32 = 0x1 << USB_OTG_PCGCR_STPPCLK_Pos;
pub const USB_OTG_PCGCR_STPPCLK: u32 = USB_OTG_PCGCR_STPPCLK_Msk;
pub const USB_OTG_PCGCR_GATEHCLK_Pos: u32 = 1;
pub const USB_OTG_PCGCR_GATEHCLK_Msk: u32 = 0x1 << USB_OTG_PCGCR_GATEHCLK_Pos;
pub const USB_OTG_PCGCR_GATEHCLK: u32 = USB_OTG_PCGCR_GATEHCLK_Msk;
pub const USB_OTG_PCGCR_PHYSUSP_Pos: u32 = 4;
pub const USB_OTG_PCGCR_PHYSUSP_Msk: u32 = 0x1 << USB_OTG_PCGCR_PHYSUSP_Pos;
pub const USB_OTG_PCGCR_PHYSUSP: u32 = USB_OTG_PCGCR_PHYSUSP_Msk;
pub const USB_OTG_GOTGINT_SEDET_Pos: u32 = 2;
pub const USB_OTG_GOTGINT_SEDET_Msk: u32 = 0x1 << USB_OTG_GOTGINT_SEDET_Pos;
pub const USB_OTG_GOTGINT_SEDET: u32 = USB_OTG_GOTGINT_SEDET_Msk;
pub const USB_OTG_GOTGINT_SRSSCHG_Pos: u32 = 8;
pub const USB_OTG_GOTGINT_SRSSCHG_Msk: u32 = 0x1 << USB_OTG_GOTGINT_SRSSCHG_Pos;
pub const USB_OTG_GOTGINT_SRSSCHG: u32 = USB_OTG_GOTGINT_SRSSCHG_Msk;
pub const USB_OTG_GOTGINT_HNSSCHG_Pos: u32 = 9;
pub const USB_OTG_GOTGINT_HNSSCHG_Msk: u32 = 0x1 << USB_OTG_GOTGINT_HNSSCHG_Pos;
pub const USB_OTG_GOTGINT_HNSSCHG: u32 = USB_OTG_GOTGINT_HNSSCHG_Msk;
pub const USB_OTG_GOTGINT_HNGDET_Pos: u32 = 17;
pub const USB_OTG_GOTGINT_HNGDET_Msk: u32 = 0x1 << USB_OTG_GOTGINT_HNGDET_Pos;
pub const USB_OTG_GOTGINT_HNGDET: u32 = USB_OTG_GOTGINT_HNGDET_Msk;
pub const USB_OTG_GOTGINT_ADTOCHG_Pos: u32 = 18;
pub const USB_OTG_GOTGINT_ADTOCHG_Msk: u32 = 0x1 << USB_OTG_GOTGINT_ADTOCHG_Pos;
pub const USB_OTG_GOTGINT_ADTOCHG: u32 = USB_OTG_GOTGINT_ADTOCHG_Msk;
pub const USB_OTG_GOTGINT_DBCDNE_Pos: u32 = 19;
pub const USB_OTG_GOTGINT_DBCDNE_Msk: u32 = 0x1 << USB_OTG_GOTGINT_DBCDNE_Pos;
pub const USB_OTG_GOTGINT_DBCDNE: u32 = USB_OTG_GOTGINT_DBCDNE_Msk;
pub const USB_OTG_DCTL_RWUSIG_Pos: u32 = 0;
pub const USB_OTG_DCTL_RWUSIG_Msk: u32 = 0x1 << USB_OTG_DCTL_RWUSIG_Pos;
pub const USB_OTG_DCTL_RWUSIG: u32 = USB_OTG_DCTL_RWUSIG_Msk;
pub const USB_OTG_DCTL_SDIS_Pos: u32 = 1;
pub const USB_OTG_DCTL_SDIS_Msk: u32 = 0x1 << USB_OTG_DCTL_SDIS_Pos;
pub const USB_OTG_DCTL_SDIS: u32 = USB_OTG_DCTL_SDIS_Msk;
pub const USB_OTG_DCTL_GINSTS_Pos: u32 = 2;
pub const USB_OTG_DCTL_GINSTS_Msk: u32 = 0x1 << USB_OTG_DCTL_GINSTS_Pos;
pub const USB_OTG_DCTL_GINSTS: u32 = USB_OTG_DCTL_GINSTS_Msk;
pub const USB_OTG_DCTL_GONSTS_Pos: u32 = 3;
pub const USB_OTG_DCTL_GONSTS_Msk: u32 = 0x1 << USB_OTG_DCTL_GONSTS_Pos;
pub const USB_OTG_DCTL_GONSTS: u32 = USB_OTG_DCTL_GONSTS_Msk;
pub const USB_OTG_DCTL_TCTL_Pos: u32 = 4;
pub const USB_OTG_DCTL_TCTL_Msk: u32 = 0x7 << USB_OTG_DCTL_TCTL_Pos;
pub const USB_OTG_DCTL_TCTL: u32 = USB_OTG_DCTL_TCTL_Msk;
pub const USB_OTG_DCTL_TCTL_0: u32 = 0x1 << USB_OTG_DCTL_TCTL_Pos;
pub const USB_OTG_DCTL_TCTL_1: u32 = 0x2 << USB_OTG_DCTL_TCTL_Pos;
pub const USB_OTG_DCTL_TCTL_2: u32 = 0x4 << USB_OTG_DCTL_TCTL_Pos;
pub const USB_OTG_DCTL_SGINAK_Pos: u32 = 7;
pub const USB_OTG_DCTL_SGINAK_Msk: u32 = 0x1 << USB_OTG_DCTL_SGINAK_Pos;
pub const USB_OTG_DCTL_SGINAK: u32 = USB_OTG_DCTL_SGINAK_Msk;
pub const USB_OTG_DCTL_CGINAK_Pos: u32 = 8;
pub const USB_OTG_DCTL_CGINAK_Msk: u32 = 0x1 << USB_OTG_DCTL_CGINAK_Pos;
pub const USB_OTG_DCTL_CGINAK: u32 = USB_OTG_DCTL_CGINAK_Msk;
pub const USB_OTG_DCTL_SGONAK_Pos: u32 = 9;
pub const USB_OTG_DCTL_SGONAK_Msk: u32 = 0x1 << USB_OTG_DCTL_SGONAK_Pos;
pub const USB_OTG_DCTL_SGONAK: u32 = USB_OTG_DCTL_SGONAK_Msk;
pub const USB_OTG_DCTL_CGONAK_Pos: u32 = 10;
pub const USB_OTG_DCTL_CGONAK_Msk: u32 = 0x1 << USB_OTG_DCTL_CGONAK_Pos;
pub const USB_OTG_DCTL_CGONAK: u32 = USB_OTG_DCTL_CGONAK_Msk;
pub const USB_OTG_DCTL_POPRGDNE_Pos: u32 = 11;
pub const USB_OTG_DCTL_POPRGDNE_Msk: u32 = 0x1 << USB_OTG_DCTL_POPRGDNE_Pos;
pub const USB_OTG_DCTL_POPRGDNE: u32 = USB_OTG_DCTL_POPRGDNE_Msk;
pub const USB_OTG_HFIR_FRIVL_Pos: u32 = 0;
pub const USB_OTG_HFIR_FRIVL_Msk: u32 = 0xFFFF << USB_OTG_HFIR_FRIVL_Pos;
pub const USB_OTG_HFIR_FRIVL: u32 = USB_OTG_HFIR_FRIVL_Msk;
pub const USB_OTG_HFNUM_FRNUM_Pos: u32 = 0;
pub const USB_OTG_HFNUM_FRNUM_Msk: u32 = 0xFFFF << USB_OTG_HFNUM_FRNUM_Pos;
pub const USB_OTG_HFNUM_FRNUM: u32 = USB_OTG_HFNUM_FRNUM_Msk;
pub const USB_OTG_HFNUM_FTREM_Pos: u32 = 16;
pub const USB_OTG_HFNUM_FTREM_Msk: u32 = 0xFFFF << USB_OTG_HFNUM_FTREM_Pos;
pub const USB_OTG_HFNUM_FTREM: u32 = USB_OTG_HFNUM_FTREM_Msk;
pub const USB_OTG_DSTS_SUSPSTS_Pos: u32 = 0;
pub const USB_OTG_DSTS_SUSPSTS_Msk: u32 = 0x1 << USB_OTG_DSTS_SUSPSTS_Pos;
pub const USB_OTG_DSTS_SUSPSTS: u32 = USB_OTG_DSTS_SUSPSTS_Msk;
pub const USB_OTG_DSTS_ENUMSPD_Pos: u32 = 1;
pub const USB_OTG_DSTS_ENUMSPD_Msk: u32 = 0x3 << USB_OTG_DSTS_ENUMSPD_Pos;
pub const USB_OTG_DSTS_ENUMSPD: u32 = USB_OTG_DSTS_ENUMSPD_Msk;
pub const USB_OTG_DSTS_ENUMSPD_0: u32 = 0x1 << USB_OTG_DSTS_ENUMSPD_Pos;
pub const USB_OTG_DSTS_ENUMSPD_1: u32 = 0x2 << USB_OTG_DSTS_ENUMSPD_Pos;
pub const USB_OTG_DSTS_EERR_Pos: u32 = 3;
pub const USB_OTG_DSTS_EERR_Msk: u32 = 0x1 << USB_OTG_DSTS_EERR_Pos;
pub const USB_OTG_DSTS_EERR: u32 = USB_OTG_DSTS_EERR_Msk;
pub const USB_OTG_DSTS_FNSOF_Pos: u32 = 8;
pub const USB_OTG_DSTS_FNSOF_Msk: u32 = 0x3FFF << USB_OTG_DSTS_FNSOF_Pos;
pub const USB_OTG_DSTS_FNSOF: u32 = USB_OTG_DSTS_FNSOF_Msk;
pub const USB_OTG_GAHBCFG_GINT_Pos: u32 = 0;
pub const USB_OTG_GAHBCFG_GINT_Msk: u32 = 0x1 << USB_OTG_GAHBCFG_GINT_Pos;
pub const USB_OTG_GAHBCFG_GINT: u32 = USB_OTG_GAHBCFG_GINT_Msk;
pub const USB_OTG_GAHBCFG_HBSTLEN_Pos: u32 = 1;
pub const USB_OTG_GAHBCFG_HBSTLEN_Msk: u32 = 0xF << USB_OTG_GAHBCFG_HBSTLEN_Pos;
pub const USB_OTG_GAHBCFG_HBSTLEN: u32 = USB_OTG_GAHBCFG_HBSTLEN_Msk;
pub const USB_OTG_GAHBCFG_HBSTLEN_0: u32 = 0x0 << USB_OTG_GAHBCFG_HBSTLEN_Pos;
pub const USB_OTG_GAHBCFG_HBSTLEN_1: u32 = 0x1 << USB_OTG_GAHBCFG_HBSTLEN_Pos;
pub const USB_OTG_GAHBCFG_HBSTLEN_2: u32 = 0x3 << USB_OTG_GAHBCFG_HBSTLEN_Pos;
pub const USB_OTG_GAHBCFG_HBSTLEN_3: u32 = 0x5 << USB_OTG_GAHBCFG_HBSTLEN_Pos;
pub const USB_OTG_GAHBCFG_HBSTLEN_4: u32 = 0x7 << USB_OTG_GAHBCFG_HBSTLEN_Pos;
pub const USB_OTG_GAHBCFG_DMAEN_Pos: u32 = 5;
pub const USB_OTG_GAHBCFG_DMAEN_Msk: u32 = 0x1 << USB_OTG_GAHBCFG_DMAEN_Pos;
pub const USB_OTG_GAHBCFG_DMAEN: u32 = USB_OTG_GAHBCFG_DMAEN_Msk;
pub const USB_OTG_GAHBCFG_TXFELVL_Pos: u32 = 7;
pub const USB_OTG_GAHBCFG_TXFELVL_Msk: u32 = 0x1 << USB_OTG_GAHBCFG_TXFELVL_Pos;
pub const USB_OTG_GAHBCFG_TXFELVL: u32 = USB_OTG_GAHBCFG_TXFELVL_Msk;
pub const USB_OTG_GAHBCFG_PTXFELVL_Pos: u32 = 8;
pub const USB_OTG_GAHBCFG_PTXFELVL_Msk: u32 = 0x1 << USB_OTG_GAHBCFG_PTXFELVL_Pos;
pub const USB_OTG_GAHBCFG_PTXFELVL: u32 = USB_OTG_GAHBCFG_PTXFELVL_Msk;
pub const USB_OTG_GUSBCFG_TOCAL_Pos: u32 = 0;
pub const USB_OTG_GUSBCFG_TOCAL_Msk: u32 = 0x7 << USB_OTG_GUSBCFG_TOCAL_Pos;
pub const USB_OTG_GUSBCFG_TOCAL: u32 = USB_OTG_GUSBCFG_TOCAL_Msk;
pub const USB_OTG_GUSBCFG_TOCAL_0: u32 = 0x1 << USB_OTG_GUSBCFG_TOCAL_Pos;
pub const USB_OTG_GUSBCFG_TOCAL_1: u32 = 0x2 << USB_OTG_GUSBCFG_TOCAL_Pos;
pub const USB_OTG_GUSBCFG_TOCAL_2: u32 = 0x4 << USB_OTG_GUSBCFG_TOCAL_Pos;
pub const USB_OTG_GUSBCFG_PHYSEL_Pos: u32 = 6;
pub const USB_OTG_GUSBCFG_PHYSEL_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_PHYSEL_Pos;
pub const USB_OTG_GUSBCFG_PHYSEL: u32 = USB_OTG_GUSBCFG_PHYSEL_Msk;
pub const USB_OTG_GUSBCFG_SRPCAP_Pos: u32 = 8;
pub const USB_OTG_GUSBCFG_SRPCAP_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_SRPCAP_Pos;
pub const USB_OTG_GUSBCFG_SRPCAP: u32 = USB_OTG_GUSBCFG_SRPCAP_Msk;
pub const USB_OTG_GUSBCFG_HNPCAP_Pos: u32 = 9;
pub const USB_OTG_GUSBCFG_HNPCAP_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_HNPCAP_Pos;
pub const USB_OTG_GUSBCFG_HNPCAP: u32 = USB_OTG_GUSBCFG_HNPCAP_Msk;
pub const USB_OTG_GUSBCFG_TRDT_Pos: u32 = 10;
pub const USB_OTG_GUSBCFG_TRDT_Msk: u32 = 0xF << USB_OTG_GUSBCFG_TRDT_Pos;
pub const USB_OTG_GUSBCFG_TRDT: u32 = USB_OTG_GUSBCFG_TRDT_Msk;
pub const USB_OTG_GUSBCFG_TRDT_0: u32 = 0x1 << USB_OTG_GUSBCFG_TRDT_Pos;
pub const USB_OTG_GUSBCFG_TRDT_1: u32 = 0x2 << USB_OTG_GUSBCFG_TRDT_Pos;
pub const USB_OTG_GUSBCFG_TRDT_2: u32 = 0x4 << USB_OTG_GUSBCFG_TRDT_Pos;
pub const USB_OTG_GUSBCFG_TRDT_3: u32 = 0x8 << USB_OTG_GUSBCFG_TRDT_Pos;
pub const USB_OTG_GUSBCFG_PHYLPCS_Pos: u32 = 15;
pub const USB_OTG_GUSBCFG_PHYLPCS_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_PHYLPCS_Pos;
pub const USB_OTG_GUSBCFG_PHYLPCS: u32 = USB_OTG_GUSBCFG_PHYLPCS_Msk;
pub const USB_OTG_GUSBCFG_ULPIFSLS_Pos: u32 = 17;
pub const USB_OTG_GUSBCFG_ULPIFSLS_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_ULPIFSLS_Pos;
pub const USB_OTG_GUSBCFG_ULPIFSLS: u32 = USB_OTG_GUSBCFG_ULPIFSLS_Msk;
pub const USB_OTG_GUSBCFG_ULPIAR_Pos: u32 = 18;
pub const USB_OTG_GUSBCFG_ULPIAR_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_ULPIAR_Pos;
pub const USB_OTG_GUSBCFG_ULPIAR: u32 = USB_OTG_GUSBCFG_ULPIAR_Msk;
pub const USB_OTG_GUSBCFG_ULPICSM_Pos: u32 = 19;
pub const USB_OTG_GUSBCFG_ULPICSM_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_ULPICSM_Pos;
pub const USB_OTG_GUSBCFG_ULPICSM: u32 = USB_OTG_GUSBCFG_ULPICSM_Msk;
pub const USB_OTG_GUSBCFG_ULPIEVBUSD_Pos: u32 = 20;
pub const USB_OTG_GUSBCFG_ULPIEVBUSD_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos;
pub const USB_OTG_GUSBCFG_ULPIEVBUSD: u32 = USB_OTG_GUSBCFG_ULPIEVBUSD_Msk;
pub const USB_OTG_GUSBCFG_ULPIEVBUSI_Pos: u32 = 21;
pub const USB_OTG_GUSBCFG_ULPIEVBUSI_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos;
pub const USB_OTG_GUSBCFG_ULPIEVBUSI: u32 = USB_OTG_GUSBCFG_ULPIEVBUSI_Msk;
pub const USB_OTG_GUSBCFG_TSDPS_Pos: u32 = 22;
pub const USB_OTG_GUSBCFG_TSDPS_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_TSDPS_Pos;
pub const USB_OTG_GUSBCFG_TSDPS: u32 = USB_OTG_GUSBCFG_TSDPS_Msk;
pub const USB_OTG_GUSBCFG_PCCI_Pos: u32 = 23;
pub const USB_OTG_GUSBCFG_PCCI_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_PCCI_Pos;
pub const USB_OTG_GUSBCFG_PCCI: u32 = USB_OTG_GUSBCFG_PCCI_Msk;
pub const USB_OTG_GUSBCFG_PTCI_Pos: u32 = 24;
pub const USB_OTG_GUSBCFG_PTCI_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_PTCI_Pos;
pub const USB_OTG_GUSBCFG_PTCI: u32 = USB_OTG_GUSBCFG_PTCI_Msk;
pub const USB_OTG_GUSBCFG_ULPIIPD_Pos: u32 = 25;
pub const USB_OTG_GUSBCFG_ULPIIPD_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_ULPIIPD_Pos;
pub const USB_OTG_GUSBCFG_ULPIIPD: u32 = USB_OTG_GUSBCFG_ULPIIPD_Msk;
pub const USB_OTG_GUSBCFG_FHMOD_Pos: u32 = 29;
pub const USB_OTG_GUSBCFG_FHMOD_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_FHMOD_Pos;
pub const USB_OTG_GUSBCFG_FHMOD: u32 = USB_OTG_GUSBCFG_FHMOD_Msk;
pub const USB_OTG_GUSBCFG_FDMOD_Pos: u32 = 30;
pub const USB_OTG_GUSBCFG_FDMOD_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_FDMOD_Pos;
pub const USB_OTG_GUSBCFG_FDMOD: u32 = USB_OTG_GUSBCFG_FDMOD_Msk;
pub const USB_OTG_GUSBCFG_CTXPKT_Pos: u32 = 31;
pub const USB_OTG_GUSBCFG_CTXPKT_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_CTXPKT_Pos;
pub const USB_OTG_GUSBCFG_CTXPKT: u32 = USB_OTG_GUSBCFG_CTXPKT_Msk;
pub const USB_OTG_GRSTCTL_CSRST_Pos: u32 = 0;
pub const USB_OTG_GRSTCTL_CSRST_Msk: u32 = 0x1 << USB_OTG_GRSTCTL_CSRST_Pos;
pub const USB_OTG_GRSTCTL_CSRST: u32 = USB_OTG_GRSTCTL_CSRST_Msk;
pub const USB_OTG_GRSTCTL_HSRST_Pos: u32 = 1;
pub const USB_OTG_GRSTCTL_HSRST_Msk: u32 = 0x1 << USB_OTG_GRSTCTL_HSRST_Pos;
pub const USB_OTG_GRSTCTL_HSRST: u32 = USB_OTG_GRSTCTL_HSRST_Msk;
pub const USB_OTG_GRSTCTL_FCRST_Pos: u32 = 2;
pub const USB_OTG_GRSTCTL_FCRST_Msk: u32 = 0x1 << USB_OTG_GRSTCTL_FCRST_Pos;
pub const USB_OTG_GRSTCTL_FCRST: u32 = USB_OTG_GRSTCTL_FCRST_Msk;
pub const USB_OTG_GRSTCTL_RXFFLSH_Pos: u32 = 4;
pub const USB_OTG_GRSTCTL_RXFFLSH_Msk: u32 = 0x1 << USB_OTG_GRSTCTL_RXFFLSH_Pos;
pub const USB_OTG_GRSTCTL_RXFFLSH: u32 = USB_OTG_GRSTCTL_RXFFLSH_Msk;
pub const USB_OTG_GRSTCTL_TXFFLSH_Pos: u32 = 5;
pub const USB_OTG_GRSTCTL_TXFFLSH_Msk: u32 = 0x1 << USB_OTG_GRSTCTL_TXFFLSH_Pos;
pub const USB_OTG_GRSTCTL_TXFFLSH: u32 = USB_OTG_GRSTCTL_TXFFLSH_Msk;
pub const USB_OTG_GRSTCTL_TXFNUM_Pos: u32 = 6;
pub const USB_OTG_GRSTCTL_TXFNUM_Msk: u32 = 0x1F << USB_OTG_GRSTCTL_TXFNUM_Pos;
pub const USB_OTG_GRSTCTL_TXFNUM: u32 = USB_OTG_GRSTCTL_TXFNUM_Msk;
pub const USB_OTG_GRSTCTL_TXFNUM_0: u32 = 0x01 << USB_OTG_GRSTCTL_TXFNUM_Pos;
pub const USB_OTG_GRSTCTL_TXFNUM_1: u32 = 0x02 << USB_OTG_GRSTCTL_TXFNUM_Pos;
pub const USB_OTG_GRSTCTL_TXFNUM_2: u32 = 0x04 << USB_OTG_GRSTCTL_TXFNUM_Pos;
pub const USB_OTG_GRSTCTL_TXFNUM_3: u32 = 0x08 << USB_OTG_GRSTCTL_TXFNUM_Pos;
pub const USB_OTG_GRSTCTL_TXFNUM_4: u32 = 0x10 << USB_OTG_GRSTCTL_TXFNUM_Pos;
pub const USB_OTG_GRSTCTL_DMAREQ_Pos: u32 = 30;
pub const USB_OTG_GRSTCTL_DMAREQ_Msk: u32 = 0x1 << USB_OTG_GRSTCTL_DMAREQ_Pos;
pub const USB_OTG_GRSTCTL_DMAREQ: u32 = USB_OTG_GRSTCTL_DMAREQ_Msk;
pub const USB_OTG_GRSTCTL_AHBIDL_Pos: u32 = 31;
pub const USB_OTG_GRSTCTL_AHBIDL_Msk: u32 = 0x1 << USB_OTG_GRSTCTL_AHBIDL_Pos;
pub const USB_OTG_GRSTCTL_AHBIDL: u32 = USB_OTG_GRSTCTL_AHBIDL_Msk;
pub const USB_OTG_DIEPMSK_XFRCM_Pos: u32 = 0;
pub const USB_OTG_DIEPMSK_XFRCM_Msk: u32 = 0x1 << USB_OTG_DIEPMSK_XFRCM_Pos;
pub const USB_OTG_DIEPMSK_XFRCM: u32 = USB_OTG_DIEPMSK_XFRCM_Msk;
pub const USB_OTG_DIEPMSK_EPDM_Pos: u32 = 1;
pub const USB_OTG_DIEPMSK_EPDM_Msk: u32 = 0x1 << USB_OTG_DIEPMSK_EPDM_Pos;
pub const USB_OTG_DIEPMSK_EPDM: u32 = USB_OTG_DIEPMSK_EPDM_Msk;
pub const USB_OTG_DIEPMSK_TOM_Pos: u32 = 3;
pub const USB_OTG_DIEPMSK_TOM_Msk: u32 = 0x1 << USB_OTG_DIEPMSK_TOM_Pos;
pub const USB_OTG_DIEPMSK_TOM: u32 = USB_OTG_DIEPMSK_TOM_Msk;
pub const USB_OTG_DIEPMSK_ITTXFEMSK_Pos: u32 = 4;
pub const USB_OTG_DIEPMSK_ITTXFEMSK_Msk: u32 = 0x1 << USB_OTG_DIEPMSK_ITTXFEMSK_Pos;
pub const USB_OTG_DIEPMSK_ITTXFEMSK: u32 = USB_OTG_DIEPMSK_ITTXFEMSK_Msk;
pub const USB_OTG_DIEPMSK_INEPNMM_Pos: u32 = 5;
pub const USB_OTG_DIEPMSK_INEPNMM_Msk: u32 = 0x1 << USB_OTG_DIEPMSK_INEPNMM_Pos;
pub const USB_OTG_DIEPMSK_INEPNMM: u32 = USB_OTG_DIEPMSK_INEPNMM_Msk;
pub const USB_OTG_DIEPMSK_INEPNEM_Pos: u32 = 6;
pub const USB_OTG_DIEPMSK_INEPNEM_Msk: u32 = 0x1 << USB_OTG_DIEPMSK_INEPNEM_Pos;
pub const USB_OTG_DIEPMSK_INEPNEM: u32 = USB_OTG_DIEPMSK_INEPNEM_Msk;
pub const USB_OTG_DIEPMSK_TXFURM_Pos: u32 = 8;
pub const USB_OTG_DIEPMSK_TXFURM_Msk: u32 = 0x1 << USB_OTG_DIEPMSK_TXFURM_Pos;
pub const USB_OTG_DIEPMSK_TXFURM: u32 = USB_OTG_DIEPMSK_TXFURM_Msk;
pub const USB_OTG_DIEPMSK_BIM_Pos: u32 = 9;
pub const USB_OTG_DIEPMSK_BIM_Msk: u32 = 0x1 << USB_OTG_DIEPMSK_BIM_Pos;
pub const USB_OTG_DIEPMSK_BIM: u32 = USB_OTG_DIEPMSK_BIM_Msk;
pub const USB_OTG_HPTXSTS_PTXFSAVL_Pos: u32 = 0;
pub const USB_OTG_HPTXSTS_PTXFSAVL_Msk: u32 = 0xFFFF << USB_OTG_HPTXSTS_PTXFSAVL_Pos;
pub const USB_OTG_HPTXSTS_PTXFSAVL: u32 = USB_OTG_HPTXSTS_PTXFSAVL_Msk;
pub const USB_OTG_HPTXSTS_PTXQSAV_Pos: u32 = 16;
pub const USB_OTG_HPTXSTS_PTXQSAV_Msk: u32 = 0xFF << USB_OTG_HPTXSTS_PTXQSAV_Pos;
pub const USB_OTG_HPTXSTS_PTXQSAV: u32 = USB_OTG_HPTXSTS_PTXQSAV_Msk;
pub const USB_OTG_HPTXSTS_PTXQSAV_0: u32 = 0x01 << USB_OTG_HPTXSTS_PTXQSAV_Pos;
pub const USB_OTG_HPTXSTS_PTXQSAV_1: u32 = 0x02 << USB_OTG_HPTXSTS_PTXQSAV_Pos;
pub const USB_OTG_HPTXSTS_PTXQSAV_2: u32 = 0x04 << USB_OTG_HPTXSTS_PTXQSAV_Pos;
pub const USB_OTG_HPTXSTS_PTXQSAV_3: u32 = 0x08 << USB_OTG_HPTXSTS_PTXQSAV_Pos;
pub const USB_OTG_HPTXSTS_PTXQSAV_4: u32 = 0x10 << USB_OTG_HPTXSTS_PTXQSAV_Pos;
pub const USB_OTG_HPTXSTS_PTXQSAV_5: u32 = 0x20 << USB_OTG_HPTXSTS_PTXQSAV_Pos;
pub const USB_OTG_HPTXSTS_PTXQSAV_6: u32 = 0x40 << USB_OTG_HPTXSTS_PTXQSAV_Pos;
pub const USB_OTG_HPTXSTS_PTXQSAV_7: u32 = 0x80 << USB_OTG_HPTXSTS_PTXQSAV_Pos;
pub const USB_OTG_HPTXSTS_PTXQTOP_Pos: u32 = 24;
pub const USB_OTG_HPTXSTS_PTXQTOP_Msk: u32 = 0xFF << USB_OTG_HPTXSTS_PTXQTOP_Pos;
pub const USB_OTG_HPTXSTS_PTXQTOP: u32 = USB_OTG_HPTXSTS_PTXQTOP_Msk;
pub const USB_OTG_HPTXSTS_PTXQTOP_0: u32 = 0x01 << USB_OTG_HPTXSTS_PTXQTOP_Pos;
pub const USB_OTG_HPTXSTS_PTXQTOP_1: u32 = 0x02 << USB_OTG_HPTXSTS_PTXQTOP_Pos;
pub const USB_OTG_HPTXSTS_PTXQTOP_2: u32 = 0x04 << USB_OTG_HPTXSTS_PTXQTOP_Pos;
pub const USB_OTG_HPTXSTS_PTXQTOP_3: u32 = 0x08 << USB_OTG_HPTXSTS_PTXQTOP_Pos;
pub const USB_OTG_HPTXSTS_PTXQTOP_4: u32 = 0x10 << USB_OTG_HPTXSTS_PTXQTOP_Pos;
pub const USB_OTG_HPTXSTS_PTXQTOP_5: u32 = 0x20 << USB_OTG_HPTXSTS_PTXQTOP_Pos;
pub const USB_OTG_HPTXSTS_PTXQTOP_6: u32 = 0x40 << USB_OTG_HPTXSTS_PTXQTOP_Pos;
pub const USB_OTG_HPTXSTS_PTXQTOP_7: u32 = 0x80 << USB_OTG_HPTXSTS_PTXQTOP_Pos;
pub const USB_OTG_HAINT_HAINT_Pos: u32 = 0;
pub const USB_OTG_HAINT_HAINT_Msk: u32 = 0xFFFF << USB_OTG_HAINT_HAINT_Pos;
pub const USB_OTG_HAINT_HAINT: u32 = USB_OTG_HAINT_HAINT_Msk;
pub const USB_OTG_DOEPMSK_XFRCM_Pos: u32 = 0;
pub const USB_OTG_DOEPMSK_XFRCM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_XFRCM_Pos;
pub const USB_OTG_DOEPMSK_XFRCM: u32 = USB_OTG_DOEPMSK_XFRCM_Msk;
pub const USB_OTG_DOEPMSK_EPDM_Pos: u32 = 1;
pub const USB_OTG_DOEPMSK_EPDM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_EPDM_Pos;
pub const USB_OTG_DOEPMSK_EPDM: u32 = USB_OTG_DOEPMSK_EPDM_Msk;
pub const USB_OTG_DOEPMSK_AHBERRM_Pos: u32 = 2;
pub const USB_OTG_DOEPMSK_AHBERRM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_AHBERRM_Pos;
pub const USB_OTG_DOEPMSK_AHBERRM: u32 = USB_OTG_DOEPMSK_AHBERRM_Msk;
pub const USB_OTG_DOEPMSK_STUPM_Pos: u32 = 3;
pub const USB_OTG_DOEPMSK_STUPM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_STUPM_Pos;
pub const USB_OTG_DOEPMSK_STUPM: u32 = USB_OTG_DOEPMSK_STUPM_Msk;
pub const USB_OTG_DOEPMSK_OTEPDM_Pos: u32 = 4;
pub const USB_OTG_DOEPMSK_OTEPDM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_OTEPDM_Pos;
pub const USB_OTG_DOEPMSK_OTEPDM: u32 = USB_OTG_DOEPMSK_OTEPDM_Msk;
pub const USB_OTG_DOEPMSK_OTEPSPRM_Pos: u32 = 5;
pub const USB_OTG_DOEPMSK_OTEPSPRM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_OTEPSPRM_Pos;
pub const USB_OTG_DOEPMSK_OTEPSPRM: u32 = USB_OTG_DOEPMSK_OTEPSPRM_Msk;
pub const USB_OTG_DOEPMSK_B2BSTUP_Pos: u32 = 6;
pub const USB_OTG_DOEPMSK_B2BSTUP_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_B2BSTUP_Pos;
pub const USB_OTG_DOEPMSK_B2BSTUP: u32 = USB_OTG_DOEPMSK_B2BSTUP_Msk;
pub const USB_OTG_DOEPMSK_OPEM_Pos: u32 = 8;
pub const USB_OTG_DOEPMSK_OPEM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_OPEM_Pos;
pub const USB_OTG_DOEPMSK_OPEM: u32 = USB_OTG_DOEPMSK_OPEM_Msk;
pub const USB_OTG_DOEPMSK_BOIM_Pos: u32 = 9;
pub const USB_OTG_DOEPMSK_BOIM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_BOIM_Pos;
pub const USB_OTG_DOEPMSK_BOIM: u32 = USB_OTG_DOEPMSK_BOIM_Msk;
pub const USB_OTG_DOEPMSK_BERRM_Pos: u32 = 12;
pub const USB_OTG_DOEPMSK_BERRM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_BERRM_Pos;
pub const USB_OTG_DOEPMSK_BERRM: u32 = USB_OTG_DOEPMSK_BERRM_Msk;
pub const USB_OTG_DOEPMSK_NAKM_Pos: u32 = 13;
pub const USB_OTG_DOEPMSK_NAKM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_NAKM_Pos;
pub const USB_OTG_DOEPMSK_NAKM: u32 = USB_OTG_DOEPMSK_NAKM_Msk;
pub const USB_OTG_DOEPMSK_NYETM_Pos: u32 = 14;
pub const USB_OTG_DOEPMSK_NYETM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_NYETM_Pos;
pub const USB_OTG_DOEPMSK_NYETM: u32 = USB_OTG_DOEPMSK_NYETM_Msk;
pub const USB_OTG_GINTSTS_CMOD_Pos: u32 = 0;
pub const USB_OTG_GINTSTS_CMOD_Msk: u32 = 0x1 << USB_OTG_GINTSTS_CMOD_Pos;
pub const USB_OTG_GINTSTS_CMOD: u32 = USB_OTG_GINTSTS_CMOD_Msk;
pub const USB_OTG_GINTSTS_MMIS_Pos: u32 = 1;
pub const USB_OTG_GINTSTS_MMIS_Msk: u32 = 0x1 << USB_OTG_GINTSTS_MMIS_Pos;
pub const USB_OTG_GINTSTS_MMIS: u32 = USB_OTG_GINTSTS_MMIS_Msk;
pub const USB_OTG_GINTSTS_OTGINT_Pos: u32 = 2;
pub const USB_OTG_GINTSTS_OTGINT_Msk: u32 = 0x1 << USB_OTG_GINTSTS_OTGINT_Pos;
pub const USB_OTG_GINTSTS_OTGINT: u32 = USB_OTG_GINTSTS_OTGINT_Msk;
pub const USB_OTG_GINTSTS_SOF_Pos: u32 = 3;
pub const USB_OTG_GINTSTS_SOF_Msk: u32 = 0x1 << USB_OTG_GINTSTS_SOF_Pos;
pub const USB_OTG_GINTSTS_SOF: u32 = USB_OTG_GINTSTS_SOF_Msk;
pub const USB_OTG_GINTSTS_RXFLVL_Pos: u32 = 4;
pub const USB_OTG_GINTSTS_RXFLVL_Msk: u32 = 0x1 << USB_OTG_GINTSTS_RXFLVL_Pos;
pub const USB_OTG_GINTSTS_RXFLVL: u32 = USB_OTG_GINTSTS_RXFLVL_Msk;
pub const USB_OTG_GINTSTS_NPTXFE_Pos: u32 = 5;
pub const USB_OTG_GINTSTS_NPTXFE_Msk: u32 = 0x1 << USB_OTG_GINTSTS_NPTXFE_Pos;
pub const USB_OTG_GINTSTS_NPTXFE: u32 = USB_OTG_GINTSTS_NPTXFE_Msk;
pub const USB_OTG_GINTSTS_GINAKEFF_Pos: u32 = 6;
pub const USB_OTG_GINTSTS_GINAKEFF_Msk: u32 = 0x1 << USB_OTG_GINTSTS_GINAKEFF_Pos;
pub const USB_OTG_GINTSTS_GINAKEFF: u32 = USB_OTG_GINTSTS_GINAKEFF_Msk;
pub const USB_OTG_GINTSTS_BOUTNAKEFF_Pos: u32 = 7;
pub const USB_OTG_GINTSTS_BOUTNAKEFF_Msk: u32 = 0x1 << USB_OTG_GINTSTS_BOUTNAKEFF_Pos;
pub const USB_OTG_GINTSTS_BOUTNAKEFF: u32 = USB_OTG_GINTSTS_BOUTNAKEFF_Msk;
pub const USB_OTG_GINTSTS_ESUSP_Pos: u32 = 10;
pub const USB_OTG_GINTSTS_ESUSP_Msk: u32 = 0x1 << USB_OTG_GINTSTS_ESUSP_Pos;
pub const USB_OTG_GINTSTS_ESUSP: u32 = USB_OTG_GINTSTS_ESUSP_Msk;
pub const USB_OTG_GINTSTS_USBSUSP_Pos: u32 = 11;
pub const USB_OTG_GINTSTS_USBSUSP_Msk: u32 = 0x1 << USB_OTG_GINTSTS_USBSUSP_Pos;
pub const USB_OTG_GINTSTS_USBSUSP: u32 = USB_OTG_GINTSTS_USBSUSP_Msk;
pub const USB_OTG_GINTSTS_USBRST_Pos: u32 = 12;
pub const USB_OTG_GINTSTS_USBRST_Msk: u32 = 0x1 << USB_OTG_GINTSTS_USBRST_Pos;
pub const USB_OTG_GINTSTS_USBRST: u32 = USB_OTG_GINTSTS_USBRST_Msk;
pub const USB_OTG_GINTSTS_ENUMDNE_Pos: u32 = 13;
pub const USB_OTG_GINTSTS_ENUMDNE_Msk: u32 = 0x1 << USB_OTG_GINTSTS_ENUMDNE_Pos;
pub const USB_OTG_GINTSTS_ENUMDNE: u32 = USB_OTG_GINTSTS_ENUMDNE_Msk;
pub const USB_OTG_GINTSTS_ISOODRP_Pos: u32 = 14;
pub const USB_OTG_GINTSTS_ISOODRP_Msk: u32 = 0x1 << USB_OTG_GINTSTS_ISOODRP_Pos;
pub const USB_OTG_GINTSTS_ISOODRP: u32 = USB_OTG_GINTSTS_ISOODRP_Msk;
pub const USB_OTG_GINTSTS_EOPF_Pos: u32 = 15;
pub const USB_OTG_GINTSTS_EOPF_Msk: u32 = 0x1 << USB_OTG_GINTSTS_EOPF_Pos;
pub const USB_OTG_GINTSTS_EOPF: u32 = USB_OTG_GINTSTS_EOPF_Msk;
pub const USB_OTG_GINTSTS_IEPINT_Pos: u32 = 18;
pub const USB_OTG_GINTSTS_IEPINT_Msk: u32 = 0x1 << USB_OTG_GINTSTS_IEPINT_Pos;
pub const USB_OTG_GINTSTS_IEPINT: u32 = USB_OTG_GINTSTS_IEPINT_Msk;
pub const USB_OTG_GINTSTS_OEPINT_Pos: u32 = 19;
pub const USB_OTG_GINTSTS_OEPINT_Msk: u32 = 0x1 << USB_OTG_GINTSTS_OEPINT_Pos;
pub const USB_OTG_GINTSTS_OEPINT: u32 = USB_OTG_GINTSTS_OEPINT_Msk;
pub const USB_OTG_GINTSTS_IISOIXFR_Pos: u32 = 20;
pub const USB_OTG_GINTSTS_IISOIXFR_Msk: u32 = 0x1 << USB_OTG_GINTSTS_IISOIXFR_Pos;
pub const USB_OTG_GINTSTS_IISOIXFR: u32 = USB_OTG_GINTSTS_IISOIXFR_Msk;
pub const USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos: u32 = 21;
pub const USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk: u32 = 0x1 << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos;
pub const USB_OTG_GINTSTS_PXFR_INCOMPISOOUT: u32 = USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk;
pub const USB_OTG_GINTSTS_DATAFSUSP_Pos: u32 = 22;
pub const USB_OTG_GINTSTS_DATAFSUSP_Msk: u32 = 0x1 << USB_OTG_GINTSTS_DATAFSUSP_Pos;
pub const USB_OTG_GINTSTS_DATAFSUSP: u32 = USB_OTG_GINTSTS_DATAFSUSP_Msk;
pub const USB_OTG_GINTSTS_HPRTINT_Pos: u32 = 24;
pub const USB_OTG_GINTSTS_HPRTINT_Msk: u32 = 0x1 << USB_OTG_GINTSTS_HPRTINT_Pos;
pub const USB_OTG_GINTSTS_HPRTINT: u32 = USB_OTG_GINTSTS_HPRTINT_Msk;
pub const USB_OTG_GINTSTS_HCINT_Pos: u32 = 25;
pub const USB_OTG_GINTSTS_HCINT_Msk: u32 = 0x1 << USB_OTG_GINTSTS_HCINT_Pos;
pub const USB_OTG_GINTSTS_HCINT: u32 = USB_OTG_GINTSTS_HCINT_Msk;
pub const USB_OTG_GINTSTS_PTXFE_Pos: u32 = 26;
pub const USB_OTG_GINTSTS_PTXFE_Msk: u32 = 0x1 << USB_OTG_GINTSTS_PTXFE_Pos;
pub const USB_OTG_GINTSTS_PTXFE: u32 = USB_OTG_GINTSTS_PTXFE_Msk;
pub const USB_OTG_GINTSTS_CIDSCHG_Pos: u32 = 28;
pub const USB_OTG_GINTSTS_CIDSCHG_Msk: u32 = 0x1 << USB_OTG_GINTSTS_CIDSCHG_Pos;
pub const USB_OTG_GINTSTS_CIDSCHG: u32 = USB_OTG_GINTSTS_CIDSCHG_Msk;
pub const USB_OTG_GINTSTS_DISCINT_Pos: u32 = 29;
pub const USB_OTG_GINTSTS_DISCINT_Msk: u32 = 0x1 << USB_OTG_GINTSTS_DISCINT_Pos;
pub const USB_OTG_GINTSTS_DISCINT: u32 = USB_OTG_GINTSTS_DISCINT_Msk;
pub const USB_OTG_GINTSTS_SRQINT_Pos: u32 = 30;
pub const USB_OTG_GINTSTS_SRQINT_Msk: u32 = 0x1 << USB_OTG_GINTSTS_SRQINT_Pos;
pub const USB_OTG_GINTSTS_SRQINT: u32 = USB_OTG_GINTSTS_SRQINT_Msk;
pub const USB_OTG_GINTSTS_WKUINT_Pos: u32 = 31;
pub const USB_OTG_GINTSTS_WKUINT_Msk: u32 = 0x1 << USB_OTG_GINTSTS_WKUINT_Pos;
pub const USB_OTG_GINTSTS_WKUINT: u32 = USB_OTG_GINTSTS_WKUINT_Msk;
pub const USB_OTG_GINTMSK_MMISM_Pos: u32 = 1;
pub const USB_OTG_GINTMSK_MMISM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_MMISM_Pos;
pub const USB_OTG_GINTMSK_MMISM: u32 = USB_OTG_GINTMSK_MMISM_Msk;
pub const USB_OTG_GINTMSK_OTGINT_Pos: u32 = 2;
pub const USB_OTG_GINTMSK_OTGINT_Msk: u32 = 0x1 << USB_OTG_GINTMSK_OTGINT_Pos;
pub const USB_OTG_GINTMSK_OTGINT: u32 = USB_OTG_GINTMSK_OTGINT_Msk;
pub const USB_OTG_GINTMSK_SOFM_Pos: u32 = 3;
pub const USB_OTG_GINTMSK_SOFM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_SOFM_Pos;
pub const USB_OTG_GINTMSK_SOFM: u32 = USB_OTG_GINTMSK_SOFM_Msk;
pub const USB_OTG_GINTMSK_RXFLVLM_Pos: u32 = 4;
pub const USB_OTG_GINTMSK_RXFLVLM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_RXFLVLM_Pos;
pub const USB_OTG_GINTMSK_RXFLVLM: u32 = USB_OTG_GINTMSK_RXFLVLM_Msk;
pub const USB_OTG_GINTMSK_NPTXFEM_Pos: u32 = 5;
pub const USB_OTG_GINTMSK_NPTXFEM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_NPTXFEM_Pos;
pub const USB_OTG_GINTMSK_NPTXFEM: u32 = USB_OTG_GINTMSK_NPTXFEM_Msk;
pub const USB_OTG_GINTMSK_GINAKEFFM_Pos: u32 = 6;
pub const USB_OTG_GINTMSK_GINAKEFFM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_GINAKEFFM_Pos;
pub const USB_OTG_GINTMSK_GINAKEFFM: u32 = USB_OTG_GINTMSK_GINAKEFFM_Msk;
pub const USB_OTG_GINTMSK_GONAKEFFM_Pos: u32 = 7;
pub const USB_OTG_GINTMSK_GONAKEFFM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_GONAKEFFM_Pos;
pub const USB_OTG_GINTMSK_GONAKEFFM: u32 = USB_OTG_GINTMSK_GONAKEFFM_Msk;
pub const USB_OTG_GINTMSK_ESUSPM_Pos: u32 = 10;
pub const USB_OTG_GINTMSK_ESUSPM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_ESUSPM_Pos;
pub const USB_OTG_GINTMSK_ESUSPM: u32 = USB_OTG_GINTMSK_ESUSPM_Msk;
pub const USB_OTG_GINTMSK_USBSUSPM_Pos: u32 = 11;
pub const USB_OTG_GINTMSK_USBSUSPM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_USBSUSPM_Pos;
pub const USB_OTG_GINTMSK_USBSUSPM: u32 = USB_OTG_GINTMSK_USBSUSPM_Msk;
pub const USB_OTG_GINTMSK_USBRST_Pos: u32 = 12;
pub const USB_OTG_GINTMSK_USBRST_Msk: u32 = 0x1 << USB_OTG_GINTMSK_USBRST_Pos;
pub const USB_OTG_GINTMSK_USBRST: u32 = USB_OTG_GINTMSK_USBRST_Msk;
pub const USB_OTG_GINTMSK_ENUMDNEM_Pos: u32 = 13;
pub const USB_OTG_GINTMSK_ENUMDNEM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_ENUMDNEM_Pos;
pub const USB_OTG_GINTMSK_ENUMDNEM: u32 = USB_OTG_GINTMSK_ENUMDNEM_Msk;
pub const USB_OTG_GINTMSK_ISOODRPM_Pos: u32 = 14;
pub const USB_OTG_GINTMSK_ISOODRPM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_ISOODRPM_Pos;
pub const USB_OTG_GINTMSK_ISOODRPM: u32 = USB_OTG_GINTMSK_ISOODRPM_Msk;
pub const USB_OTG_GINTMSK_EOPFM_Pos: u32 = 15;
pub const USB_OTG_GINTMSK_EOPFM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_EOPFM_Pos;
pub const USB_OTG_GINTMSK_EOPFM: u32 = USB_OTG_GINTMSK_EOPFM_Msk;
pub const USB_OTG_GINTMSK_EPMISM_Pos: u32 = 17;
pub const USB_OTG_GINTMSK_EPMISM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_EPMISM_Pos;
pub const USB_OTG_GINTMSK_EPMISM: u32 = USB_OTG_GINTMSK_EPMISM_Msk;
pub const USB_OTG_GINTMSK_IEPINT_Pos: u32 = 18;
pub const USB_OTG_GINTMSK_IEPINT_Msk: u32 = 0x1 << USB_OTG_GINTMSK_IEPINT_Pos;
pub const USB_OTG_GINTMSK_IEPINT: u32 = USB_OTG_GINTMSK_IEPINT_Msk;
pub const USB_OTG_GINTMSK_OEPINT_Pos: u32 = 19;
pub const USB_OTG_GINTMSK_OEPINT_Msk: u32 = 0x1 << USB_OTG_GINTMSK_OEPINT_Pos;
pub const USB_OTG_GINTMSK_OEPINT: u32 = USB_OTG_GINTMSK_OEPINT_Msk;
pub const USB_OTG_GINTMSK_IISOIXFRM_Pos: u32 = 20;
pub const USB_OTG_GINTMSK_IISOIXFRM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_IISOIXFRM_Pos;
pub const USB_OTG_GINTMSK_IISOIXFRM: u32 = USB_OTG_GINTMSK_IISOIXFRM_Msk;
pub const USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos: u32 = 21;
pub const USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos;
pub const USB_OTG_GINTMSK_PXFRM_IISOOXFRM: u32 = USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk;
pub const USB_OTG_GINTMSK_FSUSPM_Pos: u32 = 22;
pub const USB_OTG_GINTMSK_FSUSPM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_FSUSPM_Pos;
pub const USB_OTG_GINTMSK_FSUSPM: u32 = USB_OTG_GINTMSK_FSUSPM_Msk;
pub const USB_OTG_GINTMSK_PRTIM_Pos: u32 = 24;
pub const USB_OTG_GINTMSK_PRTIM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_PRTIM_Pos;
pub const USB_OTG_GINTMSK_PRTIM: u32 = USB_OTG_GINTMSK_PRTIM_Msk;
pub const USB_OTG_GINTMSK_HCIM_Pos: u32 = 25;
pub const USB_OTG_GINTMSK_HCIM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_HCIM_Pos;
pub const USB_OTG_GINTMSK_HCIM: u32 = USB_OTG_GINTMSK_HCIM_Msk;
pub const USB_OTG_GINTMSK_PTXFEM_Pos: u32 = 26;
pub const USB_OTG_GINTMSK_PTXFEM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_PTXFEM_Pos;
pub const USB_OTG_GINTMSK_PTXFEM: u32 = USB_OTG_GINTMSK_PTXFEM_Msk;
pub const USB_OTG_GINTMSK_CIDSCHGM_Pos: u32 = 28;
pub const USB_OTG_GINTMSK_CIDSCHGM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_CIDSCHGM_Pos;
pub const USB_OTG_GINTMSK_CIDSCHGM: u32 = USB_OTG_GINTMSK_CIDSCHGM_Msk;
pub const USB_OTG_GINTMSK_DISCINT_Pos: u32 = 29;
pub const USB_OTG_GINTMSK_DISCINT_Msk: u32 = 0x1 << USB_OTG_GINTMSK_DISCINT_Pos;
pub const USB_OTG_GINTMSK_DISCINT: u32 = USB_OTG_GINTMSK_DISCINT_Msk;
pub const USB_OTG_GINTMSK_SRQIM_Pos: u32 = 30;
pub const USB_OTG_GINTMSK_SRQIM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_SRQIM_Pos;
pub const USB_OTG_GINTMSK_SRQIM: u32 = USB_OTG_GINTMSK_SRQIM_Msk;
pub const USB_OTG_GINTMSK_WUIM_Pos: u32 = 31;
pub const USB_OTG_GINTMSK_WUIM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_WUIM_Pos;
pub const USB_OTG_GINTMSK_WUIM: u32 = USB_OTG_GINTMSK_WUIM_Msk;
pub const USB_OTG_DAINT_IEPINT_Pos: u32 = 0;
pub const USB_OTG_DAINT_IEPINT_Msk: u32 = 0xFFFF << USB_OTG_DAINT_IEPINT_Pos;
pub const USB_OTG_DAINT_IEPINT: u32 = USB_OTG_DAINT_IEPINT_Msk;
pub const USB_OTG_DAINT_OEPINT_Pos: u32 = 16;
pub const USB_OTG_DAINT_OEPINT_Msk: u32 = 0xFFFF << USB_OTG_DAINT_OEPINT_Pos;
pub const USB_OTG_DAINT_OEPINT: u32 = USB_OTG_DAINT_OEPINT_Msk;
pub const USB_OTG_HAINTMSK_HAINTM_Pos: u32 = 0;
pub const USB_OTG_HAINTMSK_HAINTM_Msk: u32 = 0xFFFF << USB_OTG_HAINTMSK_HAINTM_Pos;
pub const USB_OTG_HAINTMSK_HAINTM: u32 = USB_OTG_HAINTMSK_HAINTM_Msk;
pub const USB_OTG_GRXSTSP_EPNUM_Pos: u32 = 0;
pub const USB_OTG_GRXSTSP_EPNUM_Msk: u32 = 0xF << USB_OTG_GRXSTSP_EPNUM_Pos;
pub const USB_OTG_GRXSTSP_EPNUM: u32 = USB_OTG_GRXSTSP_EPNUM_Msk;
pub const USB_OTG_GRXSTSP_BCNT_Pos: u32 = 4;
pub const USB_OTG_GRXSTSP_BCNT_Msk: u32 = 0x7FF << USB_OTG_GRXSTSP_BCNT_Pos;
pub const USB_OTG_GRXSTSP_BCNT: u32 = USB_OTG_GRXSTSP_BCNT_Msk;
pub const USB_OTG_GRXSTSP_DPID_Pos: u32 = 15;
pub const USB_OTG_GRXSTSP_DPID_Msk: u32 = 0x3 << USB_OTG_GRXSTSP_DPID_Pos;
pub const USB_OTG_GRXSTSP_DPID: u32 = USB_OTG_GRXSTSP_DPID_Msk;
pub const USB_OTG_GRXSTSP_PKTSTS_Pos: u32 = 17;
pub const USB_OTG_GRXSTSP_PKTSTS_Msk: u32 = 0xF << USB_OTG_GRXSTSP_PKTSTS_Pos;
pub const USB_OTG_GRXSTSP_PKTSTS: u32 = USB_OTG_GRXSTSP_PKTSTS_Msk;
pub const USB_OTG_DAINTMSK_IEPM_Pos: u32 = 0;
pub const USB_OTG_DAINTMSK_IEPM_Msk: u32 = 0xFFFF << USB_OTG_DAINTMSK_IEPM_Pos;
pub const USB_OTG_DAINTMSK_IEPM: u32 = USB_OTG_DAINTMSK_IEPM_Msk;
pub const USB_OTG_DAINTMSK_OEPM_Pos: u32 = 16;
pub const USB_OTG_DAINTMSK_OEPM_Msk: u32 = 0xFFFF << USB_OTG_DAINTMSK_OEPM_Pos;
pub const USB_OTG_DAINTMSK_OEPM: u32 = USB_OTG_DAINTMSK_OEPM_Msk;
pub const USB_OTG_GRXFSIZ_RXFD_Pos: u32 = 0;
pub const USB_OTG_GRXFSIZ_RXFD_Msk: u32 = 0xFFFF << USB_OTG_GRXFSIZ_RXFD_Pos;
pub const USB_OTG_GRXFSIZ_RXFD: u32 = USB_OTG_GRXFSIZ_RXFD_Msk;
pub const USB_OTG_DVBUSDIS_VBUSDT_Pos: u32 = 0;
pub const USB_OTG_DVBUSDIS_VBUSDT_Msk: u32 = 0xFFFF << USB_OTG_DVBUSDIS_VBUSDT_Pos;
pub const USB_OTG_DVBUSDIS_VBUSDT: u32 = USB_OTG_DVBUSDIS_VBUSDT_Msk;
pub const USB_OTG_NPTXFSA_Pos: u32 = 0;
pub const USB_OTG_NPTXFSA_Msk: u32 = 0xFFFF << USB_OTG_NPTXFSA_Pos;
pub const USB_OTG_NPTXFSA: u32 = USB_OTG_NPTXFSA_Msk;
pub const USB_OTG_NPTXFD_Pos: u32 = 16;
pub const USB_OTG_NPTXFD_Msk: u32 = 0xFFFF << USB_OTG_NPTXFD_Pos;
pub const USB_OTG_NPTXFD: u32 = USB_OTG_NPTXFD_Msk;
pub const USB_OTG_TX0FSA_Pos: u32 = 0;
pub const USB_OTG_TX0FSA_Msk: u32 = 0xFFFF << USB_OTG_TX0FSA_Pos;
pub const USB_OTG_TX0FSA: u32 = USB_OTG_TX0FSA_Msk;
pub const USB_OTG_TX0FD_Pos: u32 = 16;
pub const USB_OTG_TX0FD_Msk: u32 = 0xFFFF << USB_OTG_TX0FD_Pos;
pub const USB_OTG_TX0FD: u32 = USB_OTG_TX0FD_Msk;
pub const USB_OTG_DVBUSPULSE_DVBUSP_Pos: u32 = 0;
pub const USB_OTG_DVBUSPULSE_DVBUSP_Msk: u32 = 0xFFF << USB_OTG_DVBUSPULSE_DVBUSP_Pos;
pub const USB_OTG_DVBUSPULSE_DVBUSP: u32 = USB_OTG_DVBUSPULSE_DVBUSP_Msk;
pub const USB_OTG_GNPTXSTS_NPTXFSAV_Pos: u32 = 0;
pub const USB_OTG_GNPTXSTS_NPTXFSAV_Msk: u32 = 0xFFFF << USB_OTG_GNPTXSTS_NPTXFSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTXFSAV: u32 = USB_OTG_GNPTXSTS_NPTXFSAV_Msk;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_Pos: u32 = 16;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_Msk: u32 = 0xFF << USB_OTG_GNPTXSTS_NPTQXSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTQXSAV: u32 = USB_OTG_GNPTXSTS_NPTQXSAV_Msk;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_0: u32 = 0x01 << USB_OTG_GNPTXSTS_NPTQXSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_1: u32 = 0x02 << USB_OTG_GNPTXSTS_NPTQXSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_2: u32 = 0x04 << USB_OTG_GNPTXSTS_NPTQXSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_3: u32 = 0x08 << USB_OTG_GNPTXSTS_NPTQXSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_4: u32 = 0x10 << USB_OTG_GNPTXSTS_NPTQXSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_5: u32 = 0x20 << USB_OTG_GNPTXSTS_NPTQXSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_6: u32 = 0x40 << USB_OTG_GNPTXSTS_NPTQXSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_7: u32 = 0x80 << USB_OTG_GNPTXSTS_NPTQXSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTXQTOP_Pos: u32 = 24;
pub const USB_OTG_GNPTXSTS_NPTXQTOP_Msk: u32 = 0x7F << USB_OTG_GNPTXSTS_NPTXQTOP_Pos;
pub const USB_OTG_GNPTXSTS_NPTXQTOP: u32 = USB_OTG_GNPTXSTS_NPTXQTOP_Msk;
pub const USB_OTG_GNPTXSTS_NPTXQTOP_0: u32 = 0x01 << USB_OTG_GNPTXSTS_NPTXQTOP_Pos;
pub const USB_OTG_GNPTXSTS_NPTXQTOP_1: u32 = 0x02 << USB_OTG_GNPTXSTS_NPTXQTOP_Pos;
pub const USB_OTG_GNPTXSTS_NPTXQTOP_2: u32 = 0x04 << USB_OTG_GNPTXSTS_NPTXQTOP_Pos;
pub const USB_OTG_GNPTXSTS_NPTXQTOP_3: u32 = 0x08 << USB_OTG_GNPTXSTS_NPTXQTOP_Pos;
pub const USB_OTG_GNPTXSTS_NPTXQTOP_4: u32 = 0x10 << USB_OTG_GNPTXSTS_NPTXQTOP_Pos;
pub const USB_OTG_GNPTXSTS_NPTXQTOP_5: u32 = 0x20 << USB_OTG_GNPTXSTS_NPTXQTOP_Pos;
pub const USB_OTG_GNPTXSTS_NPTXQTOP_6: u32 = 0x40 << USB_OTG_GNPTXSTS_NPTXQTOP_Pos;
pub const USB_OTG_DTHRCTL_NONISOTHREN_Pos: u32 = 0;
pub const USB_OTG_DTHRCTL_NONISOTHREN_Msk: u32 = 0x1 << USB_OTG_DTHRCTL_NONISOTHREN_Pos;
pub const USB_OTG_DTHRCTL_NONISOTHREN: u32 = USB_OTG_DTHRCTL_NONISOTHREN_Msk;
pub const USB_OTG_DTHRCTL_ISOTHREN_Pos: u32 = 1;
pub const USB_OTG_DTHRCTL_ISOTHREN_Msk: u32 = 0x1 << USB_OTG_DTHRCTL_ISOTHREN_Pos;
pub const USB_OTG_DTHRCTL_ISOTHREN: u32 = USB_OTG_DTHRCTL_ISOTHREN_Msk;
pub const USB_OTG_DTHRCTL_TXTHRLEN_Pos: u32 = 2;
pub const USB_OTG_DTHRCTL_TXTHRLEN_Msk: u32 = 0x1FF << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_TXTHRLEN: u32 = USB_OTG_DTHRCTL_TXTHRLEN_Msk;
pub const USB_OTG_DTHRCTL_TXTHRLEN_0: u32 = 0x001 << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_TXTHRLEN_1: u32 = 0x002 << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_TXTHRLEN_2: u32 = 0x004 << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_TXTHRLEN_3: u32 = 0x008 << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_TXTHRLEN_4: u32 = 0x010 << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_TXTHRLEN_5: u32 = 0x020 << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_TXTHRLEN_6: u32 = 0x040 << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_TXTHRLEN_7: u32 = 0x080 << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_TXTHRLEN_8: u32 = 0x100 << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHREN_Pos: u32 = 16;
pub const USB_OTG_DTHRCTL_RXTHREN_Msk: u32 = 0x1 << USB_OTG_DTHRCTL_RXTHREN_Pos;
pub const USB_OTG_DTHRCTL_RXTHREN: u32 = USB_OTG_DTHRCTL_RXTHREN_Msk;
pub const USB_OTG_DTHRCTL_RXTHRLEN_Pos: u32 = 17;
pub const USB_OTG_DTHRCTL_RXTHRLEN_Msk: u32 = 0x1FF << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHRLEN: u32 = USB_OTG_DTHRCTL_RXTHRLEN_Msk;
pub const USB_OTG_DTHRCTL_RXTHRLEN_0: u32 = 0x001 << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHRLEN_1: u32 = 0x002 << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHRLEN_2: u32 = 0x004 << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHRLEN_3: u32 = 0x008 << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHRLEN_4: u32 = 0x010 << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHRLEN_5: u32 = 0x020 << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHRLEN_6: u32 = 0x040 << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHRLEN_7: u32 = 0x080 << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHRLEN_8: u32 = 0x100 << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_ARPEN_Pos: u32 = 27;
pub const USB_OTG_DTHRCTL_ARPEN_Msk: u32 = 0x1 << USB_OTG_DTHRCTL_ARPEN_Pos;
pub const USB_OTG_DTHRCTL_ARPEN: u32 = USB_OTG_DTHRCTL_ARPEN_Msk;
pub const USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos: u32 = 0;
pub const USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk: u32 = 0xFFFF << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos;
pub const USB_OTG_DIEPEMPMSK_INEPTXFEM: u32 = USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk;
pub const USB_OTG_DEACHINT_IEP1INT_Pos: u32 = 1;
pub const USB_OTG_DEACHINT_IEP1INT_Msk: u32 = 0x1 << USB_OTG_DEACHINT_IEP1INT_Pos;
pub const USB_OTG_DEACHINT_IEP1INT: u32 = USB_OTG_DEACHINT_IEP1INT_Msk;
pub const USB_OTG_DEACHINT_OEP1INT_Pos: u32 = 17;
pub const USB_OTG_DEACHINT_OEP1INT_Msk: u32 = 0x1 << USB_OTG_DEACHINT_OEP1INT_Pos;
pub const USB_OTG_DEACHINT_OEP1INT: u32 = USB_OTG_DEACHINT_OEP1INT_Msk;
pub const USB_OTG_GCCFG_PWRDWN_Pos: u32 = 16;
pub const USB_OTG_GCCFG_PWRDWN_Msk: u32 = 0x1 << USB_OTG_GCCFG_PWRDWN_Pos;
pub const USB_OTG_GCCFG_PWRDWN: u32 = USB_OTG_GCCFG_PWRDWN_Msk;
pub const USB_OTG_GCCFG_I2CPADEN_Pos: u32 = 17;
pub const USB_OTG_GCCFG_I2CPADEN_Msk: u32 = 0x1 << USB_OTG_GCCFG_I2CPADEN_Pos;
pub const USB_OTG_GCCFG_I2CPADEN: u32 = USB_OTG_GCCFG_I2CPADEN_Msk;
pub const USB_OTG_GCCFG_VBUSASEN_Pos: u32 = 18;
pub const USB_OTG_GCCFG_VBUSASEN_Msk: u32 = 0x1 << USB_OTG_GCCFG_VBUSASEN_Pos;
pub const USB_OTG_GCCFG_VBUSASEN: u32 = USB_OTG_GCCFG_VBUSASEN_Msk;
pub const USB_OTG_GCCFG_VBUSBSEN_Pos: u32 = 19;
pub const USB_OTG_GCCFG_VBUSBSEN_Msk: u32 = 0x1 << USB_OTG_GCCFG_VBUSBSEN_Pos;
pub const USB_OTG_GCCFG_VBUSBSEN: u32 = USB_OTG_GCCFG_VBUSBSEN_Msk;
pub const USB_OTG_GCCFG_SOFOUTEN_Pos: u32 = 20;
pub const USB_OTG_GCCFG_SOFOUTEN_Msk: u32 = 0x1 << USB_OTG_GCCFG_SOFOUTEN_Pos;
pub const USB_OTG_GCCFG_SOFOUTEN: u32 = USB_OTG_GCCFG_SOFOUTEN_Msk;
pub const USB_OTG_GCCFG_NOVBUSSENS_Pos: u32 = 21;
pub const USB_OTG_GCCFG_NOVBUSSENS_Msk: u32 = 0x1 << USB_OTG_GCCFG_NOVBUSSENS_Pos;
pub const USB_OTG_GCCFG_NOVBUSSENS: u32 = USB_OTG_GCCFG_NOVBUSSENS_Msk;
pub const USB_OTG_DEACHINTMSK_IEP1INTM_Pos: u32 = 1;
pub const USB_OTG_DEACHINTMSK_IEP1INTM_Msk: u32 = 0x1 << USB_OTG_DEACHINTMSK_IEP1INTM_Pos;
pub const USB_OTG_DEACHINTMSK_IEP1INTM: u32 = USB_OTG_DEACHINTMSK_IEP1INTM_Msk;
pub const USB_OTG_DEACHINTMSK_OEP1INTM_Pos: u32 = 17;
pub const USB_OTG_DEACHINTMSK_OEP1INTM_Msk: u32 = 0x1 << USB_OTG_DEACHINTMSK_OEP1INTM_Pos;
pub const USB_OTG_DEACHINTMSK_OEP1INTM: u32 = USB_OTG_DEACHINTMSK_OEP1INTM_Msk;
pub const USB_OTG_CID_PRODUCT_ID_Pos: u32 = 0;
pub const USB_OTG_CID_PRODUCT_ID_Msk: u32 = 0xFFFFFFFF << USB_OTG_CID_PRODUCT_ID_Pos;
pub const USB_OTG_CID_PRODUCT_ID: u32 = USB_OTG_CID_PRODUCT_ID_Msk;
pub const USB_OTG_DIEPEACHMSK1_XFRCM_Pos: u32 = 0;
pub const USB_OTG_DIEPEACHMSK1_XFRCM_Msk: u32 = 0x1 << USB_OTG_DIEPEACHMSK1_XFRCM_Pos;
pub const USB_OTG_DIEPEACHMSK1_XFRCM: u32 = USB_OTG_DIEPEACHMSK1_XFRCM_Msk;
pub const USB_OTG_DIEPEACHMSK1_EPDM_Pos: u32 = 1;
pub const USB_OTG_DIEPEACHMSK1_EPDM_Msk: u32 = 0x1 << USB_OTG_DIEPEACHMSK1_EPDM_Pos;
pub const USB_OTG_DIEPEACHMSK1_EPDM: u32 = USB_OTG_DIEPEACHMSK1_EPDM_Msk;
pub const USB_OTG_DIEPEACHMSK1_TOM_Pos: u32 = 3;
pub const USB_OTG_DIEPEACHMSK1_TOM_Msk: u32 = 0x1 << USB_OTG_DIEPEACHMSK1_TOM_Pos;
pub const USB_OTG_DIEPEACHMSK1_TOM: u32 = USB_OTG_DIEPEACHMSK1_TOM_Msk;
pub const USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos: u32 = 4;
pub const USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk: u32 = 0x1 << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos;
pub const USB_OTG_DIEPEACHMSK1_ITTXFEMSK: u32 = USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk;
pub const USB_OTG_DIEPEACHMSK1_INEPNMM_Pos: u32 = 5;
pub const USB_OTG_DIEPEACHMSK1_INEPNMM_Msk: u32 = 0x1 << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos;
pub const USB_OTG_DIEPEACHMSK1_INEPNMM: u32 = USB_OTG_DIEPEACHMSK1_INEPNMM_Msk;
pub const USB_OTG_DIEPEACHMSK1_INEPNEM_Pos: u32 = 6;
pub const USB_OTG_DIEPEACHMSK1_INEPNEM_Msk: u32 = 0x1 << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos;
pub const USB_OTG_DIEPEACHMSK1_INEPNEM: u32 = USB_OTG_DIEPEACHMSK1_INEPNEM_Msk;
pub const USB_OTG_DIEPEACHMSK1_TXFURM_Pos: u32 = 8;
pub const USB_OTG_DIEPEACHMSK1_TXFURM_Msk: u32 = 0x1 << USB_OTG_DIEPEACHMSK1_TXFURM_Pos;
pub const USB_OTG_DIEPEACHMSK1_TXFURM: u32 = USB_OTG_DIEPEACHMSK1_TXFURM_Msk;
pub const USB_OTG_DIEPEACHMSK1_BIM_Pos: u32 = 9;
pub const USB_OTG_DIEPEACHMSK1_BIM_Msk: u32 = 0x1 << USB_OTG_DIEPEACHMSK1_BIM_Pos;
pub const USB_OTG_DIEPEACHMSK1_BIM: u32 = USB_OTG_DIEPEACHMSK1_BIM_Msk;
pub const USB_OTG_DIEPEACHMSK1_NAKM_Pos: u32 = 13;
pub const USB_OTG_DIEPEACHMSK1_NAKM_Msk: u32 = 0x1 << USB_OTG_DIEPEACHMSK1_NAKM_Pos;
pub const USB_OTG_DIEPEACHMSK1_NAKM: u32 = USB_OTG_DIEPEACHMSK1_NAKM_Msk;
pub const USB_OTG_HPRT_PCSTS_Pos: u32 = 0;
pub const USB_OTG_HPRT_PCSTS_Msk: u32 = 0x1 << USB_OTG_HPRT_PCSTS_Pos;
pub const USB_OTG_HPRT_PCSTS: u32 = USB_OTG_HPRT_PCSTS_Msk;
pub const USB_OTG_HPRT_PCDET_Pos: u32 = 1;
pub const USB_OTG_HPRT_PCDET_Msk: u32 = 0x1 << USB_OTG_HPRT_PCDET_Pos;
pub const USB_OTG_HPRT_PCDET: u32 = USB_OTG_HPRT_PCDET_Msk;
pub const USB_OTG_HPRT_PENA_Pos: u32 = 2;
pub const USB_OTG_HPRT_PENA_Msk: u32 = 0x1 << USB_OTG_HPRT_PENA_Pos;
pub const USB_OTG_HPRT_PENA: u32 = USB_OTG_HPRT_PENA_Msk;
pub const USB_OTG_HPRT_PENCHNG_Pos: u32 = 3;
pub const USB_OTG_HPRT_PENCHNG_Msk: u32 = 0x1 << USB_OTG_HPRT_PENCHNG_Pos;
pub const USB_OTG_HPRT_PENCHNG: u32 = USB_OTG_HPRT_PENCHNG_Msk;
pub const USB_OTG_HPRT_POCA_Pos: u32 = 4;
pub const USB_OTG_HPRT_POCA_Msk: u32 = 0x1 << USB_OTG_HPRT_POCA_Pos;
pub const USB_OTG_HPRT_POCA: u32 = USB_OTG_HPRT_POCA_Msk;
pub const USB_OTG_HPRT_POCCHNG_Pos: u32 = 5;
pub const USB_OTG_HPRT_POCCHNG_Msk: u32 = 0x1 << USB_OTG_HPRT_POCCHNG_Pos;
pub const USB_OTG_HPRT_POCCHNG: u32 = USB_OTG_HPRT_POCCHNG_Msk;
pub const USB_OTG_HPRT_PRES_Pos: u32 = 6;
pub const USB_OTG_HPRT_PRES_Msk: u32 = 0x1 << USB_OTG_HPRT_PRES_Pos;
pub const USB_OTG_HPRT_PRES: u32 = USB_OTG_HPRT_PRES_Msk;
pub const USB_OTG_HPRT_PSUSP_Pos: u32 = 7;
pub const USB_OTG_HPRT_PSUSP_Msk: u32 = 0x1 << USB_OTG_HPRT_PSUSP_Pos;
pub const USB_OTG_HPRT_PSUSP: u32 = USB_OTG_HPRT_PSUSP_Msk;
pub const USB_OTG_HPRT_PRST_Pos: u32 = 8;
pub const USB_OTG_HPRT_PRST_Msk: u32 = 0x1 << USB_OTG_HPRT_PRST_Pos;
pub const USB_OTG_HPRT_PRST: u32 = USB_OTG_HPRT_PRST_Msk;
pub const USB_OTG_HPRT_PLSTS_Pos: u32 = 10;
pub const USB_OTG_HPRT_PLSTS_Msk: u32 = 0x3 << USB_OTG_HPRT_PLSTS_Pos;
pub const USB_OTG_HPRT_PLSTS: u32 = USB_OTG_HPRT_PLSTS_Msk;
pub const USB_OTG_HPRT_PLSTS_0: u32 = 0x1 << USB_OTG_HPRT_PLSTS_Pos;
pub const USB_OTG_HPRT_PLSTS_1: u32 = 0x2 << USB_OTG_HPRT_PLSTS_Pos;
pub const USB_OTG_HPRT_PPWR_Pos: u32 = 12;
pub const USB_OTG_HPRT_PPWR_Msk: u32 = 0x1 << USB_OTG_HPRT_PPWR_Pos;
pub const USB_OTG_HPRT_PPWR: u32 = USB_OTG_HPRT_PPWR_Msk;
pub const USB_OTG_HPRT_PTCTL_Pos: u32 = 13;
pub const USB_OTG_HPRT_PTCTL_Msk: u32 = 0xF << USB_OTG_HPRT_PTCTL_Pos;
pub const USB_OTG_HPRT_PTCTL: u32 = USB_OTG_HPRT_PTCTL_Msk;
pub const USB_OTG_HPRT_PTCTL_0: u32 = 0x1 << USB_OTG_HPRT_PTCTL_Pos;
pub const USB_OTG_HPRT_PTCTL_1: u32 = 0x2 << USB_OTG_HPRT_PTCTL_Pos;
pub const USB_OTG_HPRT_PTCTL_2: u32 = 0x4 << USB_OTG_HPRT_PTCTL_Pos;
pub const USB_OTG_HPRT_PTCTL_3: u32 = 0x8 << USB_OTG_HPRT_PTCTL_Pos;
pub const USB_OTG_HPRT_PSPD_Pos: u32 = 17;
pub const USB_OTG_HPRT_PSPD_Msk: u32 = 0x3 << USB_OTG_HPRT_PSPD_Pos;
pub const USB_OTG_HPRT_PSPD: u32 = USB_OTG_HPRT_PSPD_Msk;
pub const USB_OTG_HPRT_PSPD_0: u32 = 0x1 << USB_OTG_HPRT_PSPD_Pos;
pub const USB_OTG_HPRT_PSPD_1: u32 = 0x2 << USB_OTG_HPRT_PSPD_Pos;
pub const USB_OTG_DOEPEACHMSK1_XFRCM_Pos: u32 = 0;
pub const USB_OTG_DOEPEACHMSK1_XFRCM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_XFRCM_Pos;
pub const USB_OTG_DOEPEACHMSK1_XFRCM: u32 = USB_OTG_DOEPEACHMSK1_XFRCM_Msk;
pub const USB_OTG_DOEPEACHMSK1_EPDM_Pos: u32 = 1;
pub const USB_OTG_DOEPEACHMSK1_EPDM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_EPDM_Pos;
pub const USB_OTG_DOEPEACHMSK1_EPDM: u32 = USB_OTG_DOEPEACHMSK1_EPDM_Msk;
pub const USB_OTG_DOEPEACHMSK1_TOM_Pos: u32 = 3;
pub const USB_OTG_DOEPEACHMSK1_TOM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_TOM_Pos;
pub const USB_OTG_DOEPEACHMSK1_TOM: u32 = USB_OTG_DOEPEACHMSK1_TOM_Msk;
pub const USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos: u32 = 4;
pub const USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos;
pub const USB_OTG_DOEPEACHMSK1_ITTXFEMSK: u32 = USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk;
pub const USB_OTG_DOEPEACHMSK1_INEPNMM_Pos: u32 = 5;
pub const USB_OTG_DOEPEACHMSK1_INEPNMM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos;
pub const USB_OTG_DOEPEACHMSK1_INEPNMM: u32 = USB_OTG_DOEPEACHMSK1_INEPNMM_Msk;
pub const USB_OTG_DOEPEACHMSK1_INEPNEM_Pos: u32 = 6;
pub const USB_OTG_DOEPEACHMSK1_INEPNEM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos;
pub const USB_OTG_DOEPEACHMSK1_INEPNEM: u32 = USB_OTG_DOEPEACHMSK1_INEPNEM_Msk;
pub const USB_OTG_DOEPEACHMSK1_TXFURM_Pos: u32 = 8;
pub const USB_OTG_DOEPEACHMSK1_TXFURM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_TXFURM_Pos;
pub const USB_OTG_DOEPEACHMSK1_TXFURM: u32 = USB_OTG_DOEPEACHMSK1_TXFURM_Msk;
pub const USB_OTG_DOEPEACHMSK1_BIM_Pos: u32 = 9;
pub const USB_OTG_DOEPEACHMSK1_BIM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_BIM_Pos;
pub const USB_OTG_DOEPEACHMSK1_BIM: u32 = USB_OTG_DOEPEACHMSK1_BIM_Msk;
pub const USB_OTG_DOEPEACHMSK1_BERRM_Pos: u32 = 12;
pub const USB_OTG_DOEPEACHMSK1_BERRM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_BERRM_Pos;
pub const USB_OTG_DOEPEACHMSK1_BERRM: u32 = USB_OTG_DOEPEACHMSK1_BERRM_Msk;
pub const USB_OTG_DOEPEACHMSK1_NAKM_Pos: u32 = 13;
pub const USB_OTG_DOEPEACHMSK1_NAKM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_NAKM_Pos;
pub const USB_OTG_DOEPEACHMSK1_NAKM: u32 = USB_OTG_DOEPEACHMSK1_NAKM_Msk;
pub const USB_OTG_DOEPEACHMSK1_NYETM_Pos: u32 = 14;
pub const USB_OTG_DOEPEACHMSK1_NYETM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_NYETM_Pos;
pub const USB_OTG_DOEPEACHMSK1_NYETM: u32 = USB_OTG_DOEPEACHMSK1_NYETM_Msk;
pub const USB_OTG_HPTXFSIZ_PTXSA_Pos: u32 = 0;
pub const USB_OTG_HPTXFSIZ_PTXSA_Msk: u32 = 0xFFFF << USB_OTG_HPTXFSIZ_PTXSA_Pos;
pub const USB_OTG_HPTXFSIZ_PTXSA: u32 = USB_OTG_HPTXFSIZ_PTXSA_Msk;
pub const USB_OTG_HPTXFSIZ_PTXFD_Pos: u32 = 16;
pub const USB_OTG_HPTXFSIZ_PTXFD_Msk: u32 = 0xFFFF << USB_OTG_HPTXFSIZ_PTXFD_Pos;
pub const USB_OTG_HPTXFSIZ_PTXFD: u32 = USB_OTG_HPTXFSIZ_PTXFD_Msk;
pub const USB_OTG_DIEPCTL_MPSIZ_Pos: u32 = 0;
pub const USB_OTG_DIEPCTL_MPSIZ_Msk: u32 = 0x7FF << USB_OTG_DIEPCTL_MPSIZ_Pos;
pub const USB_OTG_DIEPCTL_MPSIZ: u32 = USB_OTG_DIEPCTL_MPSIZ_Msk;
pub const USB_OTG_DIEPCTL_USBAEP_Pos: u32 = 15;
pub const USB_OTG_DIEPCTL_USBAEP_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_USBAEP_Pos;
pub const USB_OTG_DIEPCTL_USBAEP: u32 = USB_OTG_DIEPCTL_USBAEP_Msk;
pub const USB_OTG_DIEPCTL_EONUM_DPID_Pos: u32 = 16;
pub const USB_OTG_DIEPCTL_EONUM_DPID_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_EONUM_DPID_Pos;
pub const USB_OTG_DIEPCTL_EONUM_DPID: u32 = USB_OTG_DIEPCTL_EONUM_DPID_Msk;
pub const USB_OTG_DIEPCTL_NAKSTS_Pos: u32 = 17;
pub const USB_OTG_DIEPCTL_NAKSTS_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_NAKSTS_Pos;
pub const USB_OTG_DIEPCTL_NAKSTS: u32 = USB_OTG_DIEPCTL_NAKSTS_Msk;
pub const USB_OTG_DIEPCTL_EPTYP_Pos: u32 = 18;
pub const USB_OTG_DIEPCTL_EPTYP_Msk: u32 = 0x3 << USB_OTG_DIEPCTL_EPTYP_Pos;
pub const USB_OTG_DIEPCTL_EPTYP: u32 = USB_OTG_DIEPCTL_EPTYP_Msk;
pub const USB_OTG_DIEPCTL_EPTYP_0: u32 = 0x1 << USB_OTG_DIEPCTL_EPTYP_Pos;
pub const USB_OTG_DIEPCTL_EPTYP_1: u32 = 0x2 << USB_OTG_DIEPCTL_EPTYP_Pos;
pub const USB_OTG_DIEPCTL_STALL_Pos: u32 = 21;
pub const USB_OTG_DIEPCTL_STALL_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_STALL_Pos;
pub const USB_OTG_DIEPCTL_STALL: u32 = USB_OTG_DIEPCTL_STALL_Msk;
pub const USB_OTG_DIEPCTL_TXFNUM_Pos: u32 = 22;
pub const USB_OTG_DIEPCTL_TXFNUM_Msk: u32 = 0xF << USB_OTG_DIEPCTL_TXFNUM_Pos;
pub const USB_OTG_DIEPCTL_TXFNUM: u32 = USB_OTG_DIEPCTL_TXFNUM_Msk;
pub const USB_OTG_DIEPCTL_TXFNUM_0: u32 = 0x1 << USB_OTG_DIEPCTL_TXFNUM_Pos;
pub const USB_OTG_DIEPCTL_TXFNUM_1: u32 = 0x2 << USB_OTG_DIEPCTL_TXFNUM_Pos;
pub const USB_OTG_DIEPCTL_TXFNUM_2: u32 = 0x4 << USB_OTG_DIEPCTL_TXFNUM_Pos;
pub const USB_OTG_DIEPCTL_TXFNUM_3: u32 = 0x8 << USB_OTG_DIEPCTL_TXFNUM_Pos;
pub const USB_OTG_DIEPCTL_CNAK_Pos: u32 = 26;
pub const USB_OTG_DIEPCTL_CNAK_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_CNAK_Pos;
pub const USB_OTG_DIEPCTL_CNAK: u32 = USB_OTG_DIEPCTL_CNAK_Msk;
pub const USB_OTG_DIEPCTL_SNAK_Pos: u32 = 27;
pub const USB_OTG_DIEPCTL_SNAK_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_SNAK_Pos;
pub const USB_OTG_DIEPCTL_SNAK: u32 = USB_OTG_DIEPCTL_SNAK_Msk;
pub const USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos: u32 = 28;
pub const USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos;
pub const USB_OTG_DIEPCTL_SD0PID_SEVNFRM: u32 = USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk;
pub const USB_OTG_DIEPCTL_SODDFRM_Pos: u32 = 29;
pub const USB_OTG_DIEPCTL_SODDFRM_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_SODDFRM_Pos;
pub const USB_OTG_DIEPCTL_SODDFRM: u32 = USB_OTG_DIEPCTL_SODDFRM_Msk;
pub const USB_OTG_DIEPCTL_EPDIS_Pos: u32 = 30;
pub const USB_OTG_DIEPCTL_EPDIS_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_EPDIS_Pos;
pub const USB_OTG_DIEPCTL_EPDIS: u32 = USB_OTG_DIEPCTL_EPDIS_Msk;
pub const USB_OTG_DIEPCTL_EPENA_Pos: u32 = 31;
pub const USB_OTG_DIEPCTL_EPENA_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_EPENA_Pos;
pub const USB_OTG_DIEPCTL_EPENA: u32 = USB_OTG_DIEPCTL_EPENA_Msk;
pub const USB_OTG_HCCHAR_MPSIZ_Pos: u32 = 0;
pub const USB_OTG_HCCHAR_MPSIZ_Msk: u32 = 0x7FF << USB_OTG_HCCHAR_MPSIZ_Pos;
pub const USB_OTG_HCCHAR_MPSIZ: u32 = USB_OTG_HCCHAR_MPSIZ_Msk;
pub const USB_OTG_HCCHAR_EPNUM_Pos: u32 = 11;
pub const USB_OTG_HCCHAR_EPNUM_Msk: u32 = 0xF << USB_OTG_HCCHAR_EPNUM_Pos;
pub const USB_OTG_HCCHAR_EPNUM: u32 = USB_OTG_HCCHAR_EPNUM_Msk;
pub const USB_OTG_HCCHAR_EPNUM_0: u32 = 0x1 << USB_OTG_HCCHAR_EPNUM_Pos;
pub const USB_OTG_HCCHAR_EPNUM_1: u32 = 0x2 << USB_OTG_HCCHAR_EPNUM_Pos;
pub const USB_OTG_HCCHAR_EPNUM_2: u32 = 0x4 << USB_OTG_HCCHAR_EPNUM_Pos;
pub const USB_OTG_HCCHAR_EPNUM_3: u32 = 0x8 << USB_OTG_HCCHAR_EPNUM_Pos;
pub const USB_OTG_HCCHAR_EPDIR_Pos: u32 = 15;
pub const USB_OTG_HCCHAR_EPDIR_Msk: u32 = 0x1 << USB_OTG_HCCHAR_EPDIR_Pos;
pub const USB_OTG_HCCHAR_EPDIR: u32 = USB_OTG_HCCHAR_EPDIR_Msk;
pub const USB_OTG_HCCHAR_LSDEV_Pos: u32 = 17;
pub const USB_OTG_HCCHAR_LSDEV_Msk: u32 = 0x1 << USB_OTG_HCCHAR_LSDEV_Pos;
pub const USB_OTG_HCCHAR_LSDEV: u32 = USB_OTG_HCCHAR_LSDEV_Msk;
pub const USB_OTG_HCCHAR_EPTYP_Pos: u32 = 18;
pub const USB_OTG_HCCHAR_EPTYP_Msk: u32 = 0x3 << USB_OTG_HCCHAR_EPTYP_Pos;
pub const USB_OTG_HCCHAR_EPTYP: u32 = USB_OTG_HCCHAR_EPTYP_Msk;
pub const USB_OTG_HCCHAR_EPTYP_0: u32 = 0x1 << USB_OTG_HCCHAR_EPTYP_Pos;
pub const USB_OTG_HCCHAR_EPTYP_1: u32 = 0x2 << USB_OTG_HCCHAR_EPTYP_Pos;
pub const USB_OTG_HCCHAR_MC_Pos: u32 = 20;
pub const USB_OTG_HCCHAR_MC_Msk: u32 = 0x3 << USB_OTG_HCCHAR_MC_Pos;
pub const USB_OTG_HCCHAR_MC: u32 = USB_OTG_HCCHAR_MC_Msk;
pub const USB_OTG_HCCHAR_MC_0: u32 = 0x1 << USB_OTG_HCCHAR_MC_Pos;
pub const USB_OTG_HCCHAR_MC_1: u32 = 0x2 << USB_OTG_HCCHAR_MC_Pos;
pub const USB_OTG_HCCHAR_DAD_Pos: u32 = 22;
pub const USB_OTG_HCCHAR_DAD_Msk: u32 = 0x7F << USB_OTG_HCCHAR_DAD_Pos;
pub const USB_OTG_HCCHAR_DAD: u32 = USB_OTG_HCCHAR_DAD_Msk;
pub const USB_OTG_HCCHAR_DAD_0: u32 = 0x01 << USB_OTG_HCCHAR_DAD_Pos;
pub const USB_OTG_HCCHAR_DAD_1: u32 = 0x02 << USB_OTG_HCCHAR_DAD_Pos;
pub const USB_OTG_HCCHAR_DAD_2: u32 = 0x04 << USB_OTG_HCCHAR_DAD_Pos;
pub const USB_OTG_HCCHAR_DAD_3: u32 = 0x08 << USB_OTG_HCCHAR_DAD_Pos;
pub const USB_OTG_HCCHAR_DAD_4: u32 = 0x10 << USB_OTG_HCCHAR_DAD_Pos;
pub const USB_OTG_HCCHAR_DAD_5: u32 = 0x20 << USB_OTG_HCCHAR_DAD_Pos;
pub const USB_OTG_HCCHAR_DAD_6: u32 = 0x40 << USB_OTG_HCCHAR_DAD_Pos;
pub const USB_OTG_HCCHAR_ODDFRM_Pos: u32 = 29;
pub const USB_OTG_HCCHAR_ODDFRM_Msk: u32 = 0x1 << USB_OTG_HCCHAR_ODDFRM_Pos;
pub const USB_OTG_HCCHAR_ODDFRM: u32 = USB_OTG_HCCHAR_ODDFRM_Msk;
pub const USB_OTG_HCCHAR_CHDIS_Pos: u32 = 30;
pub const USB_OTG_HCCHAR_CHDIS_Msk: u32 = 0x1 << USB_OTG_HCCHAR_CHDIS_Pos;
pub const USB_OTG_HCCHAR_CHDIS: u32 = USB_OTG_HCCHAR_CHDIS_Msk;
pub const USB_OTG_HCCHAR_CHENA_Pos: u32 = 31;
pub const USB_OTG_HCCHAR_CHENA_Msk: u32 = 0x1 << USB_OTG_HCCHAR_CHENA_Pos;
pub const USB_OTG_HCCHAR_CHENA: u32 = USB_OTG_HCCHAR_CHENA_Msk;
pub const USB_OTG_HCSPLT_PRTADDR_Pos: u32 = 0;
pub const USB_OTG_HCSPLT_PRTADDR_Msk: u32 = 0x7F << USB_OTG_HCSPLT_PRTADDR_Pos;
pub const USB_OTG_HCSPLT_PRTADDR: u32 = USB_OTG_HCSPLT_PRTADDR_Msk;
pub const USB_OTG_HCSPLT_PRTADDR_0: u32 = 0x01 << USB_OTG_HCSPLT_PRTADDR_Pos;
pub const USB_OTG_HCSPLT_PRTADDR_1: u32 = 0x02 << USB_OTG_HCSPLT_PRTADDR_Pos;
pub const USB_OTG_HCSPLT_PRTADDR_2: u32 = 0x04 << USB_OTG_HCSPLT_PRTADDR_Pos;
pub const USB_OTG_HCSPLT_PRTADDR_3: u32 = 0x08 << USB_OTG_HCSPLT_PRTADDR_Pos;
pub const USB_OTG_HCSPLT_PRTADDR_4: u32 = 0x10 << USB_OTG_HCSPLT_PRTADDR_Pos;
pub const USB_OTG_HCSPLT_PRTADDR_5: u32 = 0x20 << USB_OTG_HCSPLT_PRTADDR_Pos;
pub const USB_OTG_HCSPLT_PRTADDR_6: u32 = 0x40 << USB_OTG_HCSPLT_PRTADDR_Pos;
pub const USB_OTG_HCSPLT_HUBADDR_Pos: u32 = 7;
pub const USB_OTG_HCSPLT_HUBADDR_Msk: u32 = 0x7F << USB_OTG_HCSPLT_HUBADDR_Pos;
pub const USB_OTG_HCSPLT_HUBADDR: u32 = USB_OTG_HCSPLT_HUBADDR_Msk;
pub const USB_OTG_HCSPLT_HUBADDR_0: u32 = 0x01 << USB_OTG_HCSPLT_HUBADDR_Pos;
pub const USB_OTG_HCSPLT_HUBADDR_1: u32 = 0x02 << USB_OTG_HCSPLT_HUBADDR_Pos;
pub const USB_OTG_HCSPLT_HUBADDR_2: u32 = 0x04 << USB_OTG_HCSPLT_HUBADDR_Pos;
pub const USB_OTG_HCSPLT_HUBADDR_3: u32 = 0x08 << USB_OTG_HCSPLT_HUBADDR_Pos;
pub const USB_OTG_HCSPLT_HUBADDR_4: u32 = 0x10 << USB_OTG_HCSPLT_HUBADDR_Pos;
pub const USB_OTG_HCSPLT_HUBADDR_5: u32 = 0x20 << USB_OTG_HCSPLT_HUBADDR_Pos;
pub const USB_OTG_HCSPLT_HUBADDR_6: u32 = 0x40 << USB_OTG_HCSPLT_HUBADDR_Pos;
pub const USB_OTG_HCSPLT_XACTPOS_Pos: u32 = 14;
pub const USB_OTG_HCSPLT_XACTPOS_Msk: u32 = 0x3 << USB_OTG_HCSPLT_XACTPOS_Pos;
pub const USB_OTG_HCSPLT_XACTPOS: u32 = USB_OTG_HCSPLT_XACTPOS_Msk;
pub const USB_OTG_HCSPLT_XACTPOS_0: u32 = 0x1 << USB_OTG_HCSPLT_XACTPOS_Pos;
pub const USB_OTG_HCSPLT_XACTPOS_1: u32 = 0x2 << USB_OTG_HCSPLT_XACTPOS_Pos;
pub const USB_OTG_HCSPLT_COMPLSPLT_Pos: u32 = 16;
pub const USB_OTG_HCSPLT_COMPLSPLT_Msk: u32 = 0x1 << USB_OTG_HCSPLT_COMPLSPLT_Pos;
pub const USB_OTG_HCSPLT_COMPLSPLT: u32 = USB_OTG_HCSPLT_COMPLSPLT_Msk;
pub const USB_OTG_HCSPLT_SPLITEN_Pos: u32 = 31;
pub const USB_OTG_HCSPLT_SPLITEN_Msk: u32 = 0x1 << USB_OTG_HCSPLT_SPLITEN_Pos;
pub const USB_OTG_HCSPLT_SPLITEN: u32 = USB_OTG_HCSPLT_SPLITEN_Msk;
pub const USB_OTG_HCINT_XFRC_Pos: u32 = 0;
pub const USB_OTG_HCINT_XFRC_Msk: u32 = 0x1 << USB_OTG_HCINT_XFRC_Pos;
pub const USB_OTG_HCINT_XFRC: u32 = USB_OTG_HCINT_XFRC_Msk;
pub const USB_OTG_HCINT_CHH_Pos: u32 = 1;
pub const USB_OTG_HCINT_CHH_Msk: u32 = 0x1 << USB_OTG_HCINT_CHH_Pos;
pub const USB_OTG_HCINT_CHH: u32 = USB_OTG_HCINT_CHH_Msk;
pub const USB_OTG_HCINT_AHBERR_Pos: u32 = 2;
pub const USB_OTG_HCINT_AHBERR_Msk: u32 = 0x1 << USB_OTG_HCINT_AHBERR_Pos;
pub const USB_OTG_HCINT_AHBERR: u32 = USB_OTG_HCINT_AHBERR_Msk;
pub const USB_OTG_HCINT_STALL_Pos: u32 = 3;
pub const USB_OTG_HCINT_STALL_Msk: u32 = 0x1 << USB_OTG_HCINT_STALL_Pos;
pub const USB_OTG_HCINT_STALL: u32 = USB_OTG_HCINT_STALL_Msk;
pub const USB_OTG_HCINT_NAK_Pos: u32 = 4;
pub const USB_OTG_HCINT_NAK_Msk: u32 = 0x1 << USB_OTG_HCINT_NAK_Pos;
pub const USB_OTG_HCINT_NAK: u32 = USB_OTG_HCINT_NAK_Msk;
pub const USB_OTG_HCINT_ACK_Pos: u32 = 5;
pub const USB_OTG_HCINT_ACK_Msk: u32 = 0x1 << USB_OTG_HCINT_ACK_Pos;
pub const USB_OTG_HCINT_ACK: u32 = USB_OTG_HCINT_ACK_Msk;
pub const USB_OTG_HCINT_NYET_Pos: u32 = 6;
pub const USB_OTG_HCINT_NYET_Msk: u32 = 0x1 << USB_OTG_HCINT_NYET_Pos;
pub const USB_OTG_HCINT_NYET: u32 = USB_OTG_HCINT_NYET_Msk;
pub const USB_OTG_HCINT_TXERR_Pos: u32 = 7;
pub const USB_OTG_HCINT_TXERR_Msk: u32 = 0x1 << USB_OTG_HCINT_TXERR_Pos;
pub const USB_OTG_HCINT_TXERR: u32 = USB_OTG_HCINT_TXERR_Msk;
pub const USB_OTG_HCINT_BBERR_Pos: u32 = 8;
pub const USB_OTG_HCINT_BBERR_Msk: u32 = 0x1 << USB_OTG_HCINT_BBERR_Pos;
pub const USB_OTG_HCINT_BBERR: u32 = USB_OTG_HCINT_BBERR_Msk;
pub const USB_OTG_HCINT_FRMOR_Pos: u32 = 9;
pub const USB_OTG_HCINT_FRMOR_Msk: u32 = 0x1 << USB_OTG_HCINT_FRMOR_Pos;
pub const USB_OTG_HCINT_FRMOR: u32 = USB_OTG_HCINT_FRMOR_Msk;
pub const USB_OTG_HCINT_DTERR_Pos: u32 = 10;
pub const USB_OTG_HCINT_DTERR_Msk: u32 = 0x1 << USB_OTG_HCINT_DTERR_Pos;
pub const USB_OTG_HCINT_DTERR: u32 = USB_OTG_HCINT_DTERR_Msk;
pub const USB_OTG_DIEPINT_XFRC_Pos: u32 = 0;
pub const USB_OTG_DIEPINT_XFRC_Msk: u32 = 0x1 << USB_OTG_DIEPINT_XFRC_Pos;
pub const USB_OTG_DIEPINT_XFRC: u32 = USB_OTG_DIEPINT_XFRC_Msk;
pub const USB_OTG_DIEPINT_EPDISD_Pos: u32 = 1;
pub const USB_OTG_DIEPINT_EPDISD_Msk: u32 = 0x1 << USB_OTG_DIEPINT_EPDISD_Pos;
pub const USB_OTG_DIEPINT_EPDISD: u32 = USB_OTG_DIEPINT_EPDISD_Msk;
pub const USB_OTG_DIEPINT_AHBERR_Pos: u32 = 2;
pub const USB_OTG_DIEPINT_AHBERR_Msk: u32 = 0x1 << USB_OTG_DIEPINT_AHBERR_Pos;
pub const USB_OTG_DIEPINT_AHBERR: u32 = USB_OTG_DIEPINT_AHBERR_Msk;
pub const USB_OTG_DIEPINT_TOC_Pos: u32 = 3;
pub const USB_OTG_DIEPINT_TOC_Msk: u32 = 0x1 << USB_OTG_DIEPINT_TOC_Pos;
pub const USB_OTG_DIEPINT_TOC: u32 = USB_OTG_DIEPINT_TOC_Msk;
pub const USB_OTG_DIEPINT_ITTXFE_Pos: u32 = 4;
pub const USB_OTG_DIEPINT_ITTXFE_Msk: u32 = 0x1 << USB_OTG_DIEPINT_ITTXFE_Pos;
pub const USB_OTG_DIEPINT_ITTXFE: u32 = USB_OTG_DIEPINT_ITTXFE_Msk;
pub const USB_OTG_DIEPINT_INEPNM_Pos: u32 = 5;
pub const USB_OTG_DIEPINT_INEPNM_Msk: u32 = 0x1 << USB_OTG_DIEPINT_INEPNM_Pos;
pub const USB_OTG_DIEPINT_INEPNM: u32 = USB_OTG_DIEPINT_INEPNM_Msk;
pub const USB_OTG_DIEPINT_INEPNE_Pos: u32 = 6;
pub const USB_OTG_DIEPINT_INEPNE_Msk: u32 = 0x1 << USB_OTG_DIEPINT_INEPNE_Pos;
pub const USB_OTG_DIEPINT_INEPNE: u32 = USB_OTG_DIEPINT_INEPNE_Msk;
pub const USB_OTG_DIEPINT_TXFE_Pos: u32 = 7;
pub const USB_OTG_DIEPINT_TXFE_Msk: u32 = 0x1 << USB_OTG_DIEPINT_TXFE_Pos;
pub const USB_OTG_DIEPINT_TXFE: u32 = USB_OTG_DIEPINT_TXFE_Msk;
pub const USB_OTG_DIEPINT_TXFIFOUDRN_Pos: u32 = 8;
pub const USB_OTG_DIEPINT_TXFIFOUDRN_Msk: u32 = 0x1 << USB_OTG_DIEPINT_TXFIFOUDRN_Pos;
pub const USB_OTG_DIEPINT_TXFIFOUDRN: u32 = USB_OTG_DIEPINT_TXFIFOUDRN_Msk;
pub const USB_OTG_DIEPINT_BNA_Pos: u32 = 9;
pub const USB_OTG_DIEPINT_BNA_Msk: u32 = 0x1 << USB_OTG_DIEPINT_BNA_Pos;
pub const USB_OTG_DIEPINT_BNA: u32 = USB_OTG_DIEPINT_BNA_Msk;
pub const USB_OTG_DIEPINT_PKTDRPSTS_Pos: u32 = 11;
pub const USB_OTG_DIEPINT_PKTDRPSTS_Msk: u32 = 0x1 << USB_OTG_DIEPINT_PKTDRPSTS_Pos;
pub const USB_OTG_DIEPINT_PKTDRPSTS: u32 = USB_OTG_DIEPINT_PKTDRPSTS_Msk;
pub const USB_OTG_DIEPINT_BERR_Pos: u32 = 12;
pub const USB_OTG_DIEPINT_BERR_Msk: u32 = 0x1 << USB_OTG_DIEPINT_BERR_Pos;
pub const USB_OTG_DIEPINT_BERR: u32 = USB_OTG_DIEPINT_BERR_Msk;
pub const USB_OTG_DIEPINT_NAK_Pos: u32 = 13;
pub const USB_OTG_DIEPINT_NAK_Msk: u32 = 0x1 << USB_OTG_DIEPINT_NAK_Pos;
pub const USB_OTG_DIEPINT_NAK: u32 = USB_OTG_DIEPINT_NAK_Msk;
pub const USB_OTG_HCINTMSK_XFRCM_Pos: u32 = 0;
pub const USB_OTG_HCINTMSK_XFRCM_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_XFRCM_Pos;
pub const USB_OTG_HCINTMSK_XFRCM: u32 = USB_OTG_HCINTMSK_XFRCM_Msk;
pub const USB_OTG_HCINTMSK_CHHM_Pos: u32 = 1;
pub const USB_OTG_HCINTMSK_CHHM_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_CHHM_Pos;
pub const USB_OTG_HCINTMSK_CHHM: u32 = USB_OTG_HCINTMSK_CHHM_Msk;
pub const USB_OTG_HCINTMSK_AHBERR_Pos: u32 = 2;
pub const USB_OTG_HCINTMSK_AHBERR_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_AHBERR_Pos;
pub const USB_OTG_HCINTMSK_AHBERR: u32 = USB_OTG_HCINTMSK_AHBERR_Msk;
pub const USB_OTG_HCINTMSK_STALLM_Pos: u32 = 3;
pub const USB_OTG_HCINTMSK_STALLM_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_STALLM_Pos;
pub const USB_OTG_HCINTMSK_STALLM: u32 = USB_OTG_HCINTMSK_STALLM_Msk;
pub const USB_OTG_HCINTMSK_NAKM_Pos: u32 = 4;
pub const USB_OTG_HCINTMSK_NAKM_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_NAKM_Pos;
pub const USB_OTG_HCINTMSK_NAKM: u32 = USB_OTG_HCINTMSK_NAKM_Msk;
pub const USB_OTG_HCINTMSK_ACKM_Pos: u32 = 5;
pub const USB_OTG_HCINTMSK_ACKM_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_ACKM_Pos;
pub const USB_OTG_HCINTMSK_ACKM: u32 = USB_OTG_HCINTMSK_ACKM_Msk;
pub const USB_OTG_HCINTMSK_NYET_Pos: u32 = 6;
pub const USB_OTG_HCINTMSK_NYET_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_NYET_Pos;
pub const USB_OTG_HCINTMSK_NYET: u32 = USB_OTG_HCINTMSK_NYET_Msk;
pub const USB_OTG_HCINTMSK_TXERRM_Pos: u32 = 7;
pub const USB_OTG_HCINTMSK_TXERRM_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_TXERRM_Pos;
pub const USB_OTG_HCINTMSK_TXERRM: u32 = USB_OTG_HCINTMSK_TXERRM_Msk;
pub const USB_OTG_HCINTMSK_BBERRM_Pos: u32 = 8;
pub const USB_OTG_HCINTMSK_BBERRM_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_BBERRM_Pos;
pub const USB_OTG_HCINTMSK_BBERRM: u32 = USB_OTG_HCINTMSK_BBERRM_Msk;
pub const USB_OTG_HCINTMSK_FRMORM_Pos: u32 = 9;
pub const USB_OTG_HCINTMSK_FRMORM_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_FRMORM_Pos;
pub const USB_OTG_HCINTMSK_FRMORM: u32 = USB_OTG_HCINTMSK_FRMORM_Msk;
pub const USB_OTG_HCINTMSK_DTERRM_Pos: u32 = 10;
pub const USB_OTG_HCINTMSK_DTERRM_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_DTERRM_Pos;
pub const USB_OTG_HCINTMSK_DTERRM: u32 = USB_OTG_HCINTMSK_DTERRM_Msk;
pub const USB_OTG_DIEPTSIZ_XFRSIZ_Pos: u32 = 0;
pub const USB_OTG_DIEPTSIZ_XFRSIZ_Msk: u32 = 0x7FFFF << USB_OTG_DIEPTSIZ_XFRSIZ_Pos;
pub const USB_OTG_DIEPTSIZ_XFRSIZ: u32 = USB_OTG_DIEPTSIZ_XFRSIZ_Msk;
pub const USB_OTG_DIEPTSIZ_PKTCNT_Pos: u32 = 19;
pub const USB_OTG_DIEPTSIZ_PKTCNT_Msk: u32 = 0x3FF << USB_OTG_DIEPTSIZ_PKTCNT_Pos;
pub const USB_OTG_DIEPTSIZ_PKTCNT: u32 = USB_OTG_DIEPTSIZ_PKTCNT_Msk;
pub const USB_OTG_DIEPTSIZ_MULCNT_Pos: u32 = 29;
pub const USB_OTG_DIEPTSIZ_MULCNT_Msk: u32 = 0x3 << USB_OTG_DIEPTSIZ_MULCNT_Pos;
pub const USB_OTG_DIEPTSIZ_MULCNT: u32 = USB_OTG_DIEPTSIZ_MULCNT_Msk;
pub const USB_OTG_HCTSIZ_XFRSIZ_Pos: u32 = 0;
pub const USB_OTG_HCTSIZ_XFRSIZ_Msk: u32 = 0x7FFFF << USB_OTG_HCTSIZ_XFRSIZ_Pos;
pub const USB_OTG_HCTSIZ_XFRSIZ: u32 = USB_OTG_HCTSIZ_XFRSIZ_Msk;
pub const USB_OTG_HCTSIZ_PKTCNT_Pos: u32 = 19;
pub const USB_OTG_HCTSIZ_PKTCNT_Msk: u32 = 0x3FF << USB_OTG_HCTSIZ_PKTCNT_Pos;
pub const USB_OTG_HCTSIZ_PKTCNT: u32 = USB_OTG_HCTSIZ_PKTCNT_Msk;
pub const USB_OTG_HCTSIZ_DOPING_Pos: u32 = 31;
pub const USB_OTG_HCTSIZ_DOPING_Msk: u32 = 0x1 << USB_OTG_HCTSIZ_DOPING_Pos;
pub const USB_OTG_HCTSIZ_DOPING: u32 = USB_OTG_HCTSIZ_DOPING_Msk;
pub const USB_OTG_HCTSIZ_DPID_Pos: u32 = 29;
pub const USB_OTG_HCTSIZ_DPID_Msk: u32 = 0x3 << USB_OTG_HCTSIZ_DPID_Pos;
pub const USB_OTG_HCTSIZ_DPID: u32 = USB_OTG_HCTSIZ_DPID_Msk;
pub const USB_OTG_HCTSIZ_DPID_0: u32 = 0x1 << USB_OTG_HCTSIZ_DPID_Pos;
pub const USB_OTG_HCTSIZ_DPID_1: u32 = 0x2 << USB_OTG_HCTSIZ_DPID_Pos;
pub const USB_OTG_DIEPDMA_DMAADDR_Pos: u32 = 0;
pub const USB_OTG_DIEPDMA_DMAADDR_Msk: u32 = 0xFFFFFFFF << USB_OTG_DIEPDMA_DMAADDR_Pos;
pub const USB_OTG_DIEPDMA_DMAADDR: u32 = USB_OTG_DIEPDMA_DMAADDR_Msk;
pub const USB_OTG_HCDMA_DMAADDR_Pos: u32 = 0;
pub const USB_OTG_HCDMA_DMAADDR_Msk: u32 = 0xFFFFFFFF << USB_OTG_HCDMA_DMAADDR_Pos;
pub const USB_OTG_HCDMA_DMAADDR: u32 = USB_OTG_HCDMA_DMAADDR_Msk;
pub const USB_OTG_DTXFSTS_INEPTFSAV_Pos: u32 = 0;
pub const USB_OTG_DTXFSTS_INEPTFSAV_Msk: u32 = 0xFFFF << USB_OTG_DTXFSTS_INEPTFSAV_Pos;
pub const USB_OTG_DTXFSTS_INEPTFSAV: u32 = USB_OTG_DTXFSTS_INEPTFSAV_Msk;
pub const USB_OTG_DIEPTXF_INEPTXSA_Pos: u32 = 0;
pub const USB_OTG_DIEPTXF_INEPTXSA_Msk: u32 = 0xFFFF << USB_OTG_DIEPTXF_INEPTXSA_Pos;
pub const USB_OTG_DIEPTXF_INEPTXSA: u32 = USB_OTG_DIEPTXF_INEPTXSA_Msk;
pub const USB_OTG_DIEPTXF_INEPTXFD_Pos: u32 = 16;
pub const USB_OTG_DIEPTXF_INEPTXFD_Msk: u32 = 0xFFFF << USB_OTG_DIEPTXF_INEPTXFD_Pos;
pub const USB_OTG_DIEPTXF_INEPTXFD: u32 = USB_OTG_DIEPTXF_INEPTXFD_Msk;
pub const USB_OTG_DOEPCTL_MPSIZ_Pos: u32 = 0;
pub const USB_OTG_DOEPCTL_MPSIZ_Msk: u32 = 0x7FF << USB_OTG_DOEPCTL_MPSIZ_Pos;
pub const USB_OTG_DOEPCTL_MPSIZ: u32 = USB_OTG_DOEPCTL_MPSIZ_Msk;
pub const USB_OTG_DOEPCTL_USBAEP_Pos: u32 = 15;
pub const USB_OTG_DOEPCTL_USBAEP_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_USBAEP_Pos;
pub const USB_OTG_DOEPCTL_USBAEP: u32 = USB_OTG_DOEPCTL_USBAEP_Msk;
pub const USB_OTG_DOEPCTL_NAKSTS_Pos: u32 = 17;
pub const USB_OTG_DOEPCTL_NAKSTS_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_NAKSTS_Pos;
pub const USB_OTG_DOEPCTL_NAKSTS: u32 = USB_OTG_DOEPCTL_NAKSTS_Msk;
pub const USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos: u32 = 28;
pub const USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos;
pub const USB_OTG_DOEPCTL_SD0PID_SEVNFRM: u32 = USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk;
pub const USB_OTG_DOEPCTL_SODDFRM_Pos: u32 = 29;
pub const USB_OTG_DOEPCTL_SODDFRM_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_SODDFRM_Pos;
pub const USB_OTG_DOEPCTL_SODDFRM: u32 = USB_OTG_DOEPCTL_SODDFRM_Msk;
pub const USB_OTG_DOEPCTL_EPTYP_Pos: u32 = 18;
pub const USB_OTG_DOEPCTL_EPTYP_Msk: u32 = 0x3 << USB_OTG_DOEPCTL_EPTYP_Pos;
pub const USB_OTG_DOEPCTL_EPTYP: u32 = USB_OTG_DOEPCTL_EPTYP_Msk;
pub const USB_OTG_DOEPCTL_EPTYP_0: u32 = 0x1 << USB_OTG_DOEPCTL_EPTYP_Pos;
pub const USB_OTG_DOEPCTL_EPTYP_1: u32 = 0x2 << USB_OTG_DOEPCTL_EPTYP_Pos;
pub const USB_OTG_DOEPCTL_SNPM_Pos: u32 = 20;
pub const USB_OTG_DOEPCTL_SNPM_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_SNPM_Pos;
pub const USB_OTG_DOEPCTL_SNPM: u32 = USB_OTG_DOEPCTL_SNPM_Msk;
pub const USB_OTG_DOEPCTL_STALL_Pos: u32 = 21;
pub const USB_OTG_DOEPCTL_STALL_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_STALL_Pos;
pub const USB_OTG_DOEPCTL_STALL: u32 = USB_OTG_DOEPCTL_STALL_Msk;
pub const USB_OTG_DOEPCTL_CNAK_Pos: u32 = 26;
pub const USB_OTG_DOEPCTL_CNAK_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_CNAK_Pos;
pub const USB_OTG_DOEPCTL_CNAK: u32 = USB_OTG_DOEPCTL_CNAK_Msk;
pub const USB_OTG_DOEPCTL_SNAK_Pos: u32 = 27;
pub const USB_OTG_DOEPCTL_SNAK_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_SNAK_Pos;
pub const USB_OTG_DOEPCTL_SNAK: u32 = USB_OTG_DOEPCTL_SNAK_Msk;
pub const USB_OTG_DOEPCTL_EPDIS_Pos: u32 = 30;
pub const USB_OTG_DOEPCTL_EPDIS_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_EPDIS_Pos;
pub const USB_OTG_DOEPCTL_EPDIS: u32 = USB_OTG_DOEPCTL_EPDIS_Msk;
pub const USB_OTG_DOEPCTL_EPENA_Pos: u32 = 31;
pub const USB_OTG_DOEPCTL_EPENA_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_EPENA_Pos;
pub const USB_OTG_DOEPCTL_EPENA: u32 = USB_OTG_DOEPCTL_EPENA_Msk;
pub const USB_OTG_DOEPINT_XFRC_Pos: u32 = 0;
pub const USB_OTG_DOEPINT_XFRC_Msk: u32 = 0x1 << USB_OTG_DOEPINT_XFRC_Pos;
pub const USB_OTG_DOEPINT_XFRC: u32 = USB_OTG_DOEPINT_XFRC_Msk;
pub const USB_OTG_DOEPINT_EPDISD_Pos: u32 = 1;
pub const USB_OTG_DOEPINT_EPDISD_Msk: u32 = 0x1 << USB_OTG_DOEPINT_EPDISD_Pos;
pub const USB_OTG_DOEPINT_EPDISD: u32 = USB_OTG_DOEPINT_EPDISD_Msk;
pub const USB_OTG_DOEPINT_AHBERR_Pos: u32 = 2;
pub const USB_OTG_DOEPINT_AHBERR_Msk: u32 = 0x1 << USB_OTG_DOEPINT_AHBERR_Pos;
pub const USB_OTG_DOEPINT_AHBERR: u32 = USB_OTG_DOEPINT_AHBERR_Msk;
pub const USB_OTG_DOEPINT_STUP_Pos: u32 = 3;
pub const USB_OTG_DOEPINT_STUP_Msk: u32 = 0x1 << USB_OTG_DOEPINT_STUP_Pos;
pub const USB_OTG_DOEPINT_STUP: u32 = USB_OTG_DOEPINT_STUP_Msk;
pub const USB_OTG_DOEPINT_OTEPDIS_Pos: u32 = 4;
pub const USB_OTG_DOEPINT_OTEPDIS_Msk: u32 = 0x1 << USB_OTG_DOEPINT_OTEPDIS_Pos;
pub const USB_OTG_DOEPINT_OTEPDIS: u32 = USB_OTG_DOEPINT_OTEPDIS_Msk;
pub const USB_OTG_DOEPINT_OTEPSPR_Pos: u32 = 5;
pub const USB_OTG_DOEPINT_OTEPSPR_Msk: u32 = 0x1 << USB_OTG_DOEPINT_OTEPSPR_Pos;
pub const USB_OTG_DOEPINT_OTEPSPR: u32 = USB_OTG_DOEPINT_OTEPSPR_Msk;
pub const USB_OTG_DOEPINT_B2BSTUP_Pos: u32 = 6;
pub const USB_OTG_DOEPINT_B2BSTUP_Msk: u32 = 0x1 << USB_OTG_DOEPINT_B2BSTUP_Pos;
pub const USB_OTG_DOEPINT_B2BSTUP: u32 = USB_OTG_DOEPINT_B2BSTUP_Msk;
pub const USB_OTG_DOEPINT_OUTPKTERR_Pos: u32 = 8;
pub const USB_OTG_DOEPINT_OUTPKTERR_Msk: u32 = 0x1 << USB_OTG_DOEPINT_OUTPKTERR_Pos;
pub const USB_OTG_DOEPINT_OUTPKTERR: u32 = USB_OTG_DOEPINT_OUTPKTERR_Msk;
pub const USB_OTG_DOEPINT_NAK_Pos: u32 = 13;
pub const USB_OTG_DOEPINT_NAK_Msk: u32 = 0x1 << USB_OTG_DOEPINT_NAK_Pos;
pub const USB_OTG_DOEPINT_NAK: u32 = USB_OTG_DOEPINT_NAK_Msk;
pub const USB_OTG_DOEPINT_NYET_Pos: u32 = 14;
pub const USB_OTG_DOEPINT_NYET_Msk: u32 = 0x1 << USB_OTG_DOEPINT_NYET_Pos;
pub const USB_OTG_DOEPINT_NYET: u32 = USB_OTG_DOEPINT_NYET_Msk;
pub const USB_OTG_DOEPINT_STPKTRX_Pos: u32 = 15;
pub const USB_OTG_DOEPINT_STPKTRX_Msk: u32 = 0x1 << USB_OTG_DOEPINT_STPKTRX_Pos;
pub const USB_OTG_DOEPINT_STPKTRX: u32 = USB_OTG_DOEPINT_STPKTRX_Msk;
pub const USB_OTG_DOEPTSIZ_XFRSIZ_Pos: u32 = 0;
pub const USB_OTG_DOEPTSIZ_XFRSIZ_Msk: u32 = 0x7FFFF << USB_OTG_DOEPTSIZ_XFRSIZ_Pos;
pub const USB_OTG_DOEPTSIZ_XFRSIZ: u32 = USB_OTG_DOEPTSIZ_XFRSIZ_Msk;
pub const USB_OTG_DOEPTSIZ_PKTCNT_Pos: u32 = 19;
pub const USB_OTG_DOEPTSIZ_PKTCNT_Msk: u32 = 0x3FF << USB_OTG_DOEPTSIZ_PKTCNT_Pos;
pub const USB_OTG_DOEPTSIZ_PKTCNT: u32 = USB_OTG_DOEPTSIZ_PKTCNT_Msk;
pub const USB_OTG_DOEPTSIZ_STUPCNT_Pos: u32 = 29;
pub const USB_OTG_DOEPTSIZ_STUPCNT_Msk: u32 = 0x3 << USB_OTG_DOEPTSIZ_STUPCNT_Pos;
pub const USB_OTG_DOEPTSIZ_STUPCNT: u32 = USB_OTG_DOEPTSIZ_STUPCNT_Msk;
pub const USB_OTG_DOEPTSIZ_STUPCNT_0: u32 = 0x1 << USB_OTG_DOEPTSIZ_STUPCNT_Pos;
pub const USB_OTG_DOEPTSIZ_STUPCNT_1: u32 = 0x2 << USB_OTG_DOEPTSIZ_STUPCNT_Pos;
pub const USB_OTG_PCGCCTL_STOPCLK_Pos: u32 = 0;
pub const USB_OTG_PCGCCTL_STOPCLK_Msk: u32 = 0x1 << USB_OTG_PCGCCTL_STOPCLK_Pos;
pub const USB_OTG_PCGCCTL_STOPCLK: u32 = USB_OTG_PCGCCTL_STOPCLK_Msk;
pub const USB_OTG_PCGCCTL_GATECLK_Pos: u32 = 1;
pub const USB_OTG_PCGCCTL_GATECLK_Msk: u32 = 0x1 << USB_OTG_PCGCCTL_GATECLK_Pos;
pub const USB_OTG_PCGCCTL_GATECLK: u32 = USB_OTG_PCGCCTL_GATECLK_Msk;
pub const USB_OTG_PCGCCTL_PHYSUSP_Pos: u32 = 4;
pub const USB_OTG_PCGCCTL_PHYSUSP_Msk: u32 = 0x1 << USB_OTG_PCGCCTL_PHYSUSP_Pos;
pub const USB_OTG_PCGCCTL_PHYSUSP: u32 = USB_OTG_PCGCCTL_PHYSUSP_Msk;
pub const USB_OTG_CHNUM_Pos: u32 = 0;
pub const USB_OTG_CHNUM_Msk: u32 = 0xF << USB_OTG_CHNUM_Pos;
pub const USB_OTG_CHNUM: u32 = USB_OTG_CHNUM_Msk;
pub const USB_OTG_CHNUM_0: u32 = 0x1 << USB_OTG_CHNUM_Pos;
pub const USB_OTG_CHNUM_1: u32 = 0x2 << USB_OTG_CHNUM_Pos;
pub const USB_OTG_CHNUM_2: u32 = 0x4 << USB_OTG_CHNUM_Pos;
pub const USB_OTG_CHNUM_3: u32 = 0x8 << USB_OTG_CHNUM_Pos;
pub const USB_OTG_BCNT_Pos: u32 = 4;
pub const USB_OTG_BCNT_Msk: u32 = 0x7FF << USB_OTG_BCNT_Pos;
pub const USB_OTG_BCNT: u32 = USB_OTG_BCNT_Msk;
pub const USB_OTG_DPID_Pos: u32 = 15;
pub const USB_OTG_DPID_Msk: u32 = 0x3 << USB_OTG_DPID_Pos;
pub const USB_OTG_DPID: u32 = USB_OTG_DPID_Msk;
pub const USB_OTG_DPID_0: u32 = 0x1 << USB_OTG_DPID_Pos;
pub const USB_OTG_DPID_1: u32 = 0x2 << USB_OTG_DPID_Pos;
pub const USB_OTG_PKTSTS_Pos: u32 = 17;
pub const USB_OTG_PKTSTS_Msk: u32 = 0xF << USB_OTG_PKTSTS_Pos;
pub const USB_OTG_PKTSTS: u32 = USB_OTG_PKTSTS_Msk;
pub const USB_OTG_PKTSTS_0: u32 = 0x1 << USB_OTG_PKTSTS_Pos;
pub const USB_OTG_PKTSTS_1: u32 = 0x2 << USB_OTG_PKTSTS_Pos;
pub const USB_OTG_PKTSTS_2: u32 = 0x4 << USB_OTG_PKTSTS_Pos;
pub const USB_OTG_PKTSTS_3: u32 = 0x8 << USB_OTG_PKTSTS_Pos;
pub const USB_OTG_EPNUM_Pos: u32 = 0;
pub const USB_OTG_EPNUM_Msk: u32 = 0xF << USB_OTG_EPNUM_Pos;
pub const USB_OTG_EPNUM: u32 = USB_OTG_EPNUM_Msk;
pub const USB_OTG_EPNUM_0: u32 = 0x1 << USB_OTG_EPNUM_Pos;
pub const USB_OTG_EPNUM_1: u32 = 0x2 << USB_OTG_EPNUM_Pos;
pub const USB_OTG_EPNUM_2: u32 = 0x4 << USB_OTG_EPNUM_Pos;
pub const USB_OTG_EPNUM_3: u32 = 0x8 << USB_OTG_EPNUM_Pos;
pub const USB_OTG_FRMNUM_Pos: u32 = 21;
pub const USB_OTG_FRMNUM_Msk: u32 = 0xF << USB_OTG_FRMNUM_Pos;
pub const USB_OTG_FRMNUM: u32 = USB_OTG_FRMNUM_Msk;
pub const USB_OTG_FRMNUM_0: u32 = 0x1 << USB_OTG_FRMNUM_Pos;
pub const USB_OTG_FRMNUM_1: u32 = 0x2 << USB_OTG_FRMNUM_Pos;
pub const USB_OTG_FRMNUM_2: u32 = 0x4 << USB_OTG_FRMNUM_Pos;
pub const USB_OTG_FRMNUM_3: u32 = 0x8 << USB_OTG_FRMNUM_Pos;
