// Seed: 4229290001
module module_0 (
    input supply0 id_0,
    output tri id_1
    , id_3
);
  always @* #1;
  logic id_4;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    input wire id_2,
    input wand id_3,
    input wire id_4,
    input wor id_5,
    output uwire id_6,
    input supply1 id_7,
    input tri id_8,
    output tri id_9,
    input supply1 id_10,
    input tri0 id_11,
    input wor id_12,
    input tri1 id_13,
    output uwire id_14,
    output wand id_15,
    input tri1 id_16,
    output uwire id_17,
    input wire id_18,
    output tri1 id_19,
    output tri1 id_20
);
  assign id_1 = -1;
  wire  id_22;
  logic id_23;
  ;
  initial id_0 = id_2 > id_13;
  module_0 modCall_1 (
      id_18,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
