Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Jan 21 18:50:05 2024
| Host         : YPSILON running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_controller_timing_summary_routed.rpt -pb top_controller_timing_summary_routed.pb -rpx top_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_controller
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (38)
6. checking no_output_delay (24)
7. checking multiple_clock (239)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (38)
-------------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (239)
--------------------------------
 There are 239 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    188.679        0.000                      0                  496        0.039        0.000                      0                  496        3.000        0.000                       0                   243  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_IN                  {0.000 5.000}        10.000          100.000         
  CLK_5M_OUT_clk_wiz    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz      {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  CLK_5M_OUT_clk_wiz_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_1    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_IN                                                                                                                                                                    3.000        0.000                       0                     1  
  CLK_5M_OUT_clk_wiz        188.679        0.000                      0                  496        0.357        0.000                      0                  496       13.360        0.000                       0                   239  
  clkfbout_clk_wiz                                                                                                                                                       47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  CLK_5M_OUT_clk_wiz_1      188.707        0.000                      0                  496        0.357        0.000                      0                  496       13.360        0.000                       0                   239  
  clkfbout_clk_wiz_1                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_5M_OUT_clk_wiz_1  CLK_5M_OUT_clk_wiz        188.679        0.000                      0                  496        0.039        0.000                      0                  496  
CLK_5M_OUT_clk_wiz    CLK_5M_OUT_clk_wiz_1      188.679        0.000                      0                  496        0.039        0.000                      0                  496  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                CLK_5M_OUT_clk_wiz                          
(none)                CLK_5M_OUT_clk_wiz_1                        
(none)                clkfbout_clk_wiz                            
(none)                clkfbout_clk_wiz_1                          
(none)                                      CLK_5M_OUT_clk_wiz    
(none)                                      CLK_5M_OUT_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_IN
  To Clock:  CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_IN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_5M_OUT_clk_wiz
  To Clock:  CLK_5M_OUT_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack      188.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             188.679ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.623ns  (logic 4.344ns (40.893%)  route 6.279ns (59.107%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.096     8.568    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I0_O)        0.328     8.896 r  Inst_controlador_delta/Register_uk1/q[3]_i_1__0/O
                         net (fo=2, routed)           0.899     9.795    Inst_controlador_delta/Register_uk1_n_15
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.318   198.836    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362   198.474    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                188.679    

Slack (MET) :             188.725ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/Register_uk1/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.750ns  (logic 4.344ns (40.409%)  route 6.406ns (59.591%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 198.503 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.110     8.581    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.328     8.909 r  Inst_controlador_delta/Register_uk1/q[4]_i_1__0/O
                         net (fo=2, routed)           1.013     9.922    Inst_controlador_delta/Register_uk1/D[9]
    SLICE_X55Y7          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.454   198.503    Inst_controlador_delta/Register_uk1/CLK_5M_OUT
    SLICE_X55Y7          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[4]/C
                         clock pessimism              0.564   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X55Y7          FDRE (Setup_fdre_C_D)       -0.101   198.648    Inst_controlador_delta/Register_uk1/q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.648    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                188.725    

Slack (MET) :             188.814ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.488ns  (logic 4.344ns (41.418%)  route 6.144ns (58.582%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.246     8.718    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I0_O)        0.328     9.046 r  Inst_controlador_delta/Register_uk1/q[11]_i_1/O
                         net (fo=2, routed)           0.615     9.661    Inst_controlador_delta/Register_uk1_n_7
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.318   198.836    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   198.474    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                188.814    

Slack (MET) :             188.822ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.479ns  (logic 4.344ns (41.452%)  route 6.135ns (58.548%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          0.877     8.349    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.328     8.677 r  Inst_controlador_delta/Register_uk1/q[9]_i_1__0/O
                         net (fo=2, routed)           0.975     9.652    Inst_controlador_delta/Register_uk1_n_9
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.318   198.836    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362   198.474    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                188.822    

Slack (MET) :             188.858ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/Register_uk1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.654ns  (logic 4.344ns (40.773%)  route 6.310ns (59.227%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.037     8.508    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.328     8.836 r  Inst_controlador_delta/Register_uk1/q[8]_i_1__0/O
                         net (fo=2, routed)           0.990     9.826    Inst_controlador_delta/Register_uk1/D[13]
    SLICE_X54Y9          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.453   198.502    Inst_controlador_delta/Register_uk1/CLK_5M_OUT
    SLICE_X54Y9          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[8]/C
                         clock pessimism              0.564   199.065    
                         clock uncertainty           -0.318   198.748    
    SLICE_X54Y9          FDRE (Setup_fdre_C_D)       -0.063   198.685    Inst_controlador_delta/Register_uk1/q_reg[8]
  -------------------------------------------------------------------
                         required time                        198.685    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                188.858    

Slack (MET) :             188.864ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/Register_uk1/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.449ns  (logic 4.170ns (39.908%)  route 6.279ns (60.092%))
  Logic Levels:           18  (CARRY4=13 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.907 f  Inst_controlador_delta/Register_uk1/plusOp_carry__4/CO[2]
                         net (fo=1, routed)           0.711     6.618    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_1
    SLICE_X53Y9          LUT4 (Prop_lut4_I0_O)        0.313     6.931 r  Inst_controlador_delta/Register_uk1/q[17]_i_7/O
                         net (fo=1, routed)           0.645     7.576    Inst_controlador_delta/Register_uk1/q[17]_i_7_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.700 f  Inst_controlador_delta/Register_uk1/q[17]_i_4/O
                         net (fo=1, routed)           0.575     8.275    Inst_controlador_delta/Register_uk1/q[17]_i_4_n_0
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.150     8.425 r  Inst_controlador_delta/Register_uk1/q[17]_i_1/O
                         net (fo=9, routed)           1.196     9.621    Inst_controlador_delta/Register_uk1/D[22]
    SLICE_X54Y12         FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.451   198.500    Inst_controlador_delta/Register_uk1/CLK_5M_OUT
    SLICE_X54Y12         FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[17]/C
                         clock pessimism              0.564   199.063    
                         clock uncertainty           -0.318   198.746    
    SLICE_X54Y12         FDRE (Setup_fdre_C_D)       -0.260   198.486    Inst_controlador_delta/Register_uk1/q_reg[17]
  -------------------------------------------------------------------
                         required time                        198.486    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                188.864    

Slack (MET) :             188.867ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.435ns  (logic 4.344ns (41.629%)  route 6.091ns (58.371%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          0.961     8.432    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.328     8.760 r  Inst_controlador_delta/Register_uk1/q[13]_i_1/O
                         net (fo=2, routed)           0.847     9.608    Inst_controlador_delta/Register_uk1_n_5
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.318   198.836    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362   198.474    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                188.867    

Slack (MET) :             188.876ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.425ns  (logic 4.344ns (41.667%)  route 6.081ns (58.333%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.110     8.581    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.328     8.909 r  Inst_controlador_delta/Register_uk1/q[4]_i_1__0/O
                         net (fo=2, routed)           0.689     9.598    Inst_controlador_delta/Register_uk1_n_14
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.318   198.836    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362   198.474    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                188.876    

Slack (MET) :             188.894ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.407ns  (logic 4.344ns (41.740%)  route 6.063ns (58.260%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.084     8.556    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.328     8.884 r  Inst_controlador_delta/Register_uk1/q[0]_i_1__0/O
                         net (fo=2, routed)           0.696     9.580    Inst_controlador_delta/Register_uk1_n_18
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.318   198.836    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362   198.474    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                188.894    

Slack (MET) :             188.899ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/Register_uk1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.618ns  (logic 4.344ns (40.912%)  route 6.274ns (59.088%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 198.503 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.084     8.556    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.328     8.884 r  Inst_controlador_delta/Register_uk1/q[0]_i_1__0/O
                         net (fo=2, routed)           0.907     9.790    Inst_controlador_delta/Register_uk1/D[5]
    SLICE_X54Y7          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.454   198.503    Inst_controlador_delta/Register_uk1/CLK_5M_OUT
    SLICE_X54Y7          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[0]/C
                         clock pessimism              0.564   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X54Y7          FDRE (Setup_fdre_C_D)       -0.059   198.690    Inst_controlador_delta/Register_uk1/q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.690    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                188.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/sync_reg2_reg_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/sync_reg3_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.596    -0.551    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X60Y6          SRL16E                                       r  Inst_controlador_delta/sync_reg2_reg_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.063 r  Inst_controlador_delta/sync_reg2_reg_srl2/Q
                         net (fo=1, routed)           0.000    -0.063    Inst_controlador_delta/sync_reg2_reg_srl2_n_0
    SLICE_X60Y6          FDRE                                         r  Inst_controlador_delta/sync_reg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.866    -0.789    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X60Y6          FDRE                                         r  Inst_controlador_delta/sync_reg3_reg/C
                         clock pessimism              0.238    -0.551    
    SLICE_X60Y6          FDRE (Hold_fdre_C_D)         0.131    -0.420    Inst_controlador_delta/sync_reg3_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.148ns (30.322%)  route 0.340ns (69.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDRE                                         r  Inst_controlador_delta/au1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.148    -0.432 r  Inst_controlador_delta/au1_reg[13]/Q
                         net (fo=1, routed)           0.340    -0.092    Inst_controlador_delta/au1[13]
    SLICE_X55Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X55Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[13]/C
                         clock pessimism              0.274    -0.544    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.006    -0.538    Inst_controlador_delta/au12_reg[13]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[-1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.490%)  route 0.391ns (73.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.568    -0.579    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDSE (Prop_fdse_C_Q)         0.141    -0.438 r  Inst_controlador_delta/au1_reg[-1]/Q
                         net (fo=1, routed)           0.391    -0.047    Inst_controlador_delta/au1[-1]
    SLICE_X57Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.838    -0.817    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[-1]/C
                         clock pessimism              0.255    -0.562    
    SLICE_X57Y8          FDRE (Hold_fdre_C_D)         0.061    -0.501    Inst_controlador_delta/au12_reg[-1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.148ns (27.010%)  route 0.400ns (72.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDSE (Prop_fdse_C_Q)         0.148    -0.432 r  Inst_controlador_delta/au1_reg[8]/Q
                         net (fo=1, routed)           0.400    -0.032    Inst_controlador_delta/au1[8]
    SLICE_X54Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X54Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[8]/C
                         clock pessimism              0.274    -0.544    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.037    -0.507    Inst_controlador_delta/au12_reg[8]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.128ns (24.325%)  route 0.398ns (75.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDSE (Prop_fdse_C_Q)         0.128    -0.452 r  Inst_controlador_delta/au1_reg[9]/Q
                         net (fo=1, routed)           0.398    -0.054    Inst_controlador_delta/au1[9]
    SLICE_X55Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X55Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[9]/C
                         clock pessimism              0.274    -0.544    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.007    -0.537    Inst_controlador_delta/au12_reg[9]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[-3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[-3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.128ns (24.672%)  route 0.391ns (75.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDSE (Prop_fdse_C_Q)         0.128    -0.452 r  Inst_controlador_delta/au1_reg[-3]/Q
                         net (fo=1, routed)           0.391    -0.061    Inst_controlador_delta/au1[-3]
    SLICE_X57Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.838    -0.817    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[-3]/C
                         clock pessimism              0.255    -0.562    
    SLICE_X57Y8          FDRE (Hold_fdre_C_D)         0.005    -0.557    Inst_controlador_delta/au12_reg[-3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[-4]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[-4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.164ns (28.286%)  route 0.416ns (71.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDSE (Prop_fdse_C_Q)         0.164    -0.416 r  Inst_controlador_delta/au1_reg[-4]/Q
                         net (fo=1, routed)           0.416    -0.000    Inst_controlador_delta/au1[-4]
    SLICE_X56Y10         FDRE                                         r  Inst_controlador_delta/au12_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y10         FDRE                                         r  Inst_controlador_delta/au12_reg[-4]/C
                         clock pessimism              0.255    -0.563    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.059    -0.504    Inst_controlador_delta/au12_reg[-4]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.164ns (25.792%)  route 0.472ns (74.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDSE (Prop_fdse_C_Q)         0.164    -0.416 r  Inst_controlador_delta/au1_reg[7]/Q
                         net (fo=1, routed)           0.472     0.056    Inst_controlador_delta/au1[7]
    SLICE_X54Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X54Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[7]/C
                         clock pessimism              0.274    -0.544    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.089    -0.455    Inst_controlador_delta/au12_reg[7]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.148ns (26.643%)  route 0.407ns (73.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDSE (Prop_fdse_C_Q)         0.148    -0.432 r  Inst_controlador_delta/au1_reg[2]/Q
                         net (fo=1, routed)           0.407    -0.025    Inst_controlador_delta/au1[2]
    SLICE_X55Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.838    -0.817    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X55Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[2]/C
                         clock pessimism              0.274    -0.543    
    SLICE_X55Y8          FDRE (Hold_fdre_C_D)         0.004    -0.539    Inst_controlador_delta/au12_reg[2]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/be0_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/be01_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.417ns (60.623%)  route 0.271ns (39.377%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.570    -0.577    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y3          FDSE                                         r  Inst_controlador_delta/be0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDSE (Prop_fdse_C_Q)         0.141    -0.436 r  Inst_controlador_delta/be0_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.317    Inst_controlador_delta/be0[7]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164    -0.153 r  Inst_controlador_delta/arg_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.152    -0.001    Inst_controlador_delta/arg_inferred__1/i__carry__2_n_5
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.112     0.111 r  Inst_controlador_delta/be01[9]_i_1/O
                         net (fo=1, routed)           0.000     0.111    Inst_controlador_delta/be01[9]_i_1_n_0
    SLICE_X54Y4          FDSE                                         r  Inst_controlador_delta/be01_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.839    -0.816    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X54Y4          FDSE                                         r  Inst_controlador_delta/be01_reg[9]/C
                         clock pessimism              0.274    -0.542    
    SLICE_X54Y4          FDSE (Hold_fdse_C_D)         0.131    -0.411    Inst_controlador_delta/be01_reg[9]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.522    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_5M_OUT_clk_wiz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         200.000     196.116    DSP48_X1Y1       Inst_controlador_delta/arg__0/CLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CLK_5MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X57Y8      Inst_controlador_delta/au12_reg[-1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X57Y8      Inst_controlador_delta/au12_reg[-2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X57Y8      Inst_controlador_delta/au12_reg[-3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X56Y10     Inst_controlador_delta/au12_reg[-4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X55Y8      Inst_controlador_delta/au12_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X57Y10     Inst_controlador_delta/au12_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X57Y10     Inst_controlador_delta/au12_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X60Y6      Inst_controlador_delta/sync_reg2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X60Y6      Inst_controlador_delta/sync_reg2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X56Y10     Inst_controlador_delta/au12_reg[-4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X56Y10     Inst_controlador_delta/au12_reg[-4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X60Y6      Inst_controlador_delta/sync_reg2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X60Y6      Inst_controlador_delta/sync_reg2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X56Y10     Inst_controlador_delta/au12_reg[-4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X56Y10     Inst_controlador_delta/au12_reg[-4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK_5MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_5M_OUT_clk_wiz_1
  To Clock:  CLK_5M_OUT_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack      188.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             188.707ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.623ns  (logic 4.344ns (40.893%)  route 6.279ns (59.107%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.096     8.568    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I0_O)        0.328     8.896 r  Inst_controlador_delta/Register_uk1/q[3]_i_1__0/O
                         net (fo=2, routed)           0.899     9.795    Inst_controlador_delta/Register_uk1_n_15
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.289   198.865    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362   198.503    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.503    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                188.707    

Slack (MET) :             188.754ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/Register_uk1/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.750ns  (logic 4.344ns (40.409%)  route 6.406ns (59.591%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 198.503 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.110     8.581    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.328     8.909 r  Inst_controlador_delta/Register_uk1/q[4]_i_1__0/O
                         net (fo=2, routed)           1.013     9.922    Inst_controlador_delta/Register_uk1/D[9]
    SLICE_X55Y7          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.454   198.503    Inst_controlador_delta/Register_uk1/CLK_5M_OUT
    SLICE_X55Y7          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[4]/C
                         clock pessimism              0.564   199.066    
                         clock uncertainty           -0.289   198.777    
    SLICE_X55Y7          FDRE (Setup_fdre_C_D)       -0.101   198.676    Inst_controlador_delta/Register_uk1/q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.676    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                188.754    

Slack (MET) :             188.842ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.488ns  (logic 4.344ns (41.418%)  route 6.144ns (58.582%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.246     8.718    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I0_O)        0.328     9.046 r  Inst_controlador_delta/Register_uk1/q[11]_i_1/O
                         net (fo=2, routed)           0.615     9.661    Inst_controlador_delta/Register_uk1_n_7
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.289   198.865    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   198.503    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.503    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                188.842    

Slack (MET) :             188.851ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.479ns  (logic 4.344ns (41.452%)  route 6.135ns (58.548%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          0.877     8.349    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.328     8.677 r  Inst_controlador_delta/Register_uk1/q[9]_i_1__0/O
                         net (fo=2, routed)           0.975     9.652    Inst_controlador_delta/Register_uk1_n_9
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.289   198.865    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362   198.503    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.503    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                188.851    

Slack (MET) :             188.887ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/Register_uk1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.654ns  (logic 4.344ns (40.773%)  route 6.310ns (59.227%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.037     8.508    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.328     8.836 r  Inst_controlador_delta/Register_uk1/q[8]_i_1__0/O
                         net (fo=2, routed)           0.990     9.826    Inst_controlador_delta/Register_uk1/D[13]
    SLICE_X54Y9          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.453   198.502    Inst_controlador_delta/Register_uk1/CLK_5M_OUT
    SLICE_X54Y9          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[8]/C
                         clock pessimism              0.564   199.065    
                         clock uncertainty           -0.289   198.776    
    SLICE_X54Y9          FDRE (Setup_fdre_C_D)       -0.063   198.713    Inst_controlador_delta/Register_uk1/q_reg[8]
  -------------------------------------------------------------------
                         required time                        198.713    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                188.887    

Slack (MET) :             188.893ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/Register_uk1/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.449ns  (logic 4.170ns (39.908%)  route 6.279ns (60.092%))
  Logic Levels:           18  (CARRY4=13 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.907 f  Inst_controlador_delta/Register_uk1/plusOp_carry__4/CO[2]
                         net (fo=1, routed)           0.711     6.618    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_1
    SLICE_X53Y9          LUT4 (Prop_lut4_I0_O)        0.313     6.931 r  Inst_controlador_delta/Register_uk1/q[17]_i_7/O
                         net (fo=1, routed)           0.645     7.576    Inst_controlador_delta/Register_uk1/q[17]_i_7_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.700 f  Inst_controlador_delta/Register_uk1/q[17]_i_4/O
                         net (fo=1, routed)           0.575     8.275    Inst_controlador_delta/Register_uk1/q[17]_i_4_n_0
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.150     8.425 r  Inst_controlador_delta/Register_uk1/q[17]_i_1/O
                         net (fo=9, routed)           1.196     9.621    Inst_controlador_delta/Register_uk1/D[22]
    SLICE_X54Y12         FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.451   198.500    Inst_controlador_delta/Register_uk1/CLK_5M_OUT
    SLICE_X54Y12         FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[17]/C
                         clock pessimism              0.564   199.063    
                         clock uncertainty           -0.289   198.774    
    SLICE_X54Y12         FDRE (Setup_fdre_C_D)       -0.260   198.514    Inst_controlador_delta/Register_uk1/q_reg[17]
  -------------------------------------------------------------------
                         required time                        198.514    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                188.893    

Slack (MET) :             188.895ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.435ns  (logic 4.344ns (41.629%)  route 6.091ns (58.371%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          0.961     8.432    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.328     8.760 r  Inst_controlador_delta/Register_uk1/q[13]_i_1/O
                         net (fo=2, routed)           0.847     9.608    Inst_controlador_delta/Register_uk1_n_5
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.289   198.865    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362   198.503    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.503    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                188.895    

Slack (MET) :             188.905ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.425ns  (logic 4.344ns (41.667%)  route 6.081ns (58.333%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.110     8.581    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.328     8.909 r  Inst_controlador_delta/Register_uk1/q[4]_i_1__0/O
                         net (fo=2, routed)           0.689     9.598    Inst_controlador_delta/Register_uk1_n_14
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.289   198.865    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362   198.503    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.503    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                188.905    

Slack (MET) :             188.923ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.407ns  (logic 4.344ns (41.740%)  route 6.063ns (58.260%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.084     8.556    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.328     8.884 r  Inst_controlador_delta/Register_uk1/q[0]_i_1__0/O
                         net (fo=2, routed)           0.696     9.580    Inst_controlador_delta/Register_uk1_n_18
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.289   198.865    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362   198.503    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.503    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                188.923    

Slack (MET) :             188.928ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/Register_uk1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.618ns  (logic 4.344ns (40.912%)  route 6.274ns (59.088%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 198.503 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.084     8.556    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.328     8.884 r  Inst_controlador_delta/Register_uk1/q[0]_i_1__0/O
                         net (fo=2, routed)           0.907     9.790    Inst_controlador_delta/Register_uk1/D[5]
    SLICE_X54Y7          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.454   198.503    Inst_controlador_delta/Register_uk1/CLK_5M_OUT
    SLICE_X54Y7          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[0]/C
                         clock pessimism              0.564   199.066    
                         clock uncertainty           -0.289   198.777    
    SLICE_X54Y7          FDRE (Setup_fdre_C_D)       -0.059   198.718    Inst_controlador_delta/Register_uk1/q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.718    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                188.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/sync_reg2_reg_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/sync_reg3_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.596    -0.551    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X60Y6          SRL16E                                       r  Inst_controlador_delta/sync_reg2_reg_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.063 r  Inst_controlador_delta/sync_reg2_reg_srl2/Q
                         net (fo=1, routed)           0.000    -0.063    Inst_controlador_delta/sync_reg2_reg_srl2_n_0
    SLICE_X60Y6          FDRE                                         r  Inst_controlador_delta/sync_reg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.866    -0.789    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X60Y6          FDRE                                         r  Inst_controlador_delta/sync_reg3_reg/C
                         clock pessimism              0.238    -0.551    
    SLICE_X60Y6          FDRE (Hold_fdre_C_D)         0.131    -0.420    Inst_controlador_delta/sync_reg3_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.148ns (30.322%)  route 0.340ns (69.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDRE                                         r  Inst_controlador_delta/au1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.148    -0.432 r  Inst_controlador_delta/au1_reg[13]/Q
                         net (fo=1, routed)           0.340    -0.092    Inst_controlador_delta/au1[13]
    SLICE_X55Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X55Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[13]/C
                         clock pessimism              0.274    -0.544    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.006    -0.538    Inst_controlador_delta/au12_reg[13]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[-1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.490%)  route 0.391ns (73.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.568    -0.579    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDSE (Prop_fdse_C_Q)         0.141    -0.438 r  Inst_controlador_delta/au1_reg[-1]/Q
                         net (fo=1, routed)           0.391    -0.047    Inst_controlador_delta/au1[-1]
    SLICE_X57Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.838    -0.817    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[-1]/C
                         clock pessimism              0.255    -0.562    
    SLICE_X57Y8          FDRE (Hold_fdre_C_D)         0.061    -0.501    Inst_controlador_delta/au12_reg[-1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.148ns (27.010%)  route 0.400ns (72.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDSE (Prop_fdse_C_Q)         0.148    -0.432 r  Inst_controlador_delta/au1_reg[8]/Q
                         net (fo=1, routed)           0.400    -0.032    Inst_controlador_delta/au1[8]
    SLICE_X54Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X54Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[8]/C
                         clock pessimism              0.274    -0.544    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.037    -0.507    Inst_controlador_delta/au12_reg[8]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.128ns (24.325%)  route 0.398ns (75.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDSE (Prop_fdse_C_Q)         0.128    -0.452 r  Inst_controlador_delta/au1_reg[9]/Q
                         net (fo=1, routed)           0.398    -0.054    Inst_controlador_delta/au1[9]
    SLICE_X55Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X55Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[9]/C
                         clock pessimism              0.274    -0.544    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.007    -0.537    Inst_controlador_delta/au12_reg[9]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[-3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[-3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.128ns (24.672%)  route 0.391ns (75.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDSE (Prop_fdse_C_Q)         0.128    -0.452 r  Inst_controlador_delta/au1_reg[-3]/Q
                         net (fo=1, routed)           0.391    -0.061    Inst_controlador_delta/au1[-3]
    SLICE_X57Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.838    -0.817    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[-3]/C
                         clock pessimism              0.255    -0.562    
    SLICE_X57Y8          FDRE (Hold_fdre_C_D)         0.005    -0.557    Inst_controlador_delta/au12_reg[-3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[-4]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[-4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.164ns (28.286%)  route 0.416ns (71.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDSE (Prop_fdse_C_Q)         0.164    -0.416 r  Inst_controlador_delta/au1_reg[-4]/Q
                         net (fo=1, routed)           0.416    -0.000    Inst_controlador_delta/au1[-4]
    SLICE_X56Y10         FDRE                                         r  Inst_controlador_delta/au12_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y10         FDRE                                         r  Inst_controlador_delta/au12_reg[-4]/C
                         clock pessimism              0.255    -0.563    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.059    -0.504    Inst_controlador_delta/au12_reg[-4]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.164ns (25.792%)  route 0.472ns (74.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDSE (Prop_fdse_C_Q)         0.164    -0.416 r  Inst_controlador_delta/au1_reg[7]/Q
                         net (fo=1, routed)           0.472     0.056    Inst_controlador_delta/au1[7]
    SLICE_X54Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X54Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[7]/C
                         clock pessimism              0.274    -0.544    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.089    -0.455    Inst_controlador_delta/au12_reg[7]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.148ns (26.643%)  route 0.407ns (73.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDSE (Prop_fdse_C_Q)         0.148    -0.432 r  Inst_controlador_delta/au1_reg[2]/Q
                         net (fo=1, routed)           0.407    -0.025    Inst_controlador_delta/au1[2]
    SLICE_X55Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.838    -0.817    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X55Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[2]/C
                         clock pessimism              0.274    -0.543    
    SLICE_X55Y8          FDRE (Hold_fdre_C_D)         0.004    -0.539    Inst_controlador_delta/au12_reg[2]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/be0_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/be01_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.417ns (60.623%)  route 0.271ns (39.377%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.570    -0.577    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y3          FDSE                                         r  Inst_controlador_delta/be0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDSE (Prop_fdse_C_Q)         0.141    -0.436 r  Inst_controlador_delta/be0_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.317    Inst_controlador_delta/be0[7]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164    -0.153 r  Inst_controlador_delta/arg_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.152    -0.001    Inst_controlador_delta/arg_inferred__1/i__carry__2_n_5
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.112     0.111 r  Inst_controlador_delta/be01[9]_i_1/O
                         net (fo=1, routed)           0.000     0.111    Inst_controlador_delta/be01[9]_i_1_n_0
    SLICE_X54Y4          FDSE                                         r  Inst_controlador_delta/be01_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.839    -0.816    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X54Y4          FDSE                                         r  Inst_controlador_delta/be01_reg[9]/C
                         clock pessimism              0.274    -0.542    
    SLICE_X54Y4          FDSE (Hold_fdse_C_D)         0.131    -0.411    Inst_controlador_delta/be01_reg[9]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.522    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_5M_OUT_clk_wiz_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         200.000     196.116    DSP48_X1Y1       Inst_controlador_delta/arg__0/CLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CLK_5MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X57Y8      Inst_controlador_delta/au12_reg[-1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X57Y8      Inst_controlador_delta/au12_reg[-2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X57Y8      Inst_controlador_delta/au12_reg[-3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X56Y10     Inst_controlador_delta/au12_reg[-4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X55Y8      Inst_controlador_delta/au12_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X57Y10     Inst_controlador_delta/au12_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X57Y10     Inst_controlador_delta/au12_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X60Y6      Inst_controlador_delta/sync_reg2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X60Y6      Inst_controlador_delta/sync_reg2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X56Y10     Inst_controlador_delta/au12_reg[-4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X56Y10     Inst_controlador_delta/au12_reg[-4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X60Y6      Inst_controlador_delta/sync_reg2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X60Y6      Inst_controlador_delta/sync_reg2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y8      Inst_controlador_delta/au12_reg[-3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X56Y10     Inst_controlador_delta/au12_reg[-4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X56Y10     Inst_controlador_delta/au12_reg[-4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK_5MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_5M_OUT_clk_wiz_1
  To Clock:  CLK_5M_OUT_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack      188.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             188.679ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.623ns  (logic 4.344ns (40.893%)  route 6.279ns (59.107%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.096     8.568    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I0_O)        0.328     8.896 r  Inst_controlador_delta/Register_uk1/q[3]_i_1__0/O
                         net (fo=2, routed)           0.899     9.795    Inst_controlador_delta/Register_uk1_n_15
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.318   198.836    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362   198.474    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                188.679    

Slack (MET) :             188.725ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/Register_uk1/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.750ns  (logic 4.344ns (40.409%)  route 6.406ns (59.591%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 198.503 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.110     8.581    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.328     8.909 r  Inst_controlador_delta/Register_uk1/q[4]_i_1__0/O
                         net (fo=2, routed)           1.013     9.922    Inst_controlador_delta/Register_uk1/D[9]
    SLICE_X55Y7          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.454   198.503    Inst_controlador_delta/Register_uk1/CLK_5M_OUT
    SLICE_X55Y7          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[4]/C
                         clock pessimism              0.564   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X55Y7          FDRE (Setup_fdre_C_D)       -0.101   198.648    Inst_controlador_delta/Register_uk1/q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.648    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                188.725    

Slack (MET) :             188.814ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.488ns  (logic 4.344ns (41.418%)  route 6.144ns (58.582%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.246     8.718    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I0_O)        0.328     9.046 r  Inst_controlador_delta/Register_uk1/q[11]_i_1/O
                         net (fo=2, routed)           0.615     9.661    Inst_controlador_delta/Register_uk1_n_7
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.318   198.836    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   198.474    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                188.814    

Slack (MET) :             188.822ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.479ns  (logic 4.344ns (41.452%)  route 6.135ns (58.548%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          0.877     8.349    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.328     8.677 r  Inst_controlador_delta/Register_uk1/q[9]_i_1__0/O
                         net (fo=2, routed)           0.975     9.652    Inst_controlador_delta/Register_uk1_n_9
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.318   198.836    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362   198.474    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                188.822    

Slack (MET) :             188.858ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/Register_uk1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.654ns  (logic 4.344ns (40.773%)  route 6.310ns (59.227%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.037     8.508    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.328     8.836 r  Inst_controlador_delta/Register_uk1/q[8]_i_1__0/O
                         net (fo=2, routed)           0.990     9.826    Inst_controlador_delta/Register_uk1/D[13]
    SLICE_X54Y9          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.453   198.502    Inst_controlador_delta/Register_uk1/CLK_5M_OUT
    SLICE_X54Y9          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[8]/C
                         clock pessimism              0.564   199.065    
                         clock uncertainty           -0.318   198.748    
    SLICE_X54Y9          FDRE (Setup_fdre_C_D)       -0.063   198.685    Inst_controlador_delta/Register_uk1/q_reg[8]
  -------------------------------------------------------------------
                         required time                        198.685    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                188.858    

Slack (MET) :             188.864ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/Register_uk1/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.449ns  (logic 4.170ns (39.908%)  route 6.279ns (60.092%))
  Logic Levels:           18  (CARRY4=13 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.907 f  Inst_controlador_delta/Register_uk1/plusOp_carry__4/CO[2]
                         net (fo=1, routed)           0.711     6.618    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_1
    SLICE_X53Y9          LUT4 (Prop_lut4_I0_O)        0.313     6.931 r  Inst_controlador_delta/Register_uk1/q[17]_i_7/O
                         net (fo=1, routed)           0.645     7.576    Inst_controlador_delta/Register_uk1/q[17]_i_7_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.700 f  Inst_controlador_delta/Register_uk1/q[17]_i_4/O
                         net (fo=1, routed)           0.575     8.275    Inst_controlador_delta/Register_uk1/q[17]_i_4_n_0
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.150     8.425 r  Inst_controlador_delta/Register_uk1/q[17]_i_1/O
                         net (fo=9, routed)           1.196     9.621    Inst_controlador_delta/Register_uk1/D[22]
    SLICE_X54Y12         FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.451   198.500    Inst_controlador_delta/Register_uk1/CLK_5M_OUT
    SLICE_X54Y12         FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[17]/C
                         clock pessimism              0.564   199.063    
                         clock uncertainty           -0.318   198.746    
    SLICE_X54Y12         FDRE (Setup_fdre_C_D)       -0.260   198.486    Inst_controlador_delta/Register_uk1/q_reg[17]
  -------------------------------------------------------------------
                         required time                        198.486    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                188.864    

Slack (MET) :             188.867ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.435ns  (logic 4.344ns (41.629%)  route 6.091ns (58.371%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          0.961     8.432    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.328     8.760 r  Inst_controlador_delta/Register_uk1/q[13]_i_1/O
                         net (fo=2, routed)           0.847     9.608    Inst_controlador_delta/Register_uk1_n_5
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.318   198.836    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362   198.474    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                188.867    

Slack (MET) :             188.876ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.425ns  (logic 4.344ns (41.667%)  route 6.081ns (58.333%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.110     8.581    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.328     8.909 r  Inst_controlador_delta/Register_uk1/q[4]_i_1__0/O
                         net (fo=2, routed)           0.689     9.598    Inst_controlador_delta/Register_uk1_n_14
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.318   198.836    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362   198.474    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                188.876    

Slack (MET) :             188.894ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.407ns  (logic 4.344ns (41.740%)  route 6.063ns (58.260%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.084     8.556    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.328     8.884 r  Inst_controlador_delta/Register_uk1/q[0]_i_1__0/O
                         net (fo=2, routed)           0.696     9.580    Inst_controlador_delta/Register_uk1_n_18
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.318   198.836    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362   198.474    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                188.894    

Slack (MET) :             188.899ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/Register_uk1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz rise@200.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.618ns  (logic 4.344ns (40.912%)  route 6.274ns (59.088%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 198.503 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.084     8.556    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.328     8.884 r  Inst_controlador_delta/Register_uk1/q[0]_i_1__0/O
                         net (fo=2, routed)           0.907     9.790    Inst_controlador_delta/Register_uk1/D[5]
    SLICE_X54Y7          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.454   198.503    Inst_controlador_delta/Register_uk1/CLK_5M_OUT
    SLICE_X54Y7          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[0]/C
                         clock pessimism              0.564   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X54Y7          FDRE (Setup_fdre_C_D)       -0.059   198.690    Inst_controlador_delta/Register_uk1/q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.690    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                188.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/sync_reg2_reg_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/sync_reg3_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.596    -0.551    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X60Y6          SRL16E                                       r  Inst_controlador_delta/sync_reg2_reg_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.063 r  Inst_controlador_delta/sync_reg2_reg_srl2/Q
                         net (fo=1, routed)           0.000    -0.063    Inst_controlador_delta/sync_reg2_reg_srl2_n_0
    SLICE_X60Y6          FDRE                                         r  Inst_controlador_delta/sync_reg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.866    -0.789    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X60Y6          FDRE                                         r  Inst_controlador_delta/sync_reg3_reg/C
                         clock pessimism              0.238    -0.551    
                         clock uncertainty            0.318    -0.234    
    SLICE_X60Y6          FDRE (Hold_fdre_C_D)         0.131    -0.103    Inst_controlador_delta/sync_reg3_reg
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.148ns (30.322%)  route 0.340ns (69.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDRE                                         r  Inst_controlador_delta/au1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.148    -0.432 r  Inst_controlador_delta/au1_reg[13]/Q
                         net (fo=1, routed)           0.340    -0.092    Inst_controlador_delta/au1[13]
    SLICE_X55Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X55Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[13]/C
                         clock pessimism              0.274    -0.544    
                         clock uncertainty            0.318    -0.227    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.006    -0.221    Inst_controlador_delta/au12_reg[13]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[-1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.490%)  route 0.391ns (73.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.568    -0.579    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDSE (Prop_fdse_C_Q)         0.141    -0.438 r  Inst_controlador_delta/au1_reg[-1]/Q
                         net (fo=1, routed)           0.391    -0.047    Inst_controlador_delta/au1[-1]
    SLICE_X57Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.838    -0.817    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[-1]/C
                         clock pessimism              0.255    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X57Y8          FDRE (Hold_fdre_C_D)         0.061    -0.184    Inst_controlador_delta/au12_reg[-1]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.148ns (27.010%)  route 0.400ns (72.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDSE (Prop_fdse_C_Q)         0.148    -0.432 r  Inst_controlador_delta/au1_reg[8]/Q
                         net (fo=1, routed)           0.400    -0.032    Inst_controlador_delta/au1[8]
    SLICE_X54Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X54Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[8]/C
                         clock pessimism              0.274    -0.544    
                         clock uncertainty            0.318    -0.227    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.037    -0.190    Inst_controlador_delta/au12_reg[8]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.128ns (24.325%)  route 0.398ns (75.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDSE (Prop_fdse_C_Q)         0.128    -0.452 r  Inst_controlador_delta/au1_reg[9]/Q
                         net (fo=1, routed)           0.398    -0.054    Inst_controlador_delta/au1[9]
    SLICE_X55Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X55Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[9]/C
                         clock pessimism              0.274    -0.544    
                         clock uncertainty            0.318    -0.227    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.007    -0.220    Inst_controlador_delta/au12_reg[9]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[-3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[-3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.128ns (24.672%)  route 0.391ns (75.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDSE (Prop_fdse_C_Q)         0.128    -0.452 r  Inst_controlador_delta/au1_reg[-3]/Q
                         net (fo=1, routed)           0.391    -0.061    Inst_controlador_delta/au1[-3]
    SLICE_X57Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.838    -0.817    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[-3]/C
                         clock pessimism              0.255    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X57Y8          FDRE (Hold_fdre_C_D)         0.005    -0.240    Inst_controlador_delta/au12_reg[-3]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[-4]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[-4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.164ns (28.286%)  route 0.416ns (71.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDSE (Prop_fdse_C_Q)         0.164    -0.416 r  Inst_controlador_delta/au1_reg[-4]/Q
                         net (fo=1, routed)           0.416    -0.000    Inst_controlador_delta/au1[-4]
    SLICE_X56Y10         FDRE                                         r  Inst_controlador_delta/au12_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y10         FDRE                                         r  Inst_controlador_delta/au12_reg[-4]/C
                         clock pessimism              0.255    -0.563    
                         clock uncertainty            0.318    -0.246    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.059    -0.187    Inst_controlador_delta/au12_reg[-4]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.164ns (25.792%)  route 0.472ns (74.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDSE (Prop_fdse_C_Q)         0.164    -0.416 r  Inst_controlador_delta/au1_reg[7]/Q
                         net (fo=1, routed)           0.472     0.056    Inst_controlador_delta/au1[7]
    SLICE_X54Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X54Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[7]/C
                         clock pessimism              0.274    -0.544    
                         clock uncertainty            0.318    -0.227    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.089    -0.138    Inst_controlador_delta/au12_reg[7]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.148ns (26.643%)  route 0.407ns (73.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDSE (Prop_fdse_C_Q)         0.148    -0.432 r  Inst_controlador_delta/au1_reg[2]/Q
                         net (fo=1, routed)           0.407    -0.025    Inst_controlador_delta/au1[2]
    SLICE_X55Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.838    -0.817    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X55Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[2]/C
                         clock pessimism              0.274    -0.543    
                         clock uncertainty            0.318    -0.226    
    SLICE_X55Y8          FDRE (Hold_fdre_C_D)         0.004    -0.222    Inst_controlador_delta/au12_reg[2]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/be0_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/be01_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz rise@0.000ns - CLK_5M_OUT_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.417ns (60.623%)  route 0.271ns (39.377%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.570    -0.577    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y3          FDSE                                         r  Inst_controlador_delta/be0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDSE (Prop_fdse_C_Q)         0.141    -0.436 r  Inst_controlador_delta/be0_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.317    Inst_controlador_delta/be0[7]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164    -0.153 r  Inst_controlador_delta/arg_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.152    -0.001    Inst_controlador_delta/arg_inferred__1/i__carry__2_n_5
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.112     0.111 r  Inst_controlador_delta/be01[9]_i_1/O
                         net (fo=1, routed)           0.000     0.111    Inst_controlador_delta/be01[9]_i_1_n_0
    SLICE_X54Y4          FDSE                                         r  Inst_controlador_delta/be01_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.839    -0.816    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X54Y4          FDSE                                         r  Inst_controlador_delta/be01_reg[9]/C
                         clock pessimism              0.274    -0.542    
                         clock uncertainty            0.318    -0.225    
    SLICE_X54Y4          FDSE (Hold_fdse_C_D)         0.131    -0.094    Inst_controlador_delta/be01_reg[9]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_5M_OUT_clk_wiz
  To Clock:  CLK_5M_OUT_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack      188.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             188.679ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.623ns  (logic 4.344ns (40.893%)  route 6.279ns (59.107%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.096     8.568    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I0_O)        0.328     8.896 r  Inst_controlador_delta/Register_uk1/q[3]_i_1__0/O
                         net (fo=2, routed)           0.899     9.795    Inst_controlador_delta/Register_uk1_n_15
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.318   198.836    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362   198.474    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                188.679    

Slack (MET) :             188.725ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/Register_uk1/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.750ns  (logic 4.344ns (40.409%)  route 6.406ns (59.591%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 198.503 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.110     8.581    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.328     8.909 r  Inst_controlador_delta/Register_uk1/q[4]_i_1__0/O
                         net (fo=2, routed)           1.013     9.922    Inst_controlador_delta/Register_uk1/D[9]
    SLICE_X55Y7          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.454   198.503    Inst_controlador_delta/Register_uk1/CLK_5M_OUT
    SLICE_X55Y7          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[4]/C
                         clock pessimism              0.564   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X55Y7          FDRE (Setup_fdre_C_D)       -0.101   198.648    Inst_controlador_delta/Register_uk1/q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.648    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                188.725    

Slack (MET) :             188.814ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.488ns  (logic 4.344ns (41.418%)  route 6.144ns (58.582%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.246     8.718    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I0_O)        0.328     9.046 r  Inst_controlador_delta/Register_uk1/q[11]_i_1/O
                         net (fo=2, routed)           0.615     9.661    Inst_controlador_delta/Register_uk1_n_7
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.318   198.836    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   198.474    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                188.814    

Slack (MET) :             188.822ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.479ns  (logic 4.344ns (41.452%)  route 6.135ns (58.548%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          0.877     8.349    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.328     8.677 r  Inst_controlador_delta/Register_uk1/q[9]_i_1__0/O
                         net (fo=2, routed)           0.975     9.652    Inst_controlador_delta/Register_uk1_n_9
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.318   198.836    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362   198.474    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                188.822    

Slack (MET) :             188.858ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/Register_uk1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.654ns  (logic 4.344ns (40.773%)  route 6.310ns (59.227%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.037     8.508    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.328     8.836 r  Inst_controlador_delta/Register_uk1/q[8]_i_1__0/O
                         net (fo=2, routed)           0.990     9.826    Inst_controlador_delta/Register_uk1/D[13]
    SLICE_X54Y9          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.453   198.502    Inst_controlador_delta/Register_uk1/CLK_5M_OUT
    SLICE_X54Y9          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[8]/C
                         clock pessimism              0.564   199.065    
                         clock uncertainty           -0.318   198.748    
    SLICE_X54Y9          FDRE (Setup_fdre_C_D)       -0.063   198.685    Inst_controlador_delta/Register_uk1/q_reg[8]
  -------------------------------------------------------------------
                         required time                        198.685    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                188.858    

Slack (MET) :             188.864ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/Register_uk1/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.449ns  (logic 4.170ns (39.908%)  route 6.279ns (60.092%))
  Logic Levels:           18  (CARRY4=13 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.907 f  Inst_controlador_delta/Register_uk1/plusOp_carry__4/CO[2]
                         net (fo=1, routed)           0.711     6.618    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_1
    SLICE_X53Y9          LUT4 (Prop_lut4_I0_O)        0.313     6.931 r  Inst_controlador_delta/Register_uk1/q[17]_i_7/O
                         net (fo=1, routed)           0.645     7.576    Inst_controlador_delta/Register_uk1/q[17]_i_7_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.700 f  Inst_controlador_delta/Register_uk1/q[17]_i_4/O
                         net (fo=1, routed)           0.575     8.275    Inst_controlador_delta/Register_uk1/q[17]_i_4_n_0
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.150     8.425 r  Inst_controlador_delta/Register_uk1/q[17]_i_1/O
                         net (fo=9, routed)           1.196     9.621    Inst_controlador_delta/Register_uk1/D[22]
    SLICE_X54Y12         FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.451   198.500    Inst_controlador_delta/Register_uk1/CLK_5M_OUT
    SLICE_X54Y12         FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[17]/C
                         clock pessimism              0.564   199.063    
                         clock uncertainty           -0.318   198.746    
    SLICE_X54Y12         FDRE (Setup_fdre_C_D)       -0.260   198.486    Inst_controlador_delta/Register_uk1/q_reg[17]
  -------------------------------------------------------------------
                         required time                        198.486    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                188.864    

Slack (MET) :             188.867ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.435ns  (logic 4.344ns (41.629%)  route 6.091ns (58.371%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          0.961     8.432    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.328     8.760 r  Inst_controlador_delta/Register_uk1/q[13]_i_1/O
                         net (fo=2, routed)           0.847     9.608    Inst_controlador_delta/Register_uk1_n_5
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.318   198.836    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362   198.474    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                188.867    

Slack (MET) :             188.876ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.425ns  (logic 4.344ns (41.667%)  route 6.081ns (58.333%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.110     8.581    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.328     8.909 r  Inst_controlador_delta/Register_uk1/q[4]_i_1__0/O
                         net (fo=2, routed)           0.689     9.598    Inst_controlador_delta/Register_uk1_n_14
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.318   198.836    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362   198.474    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                188.876    

Slack (MET) :             188.894ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/arg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.407ns  (logic 4.344ns (41.740%)  route 6.063ns (58.260%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 198.590 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.084     8.556    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.328     8.884 r  Inst_controlador_delta/Register_uk1/q[0]_i_1__0/O
                         net (fo=2, routed)           0.696     9.580    Inst_controlador_delta/Register_uk1_n_18
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.542   198.590    Inst_controlador_delta/CLK_5M_OUT
    DSP48_X1Y4           DSP48E1                                      r  Inst_controlador_delta/arg/CLK
                         clock pessimism              0.564   199.154    
                         clock uncertainty           -0.318   198.836    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362   198.474    Inst_controlador_delta/arg
  -------------------------------------------------------------------
                         required time                        198.474    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                188.894    

Slack (MET) :             188.899ns  (required time - arrival time)
  Source:                 Inst_controlador_delta/uk_pre_sat_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/Register_uk1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (CLK_5M_OUT_clk_wiz_1 rise@200.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        10.618ns  (logic 4.344ns (40.912%)  route 6.274ns (59.088%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 198.503 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y6          FDRE                                         r  Inst_controlador_delta/uk_pre_sat_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_pre_sat_reg[-5]/Q
                         net (fo=13, routed)          1.335     0.964    Inst_controlador_delta/Register_uk1/q_reg[-3]_0
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     1.088 r  Inst_controlador_delta/Register_uk1/arg_carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.088    Inst_controlador_delta/Register_uk1/arg_carry_i_3__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.621 r  Inst_controlador_delta/Register_uk1/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    Inst_controlador_delta/Register_uk1/arg_carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.738 r  Inst_controlador_delta/Register_uk1/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.738    Inst_controlador_delta/Register_uk1/arg_carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.855 r  Inst_controlador_delta/Register_uk1/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.855    Inst_controlador_delta/Register_uk1/arg_carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  Inst_controlador_delta/Register_uk1/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.972    Inst_controlador_delta/Register_uk1/arg_carry__2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.089 r  Inst_controlador_delta/Register_uk1/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.089    Inst_controlador_delta/Register_uk1/arg_carry__3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.206 r  Inst_controlador_delta/Register_uk1/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.206    Inst_controlador_delta/Register_uk1/arg_carry__4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.460 r  Inst_controlador_delta/Register_uk1/q_reg[17]_i_2/CO[0]
                         net (fo=29, routed)          1.287     3.747    Inst_controlador_delta/Register_uk1/q_reg[17]_i_2_n_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.367     4.114 r  Inst_controlador_delta/Register_uk1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.529     4.643    Inst_controlador_delta/Register_uk1/plusOp_carry_i_1_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.223 r  Inst_controlador_delta/Register_uk1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.223    Inst_controlador_delta/Register_uk1/plusOp_carry_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  Inst_controlador_delta/Register_uk1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.337    Inst_controlador_delta/Register_uk1/plusOp_carry__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  Inst_controlador_delta/Register_uk1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.451    Inst_controlador_delta/Register_uk1/plusOp_carry__1_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  Inst_controlador_delta/Register_uk1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    Inst_controlador_delta/Register_uk1/plusOp_carry__2_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  Inst_controlador_delta/Register_uk1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.679    Inst_controlador_delta/Register_uk1/plusOp_carry__3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.013 r  Inst_controlador_delta/Register_uk1/plusOp_carry__4/O[1]
                         net (fo=5, routed)           1.132     7.145    Inst_controlador_delta/Register_uk1/plusOp_carry__4_n_6
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.327     7.472 f  Inst_controlador_delta/Register_uk1/q[16]_i_2/O
                         net (fo=21, routed)          1.084     8.556    Inst_controlador_delta/Register_uk1/q[16]_i_2_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.328     8.884 r  Inst_controlador_delta/Register_uk1/q[0]_i_1__0/O
                         net (fo=2, routed)           0.907     9.790    Inst_controlador_delta/Register_uk1/D[5]
    SLICE_X54Y7          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000   200.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.454   198.503    Inst_controlador_delta/Register_uk1/CLK_5M_OUT
    SLICE_X54Y7          FDRE                                         r  Inst_controlador_delta/Register_uk1/q_reg[0]/C
                         clock pessimism              0.564   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X54Y7          FDRE (Setup_fdre_C_D)       -0.059   198.690    Inst_controlador_delta/Register_uk1/q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.690    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                188.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/sync_reg2_reg_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/sync_reg3_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.596    -0.551    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X60Y6          SRL16E                                       r  Inst_controlador_delta/sync_reg2_reg_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.063 r  Inst_controlador_delta/sync_reg2_reg_srl2/Q
                         net (fo=1, routed)           0.000    -0.063    Inst_controlador_delta/sync_reg2_reg_srl2_n_0
    SLICE_X60Y6          FDRE                                         r  Inst_controlador_delta/sync_reg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.866    -0.789    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X60Y6          FDRE                                         r  Inst_controlador_delta/sync_reg3_reg/C
                         clock pessimism              0.238    -0.551    
                         clock uncertainty            0.318    -0.234    
    SLICE_X60Y6          FDRE (Hold_fdre_C_D)         0.131    -0.103    Inst_controlador_delta/sync_reg3_reg
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.148ns (30.322%)  route 0.340ns (69.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDRE                                         r  Inst_controlador_delta/au1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.148    -0.432 r  Inst_controlador_delta/au1_reg[13]/Q
                         net (fo=1, routed)           0.340    -0.092    Inst_controlador_delta/au1[13]
    SLICE_X55Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X55Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[13]/C
                         clock pessimism              0.274    -0.544    
                         clock uncertainty            0.318    -0.227    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.006    -0.221    Inst_controlador_delta/au12_reg[13]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[-1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.490%)  route 0.391ns (73.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.568    -0.579    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDSE (Prop_fdse_C_Q)         0.141    -0.438 r  Inst_controlador_delta/au1_reg[-1]/Q
                         net (fo=1, routed)           0.391    -0.047    Inst_controlador_delta/au1[-1]
    SLICE_X57Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.838    -0.817    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[-1]/C
                         clock pessimism              0.255    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X57Y8          FDRE (Hold_fdre_C_D)         0.061    -0.184    Inst_controlador_delta/au12_reg[-1]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.148ns (27.010%)  route 0.400ns (72.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDSE (Prop_fdse_C_Q)         0.148    -0.432 r  Inst_controlador_delta/au1_reg[8]/Q
                         net (fo=1, routed)           0.400    -0.032    Inst_controlador_delta/au1[8]
    SLICE_X54Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X54Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[8]/C
                         clock pessimism              0.274    -0.544    
                         clock uncertainty            0.318    -0.227    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.037    -0.190    Inst_controlador_delta/au12_reg[8]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.128ns (24.325%)  route 0.398ns (75.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDSE (Prop_fdse_C_Q)         0.128    -0.452 r  Inst_controlador_delta/au1_reg[9]/Q
                         net (fo=1, routed)           0.398    -0.054    Inst_controlador_delta/au1[9]
    SLICE_X55Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X55Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[9]/C
                         clock pessimism              0.274    -0.544    
                         clock uncertainty            0.318    -0.227    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.007    -0.220    Inst_controlador_delta/au12_reg[9]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[-3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[-3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.128ns (24.672%)  route 0.391ns (75.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDSE (Prop_fdse_C_Q)         0.128    -0.452 r  Inst_controlador_delta/au1_reg[-3]/Q
                         net (fo=1, routed)           0.391    -0.061    Inst_controlador_delta/au1[-3]
    SLICE_X57Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.838    -0.817    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[-3]/C
                         clock pessimism              0.255    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X57Y8          FDRE (Hold_fdre_C_D)         0.005    -0.240    Inst_controlador_delta/au12_reg[-3]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[-4]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[-4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.164ns (28.286%)  route 0.416ns (71.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDSE (Prop_fdse_C_Q)         0.164    -0.416 r  Inst_controlador_delta/au1_reg[-4]/Q
                         net (fo=1, routed)           0.416    -0.000    Inst_controlador_delta/au1[-4]
    SLICE_X56Y10         FDRE                                         r  Inst_controlador_delta/au12_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y10         FDRE                                         r  Inst_controlador_delta/au12_reg[-4]/C
                         clock pessimism              0.255    -0.563    
                         clock uncertainty            0.318    -0.246    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.059    -0.187    Inst_controlador_delta/au12_reg[-4]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.164ns (25.792%)  route 0.472ns (74.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDSE (Prop_fdse_C_Q)         0.164    -0.416 r  Inst_controlador_delta/au1_reg[7]/Q
                         net (fo=1, routed)           0.472     0.056    Inst_controlador_delta/au1[7]
    SLICE_X54Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X54Y11         FDRE                                         r  Inst_controlador_delta/au12_reg[7]/C
                         clock pessimism              0.274    -0.544    
                         clock uncertainty            0.318    -0.227    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.089    -0.138    Inst_controlador_delta/au12_reg[7]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/au1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/au12_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.148ns (26.643%)  route 0.407ns (73.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.567    -0.580    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDSE (Prop_fdse_C_Q)         0.148    -0.432 r  Inst_controlador_delta/au1_reg[2]/Q
                         net (fo=1, routed)           0.407    -0.025    Inst_controlador_delta/au1[2]
    SLICE_X55Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.838    -0.817    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X55Y8          FDRE                                         r  Inst_controlador_delta/au12_reg[2]/C
                         clock pessimism              0.274    -0.543    
                         clock uncertainty            0.318    -0.226    
    SLICE_X55Y8          FDRE (Hold_fdre_C_D)         0.004    -0.222    Inst_controlador_delta/au12_reg[2]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Inst_controlador_delta/be0_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Inst_controlador_delta/be01_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             CLK_5M_OUT_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_5M_OUT_clk_wiz_1 rise@0.000ns - CLK_5M_OUT_clk_wiz rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.417ns (60.623%)  route 0.271ns (39.377%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.570    -0.577    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y3          FDSE                                         r  Inst_controlador_delta/be0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDSE (Prop_fdse_C_Q)         0.141    -0.436 r  Inst_controlador_delta/be0_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.317    Inst_controlador_delta/be0[7]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164    -0.153 r  Inst_controlador_delta/arg_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.152    -0.001    Inst_controlador_delta/arg_inferred__1/i__carry__2_n_5
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.112     0.111 r  Inst_controlador_delta/be01[9]_i_1/O
                         net (fo=1, routed)           0.000     0.111    Inst_controlador_delta/be01[9]_i_1_n_0
    SLICE_X54Y4          FDSE                                         r  Inst_controlador_delta/be01_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.839    -0.816    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X54Y4          FDSE                                         r  Inst_controlador_delta/be01_reg[9]/C
                         clock pessimism              0.274    -0.542    
                         clock uncertainty            0.318    -0.225    
    SLICE_X54Y4          FDSE (Hold_fdse_C_D)         0.131    -0.094    Inst_controlador_delta/be01_reg[9]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.204    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_5M_OUT_clk_wiz
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.040ns  (logic 3.200ns (52.983%)  route 2.840ns (47.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.637    -0.830    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X61Y9          FDRE                                         r  Inst_controlador_delta/uk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  Inst_controlador_delta/uk_reg[9]/Q
                         net (fo=1, routed)           2.840     2.429    UK_OUT_OBUF[9]
    L4                   OBUF (Prop_obuf_I_O)         2.781     5.210 r  UK_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.210    UK_OUT[9]
    L4                                                                r  UK_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.005ns  (logic 3.321ns (55.317%)  route 2.683ns (44.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.638    -0.829    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X60Y7          FDRE                                         r  Inst_controlador_delta/uk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.478    -0.351 r  Inst_controlador_delta/uk_reg[4]/Q
                         net (fo=1, routed)           2.683     2.332    UK_OUT_OBUF[4]
    U4                   OBUF (Prop_obuf_I_O)         2.843     5.176 r  UK_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.176    UK_OUT[4]
    U4                                                                r  UK_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.967ns  (logic 3.201ns (53.646%)  route 2.766ns (46.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.638    -0.829    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y7          FDRE                                         r  Inst_controlador_delta/uk_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_fdre_C_Q)         0.419    -0.410 r  Inst_controlador_delta/uk_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           2.766     2.356    lopt
    M3                   OBUF (Prop_obuf_I_O)         2.782     5.138 r  UK_OUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.138    UK_OUT[12]
    M3                                                                r  UK_OUT[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.895ns  (logic 3.238ns (54.923%)  route 2.657ns (45.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.638    -0.829    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y7          FDRE                                         r  Inst_controlador_delta/uk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_fdre_C_Q)         0.419    -0.410 r  Inst_controlador_delta/uk_reg[2]/Q
                         net (fo=1, routed)           2.657     2.248    UK_OUT_OBUF[2]
    U2                   OBUF (Prop_obuf_I_O)         2.819     5.067 r  UK_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.067    UK_OUT[2]
    U2                                                                r  UK_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.865ns  (logic 3.079ns (52.491%)  route 2.787ns (47.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.638    -0.829    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y7          FDRE                                         r  Inst_controlador_delta/uk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  Inst_controlador_delta/uk_reg[13]/Q
                         net (fo=1, routed)           2.787     2.414    UK_OUT_OBUF[12]
    N1                   OBUF (Prop_obuf_I_O)         2.623     5.037 r  UK_OUT_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.037    UK_OUT[13]
    N1                                                                r  UK_OUT[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.858ns  (logic 3.184ns (54.351%)  route 2.674ns (45.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.638    -0.829    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X60Y7          FDRE                                         r  Inst_controlador_delta/uk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  Inst_controlador_delta/uk_reg[3]/Q
                         net (fo=1, routed)           2.674     2.363    UK_OUT_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         2.666     5.029 r  UK_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.029    UK_OUT[3]
    U3                                                                r  UK_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.792ns  (logic 3.248ns (56.073%)  route 2.544ns (43.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X62Y8          FDRE                                         r  Inst_controlador_delta/uk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  Inst_controlador_delta/uk_reg[6]/Q
                         net (fo=1, routed)           2.544     2.136    UK_OUT_OBUF[6]
    U1                   OBUF (Prop_obuf_I_O)         2.829     4.964 r  UK_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.964    UK_OUT[6]
    U1                                                                r  UK_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.793ns  (logic 3.301ns (56.981%)  route 2.492ns (43.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.638    -0.829    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X60Y7          FDRE                                         r  Inst_controlador_delta/uk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.478    -0.351 r  Inst_controlador_delta/uk_reg[0]/Q
                         net (fo=1, routed)           2.492     2.141    UK_OUT_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         2.823     4.964 r  UK_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.964    UK_OUT[0]
    V5                                                                r  UK_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.774ns  (logic 3.109ns (53.854%)  route 2.664ns (46.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X62Y8          FDRE                                         r  Inst_controlador_delta/uk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_reg[5]/Q
                         net (fo=1, routed)           2.664     2.293    UK_OUT_OBUF[5]
    V1                   OBUF (Prop_obuf_I_O)         2.653     4.946 r  UK_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.946    UK_OUT[5]
    V1                                                                r  UK_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.766ns  (logic 3.198ns (55.469%)  route 2.568ns (44.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X62Y8          FDRE                                         r  Inst_controlador_delta/uk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  Inst_controlador_delta/uk_reg[8]/Q
                         net (fo=1, routed)           2.568     2.159    UK_OUT_OBUF[8]
    L6                   OBUF (Prop_obuf_I_O)         2.779     4.938 r  UK_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.938    UK_OUT[8]
    L6                                                                r  UK_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[-10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[-10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.275ns (70.823%)  route 0.525ns (29.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.595    -0.552    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X58Y9          FDRE                                         r  Inst_controlador_delta/uk_reg[-10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  Inst_controlador_delta/uk_reg[-10]/Q
                         net (fo=1, routed)           0.525     0.114    UK_OUT_OBUF[-10]
    P2                   OBUF (Prop_obuf_I_O)         1.134     1.248 r  UK_OUT_OBUF[-10]_inst/O
                         net (fo=0)                   0.000     1.248    UK_OUT[-10]
    P2                                                                r  UK_OUT[-10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[-9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[-9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.310ns (72.353%)  route 0.501ns (27.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.595    -0.552    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X58Y9          FDRE                                         r  Inst_controlador_delta/uk_reg[-9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  Inst_controlador_delta/uk_reg[-9]/Q
                         net (fo=1, routed)           0.501     0.076    UK_OUT_OBUF[-9]
    P3                   OBUF (Prop_obuf_I_O)         1.182     1.259 r  UK_OUT_OBUF[-9]_inst/O
                         net (fo=0)                   0.000     1.259    UK_OUT[-9]
    P3                                                                r  UK_OUT[-9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[-7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[-7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.305ns (71.345%)  route 0.524ns (28.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.595    -0.552    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X61Y9          FDRE                                         r  Inst_controlador_delta/uk_reg[-7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  Inst_controlador_delta/uk_reg[-7]/Q
                         net (fo=1, routed)           0.524     0.100    UK_OUT_OBUF[-7]
    P5                   OBUF (Prop_obuf_I_O)         1.177     1.276 r  UK_OUT_OBUF[-7]_inst/O
                         net (fo=0)                   0.000     1.276    UK_OUT[-7]
    P5                                                                r  UK_OUT[-7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[-8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[-8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.313ns (71.254%)  route 0.530ns (28.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.595    -0.552    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y9          FDRE                                         r  Inst_controlador_delta/uk_reg[-8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  Inst_controlador_delta/uk_reg[-8]/Q
                         net (fo=1, routed)           0.530     0.106    UK_OUT_OBUF[-8]
    P4                   OBUF (Prop_obuf_I_O)         1.185     1.291 r  UK_OUT_OBUF[-8]_inst/O
                         net (fo=0)                   0.000     1.291    UK_OUT[-8]
    P4                                                                r  UK_OUT[-8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[-6]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[-6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.263ns (66.760%)  route 0.629ns (33.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.595    -0.552    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y7          FDSE                                         r  Inst_controlador_delta/uk_reg[-6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDSE (Prop_fdse_C_Q)         0.141    -0.411 r  Inst_controlador_delta/uk_reg[-6]/Q
                         net (fo=1, routed)           0.629     0.217    UK_OUT_OBUF[-6]
    N5                   OBUF (Prop_obuf_I_O)         1.122     1.339 r  UK_OUT_OBUF[-6]_inst/O
                         net (fo=0)                   0.000     1.339    UK_OUT[-6]
    N5                                                                r  UK_OUT[-6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[-5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.290ns (66.790%)  route 0.641ns (33.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.595    -0.552    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X61Y9          FDRE                                         r  Inst_controlador_delta/uk_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  Inst_controlador_delta/uk_reg[-5]/Q
                         net (fo=1, routed)           0.641     0.230    UK_OUT_OBUF[-5]
    T4                   OBUF (Prop_obuf_I_O)         1.149     1.379 r  UK_OUT_OBUF[-5]_inst/O
                         net (fo=0)                   0.000     1.379    UK_OUT[-5]
    T4                                                                r  UK_OUT[-5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[-2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[-2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.287ns (66.468%)  route 0.649ns (33.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.597    -0.550    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X62Y6          FDSE                                         r  Inst_controlador_delta/uk_reg[-2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDSE (Prop_fdse_C_Q)         0.141    -0.409 r  Inst_controlador_delta/uk_reg[-2]/Q
                         net (fo=1, routed)           0.649     0.240    UK_OUT_OBUF[-2]
    R3                   OBUF (Prop_obuf_I_O)         1.146     1.386 r  UK_OUT_OBUF[-2]_inst/O
                         net (fo=0)                   0.000     1.386    UK_OUT[-2]
    R3                                                                r  UK_OUT[-2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[-1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[-1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.315ns (67.235%)  route 0.641ns (32.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.595    -0.552    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y9          FDSE                                         r  Inst_controlador_delta/uk_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDSE (Prop_fdse_C_Q)         0.141    -0.411 r  Inst_controlador_delta/uk_reg[-1]/Q
                         net (fo=1, routed)           0.641     0.229    UK_OUT_OBUF[-1]
    V4                   OBUF (Prop_obuf_I_O)         1.174     1.403 r  UK_OUT_OBUF[-1]_inst/O
                         net (fo=0)                   0.000     1.403    UK_OUT[-1]
    V4                                                                r  UK_OUT[-1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.266ns (64.141%)  route 0.708ns (35.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.596    -0.551    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X62Y8          FDRE                                         r  Inst_controlador_delta/uk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  Inst_controlador_delta/uk_reg[7]/Q
                         net (fo=1, routed)           0.708     0.298    UK_OUT_OBUF[7]
    L5                   OBUF (Prop_obuf_I_O)         1.125     1.423 r  UK_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.423    UK_OUT[7]
    L5                                                                r  UK_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.267ns (64.091%)  route 0.710ns (35.909%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.595    -0.552    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X61Y7          FDRE                                         r  Inst_controlador_delta/uk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  Inst_controlador_delta/uk_reg[11]/Q
                         net (fo=1, routed)           0.710     0.299    UK_OUT_OBUF[11]
    M2                   OBUF (Prop_obuf_I_O)         1.126     1.425 r  UK_OUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.425    UK_OUT[11]
    M2                                                                r  UK_OUT[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_5M_OUT_clk_wiz_1
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.040ns  (logic 3.200ns (52.983%)  route 2.840ns (47.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.637    -0.830    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X61Y9          FDRE                                         r  Inst_controlador_delta/uk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  Inst_controlador_delta/uk_reg[9]/Q
                         net (fo=1, routed)           2.840     2.429    UK_OUT_OBUF[9]
    L4                   OBUF (Prop_obuf_I_O)         2.781     5.210 r  UK_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.210    UK_OUT[9]
    L4                                                                r  UK_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.005ns  (logic 3.321ns (55.317%)  route 2.683ns (44.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.638    -0.829    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X60Y7          FDRE                                         r  Inst_controlador_delta/uk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.478    -0.351 r  Inst_controlador_delta/uk_reg[4]/Q
                         net (fo=1, routed)           2.683     2.332    UK_OUT_OBUF[4]
    U4                   OBUF (Prop_obuf_I_O)         2.843     5.176 r  UK_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.176    UK_OUT[4]
    U4                                                                r  UK_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.967ns  (logic 3.201ns (53.646%)  route 2.766ns (46.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.638    -0.829    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y7          FDRE                                         r  Inst_controlador_delta/uk_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_fdre_C_Q)         0.419    -0.410 r  Inst_controlador_delta/uk_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           2.766     2.356    lopt
    M3                   OBUF (Prop_obuf_I_O)         2.782     5.138 r  UK_OUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.138    UK_OUT[12]
    M3                                                                r  UK_OUT[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.895ns  (logic 3.238ns (54.923%)  route 2.657ns (45.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.638    -0.829    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y7          FDRE                                         r  Inst_controlador_delta/uk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_fdre_C_Q)         0.419    -0.410 r  Inst_controlador_delta/uk_reg[2]/Q
                         net (fo=1, routed)           2.657     2.248    UK_OUT_OBUF[2]
    U2                   OBUF (Prop_obuf_I_O)         2.819     5.067 r  UK_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.067    UK_OUT[2]
    U2                                                                r  UK_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.865ns  (logic 3.079ns (52.491%)  route 2.787ns (47.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.638    -0.829    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y7          FDRE                                         r  Inst_controlador_delta/uk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  Inst_controlador_delta/uk_reg[13]/Q
                         net (fo=1, routed)           2.787     2.414    UK_OUT_OBUF[12]
    N1                   OBUF (Prop_obuf_I_O)         2.623     5.037 r  UK_OUT_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.037    UK_OUT[13]
    N1                                                                r  UK_OUT[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.858ns  (logic 3.184ns (54.351%)  route 2.674ns (45.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.638    -0.829    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X60Y7          FDRE                                         r  Inst_controlador_delta/uk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  Inst_controlador_delta/uk_reg[3]/Q
                         net (fo=1, routed)           2.674     2.363    UK_OUT_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         2.666     5.029 r  UK_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.029    UK_OUT[3]
    U3                                                                r  UK_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.792ns  (logic 3.248ns (56.073%)  route 2.544ns (43.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X62Y8          FDRE                                         r  Inst_controlador_delta/uk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  Inst_controlador_delta/uk_reg[6]/Q
                         net (fo=1, routed)           2.544     2.136    UK_OUT_OBUF[6]
    U1                   OBUF (Prop_obuf_I_O)         2.829     4.964 r  UK_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.964    UK_OUT[6]
    U1                                                                r  UK_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.793ns  (logic 3.301ns (56.981%)  route 2.492ns (43.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.638    -0.829    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X60Y7          FDRE                                         r  Inst_controlador_delta/uk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.478    -0.351 r  Inst_controlador_delta/uk_reg[0]/Q
                         net (fo=1, routed)           2.492     2.141    UK_OUT_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         2.823     4.964 r  UK_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.964    UK_OUT[0]
    V5                                                                r  UK_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.774ns  (logic 3.109ns (53.854%)  route 2.664ns (46.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X62Y8          FDRE                                         r  Inst_controlador_delta/uk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  Inst_controlador_delta/uk_reg[5]/Q
                         net (fo=1, routed)           2.664     2.293    UK_OUT_OBUF[5]
    V1                   OBUF (Prop_obuf_I_O)         2.653     4.946 r  UK_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.946    UK_OUT[5]
    V1                                                                r  UK_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.766ns  (logic 3.198ns (55.469%)  route 2.568ns (44.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.639    -0.828    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X62Y8          FDRE                                         r  Inst_controlador_delta/uk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  Inst_controlador_delta/uk_reg[8]/Q
                         net (fo=1, routed)           2.568     2.159    UK_OUT_OBUF[8]
    L6                   OBUF (Prop_obuf_I_O)         2.779     4.938 r  UK_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.938    UK_OUT[8]
    L6                                                                r  UK_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[-10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[-10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.275ns (70.823%)  route 0.525ns (29.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.595    -0.552    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X58Y9          FDRE                                         r  Inst_controlador_delta/uk_reg[-10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  Inst_controlador_delta/uk_reg[-10]/Q
                         net (fo=1, routed)           0.525     0.114    UK_OUT_OBUF[-10]
    P2                   OBUF (Prop_obuf_I_O)         1.134     1.248 r  UK_OUT_OBUF[-10]_inst/O
                         net (fo=0)                   0.000     1.248    UK_OUT[-10]
    P2                                                                r  UK_OUT[-10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[-9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[-9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.310ns (72.353%)  route 0.501ns (27.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.595    -0.552    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X58Y9          FDRE                                         r  Inst_controlador_delta/uk_reg[-9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  Inst_controlador_delta/uk_reg[-9]/Q
                         net (fo=1, routed)           0.501     0.076    UK_OUT_OBUF[-9]
    P3                   OBUF (Prop_obuf_I_O)         1.182     1.259 r  UK_OUT_OBUF[-9]_inst/O
                         net (fo=0)                   0.000     1.259    UK_OUT[-9]
    P3                                                                r  UK_OUT[-9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[-7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[-7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.305ns (71.345%)  route 0.524ns (28.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.595    -0.552    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X61Y9          FDRE                                         r  Inst_controlador_delta/uk_reg[-7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  Inst_controlador_delta/uk_reg[-7]/Q
                         net (fo=1, routed)           0.524     0.100    UK_OUT_OBUF[-7]
    P5                   OBUF (Prop_obuf_I_O)         1.177     1.276 r  UK_OUT_OBUF[-7]_inst/O
                         net (fo=0)                   0.000     1.276    UK_OUT[-7]
    P5                                                                r  UK_OUT[-7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[-8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[-8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.313ns (71.254%)  route 0.530ns (28.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.595    -0.552    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y9          FDRE                                         r  Inst_controlador_delta/uk_reg[-8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  Inst_controlador_delta/uk_reg[-8]/Q
                         net (fo=1, routed)           0.530     0.106    UK_OUT_OBUF[-8]
    P4                   OBUF (Prop_obuf_I_O)         1.185     1.291 r  UK_OUT_OBUF[-8]_inst/O
                         net (fo=0)                   0.000     1.291    UK_OUT[-8]
    P4                                                                r  UK_OUT[-8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[-6]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[-6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.263ns (66.760%)  route 0.629ns (33.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.595    -0.552    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y7          FDSE                                         r  Inst_controlador_delta/uk_reg[-6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDSE (Prop_fdse_C_Q)         0.141    -0.411 r  Inst_controlador_delta/uk_reg[-6]/Q
                         net (fo=1, routed)           0.629     0.217    UK_OUT_OBUF[-6]
    N5                   OBUF (Prop_obuf_I_O)         1.122     1.339 r  UK_OUT_OBUF[-6]_inst/O
                         net (fo=0)                   0.000     1.339    UK_OUT[-6]
    N5                                                                r  UK_OUT[-6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[-5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.290ns (66.790%)  route 0.641ns (33.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.595    -0.552    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X61Y9          FDRE                                         r  Inst_controlador_delta/uk_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  Inst_controlador_delta/uk_reg[-5]/Q
                         net (fo=1, routed)           0.641     0.230    UK_OUT_OBUF[-5]
    T4                   OBUF (Prop_obuf_I_O)         1.149     1.379 r  UK_OUT_OBUF[-5]_inst/O
                         net (fo=0)                   0.000     1.379    UK_OUT[-5]
    T4                                                                r  UK_OUT[-5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[-2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[-2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.287ns (66.468%)  route 0.649ns (33.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.597    -0.550    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X62Y6          FDSE                                         r  Inst_controlador_delta/uk_reg[-2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDSE (Prop_fdse_C_Q)         0.141    -0.409 r  Inst_controlador_delta/uk_reg[-2]/Q
                         net (fo=1, routed)           0.649     0.240    UK_OUT_OBUF[-2]
    R3                   OBUF (Prop_obuf_I_O)         1.146     1.386 r  UK_OUT_OBUF[-2]_inst/O
                         net (fo=0)                   0.000     1.386    UK_OUT[-2]
    R3                                                                r  UK_OUT[-2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[-1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[-1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.315ns (67.235%)  route 0.641ns (32.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.595    -0.552    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X59Y9          FDSE                                         r  Inst_controlador_delta/uk_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDSE (Prop_fdse_C_Q)         0.141    -0.411 r  Inst_controlador_delta/uk_reg[-1]/Q
                         net (fo=1, routed)           0.641     0.229    UK_OUT_OBUF[-1]
    V4                   OBUF (Prop_obuf_I_O)         1.174     1.403 r  UK_OUT_OBUF[-1]_inst/O
                         net (fo=0)                   0.000     1.403    UK_OUT[-1]
    V4                                                                r  UK_OUT[-1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.266ns (64.141%)  route 0.708ns (35.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.596    -0.551    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X62Y8          FDRE                                         r  Inst_controlador_delta/uk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  Inst_controlador_delta/uk_reg[7]/Q
                         net (fo=1, routed)           0.708     0.298    UK_OUT_OBUF[7]
    L5                   OBUF (Prop_obuf_I_O)         1.125     1.423 r  UK_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.423    UK_OUT[7]
    L5                                                                r  UK_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_controlador_delta/uk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            UK_OUT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.267ns (64.091%)  route 0.710ns (35.909%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.595    -0.552    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X61Y7          FDRE                                         r  Inst_controlador_delta/uk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  Inst_controlador_delta/uk_reg[11]/Q
                         net (fo=1, routed)           0.710     0.299    UK_OUT_OBUF[11]
    M2                   OBUF (Prop_obuf_I_O)         1.126     1.425 r  UK_OUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.425    UK_OUT[11]
    M2                                                                r  UK_OUT[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445    25.445 f  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138    22.787 f  CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.316    CLK_5MHz/inst/clkfbout_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.345 f  CLK_5MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    24.158    CLK_5MHz/inst/clkfbout_buf_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/clkfbout_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLK_5MHz/inst/clkfbout_buf_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.478ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445    25.445 f  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138    22.787 f  CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.316    CLK_5MHz/inst/clkfbout_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.345 f  CLK_5MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    24.158    CLK_5MHz/inst/clkfbout_buf_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.478ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/clkfbout_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLK_5MHz/inst/clkfbout_buf_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_5M_OUT_clk_wiz

Max Delay           593 Endpoints
Min Delay           593 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-10]/S
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.494ns  (logic 2.245ns (29.952%)  route 5.250ns (70.048%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.237     7.494    Inst_controlador_delta/ek_3
    SLICE_X53Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-10]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X53Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-10]/C

Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-11]/S
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.494ns  (logic 2.245ns (29.952%)  route 5.250ns (70.048%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.237     7.494    Inst_controlador_delta/ek_3
    SLICE_X53Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-11]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X53Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-11]/C

Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-12]/S
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.494ns  (logic 2.245ns (29.952%)  route 5.250ns (70.048%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.237     7.494    Inst_controlador_delta/ek_3
    SLICE_X53Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-12]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X53Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-12]/C

Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-13]/S
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.494ns  (logic 2.245ns (29.952%)  route 5.250ns (70.048%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.237     7.494    Inst_controlador_delta/ek_3
    SLICE_X53Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-13]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X53Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-13]/C

Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-8]/S
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.494ns  (logic 2.245ns (29.952%)  route 5.250ns (70.048%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.237     7.494    Inst_controlador_delta/ek_3
    SLICE_X52Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-8]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X52Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-8]/C

Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-9]/S
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.494ns  (logic 2.245ns (29.952%)  route 5.250ns (70.048%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.237     7.494    Inst_controlador_delta/ek_3
    SLICE_X52Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-9]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X52Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-9]/C

Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-14]/S
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.349ns  (logic 2.245ns (30.547%)  route 5.104ns (69.453%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.091     7.349    Inst_controlador_delta/ek_3
    SLICE_X53Y0          FDSE                                         r  Inst_controlador_delta/ek_reg[-14]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X53Y0          FDSE                                         r  Inst_controlador_delta/ek_reg[-14]/C

Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-15]/S
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.349ns  (logic 2.245ns (30.547%)  route 5.104ns (69.453%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.091     7.349    Inst_controlador_delta/ek_3
    SLICE_X53Y0          FDSE                                         r  Inst_controlador_delta/ek_reg[-15]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X53Y0          FDSE                                         r  Inst_controlador_delta/ek_reg[-15]/C

Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-16]/S
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.349ns  (logic 2.245ns (30.547%)  route 5.104ns (69.453%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.091     7.349    Inst_controlador_delta/ek_3
    SLICE_X53Y0          FDSE                                         r  Inst_controlador_delta/ek_reg[-16]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X53Y0          FDSE                                         r  Inst_controlador_delta/ek_reg[-16]/C

Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.349ns  (logic 2.245ns (30.547%)  route 5.104ns (69.453%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.091     7.349    Inst_controlador_delta/ek_3
    SLICE_X53Y0          FDRE                                         r  Inst_controlador_delta/ek_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X53Y0          FDRE                                         r  Inst_controlador_delta/ek_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYNC_IN
                            (input port)
  Destination:            Inst_controlador_delta/sync_reg2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.182ns (24.808%)  route 0.551ns (75.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SYNC_IN (IN)
                         net (fo=0)                   0.000     0.000    SYNC_IN
    R2                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SYNC_IN_IBUF_inst/O
                         net (fo=3, routed)           0.551     0.733    Inst_controlador_delta/SYNC_IN_IBUF
    SLICE_X60Y6          SRL16E                                       r  Inst_controlador_delta/sync_reg2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.866    -0.789    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X60Y6          SRL16E                                       r  Inst_controlador_delta/sync_reg2_reg_srl2/CLK

Slack:                    inf
  Source:                 RST_IN
                            (input port)
  Destination:            Inst_controlador_delta/au1_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.217ns (24.501%)  route 0.667ns (75.499%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  RST_IN (IN)
                         net (fo=0)                   0.000     0.000    RST_IN
    M4                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  RST_IN_IBUF_inst/O
                         net (fo=84, routed)          0.667     0.839    Inst_controlador_delta/RST_IN_IBUF
    SLICE_X57Y11         LUT4 (Prop_lut4_I0_O)        0.045     0.884 r  Inst_controlador_delta/au1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.884    Inst_controlador_delta/au1[3]_i_1_n_0
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[3]/C

Slack:                    inf
  Source:                 RST_IN
                            (input port)
  Destination:            Inst_controlador_delta/au1_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.221ns (24.841%)  route 0.667ns (75.159%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  RST_IN (IN)
                         net (fo=0)                   0.000     0.000    RST_IN
    M4                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  RST_IN_IBUF_inst/O
                         net (fo=84, routed)          0.667     0.839    Inst_controlador_delta/RST_IN_IBUF
    SLICE_X57Y11         LUT4 (Prop_lut4_I0_O)        0.049     0.888 r  Inst_controlador_delta/au1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.888    Inst_controlador_delta/au1[4]_i_1_n_0
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[4]/C

Slack:                    inf
  Source:                 YK_IN[-16]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-16]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.218ns (24.508%)  route 0.672ns (75.492%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  YK_IN[-16] (IN)
                         net (fo=0)                   0.000     0.000    YK_IN[-16]
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  YK_IN_IBUF[-16]_inst/O
                         net (fo=2, routed)           0.672     0.845    Inst_controlador_delta/YK_IN_IBUF[-16]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.045     0.890 r  Inst_controlador_delta/ek[-16]_i_1/O
                         net (fo=1, routed)           0.000     0.890    Inst_controlador_delta/ek[-16]_i_1_n_0
    SLICE_X53Y0          FDSE                                         r  Inst_controlador_delta/ek_reg[-16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.840    -0.815    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X53Y0          FDSE                                         r  Inst_controlador_delta/ek_reg[-16]/C

Slack:                    inf
  Source:                 RST_IN
                            (input port)
  Destination:            Inst_controlador_delta/au1_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.217ns (24.292%)  route 0.675ns (75.708%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  RST_IN (IN)
                         net (fo=0)                   0.000     0.000    RST_IN
    M4                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  RST_IN_IBUF_inst/O
                         net (fo=84, routed)          0.675     0.846    Inst_controlador_delta/RST_IN_IBUF
    SLICE_X57Y11         LUT4 (Prop_lut4_I0_O)        0.045     0.891 r  Inst_controlador_delta/au1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.891    Inst_controlador_delta/au1[5]_i_1_n_0
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[5]/C

Slack:                    inf
  Source:                 RST_IN
                            (input port)
  Destination:            Inst_controlador_delta/au1_reg[-4]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.217ns (24.157%)  route 0.680ns (75.843%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  RST_IN (IN)
                         net (fo=0)                   0.000     0.000    RST_IN
    M4                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  RST_IN_IBUF_inst/O
                         net (fo=84, routed)          0.680     0.851    Inst_controlador_delta/RST_IN_IBUF
    SLICE_X56Y12         LUT4 (Prop_lut4_I0_O)        0.045     0.896 r  Inst_controlador_delta/au1[-4]_i_1/O
                         net (fo=1, routed)           0.000     0.896    Inst_controlador_delta/au1[-4]_i_1_n_0
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.835    -0.820    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[-4]/C

Slack:                    inf
  Source:                 RST_IN
                            (input port)
  Destination:            Inst_controlador_delta/au1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.223ns (24.798%)  route 0.675ns (75.202%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  RST_IN (IN)
                         net (fo=0)                   0.000     0.000    RST_IN
    M4                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  RST_IN_IBUF_inst/O
                         net (fo=84, routed)          0.675     0.846    Inst_controlador_delta/RST_IN_IBUF
    SLICE_X57Y11         LUT4 (Prop_lut4_I0_O)        0.051     0.897 r  Inst_controlador_delta/au1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.897    Inst_controlador_delta/au1[6]_i_1_n_0
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[6]/C

Slack:                    inf
  Source:                 RST_IN
                            (input port)
  Destination:            Inst_controlador_delta/au1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.220ns (24.410%)  route 0.680ns (75.590%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 f  RST_IN (IN)
                         net (fo=0)                   0.000     0.000    RST_IN
    M4                   IBUF (Prop_ibuf_I_O)         0.172     0.172 f  RST_IN_IBUF_inst/O
                         net (fo=84, routed)          0.680     0.851    Inst_controlador_delta/RST_IN_IBUF
    SLICE_X56Y12         LUT4 (Prop_lut4_I0_O)        0.048     0.899 r  Inst_controlador_delta/au1[13]_i_3/O
                         net (fo=1, routed)           0.000     0.899    Inst_controlador_delta/au1[13]_i_3_n_0
    SLICE_X56Y12         FDRE                                         r  Inst_controlador_delta/au1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.835    -0.820    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDRE                                         r  Inst_controlador_delta/au1_reg[13]/C

Slack:                    inf
  Source:                 RST_IN
                            (input port)
  Destination:            Inst_controlador_delta/au1_reg[-1]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.217ns (23.140%)  route 0.719ns (76.860%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  RST_IN (IN)
                         net (fo=0)                   0.000     0.000    RST_IN
    M4                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  RST_IN_IBUF_inst/O
                         net (fo=84, routed)          0.719     0.891    Inst_controlador_delta/RST_IN_IBUF
    SLICE_X57Y11         LUT4 (Prop_lut4_I0_O)        0.045     0.936 r  Inst_controlador_delta/au1[-1]_i_1/O
                         net (fo=1, routed)           0.000     0.936    Inst_controlador_delta/au1[-1]_i_1_n_0
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[-1]/C

Slack:                    inf
  Source:                 RST_IN
                            (input port)
  Destination:            Inst_controlador_delta/au1_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.218ns (23.222%)  route 0.719ns (76.778%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  RST_IN (IN)
                         net (fo=0)                   0.000     0.000    RST_IN
    M4                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  RST_IN_IBUF_inst/O
                         net (fo=84, routed)          0.719     0.891    Inst_controlador_delta/RST_IN_IBUF
    SLICE_X57Y11         LUT4 (Prop_lut4_I0_O)        0.046     0.937 r  Inst_controlador_delta/au1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.937    Inst_controlador_delta/au1[0]_i_1_n_0
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_5M_OUT_clk_wiz_1

Max Delay           593 Endpoints
Min Delay           593 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-10]/S
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.494ns  (logic 2.245ns (29.952%)  route 5.250ns (70.048%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.237     7.494    Inst_controlador_delta/ek_3
    SLICE_X53Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-10]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X53Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-10]/C

Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-11]/S
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.494ns  (logic 2.245ns (29.952%)  route 5.250ns (70.048%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.237     7.494    Inst_controlador_delta/ek_3
    SLICE_X53Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-11]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X53Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-11]/C

Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-12]/S
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.494ns  (logic 2.245ns (29.952%)  route 5.250ns (70.048%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.237     7.494    Inst_controlador_delta/ek_3
    SLICE_X53Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-12]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X53Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-12]/C

Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-13]/S
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.494ns  (logic 2.245ns (29.952%)  route 5.250ns (70.048%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.237     7.494    Inst_controlador_delta/ek_3
    SLICE_X53Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-13]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X53Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-13]/C

Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-8]/S
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.494ns  (logic 2.245ns (29.952%)  route 5.250ns (70.048%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.237     7.494    Inst_controlador_delta/ek_3
    SLICE_X52Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-8]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X52Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-8]/C

Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-9]/S
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.494ns  (logic 2.245ns (29.952%)  route 5.250ns (70.048%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.237     7.494    Inst_controlador_delta/ek_3
    SLICE_X52Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-9]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X52Y1          FDSE                                         r  Inst_controlador_delta/ek_reg[-9]/C

Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-14]/S
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.349ns  (logic 2.245ns (30.547%)  route 5.104ns (69.453%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.091     7.349    Inst_controlador_delta/ek_3
    SLICE_X53Y0          FDSE                                         r  Inst_controlador_delta/ek_reg[-14]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X53Y0          FDSE                                         r  Inst_controlador_delta/ek_reg[-14]/C

Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-15]/S
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.349ns  (logic 2.245ns (30.547%)  route 5.104ns (69.453%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.091     7.349    Inst_controlador_delta/ek_3
    SLICE_X53Y0          FDSE                                         r  Inst_controlador_delta/ek_reg[-15]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X53Y0          FDSE                                         r  Inst_controlador_delta/ek_reg[-15]/C

Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-16]/S
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.349ns  (logic 2.245ns (30.547%)  route 5.104ns (69.453%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.091     7.349    Inst_controlador_delta/ek_3
    SLICE_X53Y0          FDSE                                         r  Inst_controlador_delta/ek_reg[-16]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X53Y0          FDSE                                         r  Inst_controlador_delta/ek_reg[-16]/C

Slack:                    inf
  Source:                 SETPOINT_IN[-14]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.349ns  (logic 2.245ns (30.547%)  route 5.104ns (69.453%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  SETPOINT_IN[-14] (IN)
                         net (fo=0)                   0.000     0.000    SETPOINT_IN[-14]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  SETPOINT_IN_IBUF[-14]_inst/O
                         net (fo=2, routed)           2.899     3.865    Inst_controlador_delta/SETPOINT_IN_IBUF[-14]
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_controlador_delta/arg_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.989    Inst_controlador_delta/arg_carry_i_4__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.522 r  Inst_controlador_delta/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     4.522    Inst_controlador_delta/arg_carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.639 r  Inst_controlador_delta/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.639    Inst_controlador_delta/arg_carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.756 r  Inst_controlador_delta/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.756    Inst_controlador_delta/arg_carry__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  Inst_controlador_delta/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.873    Inst_controlador_delta/arg_carry__2_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.990 r  Inst_controlador_delta/arg_carry__3/CO[3]
                         net (fo=21, routed)          1.114     6.104    Inst_controlador_delta/arg_carry__3_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.154     6.258 r  Inst_controlador_delta/ek[3]_i_1/O
                         net (fo=20, routed)          1.091     7.349    Inst_controlador_delta/ek_3
    SLICE_X53Y0          FDRE                                         r  Inst_controlador_delta/ek_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         1.456    -1.495    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X53Y0          FDRE                                         r  Inst_controlador_delta/ek_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYNC_IN
                            (input port)
  Destination:            Inst_controlador_delta/sync_reg2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.182ns (24.808%)  route 0.551ns (75.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SYNC_IN (IN)
                         net (fo=0)                   0.000     0.000    SYNC_IN
    R2                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SYNC_IN_IBUF_inst/O
                         net (fo=3, routed)           0.551     0.733    Inst_controlador_delta/SYNC_IN_IBUF
    SLICE_X60Y6          SRL16E                                       r  Inst_controlador_delta/sync_reg2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.866    -0.789    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X60Y6          SRL16E                                       r  Inst_controlador_delta/sync_reg2_reg_srl2/CLK

Slack:                    inf
  Source:                 RST_IN
                            (input port)
  Destination:            Inst_controlador_delta/au1_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.217ns (24.501%)  route 0.667ns (75.499%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  RST_IN (IN)
                         net (fo=0)                   0.000     0.000    RST_IN
    M4                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  RST_IN_IBUF_inst/O
                         net (fo=84, routed)          0.667     0.839    Inst_controlador_delta/RST_IN_IBUF
    SLICE_X57Y11         LUT4 (Prop_lut4_I0_O)        0.045     0.884 r  Inst_controlador_delta/au1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.884    Inst_controlador_delta/au1[3]_i_1_n_0
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[3]/C

Slack:                    inf
  Source:                 RST_IN
                            (input port)
  Destination:            Inst_controlador_delta/au1_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.221ns (24.841%)  route 0.667ns (75.159%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  RST_IN (IN)
                         net (fo=0)                   0.000     0.000    RST_IN
    M4                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  RST_IN_IBUF_inst/O
                         net (fo=84, routed)          0.667     0.839    Inst_controlador_delta/RST_IN_IBUF
    SLICE_X57Y11         LUT4 (Prop_lut4_I0_O)        0.049     0.888 r  Inst_controlador_delta/au1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.888    Inst_controlador_delta/au1[4]_i_1_n_0
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[4]/C

Slack:                    inf
  Source:                 YK_IN[-16]
                            (input port)
  Destination:            Inst_controlador_delta/ek_reg[-16]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.218ns (24.508%)  route 0.672ns (75.492%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  YK_IN[-16] (IN)
                         net (fo=0)                   0.000     0.000    YK_IN[-16]
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  YK_IN_IBUF[-16]_inst/O
                         net (fo=2, routed)           0.672     0.845    Inst_controlador_delta/YK_IN_IBUF[-16]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.045     0.890 r  Inst_controlador_delta/ek[-16]_i_1/O
                         net (fo=1, routed)           0.000     0.890    Inst_controlador_delta/ek[-16]_i_1_n_0
    SLICE_X53Y0          FDSE                                         r  Inst_controlador_delta/ek_reg[-16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.840    -0.815    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X53Y0          FDSE                                         r  Inst_controlador_delta/ek_reg[-16]/C

Slack:                    inf
  Source:                 RST_IN
                            (input port)
  Destination:            Inst_controlador_delta/au1_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.217ns (24.292%)  route 0.675ns (75.708%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  RST_IN (IN)
                         net (fo=0)                   0.000     0.000    RST_IN
    M4                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  RST_IN_IBUF_inst/O
                         net (fo=84, routed)          0.675     0.846    Inst_controlador_delta/RST_IN_IBUF
    SLICE_X57Y11         LUT4 (Prop_lut4_I0_O)        0.045     0.891 r  Inst_controlador_delta/au1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.891    Inst_controlador_delta/au1[5]_i_1_n_0
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[5]/C

Slack:                    inf
  Source:                 RST_IN
                            (input port)
  Destination:            Inst_controlador_delta/au1_reg[-4]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.217ns (24.157%)  route 0.680ns (75.843%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  RST_IN (IN)
                         net (fo=0)                   0.000     0.000    RST_IN
    M4                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  RST_IN_IBUF_inst/O
                         net (fo=84, routed)          0.680     0.851    Inst_controlador_delta/RST_IN_IBUF
    SLICE_X56Y12         LUT4 (Prop_lut4_I0_O)        0.045     0.896 r  Inst_controlador_delta/au1[-4]_i_1/O
                         net (fo=1, routed)           0.000     0.896    Inst_controlador_delta/au1[-4]_i_1_n_0
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.835    -0.820    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDSE                                         r  Inst_controlador_delta/au1_reg[-4]/C

Slack:                    inf
  Source:                 RST_IN
                            (input port)
  Destination:            Inst_controlador_delta/au1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.223ns (24.798%)  route 0.675ns (75.202%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  RST_IN (IN)
                         net (fo=0)                   0.000     0.000    RST_IN
    M4                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  RST_IN_IBUF_inst/O
                         net (fo=84, routed)          0.675     0.846    Inst_controlador_delta/RST_IN_IBUF
    SLICE_X57Y11         LUT4 (Prop_lut4_I0_O)        0.051     0.897 r  Inst_controlador_delta/au1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.897    Inst_controlador_delta/au1[6]_i_1_n_0
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[6]/C

Slack:                    inf
  Source:                 RST_IN
                            (input port)
  Destination:            Inst_controlador_delta/au1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.220ns (24.410%)  route 0.680ns (75.590%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 f  RST_IN (IN)
                         net (fo=0)                   0.000     0.000    RST_IN
    M4                   IBUF (Prop_ibuf_I_O)         0.172     0.172 f  RST_IN_IBUF_inst/O
                         net (fo=84, routed)          0.680     0.851    Inst_controlador_delta/RST_IN_IBUF
    SLICE_X56Y12         LUT4 (Prop_lut4_I0_O)        0.048     0.899 r  Inst_controlador_delta/au1[13]_i_3/O
                         net (fo=1, routed)           0.000     0.899    Inst_controlador_delta/au1[13]_i_3_n_0
    SLICE_X56Y12         FDRE                                         r  Inst_controlador_delta/au1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.835    -0.820    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X56Y12         FDRE                                         r  Inst_controlador_delta/au1_reg[13]/C

Slack:                    inf
  Source:                 RST_IN
                            (input port)
  Destination:            Inst_controlador_delta/au1_reg[-1]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.217ns (23.140%)  route 0.719ns (76.860%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  RST_IN (IN)
                         net (fo=0)                   0.000     0.000    RST_IN
    M4                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  RST_IN_IBUF_inst/O
                         net (fo=84, routed)          0.719     0.891    Inst_controlador_delta/RST_IN_IBUF
    SLICE_X57Y11         LUT4 (Prop_lut4_I0_O)        0.045     0.936 r  Inst_controlador_delta/au1[-1]_i_1/O
                         net (fo=1, routed)           0.000     0.936    Inst_controlador_delta/au1[-1]_i_1_n_0
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[-1]/C

Slack:                    inf
  Source:                 RST_IN
                            (input port)
  Destination:            Inst_controlador_delta/au1_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by CLK_5M_OUT_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.218ns (23.222%)  route 0.719ns (76.778%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  RST_IN (IN)
                         net (fo=0)                   0.000     0.000    RST_IN
    M4                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  RST_IN_IBUF_inst/O
                         net (fo=84, routed)          0.719     0.891    Inst_controlador_delta/RST_IN_IBUF
    SLICE_X57Y11         LUT4 (Prop_lut4_I0_O)        0.046     0.937 r  Inst_controlador_delta/au1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.937    Inst_controlador_delta/au1[0]_i_1_n_0
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_5M_OUT_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_5MHz/inst/CLK_100M_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLK_5MHz/inst/CLK_100M_IN_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLK_5MHz/inst/CLK_5M_OUT_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLK_5MHz/inst/clkout1_buf/O
                         net (fo=239, routed)         0.837    -0.818    Inst_controlador_delta/CLK_5M_OUT
    SLICE_X57Y11         FDSE                                         r  Inst_controlador_delta/au1_reg[0]/C





