$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 1 % ld $end
  $var wire 8 & v [7:0] $end
  $var wire 8 ' count [7:0] $end
  $scope module counter $end
   $var wire 32 ( WIDTH [31:0] $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 1 % ld $end
   $var wire 8 & v [7:0] $end
   $var wire 8 ' count [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
0%
b00000000 &
b00000000 '
b00000000000000000000000000001000 (
#85
0#
#171
b00000001 '
#253
b00000010 '
#283
b00000011 '
#309
b00000100 '
#329
b00000101 '
