// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ==============================================================

// BUS_A
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : reserved
// 0x14 : Data signal of applist_base_addr
//        bit 31~0 - applist_base_addr[31:0] (Read/Write)
// 0x18 : reserved
// 0x1c : Data signal of outAppID
//        bit 31~0 - outAppID[31:0] (Read)
// 0x20 : reserved
// 0x24 : Data signal of outHWSW
//        bit 31~0 - outHWSW[31:0] (Read)
// 0x28 : reserved
// 0x2c : Data signal of outStateAddr
//        bit 31~0 - outStateAddr[31:0] (Read)
// 0x30 : reserved
// 0x34 : Data signal of outLogAddr
//        bit 31~0 - outLogAddr[31:0] (Read)
// 0x38 : reserved
// 0x3c : Data signal of outReadIndex
//        bit 31~0 - outReadIndex[31:0] (Read)
// 0x40 : reserved
// 0x44 : Data signal of inAppID
//        bit 31~0 - inAppID[31:0] (Read/Write)
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XCACHE_MODULE_BUS_A_ADDR_AP_CTRL                0x00
#define XCACHE_MODULE_BUS_A_ADDR_GIE                    0x04
#define XCACHE_MODULE_BUS_A_ADDR_IER                    0x08
#define XCACHE_MODULE_BUS_A_ADDR_ISR                    0x0c
#define XCACHE_MODULE_BUS_A_ADDR_APPLIST_BASE_ADDR_DATA 0x14
#define XCACHE_MODULE_BUS_A_BITS_APPLIST_BASE_ADDR_DATA 32
#define XCACHE_MODULE_BUS_A_ADDR_OUTAPPID_DATA          0x1c
#define XCACHE_MODULE_BUS_A_BITS_OUTAPPID_DATA          32
#define XCACHE_MODULE_BUS_A_ADDR_OUTHWSW_DATA           0x24
#define XCACHE_MODULE_BUS_A_BITS_OUTHWSW_DATA           32
#define XCACHE_MODULE_BUS_A_ADDR_OUTSTATEADDR_DATA      0x2c
#define XCACHE_MODULE_BUS_A_BITS_OUTSTATEADDR_DATA      32
#define XCACHE_MODULE_BUS_A_ADDR_OUTLOGADDR_DATA        0x34
#define XCACHE_MODULE_BUS_A_BITS_OUTLOGADDR_DATA        32
#define XCACHE_MODULE_BUS_A_ADDR_OUTREADINDEX_DATA      0x3c
#define XCACHE_MODULE_BUS_A_BITS_OUTREADINDEX_DATA      32
#define XCACHE_MODULE_BUS_A_ADDR_INAPPID_DATA           0x44
#define XCACHE_MODULE_BUS_A_BITS_INAPPID_DATA           32

