<stg><name>float64_div_Pipeline_VITIS_LOOP_602_1</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %zSig = alloca i32 1

]]></Node>
<StgValue><ssdm name="zSig"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %rem1_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rem1_4"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %rem0_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rem0_5"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %bSig_9_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bSig_9

]]></Node>
<StgValue><ssdm name="bSig_9_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %zSig_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %zSig_3

]]></Node>
<StgValue><ssdm name="zSig_3_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %rem1_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %rem1_3

]]></Node>
<StgValue><ssdm name="rem1_3_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %rem0_4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %rem0_4

]]></Node>
<StgValue><ssdm name="rem0_4_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %store_ln143 = store i64 %rem0_4_read, i64 %rem0_5

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %store_ln143 = store i64 %rem1_3_read, i64 %rem1_4

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %store_ln540 = store i64 %zSig_3_read, i64 %zSig

]]></Node>
<StgValue><ssdm name="store_ln540"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.cond:0 %rem0 = load i64 %rem0_5

]]></Node>
<StgValue><ssdm name="rem0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
while.cond:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %rem0, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:2 %br_ln602 = br i1 %tmp, void %while.end.exitStub, void %while.body

]]></Node>
<StgValue><ssdm name="br_ln602"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.body:0 %zSig_load = load i64 %zSig

]]></Node>
<StgValue><ssdm name="zSig_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.body:1 %rem1_4_load = load i64 %rem1_4

]]></Node>
<StgValue><ssdm name="rem1_4_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:4 %zSig_4 = add i64 %zSig_load, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="zSig_4"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:5 %z1 = add i64 %bSig_9_read, i64 %rem1_4_load

]]></Node>
<StgValue><ssdm name="z1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:6 %icmp_ln150 = icmp_ult  i64 %z1, i64 %rem1_4_load

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body:10 %store_ln143 = store i64 %z1, i64 %rem1_4

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body:11 %store_ln540 = store i64 %zSig_4, i64 %zSig

]]></Node>
<StgValue><ssdm name="store_ln540"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.end.exitStub:0 %zSig_load_1 = load i64 %zSig

]]></Node>
<StgValue><ssdm name="zSig_load_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.end.exitStub:1 %rem1_4_load_1 = load i64 %rem1_4

]]></Node>
<StgValue><ssdm name="rem1_4_load_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.end.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %rem1_4_out, i64 %rem1_4_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.end.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %zSig_out, i64 %zSig_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0">
<![CDATA[
while.end.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body:2 %specpipeline_ln604 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln604"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:3 %specloopname_ln602 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln602"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="1">
<![CDATA[
while.body:7 %zext_ln150 = zext i1 %icmp_ln150

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:8 %rem0_1 = add i64 %zext_ln150, i64 %rem0

]]></Node>
<StgValue><ssdm name="rem0_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body:9 %store_ln143 = store i64 %rem0_1, i64 %rem0_5

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
while.body:12 %br_ln602 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln602"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="47" name="rem0_4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rem0_4"/></StgValue>
</port>
<port id="48" name="rem1_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rem1_3"/></StgValue>
</port>
<port id="49" name="zSig_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zSig_3"/></StgValue>
</port>
<port id="50" name="bSig_9" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bSig_9"/></StgValue>
</port>
<port id="51" name="rem1_4_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="rem1_4_out"/></StgValue>
</port>
<port id="52" name="zSig_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="zSig_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="54" from="StgValue_53" to="zSig" fromId="53" toId="5">
</dataflow>
<dataflow id="55" from="StgValue_53" to="rem1_4" fromId="53" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_53" to="rem0_5" fromId="53" toId="7">
</dataflow>
<dataflow id="58" from="_ssdm_op_Read.ap_auto.i64" to="bSig_9_read" fromId="57" toId="8">
</dataflow>
<dataflow id="59" from="bSig_9" to="bSig_9_read" fromId="50" toId="8">
</dataflow>
<dataflow id="60" from="_ssdm_op_Read.ap_auto.i64" to="zSig_3_read" fromId="57" toId="9">
</dataflow>
<dataflow id="61" from="zSig_3" to="zSig_3_read" fromId="49" toId="9">
</dataflow>
<dataflow id="62" from="_ssdm_op_Read.ap_auto.i64" to="rem1_3_read" fromId="57" toId="10">
</dataflow>
<dataflow id="63" from="rem1_3" to="rem1_3_read" fromId="48" toId="10">
</dataflow>
<dataflow id="64" from="_ssdm_op_Read.ap_auto.i64" to="rem0_4_read" fromId="57" toId="11">
</dataflow>
<dataflow id="65" from="rem0_4" to="rem0_4_read" fromId="47" toId="11">
</dataflow>
<dataflow id="66" from="rem0_4_read" to="store_ln143" fromId="11" toId="12">
</dataflow>
<dataflow id="67" from="rem0_5" to="store_ln143" fromId="7" toId="12">
</dataflow>
<dataflow id="68" from="rem1_3_read" to="store_ln143" fromId="10" toId="13">
</dataflow>
<dataflow id="69" from="rem1_4" to="store_ln143" fromId="6" toId="13">
</dataflow>
<dataflow id="70" from="zSig_3_read" to="store_ln540" fromId="9" toId="14">
</dataflow>
<dataflow id="71" from="zSig" to="store_ln540" fromId="5" toId="14">
</dataflow>
<dataflow id="72" from="rem0_5" to="rem0" fromId="7" toId="16">
</dataflow>
<dataflow id="74" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="73" toId="17">
</dataflow>
<dataflow id="75" from="rem0" to="tmp" fromId="16" toId="17">
</dataflow>
<dataflow id="77" from="StgValue_76" to="tmp" fromId="76" toId="17">
</dataflow>
<dataflow id="78" from="tmp" to="br_ln602" fromId="17" toId="18">
</dataflow>
<dataflow id="79" from="zSig" to="zSig_load" fromId="5" toId="19">
</dataflow>
<dataflow id="80" from="rem1_4" to="rem1_4_load" fromId="6" toId="20">
</dataflow>
<dataflow id="81" from="zSig_load" to="zSig_4" fromId="19" toId="21">
</dataflow>
<dataflow id="83" from="StgValue_82" to="zSig_4" fromId="82" toId="21">
</dataflow>
<dataflow id="84" from="bSig_9_read" to="z1" fromId="8" toId="22">
</dataflow>
<dataflow id="85" from="rem1_4_load" to="z1" fromId="20" toId="22">
</dataflow>
<dataflow id="86" from="z1" to="icmp_ln150" fromId="22" toId="23">
</dataflow>
<dataflow id="87" from="rem1_4_load" to="icmp_ln150" fromId="20" toId="23">
</dataflow>
<dataflow id="88" from="z1" to="store_ln143" fromId="22" toId="24">
</dataflow>
<dataflow id="89" from="rem1_4" to="store_ln143" fromId="6" toId="24">
</dataflow>
<dataflow id="90" from="zSig_4" to="store_ln540" fromId="21" toId="25">
</dataflow>
<dataflow id="91" from="zSig" to="store_ln540" fromId="5" toId="25">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecPipeline" to="specpipeline_ln604" fromId="92" toId="26">
</dataflow>
<dataflow id="95" from="StgValue_94" to="specpipeline_ln604" fromId="94" toId="26">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specpipeline_ln604" fromId="96" toId="26">
</dataflow>
<dataflow id="98" from="StgValue_96" to="specpipeline_ln604" fromId="96" toId="26">
</dataflow>
<dataflow id="99" from="StgValue_96" to="specpipeline_ln604" fromId="96" toId="26">
</dataflow>
<dataflow id="101" from="empty_0" to="specpipeline_ln604" fromId="100" toId="26">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecLoopName" to="specloopname_ln602" fromId="102" toId="27">
</dataflow>
<dataflow id="105" from="empty_3" to="specloopname_ln602" fromId="104" toId="27">
</dataflow>
<dataflow id="106" from="icmp_ln150" to="zext_ln150" fromId="23" toId="28">
</dataflow>
<dataflow id="107" from="zext_ln150" to="rem0_1" fromId="28" toId="29">
</dataflow>
<dataflow id="108" from="rem0" to="rem0_1" fromId="16" toId="29">
</dataflow>
<dataflow id="109" from="rem0_1" to="store_ln143" fromId="29" toId="30">
</dataflow>
<dataflow id="110" from="rem0_5" to="store_ln143" fromId="7" toId="30">
</dataflow>
<dataflow id="111" from="zSig" to="zSig_load_1" fromId="5" toId="32">
</dataflow>
<dataflow id="112" from="rem1_4" to="rem1_4_load_1" fromId="6" toId="33">
</dataflow>
<dataflow id="114" from="_ssdm_op_Write.ap_auto.i64P0A" to="write_ln0" fromId="113" toId="34">
</dataflow>
<dataflow id="115" from="rem1_4_out" to="write_ln0" fromId="51" toId="34">
</dataflow>
<dataflow id="116" from="rem1_4_load_1" to="write_ln0" fromId="33" toId="34">
</dataflow>
<dataflow id="117" from="_ssdm_op_Write.ap_auto.i64P0A" to="write_ln0" fromId="113" toId="35">
</dataflow>
<dataflow id="118" from="zSig_out" to="write_ln0" fromId="52" toId="35">
</dataflow>
<dataflow id="119" from="zSig_load_1" to="write_ln0" fromId="32" toId="35">
</dataflow>
<dataflow id="120" from="tmp" to="StgValue_2" fromId="17" toId="2">
</dataflow>
</dataflows>


</stg>
