
*** Running vivado
    with args -log Kyber_Client.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Kyber_Client.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Kyber_Client.tcl -notrace
Command: link_design -top Kyber_Client -part xc7a12tcpg238-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6/fifo_generator_6.dcp' for cell 'DFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.dcp' for cell 'IFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.dcp' for cell 'OFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'hash/fifo0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'hash/fifo1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.dcp' for cell 'hash/fifo2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.dcp' for cell 'hash/fifo8'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ntt/RAM0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'ntt/RAM2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'ntt/RAM4'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_5/dist_mem_gen_5.dcp' for cell 'ntt/ROM0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_6/dist_mem_gen_6.dcp' for cell 'ntt/ROM1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_7/dist_mem_gen_7.dcp' for cell 'ntt/ROM2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_8/c_shift_ram_8.dcp' for cell 'ntt/S10'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_11/c_shift_ram_11.dcp' for cell 'ntt/S11'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_3/c_shift_ram_3.dcp' for cell 'ntt/S4'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_4/c_shift_ram_4.dcp' for cell 'ntt/S5'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_5/c_shift_ram_5.dcp' for cell 'ntt/S7'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_6/c_shift_ram_6.dcp' for cell 'ntt/S9'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'ntt/BU/M0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0.dcp' for cell 'ntt/BU/S0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_1/c_shift_ram_1.dcp' for cell 'ntt/BU/S2'
INFO: [Netlist 29-17] Analyzing 648 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a12tcpg238-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.xdc] for cell 'hash/fifo8/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.xdc] for cell 'hash/fifo8/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.xdc] for cell 'hash/fifo2/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.xdc] for cell 'hash/fifo2/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xdc] for cell 'IFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xdc] for cell 'IFIFO/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'OFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'OFIFO/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_4'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_5'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_5/fifo_generator_5.xdc will not be read for any cell of this module.
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'hash/fifo0/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'hash/fifo0/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'hash/fifo1/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'hash/fifo1/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6/fifo_generator_6.xdc] for cell 'DFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6/fifo_generator_6.xdc] for cell 'DFIFO/U0'
Parsing XDC File [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/constrs_1/imports/new/constr.xdc]
Finished Parsing XDC File [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/constrs_1/imports/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 279 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 261 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 12 instances

29 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 667.371 ; gain = 365.047
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.652 . Memory (MB): peak = 675.391 ; gain = 7.984
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14041f82c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.760 . Memory (MB): peak = 1187.105 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 6 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a7601d2d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.999 . Memory (MB): peak = 1187.105 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 9 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c367969d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1187.105 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 16 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c367969d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1187.105 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c367969d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1187.105 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1187.105 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c367969d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1187.105 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.432 | TNS=-3.742 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: bc5da0b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1421.715 ; gain = 0.000
Ending Power Optimization Task | Checksum: bc5da0b5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1421.715 ; gain = 234.609
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1421.715 ; gain = 754.344
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Kyber_Client_drc_opted.rpt -pb Kyber_Client_drc_opted.pb -rpx Kyber_Client_drc_opted.rpx
Command: report_drc -file Kyber_Client_drc_opted.rpt -pb Kyber_Client_drc_opted.pb -rpx Kyber_Client_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1421.715 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 873cea37

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1421.715 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cc8bcc34

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 179a067e2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 179a067e2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1421.715 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 179a067e2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17ab70a22

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17ab70a22

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 135168cc4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13786edc1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c26cc0e1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1c26cc0e1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 142e30e29

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: c3f54a75

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 13f186cc6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 13f186cc6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: de175e2a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1421.715 ; gain = 0.000
Phase 3 Detail Placement | Checksum: de175e2a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11bc89a7d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11bc89a7d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1421.715 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.280. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 109c11c3f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:54 . Memory (MB): peak = 1421.715 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 109c11c3f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:54 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 109c11c3f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:54 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 109c11c3f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:54 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13658f65d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:54 . Memory (MB): peak = 1421.715 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13658f65d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:54 . Memory (MB): peak = 1421.715 ; gain = 0.000
Ending Placer Task | Checksum: 11eccf937

Time (s): cpu = 00:01:03 ; elapsed = 00:00:54 . Memory (MB): peak = 1421.715 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1421.715 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.805 . Memory (MB): peak = 1421.715 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Kyber_Client_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1421.715 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Kyber_Client_utilization_placed.rpt -pb Kyber_Client_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1421.715 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -file Kyber_Client_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1421.715 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9381eaff ConstDB: 0 ShapeSum: 8b4b0e38 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ebfd9731

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1421.715 ; gain = 0.000
Post Restoration Checksum: NetGraph: 45df0de1 NumContArr: a61e8950 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ebfd9731

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ebfd9731

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ebfd9731

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1421.715 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16903ede4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1421.715 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=-0.204 | THS=-268.848|

Phase 2 Router Initialization | Checksum: 18d60cd5d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18ff695a6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1971
 Number of Nodes with overlaps = 227
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.072 | TNS=-0.664 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1172e489b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.328 | TNS=-16.360| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 28e7a248d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1421.715 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 28e7a248d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 254fe03dd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1421.715 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.059 | TNS=-0.135 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 19a10f2f6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19a10f2f6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1421.715 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 19a10f2f6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fccf0079

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.715 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.033 | TNS=-0.067 | WHS=-0.009 | THS=-0.009 |

Phase 6.1 Hold Fix Iter | Checksum: 1316eb359

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.715 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1b37cf2b8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.47526 %
  Global Horizontal Routing Utilization  = 13.0562 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
Phase 7 Route finalize | Checksum: 207b00a7d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 207b00a7d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2037cd1fb

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 1421.715 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1d0cc7264

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1421.715 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.033 | TNS=-0.067 | WHS=0.059  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d0cc7264

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1421.715 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1421.715 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 1421.715 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1421.715 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Kyber_Client_drc_routed.rpt -pb Kyber_Client_drc_routed.pb -rpx Kyber_Client_drc_routed.rpx
Command: report_drc -file Kyber_Client_drc_routed.rpt -pb Kyber_Client_drc_routed.pb -rpx Kyber_Client_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Kyber_Client_methodology_drc_routed.rpt -pb Kyber_Client_methodology_drc_routed.pb -rpx Kyber_Client_methodology_drc_routed.rpx
Command: report_methodology -file Kyber_Client_methodology_drc_routed.rpt -pb Kyber_Client_methodology_drc_routed.pb -rpx Kyber_Client_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Kyber_Client_power_routed.rpt -pb Kyber_Client_power_summary_routed.pb -rpx Kyber_Client_power_routed.rpx
Command: report_power -file Kyber_Client_power_routed.rpt -pb Kyber_Client_power_summary_routed.pb -rpx Kyber_Client_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
99 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Kyber_Client_route_status.rpt -pb Kyber_Client_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file Kyber_Client_timing_summary_routed.rpt -warn_on_violation  -rpx Kyber_Client_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Kyber_Client_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Kyber_Client_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Fri Jan  8 02:03:41 2021...

*** Running vivado
    with args -log Kyber_Client.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Kyber_Client.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Kyber_Client.tcl -notrace
Command: link_design -top Kyber_Client -part xc7a12tcpg238-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6_1/fifo_generator_6.dcp' for cell 'DFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.dcp' for cell 'IFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.dcp' for cell 'OFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'hash/fifo0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'hash/fifo1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.dcp' for cell 'hash/fifo2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.dcp' for cell 'hash/fifo8'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ntt/RAM0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'ntt/RAM2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'ntt/RAM4'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_5/dist_mem_gen_5.dcp' for cell 'ntt/ROM0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_6/dist_mem_gen_6.dcp' for cell 'ntt/ROM1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_7/dist_mem_gen_7.dcp' for cell 'ntt/ROM2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_8/c_shift_ram_8.dcp' for cell 'ntt/S10'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_11/c_shift_ram_11.dcp' for cell 'ntt/S11'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_3/c_shift_ram_3.dcp' for cell 'ntt/S4'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_4/c_shift_ram_4.dcp' for cell 'ntt/S5'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_5/c_shift_ram_5.dcp' for cell 'ntt/S7'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_6/c_shift_ram_6.dcp' for cell 'ntt/S9'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'ntt/BU/M0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0.dcp' for cell 'ntt/BU/S0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_1/c_shift_ram_1.dcp' for cell 'ntt/BU/S2'
INFO: [Netlist 29-17] Analyzing 561 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a12tcpg238-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.xdc] for cell 'hash/fifo8/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.xdc] for cell 'hash/fifo8/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.xdc] for cell 'hash/fifo2/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.xdc] for cell 'hash/fifo2/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xdc] for cell 'IFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xdc] for cell 'IFIFO/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'OFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'OFIFO/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_4'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_5'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_5/fifo_generator_5.xdc will not be read for any cell of this module.
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'hash/fifo0/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'hash/fifo0/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'hash/fifo1/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'hash/fifo1/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6_1/fifo_generator_6.xdc] for cell 'DFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6_1/fifo_generator_6.xdc] for cell 'DFIFO/U0'
Parsing XDC File [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/constrs_1/imports/new/constr.xdc]
Finished Parsing XDC File [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/constrs_1/imports/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 215 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 197 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 12 instances

29 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 666.625 ; gain = 364.164
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.710 . Memory (MB): peak = 673.711 ; gain = 7.055
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d23c3c9c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.745 . Memory (MB): peak = 1178.301 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 6 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12f63fdd7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.982 . Memory (MB): peak = 1178.301 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 9 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a2929d16

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1178.301 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 16 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a2929d16

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1178.301 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a2929d16

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1178.301 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1178.301 ; gain = 0.000
Ending Logic Optimization Task | Checksum: a2929d16

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1178.301 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.543 | TNS=-12.315 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 1c29bf3ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1411.336 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c29bf3ba

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1411.336 ; gain = 233.035
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1411.336 ; gain = 744.711
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Kyber_Client_drc_opted.rpt -pb Kyber_Client_drc_opted.pb -rpx Kyber_Client_drc_opted.rpx
Command: report_drc -file Kyber_Client_drc_opted.rpt -pb Kyber_Client_drc_opted.pb -rpx Kyber_Client_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1411.336 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ebea1805

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1411.336 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 142e1e0a6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 160cc3881

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 160cc3881

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1411.336 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 160cc3881

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 194521267

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 194521267

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f121ff43

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d3ccc1a3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c1133c1a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1c1133c1a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1637fcf41

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 2677e2720

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 207b826c8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 207b826c8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1cff37e92

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1411.336 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1cff37e92

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cae1dcf8

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cae1dcf8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1411.336 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.544. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 28916acec

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1411.336 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 28916acec

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 28916acec

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 28916acec

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1be54ce61

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1411.336 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1be54ce61

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1411.336 ; gain = 0.000
Ending Placer Task | Checksum: fb7d5845

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1411.336 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 1411.336 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.817 . Memory (MB): peak = 1411.336 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Kyber_Client_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1411.336 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Kyber_Client_utilization_placed.rpt -pb Kyber_Client_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1411.336 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -file Kyber_Client_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1411.336 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d070eb71 ConstDB: 0 ShapeSum: 2b0c6cd4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: aa0cb491

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1411.336 ; gain = 0.000
Post Restoration Checksum: NetGraph: 8a034cea NumContArr: 200967a7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: aa0cb491

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: aa0cb491

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: aa0cb491

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1411.336 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2233b969a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1411.336 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.553 | TNS=-7.804 | WHS=-0.242 | THS=-222.771|

Phase 2 Router Initialization | Checksum: 21e130d3c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1dcb58840

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1886
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.350 | TNS=-13.758| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14cd3fa22

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.214 | TNS=-2.576 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17838db56

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.185 | TNS=-0.879 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 155a081e4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 1411.336 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 155a081e4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 145bdf5d3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1411.336 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.178 | TNS=-0.351 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: f0033733

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f0033733

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1411.336 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: f0033733

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e55adf81

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1411.336 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.178 | TNS=-0.351 | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1691bac3c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1411.336 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1691bac3c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.24814 %
  Global Horizontal Routing Utilization  = 11.8233 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 79.2793%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.
Phase 7 Route finalize | Checksum: 16df6f7f5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16df6f7f5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ee592959

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1411.336 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.178 | TNS=-0.351 | WHS=0.033  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1ee592959

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1411.336 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1411.336 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 1411.336 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1411.336 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Kyber_Client_drc_routed.rpt -pb Kyber_Client_drc_routed.pb -rpx Kyber_Client_drc_routed.rpx
Command: report_drc -file Kyber_Client_drc_routed.rpt -pb Kyber_Client_drc_routed.pb -rpx Kyber_Client_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Kyber_Client_methodology_drc_routed.rpt -pb Kyber_Client_methodology_drc_routed.pb -rpx Kyber_Client_methodology_drc_routed.rpx
Command: report_methodology -file Kyber_Client_methodology_drc_routed.rpt -pb Kyber_Client_methodology_drc_routed.pb -rpx Kyber_Client_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Kyber_Client_power_routed.rpt -pb Kyber_Client_power_summary_routed.pb -rpx Kyber_Client_power_routed.rpx
Command: report_power -file Kyber_Client_power_routed.rpt -pb Kyber_Client_power_summary_routed.pb -rpx Kyber_Client_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
100 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Kyber_Client_route_status.rpt -pb Kyber_Client_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file Kyber_Client_timing_summary_routed.rpt -warn_on_violation  -rpx Kyber_Client_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Kyber_Client_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Kyber_Client_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Fri Jan  8 17:21:26 2021...

*** Running vivado
    with args -log Kyber_Client.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Kyber_Client.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Kyber_Client.tcl -notrace
Command: link_design -top Kyber_Client -part xc7a12tcpg238-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6_1/fifo_generator_6.dcp' for cell 'DFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.dcp' for cell 'IFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.dcp' for cell 'OFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'hash/fifo0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'hash/fifo1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.dcp' for cell 'hash/fifo2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.dcp' for cell 'hash/fifo8'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ntt/RAM0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'ntt/RAM2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'ntt/RAM4'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_5/dist_mem_gen_5.dcp' for cell 'ntt/ROM0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_6/dist_mem_gen_6.dcp' for cell 'ntt/ROM1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_7/dist_mem_gen_7.dcp' for cell 'ntt/ROM2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_8/c_shift_ram_8.dcp' for cell 'ntt/S10'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_11/c_shift_ram_11.dcp' for cell 'ntt/S11'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_3/c_shift_ram_3.dcp' for cell 'ntt/S4'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_4/c_shift_ram_4.dcp' for cell 'ntt/S5'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_5/c_shift_ram_5.dcp' for cell 'ntt/S7'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_6/c_shift_ram_6.dcp' for cell 'ntt/S9'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'ntt/BU/M0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0.dcp' for cell 'ntt/BU/S0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_1/c_shift_ram_1.dcp' for cell 'ntt/BU/S2'
INFO: [Netlist 29-17] Analyzing 561 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a12tcpg238-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.xdc] for cell 'hash/fifo8/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.xdc] for cell 'hash/fifo8/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.xdc] for cell 'hash/fifo2/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.xdc] for cell 'hash/fifo2/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xdc] for cell 'IFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xdc] for cell 'IFIFO/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'OFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'OFIFO/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_4'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_5'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_5/fifo_generator_5.xdc will not be read for any cell of this module.
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'hash/fifo0/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'hash/fifo0/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'hash/fifo1/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'hash/fifo1/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6_1/fifo_generator_6.xdc] for cell 'DFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6_1/fifo_generator_6.xdc] for cell 'DFIFO/U0'
Parsing XDC File [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/constrs_1/imports/new/constr.xdc]
Finished Parsing XDC File [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/constrs_1/imports/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 215 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 197 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 12 instances

29 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 667.414 ; gain = 364.797
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.695 . Memory (MB): peak = 671.270 ; gain = 3.816
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d23c3c9c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.758 . Memory (MB): peak = 1178.285 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 6 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12f63fdd7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.991 . Memory (MB): peak = 1178.285 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 9 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a2929d16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1178.285 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 16 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a2929d16

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1178.285 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a2929d16

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1178.285 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1178.285 ; gain = 0.000
Ending Logic Optimization Task | Checksum: a2929d16

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1178.285 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.443 | TNS=-8.491 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 1c29bf3ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1411.098 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c29bf3ba

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1411.098 ; gain = 232.813
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1411.098 ; gain = 743.684
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Kyber_Client_drc_opted.rpt -pb Kyber_Client_drc_opted.pb -rpx Kyber_Client_drc_opted.rpx
Command: report_drc -file Kyber_Client_drc_opted.rpt -pb Kyber_Client_drc_opted.pb -rpx Kyber_Client_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1411.098 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ebea1805

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1411.098 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 168ff47cb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 190592c2b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 190592c2b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1411.098 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 190592c2b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1741b97c9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1741b97c9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 136b57568

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16aa5e3cc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19c50debe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 19c50debe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 186cc335e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 117e5993e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 12616e2f9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 12616e2f9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1e2947060

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1411.098 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e2947060

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fbe41dc2

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: fbe41dc2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1411.098 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.484. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 101389659

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1411.098 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 101389659

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 101389659

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 101389659

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: ec54d900

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1411.098 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ec54d900

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1411.098 ; gain = 0.000
Ending Placer Task | Checksum: 7b33a49b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1411.098 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1411.098 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.900 . Memory (MB): peak = 1411.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Kyber_Client_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1411.098 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Kyber_Client_utilization_placed.rpt -pb Kyber_Client_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1411.098 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -file Kyber_Client_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1411.098 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 56b0ce21 ConstDB: 0 ShapeSum: 2482d67a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14bac27a7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1411.098 ; gain = 0.000
Post Restoration Checksum: NetGraph: 5625cae4 NumContArr: f5865cc3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14bac27a7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14bac27a7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14bac27a7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1411.098 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 167e78a10

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1411.098 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.493 | TNS=-4.415 | WHS=-0.184 | THS=-177.561|

Phase 2 Router Initialization | Checksum: 1c8b6e461

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12a92b974

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1756
 Number of Nodes with overlaps = 167
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.236 | TNS=-11.174| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e702d8ed

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 225
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.300 | TNS=-32.964| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a4d2dcd6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1411.098 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1a4d2dcd6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 104e0a51f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1411.098 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.236 | TNS=-9.887 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: f408aa6b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f408aa6b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1411.098 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: f408aa6b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 7c5e2eb3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1411.098 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.232 | TNS=-8.727 | WHS=-0.027 | THS=-0.027 |

Phase 6.1 Hold Fix Iter | Checksum: 13d0903c2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1411.098 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1773f4c75

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.3033 %
  Global Horizontal Routing Utilization  = 12.5939 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1d53e9d4f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d53e9d4f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2095dd3b5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1411.098 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 14b9cfb22

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 1411.098 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.232 | TNS=-8.727 | WHS=0.067  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 14b9cfb22

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 1411.098 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 1411.098 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1411.098 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1411.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Kyber_Client_drc_routed.rpt -pb Kyber_Client_drc_routed.pb -rpx Kyber_Client_drc_routed.rpx
Command: report_drc -file Kyber_Client_drc_routed.rpt -pb Kyber_Client_drc_routed.pb -rpx Kyber_Client_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Kyber_Client_methodology_drc_routed.rpt -pb Kyber_Client_methodology_drc_routed.pb -rpx Kyber_Client_methodology_drc_routed.rpx
Command: report_methodology -file Kyber_Client_methodology_drc_routed.rpt -pb Kyber_Client_methodology_drc_routed.pb -rpx Kyber_Client_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Kyber_Client_power_routed.rpt -pb Kyber_Client_power_summary_routed.pb -rpx Kyber_Client_power_routed.rpx
Command: report_power -file Kyber_Client_power_routed.rpt -pb Kyber_Client_power_summary_routed.pb -rpx Kyber_Client_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
99 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Kyber_Client_route_status.rpt -pb Kyber_Client_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file Kyber_Client_timing_summary_routed.rpt -warn_on_violation  -rpx Kyber_Client_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Kyber_Client_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Kyber_Client_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Fri Jan  8 17:27:15 2021...

*** Running vivado
    with args -log Kyber_Client.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Kyber_Client.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Kyber_Client.tcl -notrace
Command: link_design -top Kyber_Client -part xc7a12tcpg238-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6_1/fifo_generator_6.dcp' for cell 'DFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.dcp' for cell 'IFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.dcp' for cell 'OFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'hash/fifo0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'hash/fifo1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.dcp' for cell 'hash/fifo2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.dcp' for cell 'hash/fifo8'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ntt/RAM0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'ntt/RAM2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'ntt/RAM4'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_5/dist_mem_gen_5.dcp' for cell 'ntt/ROM0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_6/dist_mem_gen_6.dcp' for cell 'ntt/ROM1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_7/dist_mem_gen_7.dcp' for cell 'ntt/ROM2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_8/c_shift_ram_8.dcp' for cell 'ntt/S10'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_11/c_shift_ram_11.dcp' for cell 'ntt/S11'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_3/c_shift_ram_3.dcp' for cell 'ntt/S4'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_4/c_shift_ram_4.dcp' for cell 'ntt/S5'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_5/c_shift_ram_5.dcp' for cell 'ntt/S7'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_6/c_shift_ram_6.dcp' for cell 'ntt/S9'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'ntt/BU/M0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0.dcp' for cell 'ntt/BU/S0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_1/c_shift_ram_1.dcp' for cell 'ntt/BU/S2'
INFO: [Netlist 29-17] Analyzing 648 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a12tcpg238-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6_1/fifo_generator_6.xdc] for cell 'DFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6_1/fifo_generator_6.xdc] for cell 'DFIFO/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.xdc] for cell 'hash/fifo8/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.xdc] for cell 'hash/fifo8/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.xdc] for cell 'hash/fifo2/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.xdc] for cell 'hash/fifo2/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xdc] for cell 'IFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xdc] for cell 'IFIFO/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'OFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'OFIFO/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_4'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_5'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_5/fifo_generator_5.xdc will not be read for any cell of this module.
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'hash/fifo0/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'hash/fifo0/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'hash/fifo1/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'hash/fifo1/U0'
Parsing XDC File [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/constrs_1/imports/new/constr.xdc]
Finished Parsing XDC File [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/constrs_1/imports/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 279 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 261 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 12 instances

29 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 667.523 ; gain = 366.051
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.707 . Memory (MB): peak = 671.910 ; gain = 4.348
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f2473d5d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.836 . Memory (MB): peak = 1185.750 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 6 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18764937d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1185.750 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 9 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c2652065

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1185.750 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 16 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c2652065

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1185.750 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c2652065

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1185.750 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1185.750 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c2652065

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1185.750 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.432 | TNS=-3.742 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: bfd7f0c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1422.598 ; gain = 0.000
Ending Power Optimization Task | Checksum: bfd7f0c0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1422.598 ; gain = 236.848
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1422.598 ; gain = 755.074
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Kyber_Client_drc_opted.rpt -pb Kyber_Client_drc_opted.pb -rpx Kyber_Client_drc_opted.rpx
Command: report_drc -file Kyber_Client_drc_opted.rpt -pb Kyber_Client_drc_opted.pb -rpx Kyber_Client_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1422.598 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 873cea37

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1422.598 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cc8bcc34

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 179a067e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 179a067e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1422.598 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 179a067e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17ab70a22

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17ab70a22

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 135168cc4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13786edc1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c26cc0e1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1c26cc0e1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 142e30e29

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: c3f54a75

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 13f186cc6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 13f186cc6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: de175e2a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1422.598 ; gain = 0.000
Phase 3 Detail Placement | Checksum: de175e2a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11bc89a7d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11bc89a7d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1422.598 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.280. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 109c11c3f

Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 1422.598 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 109c11c3f

Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 109c11c3f

Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 109c11c3f

Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13658f65d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 1422.598 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13658f65d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 1422.598 ; gain = 0.000
Ending Placer Task | Checksum: 11eccf937

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 1422.598 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:58 . Memory (MB): peak = 1422.598 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.818 . Memory (MB): peak = 1422.598 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Kyber_Client_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1422.598 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Kyber_Client_utilization_placed.rpt -pb Kyber_Client_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1422.598 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -file Kyber_Client_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1422.598 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9381eaff ConstDB: 0 ShapeSum: 8b4b0e38 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ebfd9731

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1422.598 ; gain = 0.000
Post Restoration Checksum: NetGraph: 45df0de1 NumContArr: a61e8950 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ebfd9731

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ebfd9731

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ebfd9731

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1422.598 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16903ede4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1422.598 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=-0.204 | THS=-268.848|

Phase 2 Router Initialization | Checksum: 18d60cd5d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18ff695a6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1971
 Number of Nodes with overlaps = 227
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.072 | TNS=-0.664 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1172e489b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.328 | TNS=-16.360| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 28e7a248d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1422.598 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 28e7a248d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 254fe03dd

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1422.598 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.059 | TNS=-0.135 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 19a10f2f6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19a10f2f6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1422.598 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 19a10f2f6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fccf0079

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1422.598 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.033 | TNS=-0.067 | WHS=-0.009 | THS=-0.009 |

Phase 6.1 Hold Fix Iter | Checksum: 1316eb359

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1422.598 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1b37cf2b8

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.47526 %
  Global Horizontal Routing Utilization  = 13.0562 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
Phase 7 Route finalize | Checksum: 207b00a7d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 207b00a7d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2037cd1fb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1422.598 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1d0cc7264

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1422.598 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.033 | TNS=-0.067 | WHS=0.059  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d0cc7264

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1422.598 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1422.598 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 1422.598 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1422.598 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Kyber_Client_drc_routed.rpt -pb Kyber_Client_drc_routed.pb -rpx Kyber_Client_drc_routed.rpx
Command: report_drc -file Kyber_Client_drc_routed.rpt -pb Kyber_Client_drc_routed.pb -rpx Kyber_Client_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Kyber_Client_methodology_drc_routed.rpt -pb Kyber_Client_methodology_drc_routed.pb -rpx Kyber_Client_methodology_drc_routed.rpx
Command: report_methodology -file Kyber_Client_methodology_drc_routed.rpt -pb Kyber_Client_methodology_drc_routed.pb -rpx Kyber_Client_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Kyber_Client_power_routed.rpt -pb Kyber_Client_power_summary_routed.pb -rpx Kyber_Client_power_routed.rpx
Command: report_power -file Kyber_Client_power_routed.rpt -pb Kyber_Client_power_summary_routed.pb -rpx Kyber_Client_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
99 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Kyber_Client_route_status.rpt -pb Kyber_Client_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file Kyber_Client_timing_summary_routed.rpt -warn_on_violation  -rpx Kyber_Client_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Kyber_Client_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Kyber_Client_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Fri Jan  8 17:35:32 2021...

*** Running vivado
    with args -log Kyber_Client.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Kyber_Client.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Kyber_Client.tcl -notrace
Command: link_design -top Kyber_Client -part xc7a12tcpg238-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6_1/fifo_generator_6.dcp' for cell 'DFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.dcp' for cell 'IFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.dcp' for cell 'OFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'hash/fifo0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'hash/fifo1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.dcp' for cell 'hash/fifo2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.dcp' for cell 'hash/fifo8'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ntt/RAM0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'ntt/RAM2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'ntt/RAM4'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_5/dist_mem_gen_5.dcp' for cell 'ntt/ROM0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_6/dist_mem_gen_6.dcp' for cell 'ntt/ROM1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_7/dist_mem_gen_7.dcp' for cell 'ntt/ROM2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_8/c_shift_ram_8.dcp' for cell 'ntt/S10'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_11/c_shift_ram_11.dcp' for cell 'ntt/S11'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_3/c_shift_ram_3.dcp' for cell 'ntt/S4'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_4/c_shift_ram_4.dcp' for cell 'ntt/S5'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_5/c_shift_ram_5.dcp' for cell 'ntt/S7'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_6/c_shift_ram_6.dcp' for cell 'ntt/S9'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'ntt/BU/M0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0.dcp' for cell 'ntt/BU/S0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_1/c_shift_ram_1.dcp' for cell 'ntt/BU/S2'
INFO: [Netlist 29-17] Analyzing 648 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a12tcpg238-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6_1/fifo_generator_6.xdc] for cell 'DFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6_1/fifo_generator_6.xdc] for cell 'DFIFO/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.xdc] for cell 'hash/fifo8/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.xdc] for cell 'hash/fifo8/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.xdc] for cell 'hash/fifo2/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.xdc] for cell 'hash/fifo2/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xdc] for cell 'IFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xdc] for cell 'IFIFO/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'OFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'OFIFO/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_4'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_5'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_5/fifo_generator_5.xdc will not be read for any cell of this module.
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'hash/fifo0/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'hash/fifo0/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'hash/fifo1/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'hash/fifo1/U0'
Parsing XDC File [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/constrs_1/imports/new/constr.xdc]
Finished Parsing XDC File [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/constrs_1/imports/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 279 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 261 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 12 instances

29 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 667.508 ; gain = 367.391
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.680 . Memory (MB): peak = 674.160 ; gain = 6.613
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1789f5585

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.798 . Memory (MB): peak = 1185.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 6 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1398f2228

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1185.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 9 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a57c2dd5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1185.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 16 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a57c2dd5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1185.449 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a57c2dd5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1185.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1185.449 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a57c2dd5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1185.449 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.432 | TNS=-3.742 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 158c29d34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1420.480 ; gain = 0.000
Ending Power Optimization Task | Checksum: 158c29d34

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1420.480 ; gain = 235.031
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1420.480 ; gain = 752.973
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Kyber_Client_drc_opted.rpt -pb Kyber_Client_drc_opted.pb -rpx Kyber_Client_drc_opted.rpx
Command: report_drc -file Kyber_Client_drc_opted.rpt -pb Kyber_Client_drc_opted.pb -rpx Kyber_Client_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1420.480 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 873cea37

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1420.480 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cc8bcc34

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 179a067e2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 179a067e2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1420.480 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 179a067e2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17ab70a22

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17ab70a22

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 135168cc4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13786edc1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c26cc0e1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1c26cc0e1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 142e30e29

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: c3f54a75

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 13f186cc6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 13f186cc6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: de175e2a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1420.480 ; gain = 0.000
Phase 3 Detail Placement | Checksum: de175e2a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11bc89a7d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11bc89a7d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1420.480 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.280. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 109c11c3f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 1420.480 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 109c11c3f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 109c11c3f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 109c11c3f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13658f65d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 1420.480 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13658f65d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:59 . Memory (MB): peak = 1420.480 ; gain = 0.000
Ending Placer Task | Checksum: 11eccf937

Time (s): cpu = 00:01:08 ; elapsed = 00:00:59 . Memory (MB): peak = 1420.480 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:00 . Memory (MB): peak = 1420.480 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.955 . Memory (MB): peak = 1420.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Kyber_Client_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1420.480 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Kyber_Client_utilization_placed.rpt -pb Kyber_Client_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1420.480 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -file Kyber_Client_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1420.480 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9381eaff ConstDB: 0 ShapeSum: 8b4b0e38 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ebfd9731

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1420.480 ; gain = 0.000
Post Restoration Checksum: NetGraph: 45df0de1 NumContArr: a61e8950 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ebfd9731

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ebfd9731

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ebfd9731

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1420.480 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16903ede4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1420.480 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=-0.204 | THS=-268.848|

Phase 2 Router Initialization | Checksum: 18d60cd5d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18ff695a6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1971
 Number of Nodes with overlaps = 227
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.072 | TNS=-0.664 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1172e489b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.328 | TNS=-16.360| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 28e7a248d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1420.480 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 28e7a248d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 254fe03dd

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1420.480 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.059 | TNS=-0.135 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 19a10f2f6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19a10f2f6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1420.480 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 19a10f2f6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fccf0079

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1420.480 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.033 | TNS=-0.067 | WHS=-0.009 | THS=-0.009 |

Phase 6.1 Hold Fix Iter | Checksum: 1316eb359

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1420.480 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1b37cf2b8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.47526 %
  Global Horizontal Routing Utilization  = 13.0562 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
Phase 7 Route finalize | Checksum: 207b00a7d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 207b00a7d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2037cd1fb

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 1420.480 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1d0cc7264

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 1420.480 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.033 | TNS=-0.067 | WHS=0.059  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d0cc7264

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 1420.480 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 1420.480 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 1420.480 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1420.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Kyber_Client_drc_routed.rpt -pb Kyber_Client_drc_routed.pb -rpx Kyber_Client_drc_routed.rpx
Command: report_drc -file Kyber_Client_drc_routed.rpt -pb Kyber_Client_drc_routed.pb -rpx Kyber_Client_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Kyber_Client_methodology_drc_routed.rpt -pb Kyber_Client_methodology_drc_routed.pb -rpx Kyber_Client_methodology_drc_routed.rpx
Command: report_methodology -file Kyber_Client_methodology_drc_routed.rpt -pb Kyber_Client_methodology_drc_routed.pb -rpx Kyber_Client_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Kyber_Client_power_routed.rpt -pb Kyber_Client_power_summary_routed.pb -rpx Kyber_Client_power_routed.rpx
Command: report_power -file Kyber_Client_power_routed.rpt -pb Kyber_Client_power_summary_routed.pb -rpx Kyber_Client_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
99 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Kyber_Client_route_status.rpt -pb Kyber_Client_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file Kyber_Client_timing_summary_routed.rpt -warn_on_violation  -rpx Kyber_Client_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Kyber_Client_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Kyber_Client_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Jan  9 12:31:18 2021...

*** Running vivado
    with args -log pattern.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pattern.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pattern.tcl -notrace
Command: link_design -top pattern -part xc7a12tcpg238-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a12tcpg238-1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_6'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6_1/fifo_generator_6.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_8'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_7'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_2'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_3'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_4'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_5'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_5/fifo_generator_5.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_0'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_1'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc will not be read for any cell of this module.
Parsing XDC File [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/constrs_1/imports/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/constrs_1/imports/new/constr.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/constrs_1/imports/new/constr.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/constrs_1/imports/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 10 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 597.582 ; gain = 298.316
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.802 . Memory (MB): peak = 611.730 ; gain = 14.109
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f28cf8f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1157.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f28cf8f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1157.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f28cf8f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1157.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f28cf8f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1157.863 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f28cf8f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1157.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1157.863 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f28cf8f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1157.863 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f28cf8f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1157.863 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1157.863 ; gain = 560.281
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/pattern_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pattern_drc_opted.rpt -pb Kyber_Client_drc_opted.pb -rpx Kyber_Client_drc_opted.rpx
Command: report_drc -file pattern_drc_opted.rpt -pb Kyber_Client_drc_opted.pb -rpx Kyber_Client_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/pattern_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1157.863 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2123a342

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1157.863 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1157.863 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-415] IO Placement failed due to overutilization. This design contains 223 I/O ports
 while the target  device: 7a12t package: cpg238, contains only 112 available user I/O. The target device has 112 usable I/O pins of which 0 are already occupied by user-locked I/Os.
 To rectify this issue:
 1. Ensure you are targeting the correct device and package.  Select a larger device or different package if necessary.
 2. Check the top-level ports of the design to ensure the correct number of ports are specified.
 3. Consider design changes to reduce the number of I/Os necessary.
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Place 30-68] Instance endp_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[10]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[11]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[12]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[13]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[14]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[15]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[16]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[17]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[18]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[19]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[20]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[21]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[22]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[23]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[24]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[25]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[26]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[27]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[28]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[29]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[2]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[30]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[31]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[32]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[33]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[34]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[35]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[36]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[37]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[38]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[39]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[3]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[40]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[41]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[42]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[43]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[44]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[45]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[46]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[47]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[48]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[49]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[4]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[50]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[51]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[52]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[53]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[54]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[55]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[56]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[57]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[58]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[59]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[5]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[60]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[61]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[62]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[63]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[64]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[65]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[66]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[67]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[68]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[69]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[6]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[70]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[71]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[72]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[7]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[8]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance endp_OBUF[9]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[10]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[11]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[12]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[13]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[14]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[15]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[16]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[17]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[18]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[19]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[20]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[21]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[22]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[23]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[24]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[25]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[26]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[27]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[28]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[29]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[2]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[30]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[31]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[32]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance eta3_OBUF[33]_inst (OBUF) is not placed
INFO: [Common 17-14] Message 'Place 30-68' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2123a342

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.758 . Memory (MB): peak = 1157.863 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2123a342

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.767 . Memory (MB): peak = 1157.863 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 2123a342

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.776 . Memory (MB): peak = 1157.863 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 10 Critical Warnings and 103 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Sun Jan 10 00:08:51 2021...

*** Running vivado
    with args -log Kyber_Client.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Kyber_Client.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Kyber_Client.tcl -notrace
Command: link_design -top Kyber_Client -part xc7a12tcpg238-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6_1/fifo_generator_6.dcp' for cell 'DFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.dcp' for cell 'IFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.dcp' for cell 'OFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'hash/fifo0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'hash/fifo1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.dcp' for cell 'hash/fifo2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.dcp' for cell 'hash/fifo8'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ntt/RAM0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'ntt/RAM2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'ntt/RAM4'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_5/dist_mem_gen_5.dcp' for cell 'ntt/ROM0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_6/dist_mem_gen_6.dcp' for cell 'ntt/ROM1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_7/dist_mem_gen_7.dcp' for cell 'ntt/ROM2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_8/c_shift_ram_8.dcp' for cell 'ntt/S10'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_11/c_shift_ram_11.dcp' for cell 'ntt/S11'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_3/c_shift_ram_3.dcp' for cell 'ntt/S4'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_4/c_shift_ram_4.dcp' for cell 'ntt/S5'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_5/c_shift_ram_5.dcp' for cell 'ntt/S7'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_6/c_shift_ram_6.dcp' for cell 'ntt/S9'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'ntt/BU/M0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0.dcp' for cell 'ntt/BU/S0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_1/c_shift_ram_1.dcp' for cell 'ntt/BU/S2'
INFO: [Netlist 29-17] Analyzing 648 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a12tcpg238-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6_1/fifo_generator_6.xdc] for cell 'DFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6_1/fifo_generator_6.xdc] for cell 'DFIFO/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.xdc] for cell 'hash/fifo8/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.xdc] for cell 'hash/fifo8/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.xdc] for cell 'hash/fifo2/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.xdc] for cell 'hash/fifo2/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xdc] for cell 'IFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xdc] for cell 'IFIFO/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'OFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'OFIFO/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_4'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_5'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_5/fifo_generator_5.xdc will not be read for any cell of this module.
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'hash/fifo0/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'hash/fifo0/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'hash/fifo1/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'hash/fifo1/U0'
Parsing XDC File [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/constrs_1/imports/new/constr.xdc]
Finished Parsing XDC File [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/constrs_1/imports/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 279 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 261 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 12 instances

29 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 665.727 ; gain = 365.410
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.725 . Memory (MB): peak = 675.047 ; gain = 9.281
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1789f5585

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.782 . Memory (MB): peak = 1183.219 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 6 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1398f2228

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1183.219 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 9 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a57c2dd5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1183.219 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 16 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a57c2dd5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1183.219 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a57c2dd5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1183.219 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1183.219 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a57c2dd5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1183.219 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.432 | TNS=-3.742 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 158c29d34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1418.766 ; gain = 0.000
Ending Power Optimization Task | Checksum: 158c29d34

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1418.766 ; gain = 235.547
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1418.766 ; gain = 753.039
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Kyber_Client_drc_opted.rpt -pb Kyber_Client_drc_opted.pb -rpx Kyber_Client_drc_opted.rpx
Command: report_drc -file Kyber_Client_drc_opted.rpt -pb Kyber_Client_drc_opted.pb -rpx Kyber_Client_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1418.766 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 873cea37

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1418.766 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cc8bcc34

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 179a067e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 179a067e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1418.766 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 179a067e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17ab70a22

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17ab70a22

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 135168cc4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13786edc1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c26cc0e1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1c26cc0e1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 142e30e29

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: c3f54a75

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 13f186cc6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 13f186cc6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: de175e2a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1418.766 ; gain = 0.000
Phase 3 Detail Placement | Checksum: de175e2a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11bc89a7d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11bc89a7d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1418.766 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.280. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 109c11c3f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1418.766 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 109c11c3f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 109c11c3f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 109c11c3f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13658f65d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 1418.766 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13658f65d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 1418.766 ; gain = 0.000
Ending Placer Task | Checksum: 11eccf937

Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 1418.766 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:57 . Memory (MB): peak = 1418.766 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.898 . Memory (MB): peak = 1418.766 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Kyber_Client_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1418.766 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Kyber_Client_utilization_placed.rpt -pb Kyber_Client_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1418.766 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -file Kyber_Client_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1418.766 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9381eaff ConstDB: 0 ShapeSum: 8b4b0e38 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ebfd9731

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1418.766 ; gain = 0.000
Post Restoration Checksum: NetGraph: 45df0de1 NumContArr: a61e8950 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ebfd9731

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ebfd9731

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ebfd9731

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1418.766 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16903ede4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1418.766 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=-0.204 | THS=-268.848|

Phase 2 Router Initialization | Checksum: 18d60cd5d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18ff695a6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1971
 Number of Nodes with overlaps = 227
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.072 | TNS=-0.664 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1172e489b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.328 | TNS=-16.360| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 28e7a248d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1418.766 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 28e7a248d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 254fe03dd

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1418.766 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.059 | TNS=-0.135 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 19a10f2f6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19a10f2f6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1418.766 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 19a10f2f6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fccf0079

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1418.766 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.033 | TNS=-0.067 | WHS=-0.009 | THS=-0.009 |

Phase 6.1 Hold Fix Iter | Checksum: 1316eb359

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1418.766 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1b37cf2b8

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.47526 %
  Global Horizontal Routing Utilization  = 13.0562 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
Phase 7 Route finalize | Checksum: 207b00a7d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 207b00a7d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2037cd1fb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1418.766 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1d0cc7264

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1418.766 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.033 | TNS=-0.067 | WHS=0.059  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d0cc7264

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1418.766 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1418.766 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 1418.766 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1418.766 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Kyber_Client_drc_routed.rpt -pb Kyber_Client_drc_routed.pb -rpx Kyber_Client_drc_routed.rpx
Command: report_drc -file Kyber_Client_drc_routed.rpt -pb Kyber_Client_drc_routed.pb -rpx Kyber_Client_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Kyber_Client_methodology_drc_routed.rpt -pb Kyber_Client_methodology_drc_routed.pb -rpx Kyber_Client_methodology_drc_routed.rpx
Command: report_methodology -file Kyber_Client_methodology_drc_routed.rpt -pb Kyber_Client_methodology_drc_routed.pb -rpx Kyber_Client_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Kyber_Client_power_routed.rpt -pb Kyber_Client_power_summary_routed.pb -rpx Kyber_Client_power_routed.rpx
Command: report_power -file Kyber_Client_power_routed.rpt -pb Kyber_Client_power_summary_routed.pb -rpx Kyber_Client_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
99 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Kyber_Client_route_status.rpt -pb Kyber_Client_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file Kyber_Client_timing_summary_routed.rpt -warn_on_violation  -rpx Kyber_Client_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Kyber_Client_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Kyber_Client_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Jan 10 00:15:01 2021...

*** Running vivado
    with args -log Kyber_Client.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Kyber_Client.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Kyber_Client.tcl -notrace
Command: link_design -top Kyber_Client -part xc7a12tcpg238-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6_1/fifo_generator_6.dcp' for cell 'DFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.dcp' for cell 'IFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.dcp' for cell 'OFIFO'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'hash/fifo0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'hash/fifo1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.dcp' for cell 'hash/fifo2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.dcp' for cell 'hash/fifo8'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ntt/RAM0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'ntt/RAM2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'ntt/RAM4'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_5/dist_mem_gen_5.dcp' for cell 'ntt/ROM0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_6/dist_mem_gen_6.dcp' for cell 'ntt/ROM1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/dist_mem_gen_7/dist_mem_gen_7.dcp' for cell 'ntt/ROM2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_8/c_shift_ram_8.dcp' for cell 'ntt/S10'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_11/c_shift_ram_11.dcp' for cell 'ntt/S11'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_3/c_shift_ram_3.dcp' for cell 'ntt/S4'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_4/c_shift_ram_4.dcp' for cell 'ntt/S5'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_5/c_shift_ram_5.dcp' for cell 'ntt/S7'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_6/c_shift_ram_6.dcp' for cell 'ntt/S9'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'ntt/BU/M0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0.dcp' for cell 'ntt/BU/S0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/c_shift_ram_1/c_shift_ram_1.dcp' for cell 'ntt/BU/S2'
INFO: [Netlist 29-17] Analyzing 648 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a12tcpg238-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6_1/fifo_generator_6.xdc] for cell 'DFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_6_1/fifo_generator_6.xdc] for cell 'DFIFO/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.xdc] for cell 'hash/fifo8/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_8/fifo_generator_8.xdc] for cell 'hash/fifo8/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.xdc] for cell 'hash/fifo2/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_7/fifo_generator_7.xdc] for cell 'hash/fifo2/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xdc] for cell 'IFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xdc] for cell 'IFIFO/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'OFIFO/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'OFIFO/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_4'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_generator_5'. The XDC file e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_5/fifo_generator_5.xdc will not be read for any cell of this module.
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'hash/fifo0/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'hash/fifo0/U0'
Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'hash/fifo1/U0'
Finished Parsing XDC File [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'hash/fifo1/U0'
Parsing XDC File [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/constrs_1/imports/new/constr.xdc]
Finished Parsing XDC File [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/constrs_1/imports/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 279 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 261 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 12 instances

29 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 666.422 ; gain = 367.242
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.818 . Memory (MB): peak = 670.922 ; gain = 4.465
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1789f5585

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.889 . Memory (MB): peak = 1183.586 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 6 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1398f2228

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1183.586 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 9 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a57c2dd5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1183.586 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 16 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a57c2dd5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1183.586 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a57c2dd5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1183.586 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1183.586 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a57c2dd5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1183.586 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.432 | TNS=-3.742 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 158c29d34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1419.590 ; gain = 0.000
Ending Power Optimization Task | Checksum: 158c29d34

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1419.590 ; gain = 236.004
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1419.590 ; gain = 753.168
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Kyber_Client_drc_opted.rpt -pb Kyber_Client_drc_opted.pb -rpx Kyber_Client_drc_opted.rpx
Command: report_drc -file Kyber_Client_drc_opted.rpt -pb Kyber_Client_drc_opted.pb -rpx Kyber_Client_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1419.590 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 873cea37

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1419.590 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cc8bcc34

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 179a067e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 179a067e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1419.590 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 179a067e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17ab70a22

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17ab70a22

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 135168cc4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13786edc1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c26cc0e1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1c26cc0e1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 142e30e29

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: c3f54a75

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 13f186cc6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 13f186cc6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: de175e2a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1419.590 ; gain = 0.000
Phase 3 Detail Placement | Checksum: de175e2a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11bc89a7d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11bc89a7d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1419.590 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.280. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 109c11c3f

Time (s): cpu = 00:01:09 ; elapsed = 00:00:59 . Memory (MB): peak = 1419.590 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 109c11c3f

Time (s): cpu = 00:01:09 ; elapsed = 00:00:59 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 109c11c3f

Time (s): cpu = 00:01:09 ; elapsed = 00:00:59 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 109c11c3f

Time (s): cpu = 00:01:09 ; elapsed = 00:00:59 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13658f65d

Time (s): cpu = 00:01:09 ; elapsed = 00:01:00 . Memory (MB): peak = 1419.590 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13658f65d

Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1419.590 ; gain = 0.000
Ending Placer Task | Checksum: 11eccf937

Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1419.590 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:01 . Memory (MB): peak = 1419.590 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.896 . Memory (MB): peak = 1419.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Kyber_Client_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1419.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Kyber_Client_utilization_placed.rpt -pb Kyber_Client_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1419.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -file Kyber_Client_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1419.590 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9381eaff ConstDB: 0 ShapeSum: 8b4b0e38 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ebfd9731

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1419.590 ; gain = 0.000
Post Restoration Checksum: NetGraph: 45df0de1 NumContArr: a61e8950 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ebfd9731

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ebfd9731

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ebfd9731

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1419.590 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16903ede4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1419.590 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=-0.204 | THS=-268.848|

Phase 2 Router Initialization | Checksum: 18d60cd5d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18ff695a6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1971
 Number of Nodes with overlaps = 227
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.072 | TNS=-0.664 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1172e489b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.328 | TNS=-16.360| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 28e7a248d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1419.590 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 28e7a248d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 254fe03dd

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 1419.590 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.059 | TNS=-0.135 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 19a10f2f6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19a10f2f6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 1419.590 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 19a10f2f6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fccf0079

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 1419.590 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.033 | TNS=-0.067 | WHS=-0.009 | THS=-0.009 |

Phase 6.1 Hold Fix Iter | Checksum: 1316eb359

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 1419.590 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1b37cf2b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.47526 %
  Global Horizontal Routing Utilization  = 13.0562 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
Phase 7 Route finalize | Checksum: 207b00a7d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 207b00a7d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2037cd1fb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 1419.590 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1d0cc7264

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 1419.590 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.033 | TNS=-0.067 | WHS=0.059  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d0cc7264

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 1419.590 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 1419.590 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1419.590 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1419.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Kyber_Client_drc_routed.rpt -pb Kyber_Client_drc_routed.pb -rpx Kyber_Client_drc_routed.rpx
Command: report_drc -file Kyber_Client_drc_routed.rpt -pb Kyber_Client_drc_routed.pb -rpx Kyber_Client_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Kyber_Client_methodology_drc_routed.rpt -pb Kyber_Client_methodology_drc_routed.pb -rpx Kyber_Client_methodology_drc_routed.rpx
Command: report_methodology -file Kyber_Client_methodology_drc_routed.rpt -pb Kyber_Client_methodology_drc_routed.pb -rpx Kyber_Client_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Vivado_projects/Crystals-kyber/Crystals-kyber.runs/impl_2/Kyber_Client_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Kyber_Client_power_routed.rpt -pb Kyber_Client_power_summary_routed.pb -rpx Kyber_Client_power_routed.rpx
Command: report_power -file Kyber_Client_power_routed.rpt -pb Kyber_Client_power_summary_routed.pb -rpx Kyber_Client_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
99 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Kyber_Client_route_status.rpt -pb Kyber_Client_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file Kyber_Client_timing_summary_routed.rpt -warn_on_violation  -rpx Kyber_Client_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Kyber_Client_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Kyber_Client_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Jan 10 01:43:56 2021...
