

================================================================
== Vitis HLS Report for 'crc24a'
================================================================
* Date:           Mon Jun 19 16:50:00 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        a9crc
* Solution:       solution_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.157 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      105|      136|  1.050 us|  1.360 us|  106|  137|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_446  |crc24a_Pipeline_VITIS_LOOP_16_1  |       10|       10|   0.100 us|  0.100 us|   10|   10|       no|
        |grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460  |crc24a_Pipeline_VITIS_LOOP_34_2  |       26|       26|   0.260 us|  0.260 us|   26|   26|       no|
        |grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488  |crc24a_Pipeline_VITIS_LOOP_41_3  |       10|       10|   0.100 us|  0.100 us|   10|   10|       no|
        |grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556  |crc24a_Pipeline_VITIS_LOOP_53_5  |        3|       34|  30.000 ns|  0.340 us|    3|   34|       no|
        |grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594  |crc24a_Pipeline_VITIS_LOOP_63_6  |       26|       26|   0.260 us|  0.260 us|   26|   26|       no|
        |grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656  |crc24a_Pipeline_VITIS_LOOP_70_7  |       26|       26|   0.260 us|  0.260 us|   26|   26|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      10|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     139|    1519|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     132|    -|
|Register         |        -|     -|      69|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     208|    1661|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_446  |crc24a_Pipeline_VITIS_LOOP_16_1  |        0|   0|  14|   48|    0|
    |grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460  |crc24a_Pipeline_VITIS_LOOP_34_2  |        0|   0|   8|   50|    0|
    |grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488  |crc24a_Pipeline_VITIS_LOOP_41_3  |        0|   0|  38|  762|    0|
    |grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556  |crc24a_Pipeline_VITIS_LOOP_53_5  |        0|   0|   9|  235|    0|
    |grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594  |crc24a_Pipeline_VITIS_LOOP_63_6  |        0|   0|  31|  213|    0|
    |grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656  |crc24a_Pipeline_VITIS_LOOP_70_7  |        0|   0|  39|  211|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |Total                                       |                                 |        0|   0| 139| 1519|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |and_ln53_fu_952_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state11                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state15                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  10|           5|           5|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |a_TDATA_blk_n         |   9|          2|    1|          2|
    |ap_NS_fsm             |  65|         16|    1|         16|
    |c_TDATA_blk_n         |   9|          2|    1|          2|
    |c_TDATA_int_regslice  |  26|          5|    8|         40|
    |last_TDATA            |  14|          3|    8|         24|
    |last_TDATA_blk_n      |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 132|         30|   20|         86|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |and_ln53_reg_1840                                        |   1|   0|    1|          0|
    |ap_CS_fsm                                                |  15|   0|   15|          0|
    |conv3_i_15211762_loc_fu_172                              |   1|   0|    1|          0|
    |conv3_i_15351765_loc_fu_176                              |   1|   0|    1|          0|
    |conv3_i_15491768_loc_fu_180                              |   1|   0|    1|          0|
    |conv3_i_15631771_loc_fu_184                              |   1|   0|    1|          0|
    |conv3_i_15771774_loc_fu_188                              |   1|   0|    1|          0|
    |conv3_i_66181777_loc_fu_192                              |   1|   0|    1|          0|
    |d_V_reg_1634                                             |   8|   0|    8|          0|
    |grp_crc24a_Pipeline_VITIS_LOOP_16_1_fu_446_ap_start_reg  |   1|   0|    1|          0|
    |grp_crc24a_Pipeline_VITIS_LOOP_34_2_fu_460_ap_start_reg  |   1|   0|    1|          0|
    |grp_crc24a_Pipeline_VITIS_LOOP_41_3_fu_488_ap_start_reg  |   1|   0|    1|          0|
    |grp_crc24a_Pipeline_VITIS_LOOP_53_5_fu_556_ap_start_reg  |   1|   0|    1|          0|
    |grp_crc24a_Pipeline_VITIS_LOOP_63_6_fu_594_ap_start_reg  |   1|   0|    1|          0|
    |grp_crc24a_Pipeline_VITIS_LOOP_70_7_fu_656_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln53_loc_fu_160                                     |   1|   0|    1|          0|
    |lhs_V_10_loc_fu_272                                      |   1|   0|    1|          0|
    |lhs_V_11_loc_fu_276                                      |   1|   0|    1|          0|
    |lhs_V_12_loc_fu_284                                      |   1|   0|    1|          0|
    |lhs_V_13_loc_fu_288                                      |   1|   0|    1|          0|
    |lhs_V_1_loc_fu_196                                       |   1|   0|    1|          0|
    |lhs_V_2_loc_fu_216                                       |   1|   0|    1|          0|
    |lhs_V_3_loc_fu_220                                       |   1|   0|    1|          0|
    |lhs_V_4_loc_fu_232                                       |   1|   0|    1|          0|
    |lhs_V_5_loc_fu_244                                       |   1|   0|    1|          0|
    |lhs_V_6_loc_fu_248                                       |   1|   0|    1|          0|
    |lhs_V_7_loc_fu_260                                       |   1|   0|    1|          0|
    |lhs_V_8_loc_fu_264                                       |   1|   0|    1|          0|
    |lhs_V_9_loc_fu_268                                       |   1|   0|    1|          0|
    |mux_case_01759_loc_fu_168                                |   1|   0|    1|          0|
    |mux_case_106111789_loc_fu_208                            |   1|   0|    1|          0|
    |mux_case_116121792_loc_fu_212                            |   1|   0|    1|          0|
    |mux_case_147111801_loc_fu_224                            |   1|   0|    1|          0|
    |mux_case_158061804_loc_fu_228                            |   1|   0|    1|          0|
    |mux_case_178081810_loc_fu_236                            |   1|   0|    1|          0|
    |mux_case_189031813_loc_fu_240                            |   1|   0|    1|          0|
    |mux_case_2110021822_loc_fu_252                           |   1|   0|    1|          0|
    |mux_case_2210971825_loc_fu_256                           |   1|   0|    1|          0|
    |mux_case_2814871843_loc_fu_280                           |   1|   0|    1|          0|
    |mux_case_3146316811852_loc_fu_292                        |   1|   0|    1|          0|
    |mux_case_85171783_loc_fu_200                             |   1|   0|    1|          0|
    |mux_case_96101786_loc_fu_204                             |   1|   0|    1|          0|
    |startIdx_loc_fu_164                                      |   5|   0|    5|          0|
    |targetBlock_reg_1832                                     |   1|   0|    1|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  69|   0|   69|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_rst_n     |   in|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|        crc24a|  return value|
|a_TDATA      |   in|    8|        axis|             a|       pointer|
|a_TVALID     |   in|    1|        axis|             a|       pointer|
|a_TREADY     |  out|    1|        axis|             a|       pointer|
|c_TDATA      |  out|    8|        axis|             c|       pointer|
|c_TVALID     |  out|    1|        axis|             c|       pointer|
|c_TREADY     |   in|    1|        axis|             c|       pointer|
|last_TDATA   |  out|    8|        axis|          last|       pointer|
|last_TVALID  |  out|    1|        axis|          last|       pointer|
|last_TREADY  |   in|    1|        axis|          last|       pointer|
+-------------+-----+-----+------------+--------------+--------------+

