[2025-09-17 18:38:58] START suite=cs trace=cloud9_phase3_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3051879 heartbeat IPC: 3.277 cumulative IPC: 3.277 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5683590 heartbeat IPC: 3.8 cumulative IPC: 3.519 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5683590 cumulative IPC: 3.519 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5683590 cumulative IPC: 3.519 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22975403 heartbeat IPC: 0.5783 cumulative IPC: 0.5783 (Simulation time: 00 hr 02 min 53 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 38704371 heartbeat IPC: 0.6358 cumulative IPC: 0.6057 (Simulation time: 00 hr 04 min 29 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 55143133 heartbeat IPC: 0.6083 cumulative IPC: 0.6066 (Simulation time: 00 hr 06 min 06 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 72601730 heartbeat IPC: 0.5728 cumulative IPC: 0.5977 (Simulation time: 00 hr 07 min 30 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 88263729 heartbeat IPC: 0.6385 cumulative IPC: 0.6055 (Simulation time: 00 hr 08 min 46 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 102594908 heartbeat IPC: 0.6978 cumulative IPC: 0.6191 (Simulation time: 00 hr 10 min 01 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 111347143 heartbeat IPC: 1.143 cumulative IPC: 0.6625 (Simulation time: 00 hr 10 min 55 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000013 cycles: 119884063 heartbeat IPC: 1.171 cumulative IPC: 0.7005 (Simulation time: 00 hr 11 min 55 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 136642988 heartbeat IPC: 0.5967 cumulative IPC: 0.6872 (Simulation time: 00 hr 13 min 29 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 145072300 cumulative IPC: 0.6893 (Simulation time: 00 hr 14 min 46 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 145072300 cumulative IPC: 0.6893 (Simulation time: 00 hr 14 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6893 instructions: 100000003 cycles: 145072300
CPU 0 Branch Prediction Accuracy: 95.73% MPKI: 0.9747 Average ROB Occupancy at Mispredict: 1753
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.8263
BRANCH_INDIRECT: 0.1462
BRANCH_CONDITIONAL: 0.00214
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1041197
LQ_STALL: 9025
SQ_STALL: 56814


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 147.52298
REPLAY_LOAD: 85.91152
NON_REPLAY_LOAD: 66.20777

== Total ==
ADDR_TRANS: 330599
REPLAY_LOAD: 410743
NON_REPLAY_LOAD: 299855

== Counts ==
ADDR_TRANS: 2241
REPLAY_LOAD: 4781
NON_REPLAY_LOAD: 4529

cpu0->cpu0_STLB TOTAL        ACCESS:     842392 HIT:     746829 MISS:      95563 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     842392 HIT:     746829 MISS:      95563 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 196.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2548921 HIT:    1645396 MISS:     903525 MSHR_MERGE:       8504
cpu0->cpu0_L2C LOAD         ACCESS:    1048597 HIT:     430559 MISS:     618038 MSHR_MERGE:        949
cpu0->cpu0_L2C RFO          ACCESS:     247719 HIT:     184586 MISS:      63133 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     204966 HIT:     154011 MISS:      50955 MSHR_MERGE:       7555
cpu0->cpu0_L2C WRITE        ACCESS:     854273 HIT:     853924 MISS:        349 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     193366 HIT:      22316 MISS:     171050 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     139562 ISSUED:     139562 USEFUL:      31629 USELESS:       3470
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 95.89 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3061589 HIT:    3004559 MISS:      57030 MSHR_MERGE:      16137
cpu0->cpu0_L1I LOAD         ACCESS:    3061589 HIT:    3004559 MISS:      57030 MSHR_MERGE:      16137
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 29.94 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20919244 HIT:   18581290 MISS:    2337954 MSHR_MERGE:     823756
cpu0->cpu0_L1D LOAD         ACCESS:   13200792 HIT:   11875603 MISS:    1325189 MSHR_MERGE:     317485
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     278093 HIT:     201562 MISS:      76531 MSHR_MERGE:      11126
cpu0->cpu0_L1D WRITE        ACCESS:    7236507 HIT:    6494165 MISS:     742342 MSHR_MERGE:     494619
cpu0->cpu0_L1D TRANSLATION  ACCESS:     203852 HIT:       9960 MISS:     193892 MSHR_MERGE:        526
cpu0->cpu0_L1D PREFETCH REQUESTED:     286840 ISSUED:     278093 USEFUL:      58528 USELESS:       6666
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 65.87 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2546775 HIT:    2527361 MISS:      19414 MSHR_MERGE:       8318
cpu0->cpu0_ITLB LOAD         ACCESS:    2546775 HIT:    2527361 MISS:      19414 MSHR_MERGE:       8318
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 27.65 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   20198901 HIT:   19247791 MISS:     951110 MSHR_MERGE:     119814
cpu0->cpu0_DTLB LOAD         ACCESS:   20198901 HIT:   19247791 MISS:     951110 MSHR_MERGE:     119814
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 27.03 cycles
cpu0->LLC TOTAL        ACCESS:    1415102 HIT:     729004 MISS:     686098 MSHR_MERGE:        518
cpu0->LLC LOAD         ACCESS:     617089 HIT:     128288 MISS:     488801 MSHR_MERGE:        202
cpu0->LLC RFO          ACCESS:      63133 HIT:      21220 MISS:      41913 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      43400 HIT:       8753 MISS:      34647 MSHR_MERGE:        316
cpu0->LLC WRITE        ACCESS:     520430 HIT:     516569 MISS:       3861 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     171050 HIT:      54174 MISS:     116876 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 97.57 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4888
  ROW_BUFFER_MISS:     676825
  AVG DBUS CONGESTED CYCLE: 9.143
Channel 0 WQ ROW_BUFFER_HIT:     102799
  ROW_BUFFER_MISS:     335552
  FULL:          0
Channel 0 REFRESHES ISSUED:      12089

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       155819       162036        56026       204668
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           80         2286         5115         8919
  STLB miss resolved @ L2C                0          400         3111         5210        14541
  STLB miss resolved @ LLC                0          201         3869        10646        34410
  STLB miss resolved @ MEM                0          137        10388        36778        86293

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              12727          171         3319           69          475
---------------------------------------------------------------
  STLB miss resolved @ L1D               10            4            7            8          184
  STLB miss resolved @ L2C                7            1            6            5           57
  STLB miss resolved @ LLC               13            0            3            9           58
  STLB miss resolved @ MEM               70            0           14           14         1044
[2025-09-17 18:53:44] END   suite=cs trace=cloud9_phase3_core0 (rc=0)
