// Seed: 1437212174
module module_0 (
    output supply0 id_0,
    input wire id_1,
    output wor id_2,
    input tri0 id_3,
    output wire id_4,
    input tri id_5,
    input wire id_6,
    input tri id_7,
    output wor id_8,
    output supply0 id_9,
    input supply0 id_10,
    output supply1 id_11,
    output supply1 id_12,
    output wire id_13,
    input tri0 id_14
);
  assign id_12 = id_3;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd36
) (
    input tri id_0,
    output wor id_1,
    inout supply0 id_2
    , id_15,
    output supply1 id_3,
    input wand id_4,
    input supply0 id_5,
    output supply0 id_6,
    input uwire id_7,
    output wand id_8,
    input tri id_9,
    output supply1 id_10,
    input wand id_11,
    input wand id_12,
    input tri0 _id_13
);
  final $unsigned(54);
  ;
  wire [id_13  ?  1 : 1 : id_13] \id_16 ;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_10,
      id_4,
      id_2,
      id_4,
      id_7,
      id_4,
      id_10,
      id_1,
      id_9,
      id_1,
      id_1,
      id_8,
      id_4
  );
endmodule
