0.7
2020.2
May 21 2025
22:59:56
/home/grey/Documents/2025/software projects/DigilentArty_PMOD-OLED-bitmap/DigilentArty_PMOD-OLED-bitmap.sim/sim_1/impl/func/xsim/tb_top_func_impl.v,1750737437,verilog,,,,Delay;OledInit;OledUser;PmodOLEDCtrl;SpiCtrl;SpiCtrl_0;blk_mem_gen_generic_cstr;blk_mem_gen_prim_width;blk_mem_gen_prim_wrapper_init;blk_mem_gen_top;blk_mem_gen_v8_4_11;blk_mem_gen_v8_4_11_synth;clk_wiz_0;clk_wiz_0_clk_wiz;clkdiv_1Hz;clkdiv_1MHz;clkdiv_1kHz;fpga_top;glbl;mem_oled_char_lib,,uvm,../../../../../../../../Xilinx-Vivado/2025.1/data/rsb/busdef;../../../../../DigilentArty_PMOD-OLED-bitmap.ip_user_files/ipstatic,,,,,
/home/grey/Documents/2025/software projects/DigilentArty_PMOD-OLED-bitmap/DigilentArty_PMOD-OLED-bitmap.srcs/sources_1/new/tb_top.sv,1750635991,systemVerilog,,,,tb_top,,uvm,../../../../../../../../Xilinx-Vivado/2025.1/data/rsb/busdef;../../../../../DigilentArty_PMOD-OLED-bitmap.ip_user_files/ipstatic,,,,,
