$date
	Mon Nov 24 22:08:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_second_largest $end
$var wire 32 ! d_out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # d_in [31:0] $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 32 % d_in [31:0] $end
$var wire 1 $ reset $end
$var parameter 32 & N $end
$var reg 32 ' d_out [31:0] $end
$var reg 32 ( max1 [31:0] $end
$var reg 32 ) max2 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 &
$end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 %
0$
b0 #
0"
b0 !
$end
#5
1"
#10
0"
#12
b101 #
b101 %
1$
#15
b101 !
b101 '
b101 (
1"
#20
0"
#22
b1 #
b1 %
#25
b1 )
1"
#30
0"
#32
b1010 #
b1010 %
#35
b1010 !
b1010 '
b1010 (
b101 )
1"
#40
0"
#42
b111 #
b111 %
#45
b111 )
1"
#50
0"
#52
b1010 #
b1010 %
#55
b1010 )
1"
#60
0"
#62
b11 #
b11 %
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#92
