Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    DESKTOP-2I5LM3P
Date:        Wed Jan 20 13:14:36 2021
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch Practica_Final_Aldair_Rene_impl1_synplify.tcl
ProductType: synplify_pro




log file: "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\Practica_Final_Aldair_Rene_impl1.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Wed Jan 20 13:14:37 2021

Return Code: 0
Run Time:00h:00m:01s
log file: "D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\Practica_Final_Aldair_Rene_impl1.srr"
Running: impl1 in foreground

Running proj_1|impl1

Running Flow: compile (Compile) on proj_1|impl1
# Wed Jan 20 13:14:37 2021

Running Flow: compile_flow (Compile Process) on proj_1|impl1
# Wed Jan 20 13:14:37 2021

Running: compiler (Compile Input) on proj_1|impl1
# Wed Jan 20 13:14:37 2021
Copied D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\synwork\Practica_Final_Aldair_Rene_impl1_comp.srs to D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\Practica_Final_Aldair_Rene_impl1.srs

compiler completed
# Wed Jan 20 13:14:41 2021

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Wed Jan 20 13:14:41 2021

multi_srs_gen completed
# Wed Jan 20 13:14:41 2021

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\synwork\Practica_Final_Aldair_Rene_impl1_mult.srs to D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\Practica_Final_Aldair_Rene_impl1.srs
Copied D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\Practica_Final_Aldair_Rene_impl1.srr to D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\Practica_Final_Aldair_Rene_impl1.srf
Complete: Compile Process on proj_1|impl1

Running: premap (Premap) on proj_1|impl1
# Wed Jan 20 13:14:41 2021

premap completed with warnings
# Wed Jan 20 13:14:44 2021

Return Code: 1
Run Time:00h:00m:03s
Complete: Compile on proj_1|impl1

Running Flow: map (Map) on proj_1|impl1
# Wed Jan 20 13:14:44 2021

Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Wed Jan 20 13:14:44 2021
Copied D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\synwork\Practica_Final_Aldair_Rene_impl1_m.srm to D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\Practica_Final_Aldair_Rene_impl1.srm

fpga_mapper completed with warnings
# Wed Jan 20 13:14:48 2021

Return Code: 1
Run Time:00h:00m:04s
Complete: Map on proj_1|impl1
Copied D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\Practica_Final_Aldair_Rene_impl1.srr to D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\Practica_Final_Aldair_Rene_impl1.srf
Complete: Logic Synthesis on proj_1|impl1
TCL script complete: "Practica_Final_Aldair_Rene_impl1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\proj_1.prj
batch mode default:no
