
stm32_h7_reto_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b800  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000704  0800baa0  0800baa0  0000caa0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c1a4  0800c1a4  0000e2c8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c1a4  0800c1a4  0000d1a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c1ac  0800c1ac  0000e2c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c1ac  0800c1ac  0000d1ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c1b0  0800c1b0  0000d1b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002c8  24000000  0800c1b4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000042c  240002c8  0800c47c  0000e2c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240006f4  0800c47c  0000e6f4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000e2c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019f99  00000000  00000000  0000e2f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c1b  00000000  00000000  0002828f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001470  00000000  00000000  0002aeb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000101c  00000000  00000000  0002c320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c80e  00000000  00000000  0002d33c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a51e  00000000  00000000  00069b4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00191f0e  00000000  00000000  00084068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00215f76  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006680  00000000  00000000  00215fbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  0021c63c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240002c8 	.word	0x240002c8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800ba88 	.word	0x0800ba88

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240002cc 	.word	0x240002cc
 80002dc:	0800ba88 	.word	0x0800ba88

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006c0:	4b49      	ldr	r3, [pc, #292]	@ (80007e8 <SystemInit+0x12c>)
 80006c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006c6:	4a48      	ldr	r2, [pc, #288]	@ (80007e8 <SystemInit+0x12c>)
 80006c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006d0:	4b45      	ldr	r3, [pc, #276]	@ (80007e8 <SystemInit+0x12c>)
 80006d2:	691b      	ldr	r3, [r3, #16]
 80006d4:	4a44      	ldr	r2, [pc, #272]	@ (80007e8 <SystemInit+0x12c>)
 80006d6:	f043 0310 	orr.w	r3, r3, #16
 80006da:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006dc:	4b43      	ldr	r3, [pc, #268]	@ (80007ec <SystemInit+0x130>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f003 030f 	and.w	r3, r3, #15
 80006e4:	2b06      	cmp	r3, #6
 80006e6:	d807      	bhi.n	80006f8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e8:	4b40      	ldr	r3, [pc, #256]	@ (80007ec <SystemInit+0x130>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f023 030f 	bic.w	r3, r3, #15
 80006f0:	4a3e      	ldr	r2, [pc, #248]	@ (80007ec <SystemInit+0x130>)
 80006f2:	f043 0307 	orr.w	r3, r3, #7
 80006f6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006f8:	4b3d      	ldr	r3, [pc, #244]	@ (80007f0 <SystemInit+0x134>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a3c      	ldr	r2, [pc, #240]	@ (80007f0 <SystemInit+0x134>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000704:	4b3a      	ldr	r3, [pc, #232]	@ (80007f0 <SystemInit+0x134>)
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800070a:	4b39      	ldr	r3, [pc, #228]	@ (80007f0 <SystemInit+0x134>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	4938      	ldr	r1, [pc, #224]	@ (80007f0 <SystemInit+0x134>)
 8000710:	4b38      	ldr	r3, [pc, #224]	@ (80007f4 <SystemInit+0x138>)
 8000712:	4013      	ands	r3, r2
 8000714:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000716:	4b35      	ldr	r3, [pc, #212]	@ (80007ec <SystemInit+0x130>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f003 0308 	and.w	r3, r3, #8
 800071e:	2b00      	cmp	r3, #0
 8000720:	d007      	beq.n	8000732 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000722:	4b32      	ldr	r3, [pc, #200]	@ (80007ec <SystemInit+0x130>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f023 030f 	bic.w	r3, r3, #15
 800072a:	4a30      	ldr	r2, [pc, #192]	@ (80007ec <SystemInit+0x130>)
 800072c:	f043 0307 	orr.w	r3, r3, #7
 8000730:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000732:	4b2f      	ldr	r3, [pc, #188]	@ (80007f0 <SystemInit+0x134>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000738:	4b2d      	ldr	r3, [pc, #180]	@ (80007f0 <SystemInit+0x134>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800073e:	4b2c      	ldr	r3, [pc, #176]	@ (80007f0 <SystemInit+0x134>)
 8000740:	2200      	movs	r2, #0
 8000742:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000744:	4b2a      	ldr	r3, [pc, #168]	@ (80007f0 <SystemInit+0x134>)
 8000746:	4a2c      	ldr	r2, [pc, #176]	@ (80007f8 <SystemInit+0x13c>)
 8000748:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800074a:	4b29      	ldr	r3, [pc, #164]	@ (80007f0 <SystemInit+0x134>)
 800074c:	4a2b      	ldr	r2, [pc, #172]	@ (80007fc <SystemInit+0x140>)
 800074e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000750:	4b27      	ldr	r3, [pc, #156]	@ (80007f0 <SystemInit+0x134>)
 8000752:	4a2b      	ldr	r2, [pc, #172]	@ (8000800 <SystemInit+0x144>)
 8000754:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000756:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <SystemInit+0x134>)
 8000758:	2200      	movs	r2, #0
 800075a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800075c:	4b24      	ldr	r3, [pc, #144]	@ (80007f0 <SystemInit+0x134>)
 800075e:	4a28      	ldr	r2, [pc, #160]	@ (8000800 <SystemInit+0x144>)
 8000760:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000762:	4b23      	ldr	r3, [pc, #140]	@ (80007f0 <SystemInit+0x134>)
 8000764:	2200      	movs	r2, #0
 8000766:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000768:	4b21      	ldr	r3, [pc, #132]	@ (80007f0 <SystemInit+0x134>)
 800076a:	4a25      	ldr	r2, [pc, #148]	@ (8000800 <SystemInit+0x144>)
 800076c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800076e:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <SystemInit+0x134>)
 8000770:	2200      	movs	r2, #0
 8000772:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000774:	4b1e      	ldr	r3, [pc, #120]	@ (80007f0 <SystemInit+0x134>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a1d      	ldr	r2, [pc, #116]	@ (80007f0 <SystemInit+0x134>)
 800077a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800077e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000780:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <SystemInit+0x134>)
 8000782:	2200      	movs	r2, #0
 8000784:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000786:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <SystemInit+0x148>)
 8000788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800078a:	4a1e      	ldr	r2, [pc, #120]	@ (8000804 <SystemInit+0x148>)
 800078c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000790:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000792:	4b1d      	ldr	r3, [pc, #116]	@ (8000808 <SystemInit+0x14c>)
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	4b1d      	ldr	r3, [pc, #116]	@ (800080c <SystemInit+0x150>)
 8000798:	4013      	ands	r3, r2
 800079a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800079e:	d202      	bcs.n	80007a6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80007a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000810 <SystemInit+0x154>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80007a6:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <SystemInit+0x134>)
 80007a8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d113      	bne.n	80007dc <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007b4:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <SystemInit+0x134>)
 80007b6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ba:	4a0d      	ldr	r2, [pc, #52]	@ (80007f0 <SystemInit+0x134>)
 80007bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007c0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007c4:	4b13      	ldr	r3, [pc, #76]	@ (8000814 <SystemInit+0x158>)
 80007c6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ca:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007cc:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <SystemInit+0x134>)
 80007ce:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007d2:	4a07      	ldr	r2, [pc, #28]	@ (80007f0 <SystemInit+0x134>)
 80007d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007d8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00
 80007ec:	52002000 	.word	0x52002000
 80007f0:	58024400 	.word	0x58024400
 80007f4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007f8:	02020200 	.word	0x02020200
 80007fc:	01ff0000 	.word	0x01ff0000
 8000800:	01010280 	.word	0x01010280
 8000804:	580000c0 	.word	0x580000c0
 8000808:	5c001000 	.word	0x5c001000
 800080c:	ffff0000 	.word	0xffff0000
 8000810:	51008108 	.word	0x51008108
 8000814:	52004000 	.word	0x52004000

08000818 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800081c:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <ExitRun0Mode+0x2c>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	4a08      	ldr	r2, [pc, #32]	@ (8000844 <ExitRun0Mode+0x2c>)
 8000822:	f023 0302 	bic.w	r3, r3, #2
 8000826:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000828:	bf00      	nop
 800082a:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <ExitRun0Mode+0x2c>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000832:	2b00      	cmp	r3, #0
 8000834:	d0f9      	beq.n	800082a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000836:	bf00      	nop
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	58024800 	.word	0x58024800

08000848 <Turning_SetAngle>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// MOTORS AND SERVOS
void Turning_SetAngle(float steer)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
 800084e:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 0) Preprocess normalized input (-1..1) → (-90..90 degrees) */
    float angle = steer * 90.0f;
 8000852:	edd7 7a01 	vldr	s15, [r7, #4]
 8000856:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80008e8 <Turning_SetAngle+0xa0>
 800085a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800085e:	edc7 7a05 	vstr	s15, [r7, #20]

	/* 1) Clamp input */
    if (angle < -90.0f) angle = -90.0f;
 8000862:	edd7 7a05 	vldr	s15, [r7, #20]
 8000866:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80008ec <Turning_SetAngle+0xa4>
 800086a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800086e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000872:	d501      	bpl.n	8000878 <Turning_SetAngle+0x30>
 8000874:	4b1e      	ldr	r3, [pc, #120]	@ (80008f0 <Turning_SetAngle+0xa8>)
 8000876:	617b      	str	r3, [r7, #20]
    if (angle >  90.0f) angle =  90.0f;
 8000878:	edd7 7a05 	vldr	s15, [r7, #20]
 800087c:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80008e8 <Turning_SetAngle+0xa0>
 8000880:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000888:	dd01      	ble.n	800088e <Turning_SetAngle+0x46>
 800088a:	4b1a      	ldr	r3, [pc, #104]	@ (80008f4 <Turning_SetAngle+0xac>)
 800088c:	617b      	str	r3, [r7, #20]

    /* 2) Map to pulse width in microseconds */
    float pulseWidth = 1000.0f + (angle * 1000.0f) / 180.0f;   // 1000..2000 us
 800088e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000892:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80008f8 <Turning_SetAngle+0xb0>
 8000896:	ee27 7a87 	vmul.f32	s14, s15, s14
 800089a:	eddf 6a18 	vldr	s13, [pc, #96]	@ 80008fc <Turning_SetAngle+0xb4>
 800089e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80008a2:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80008f8 <Turning_SetAngle+0xb0>
 80008a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80008aa:	edc7 7a03 	vstr	s15, [r7, #12]

    /* 3) Convert to compare value and clamp to ARR */
    uint32_t arr   = __HAL_TIM_GET_AUTORELOAD(&htim13);        // e.g., 19999 for 20 ms frame
 80008ae:	4b14      	ldr	r3, [pc, #80]	@ (8000900 <Turning_SetAngle+0xb8>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008b4:	60bb      	str	r3, [r7, #8]
    int32_t  value = (int32_t)lroundf(pulseWidth);             // round to nearest tick
 80008b6:	ed97 0a03 	vldr	s0, [r7, #12]
 80008ba:	f00b f8b7 	bl	800ba2c <lroundf>
 80008be:	6138      	str	r0, [r7, #16]

    if (value < 0) value = 0;
 80008c0:	693b      	ldr	r3, [r7, #16]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	da01      	bge.n	80008ca <Turning_SetAngle+0x82>
 80008c6:	2300      	movs	r3, #0
 80008c8:	613b      	str	r3, [r7, #16]
    if ((uint32_t)value > arr) value = (int32_t)arr;
 80008ca:	693b      	ldr	r3, [r7, #16]
 80008cc:	68ba      	ldr	r2, [r7, #8]
 80008ce:	429a      	cmp	r2, r3
 80008d0:	d201      	bcs.n	80008d6 <Turning_SetAngle+0x8e>
 80008d2:	68bb      	ldr	r3, [r7, #8]
 80008d4:	613b      	str	r3, [r7, #16]

    /* 4) Write compare register */
    __HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1, (uint32_t)value);
 80008d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000900 <Turning_SetAngle+0xb8>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	693a      	ldr	r2, [r7, #16]
 80008dc:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80008de:	bf00      	nop
 80008e0:	3718      	adds	r7, #24
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	42b40000 	.word	0x42b40000
 80008ec:	c2b40000 	.word	0xc2b40000
 80008f0:	c2b40000 	.word	0xc2b40000
 80008f4:	42b40000 	.word	0x42b40000
 80008f8:	447a0000 	.word	0x447a0000
 80008fc:	43340000 	.word	0x43340000
 8000900:	24000384 	.word	0x24000384

08000904 <SetEscSpeed>:
void SetEscSpeed(float value)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b086      	sub	sp, #24
 8000908:	af00      	add	r7, sp, #0
 800090a:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 1) Clamp input range */
    if (value < -1.0f) value = -1.0f;
 800090e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000912:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8000916:	eef4 7ac7 	vcmpe.f32	s15, s14
 800091a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800091e:	d501      	bpl.n	8000924 <SetEscSpeed+0x20>
 8000920:	4b22      	ldr	r3, [pc, #136]	@ (80009ac <SetEscSpeed+0xa8>)
 8000922:	607b      	str	r3, [r7, #4]
    if (value >  2.0f) value =  2.0f;
 8000924:	edd7 7a01 	vldr	s15, [r7, #4]
 8000928:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800092c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000934:	dd02      	ble.n	800093c <SetEscSpeed+0x38>
 8000936:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800093a:	607b      	str	r3, [r7, #4]

    /* 2) Adjust asymmetry:
          Forward (positive) -> halve output
          Reverse (negative) -> unchanged */
    if (value > 0.0f)
 800093c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000940:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000948:	dd07      	ble.n	800095a <SetEscSpeed+0x56>
        value *= 0.5f;
 800094a:	edd7 7a01 	vldr	s15, [r7, #4]
 800094e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000952:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000956:	edc7 7a01 	vstr	s15, [r7, #4]
    /* 3) Map to pulse width (µs)
          -1 → 1000 µs
           0 → 1500 µs
          +1 → 2000 µs
    */
    float pulseWidth = 1500.0f + (value * 500.0f);
 800095a:	edd7 7a01 	vldr	s15, [r7, #4]
 800095e:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80009b0 <SetEscSpeed+0xac>
 8000962:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000966:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80009b4 <SetEscSpeed+0xb0>
 800096a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800096e:	edc7 7a04 	vstr	s15, [r7, #16]

    /* 4) Convert µs to timer ticks (1 tick = 1 µs assumed) */
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim14);
 8000972:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <SetEscSpeed+0xb4>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000978:	60fb      	str	r3, [r7, #12]
    int32_t ticks = (int32_t)lroundf(pulseWidth);
 800097a:	ed97 0a04 	vldr	s0, [r7, #16]
 800097e:	f00b f855 	bl	800ba2c <lroundf>
 8000982:	6178      	str	r0, [r7, #20]

    /* 5) Clamp within timer range */
    if (ticks < 0) ticks = 0;
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	2b00      	cmp	r3, #0
 8000988:	da01      	bge.n	800098e <SetEscSpeed+0x8a>
 800098a:	2300      	movs	r3, #0
 800098c:	617b      	str	r3, [r7, #20]
    if ((uint32_t)ticks > arr) ticks = (int32_t)arr;
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	68fa      	ldr	r2, [r7, #12]
 8000992:	429a      	cmp	r2, r3
 8000994:	d201      	bcs.n	800099a <SetEscSpeed+0x96>
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	617b      	str	r3, [r7, #20]

    /* 6) Apply PWM */
    __HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, (uint32_t)ticks);
 800099a:	4b07      	ldr	r3, [pc, #28]	@ (80009b8 <SetEscSpeed+0xb4>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	697a      	ldr	r2, [r7, #20]
 80009a0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80009a2:	bf00      	nop
 80009a4:	3718      	adds	r7, #24
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	bf800000 	.word	0xbf800000
 80009b0:	43fa0000 	.word	0x43fa0000
 80009b4:	44bb8000 	.word	0x44bb8000
 80009b8:	240003d0 	.word	0x240003d0

080009bc <dlc_to_bytes>:
{
    SetEscSpeed(0.0f);   // Neutral = 1500 µs pulse
}

// CAN FUNCTIONS
static inline uint8_t dlc_to_bytes(uint32_t dlc) {
 80009bc:	b480      	push	{r7}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
    static const uint8_t map[16] = {0,1,2,3,4,5,6,7,8,12,16,20,24,32,48,64};
    return (dlc < 16) ? map[dlc] : 0;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	2b0f      	cmp	r3, #15
 80009c8:	d804      	bhi.n	80009d4 <dlc_to_bytes+0x18>
 80009ca:	4a06      	ldr	r2, [pc, #24]	@ (80009e4 <dlc_to_bytes+0x28>)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	4413      	add	r3, r2
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	e000      	b.n	80009d6 <dlc_to_bytes+0x1a>
 80009d4:	2300      	movs	r3, #0
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	370c      	adds	r7, #12
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	0800bde4 	.word	0x0800bde4

080009e8 <drainAndUpdateCANMessages>:
/**
 * @brief Drain FIFO and update all tracked CAN messages in latestMsgs[]
 * @return Number of messages read from FIFO (total, not unique IDs)
 */
int drainAndUpdateCANMessages(void)
{
 80009e8:	b590      	push	{r4, r7, lr}
 80009ea:	b09f      	sub	sp, #124	@ 0x7c
 80009ec:	af00      	add	r7, sp, #0
    FDCAN_RxHeaderTypeDef RxHeader;
    uint8_t RxData[64];
    HAL_StatusTypeDef status;
    int totalFramesRead = 0;
 80009ee:	2300      	movs	r3, #0
 80009f0:	677b      	str	r3, [r7, #116]	@ 0x74

    // Drain entire FIFO, update matching IDs
    do {
        status = HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader, RxData);
 80009f2:	463b      	mov	r3, r7
 80009f4:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80009f8:	2140      	movs	r1, #64	@ 0x40
 80009fa:	4852      	ldr	r0, [pc, #328]	@ (8000b44 <drainAndUpdateCANMessages+0x15c>)
 80009fc:	f002 fc16 	bl	800322c <HAL_FDCAN_GetRxMessage>
 8000a00:	4603      	mov	r3, r0
 8000a02:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
        if (status == HAL_OK) {
 8000a06:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	f040 808f 	bne.w	8000b2e <drainAndUpdateCANMessages+0x146>
            totalFramesRead++;
 8000a10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000a12:	3301      	adds	r3, #1
 8000a14:	677b      	str	r3, [r7, #116]	@ 0x74

            // Check if this ID is in our tracking list
            for (uint8_t i = 0; i < NUM_CAN_IDS; i++) {
 8000a16:	2300      	movs	r3, #0
 8000a18:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8000a1c:	e082      	b.n	8000b24 <drainAndUpdateCANMessages+0x13c>
                bool idMatches = (RxHeader.Identifier == latestMsgs[i].id);
 8000a1e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8000a20:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 8000a24:	4848      	ldr	r0, [pc, #288]	@ (8000b48 <drainAndUpdateCANMessages+0x160>)
 8000a26:	4613      	mov	r3, r2
 8000a28:	009b      	lsls	r3, r3, #2
 8000a2a:	4413      	add	r3, r2
 8000a2c:	011b      	lsls	r3, r3, #4
 8000a2e:	4403      	add	r3, r0
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4299      	cmp	r1, r3
 8000a34:	bf0c      	ite	eq
 8000a36:	2301      	moveq	r3, #1
 8000a38:	2300      	movne	r3, #0
 8000a3a:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
                bool typeMatches = ((RxHeader.IdType == FDCAN_STANDARD_ID) && !latestMsgs[i].isExtended) ||
 8000a3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d10e      	bne.n	8000a62 <drainAndUpdateCANMessages+0x7a>
 8000a44:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 8000a48:	493f      	ldr	r1, [pc, #252]	@ (8000b48 <drainAndUpdateCANMessages+0x160>)
 8000a4a:	4613      	mov	r3, r2
 8000a4c:	009b      	lsls	r3, r3, #2
 8000a4e:	4413      	add	r3, r2
 8000a50:	011b      	lsls	r3, r3, #4
 8000a52:	440b      	add	r3, r1
 8000a54:	334c      	adds	r3, #76	@ 0x4c
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	f083 0301 	eor.w	r3, r3, #1
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d10f      	bne.n	8000a82 <drainAndUpdateCANMessages+0x9a>
                                   ((RxHeader.IdType == FDCAN_EXTENDED_ID) && latestMsgs[i].isExtended);
 8000a62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
                bool typeMatches = ((RxHeader.IdType == FDCAN_STANDARD_ID) && !latestMsgs[i].isExtended) ||
 8000a64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a68:	d10d      	bne.n	8000a86 <drainAndUpdateCANMessages+0x9e>
                                   ((RxHeader.IdType == FDCAN_EXTENDED_ID) && latestMsgs[i].isExtended);
 8000a6a:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 8000a6e:	4936      	ldr	r1, [pc, #216]	@ (8000b48 <drainAndUpdateCANMessages+0x160>)
 8000a70:	4613      	mov	r3, r2
 8000a72:	009b      	lsls	r3, r3, #2
 8000a74:	4413      	add	r3, r2
 8000a76:	011b      	lsls	r3, r3, #4
 8000a78:	440b      	add	r3, r1
 8000a7a:	334c      	adds	r3, #76	@ 0x4c
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <drainAndUpdateCANMessages+0x9e>
                bool typeMatches = ((RxHeader.IdType == FDCAN_STANDARD_ID) && !latestMsgs[i].isExtended) ||
 8000a82:	2301      	movs	r3, #1
 8000a84:	e000      	b.n	8000a88 <drainAndUpdateCANMessages+0xa0>
 8000a86:	2300      	movs	r3, #0
 8000a88:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
 8000a8c:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 8000a90:	f003 0301 	and.w	r3, r3, #1
 8000a94:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70

                if (idMatches && typeMatches) {
 8000a98:	f897 3071 	ldrb.w	r3, [r7, #113]	@ 0x71
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d03c      	beq.n	8000b1a <drainAndUpdateCANMessages+0x132>
 8000aa0:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d038      	beq.n	8000b1a <drainAndUpdateCANMessages+0x132>
                    // Update this message slot
                    uint32_t raw = RxHeader.DataLength;
 8000aa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000aaa:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    uint8_t len = (raw <= 64) ? (uint8_t)raw : dlc_to_bytes(raw >> 16);
 8000aac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000aae:	2b40      	cmp	r3, #64	@ 0x40
 8000ab0:	d802      	bhi.n	8000ab8 <drainAndUpdateCANMessages+0xd0>
 8000ab2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	e005      	b.n	8000ac4 <drainAndUpdateCANMessages+0xdc>
 8000ab8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000aba:	0c1b      	lsrs	r3, r3, #16
 8000abc:	4618      	mov	r0, r3
 8000abe:	f7ff ff7d 	bl	80009bc <dlc_to_bytes>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                    latestMsgs[i].length = len;
 8000ac8:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 8000acc:	491e      	ldr	r1, [pc, #120]	@ (8000b48 <drainAndUpdateCANMessages+0x160>)
 8000ace:	4613      	mov	r3, r2
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	4413      	add	r3, r2
 8000ad4:	011b      	lsls	r3, r3, #4
 8000ad6:	440b      	add	r3, r1
 8000ad8:	3344      	adds	r3, #68	@ 0x44
 8000ada:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8000ade:	701a      	strb	r2, [r3, #0]
                    latestMsgs[i].timestamp = HAL_GetTick();
 8000ae0:	f897 4073 	ldrb.w	r4, [r7, #115]	@ 0x73
 8000ae4:	f001 fa46 	bl	8001f74 <HAL_GetTick>
 8000ae8:	4602      	mov	r2, r0
 8000aea:	4917      	ldr	r1, [pc, #92]	@ (8000b48 <drainAndUpdateCANMessages+0x160>)
 8000aec:	4623      	mov	r3, r4
 8000aee:	009b      	lsls	r3, r3, #2
 8000af0:	4423      	add	r3, r4
 8000af2:	011b      	lsls	r3, r3, #4
 8000af4:	440b      	add	r3, r1
 8000af6:	3348      	adds	r3, #72	@ 0x48
 8000af8:	601a      	str	r2, [r3, #0]
                    memcpy(latestMsgs[i].data, RxData, len);
 8000afa:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 8000afe:	4613      	mov	r3, r2
 8000b00:	009b      	lsls	r3, r3, #2
 8000b02:	4413      	add	r3, r2
 8000b04:	011b      	lsls	r3, r3, #4
 8000b06:	4a10      	ldr	r2, [pc, #64]	@ (8000b48 <drainAndUpdateCANMessages+0x160>)
 8000b08:	4413      	add	r3, r2
 8000b0a:	3304      	adds	r3, #4
 8000b0c:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8000b10:	4639      	mov	r1, r7
 8000b12:	4618      	mov	r0, r3
 8000b14:	f009 f955 	bl	8009dc2 <memcpy>
                    break;  // Found match, no need to check other slots
 8000b18:	e009      	b.n	8000b2e <drainAndUpdateCANMessages+0x146>
            for (uint8_t i = 0; i < NUM_CAN_IDS; i++) {
 8000b1a:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000b1e:	3301      	adds	r3, #1
 8000b20:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8000b24:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000b28:	2b02      	cmp	r3, #2
 8000b2a:	f67f af78 	bls.w	8000a1e <drainAndUpdateCANMessages+0x36>
                }
            }
        }
    } while (status == HAL_OK);
 8000b2e:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	f43f af5d 	beq.w	80009f2 <drainAndUpdateCANMessages+0xa>

    return totalFramesRead;
 8000b38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	377c      	adds	r7, #124	@ 0x7c
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd90      	pop	{r4, r7, pc}
 8000b42:	bf00      	nop
 8000b44:	240002e4 	.word	0x240002e4
 8000b48:	24000008 	.word	0x24000008

08000b4c <getCANMessageByID>:
 * @brief Get latest CAN message for a specific ID
 * @param id CAN identifier to retrieve
 * @return Pointer to CANMessage or NULL if not found
 */
CANMessage* getCANMessageByID(uint32_t id)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b085      	sub	sp, #20
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < NUM_CAN_IDS; i++) {
 8000b54:	2300      	movs	r3, #0
 8000b56:	73fb      	strb	r3, [r7, #15]
 8000b58:	e015      	b.n	8000b86 <getCANMessageByID+0x3a>
        if (latestMsgs[i].id == id) {
 8000b5a:	7bfa      	ldrb	r2, [r7, #15]
 8000b5c:	490f      	ldr	r1, [pc, #60]	@ (8000b9c <getCANMessageByID+0x50>)
 8000b5e:	4613      	mov	r3, r2
 8000b60:	009b      	lsls	r3, r3, #2
 8000b62:	4413      	add	r3, r2
 8000b64:	011b      	lsls	r3, r3, #4
 8000b66:	440b      	add	r3, r1
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	687a      	ldr	r2, [r7, #4]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d107      	bne.n	8000b80 <getCANMessageByID+0x34>
            return &latestMsgs[i];
 8000b70:	7bfa      	ldrb	r2, [r7, #15]
 8000b72:	4613      	mov	r3, r2
 8000b74:	009b      	lsls	r3, r3, #2
 8000b76:	4413      	add	r3, r2
 8000b78:	011b      	lsls	r3, r3, #4
 8000b7a:	4a08      	ldr	r2, [pc, #32]	@ (8000b9c <getCANMessageByID+0x50>)
 8000b7c:	4413      	add	r3, r2
 8000b7e:	e006      	b.n	8000b8e <getCANMessageByID+0x42>
    for (uint8_t i = 0; i < NUM_CAN_IDS; i++) {
 8000b80:	7bfb      	ldrb	r3, [r7, #15]
 8000b82:	3301      	adds	r3, #1
 8000b84:	73fb      	strb	r3, [r7, #15]
 8000b86:	7bfb      	ldrb	r3, [r7, #15]
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	d9e6      	bls.n	8000b5a <getCANMessageByID+0xe>
        }
    }
    return NULL;  // ID not tracked
 8000b8c:	2300      	movs	r3, #0
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3714      	adds	r7, #20
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	24000008 	.word	0x24000008

08000ba0 <readEncoder>:
        HAL_Delay(1);
    }
}

int32_t readEncoder(int32_t timeoutMs /* = -1 */)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b088      	sub	sp, #32
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
    static int32_t lastPosition = 0;

    if (timeoutMs == -1)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bae:	d101      	bne.n	8000bb4 <readEncoder+0x14>
        timeoutMs = 200;  // Default wait time
 8000bb0:	23c8      	movs	r3, #200	@ 0xc8
 8000bb2:	607b      	str	r3, [r7, #4]

    int fifoCapacity = hfdcan1.Init.RxFifo0ElmtsNbr;
 8000bb4:	4b28      	ldr	r3, [pc, #160]	@ (8000c58 <readEncoder+0xb8>)
 8000bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb8:	61fb      	str	r3, [r7, #28]

    // 1) Drain FIFO and update all tracked messages
    int framesRead = drainAndUpdateCANMessages();
 8000bba:	f7ff ff15 	bl	80009e8 <drainAndUpdateCANMessages>
 8000bbe:	61b8      	str	r0, [r7, #24]

    // 2) Get the encoder message
    CANMessage* encoderMsg = getCANMessageByID(0x123);
 8000bc0:	f240 1023 	movw	r0, #291	@ 0x123
 8000bc4:	f7ff ffc2 	bl	8000b4c <getCANMessageByID>
 8000bc8:	6178      	str	r0, [r7, #20]
    if (encoderMsg != NULL && encoderMsg->length >= 4) {
 8000bca:	697b      	ldr	r3, [r7, #20]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d00a      	beq.n	8000be6 <readEncoder+0x46>
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000bd6:	2b03      	cmp	r3, #3
 8000bd8:	d905      	bls.n	8000be6 <readEncoder+0x46>
        memcpy(&lastPosition, encoderMsg->data, sizeof(lastPosition));
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	3304      	adds	r3, #4
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	461a      	mov	r2, r3
 8000be2:	4b1e      	ldr	r3, [pc, #120]	@ (8000c5c <readEncoder+0xbc>)
 8000be4:	601a      	str	r2, [r3, #0]
    }

    // 3) If FIFO was full, wait for a fresh frame to ensure data isn't stale
    if (framesRead >= fifoCapacity && timeoutMs > 0) {
 8000be6:	69ba      	ldr	r2, [r7, #24]
 8000be8:	69fb      	ldr	r3, [r7, #28]
 8000bea:	429a      	cmp	r2, r3
 8000bec:	db2e      	blt.n	8000c4c <readEncoder+0xac>
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	dd2b      	ble.n	8000c4c <readEncoder+0xac>
        uint32_t timeout = HAL_GetTick() + (uint32_t)timeoutMs;
 8000bf4:	f001 f9be 	bl	8001f74 <HAL_GetTick>
 8000bf8:	4602      	mov	r2, r0
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4413      	add	r3, r2
 8000bfe:	613b      	str	r3, [r7, #16]
        while (HAL_GetTick() < timeout) {
 8000c00:	e01c      	b.n	8000c3c <readEncoder+0x9c>
            int newFrames = drainAndUpdateCANMessages();
 8000c02:	f7ff fef1 	bl	80009e8 <drainAndUpdateCANMessages>
 8000c06:	60f8      	str	r0, [r7, #12]
            if (newFrames > 0) {
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	dd13      	ble.n	8000c36 <readEncoder+0x96>
                // Fresh data arrived, update encoder value
                encoderMsg = getCANMessageByID(0x123);
 8000c0e:	f240 1023 	movw	r0, #291	@ 0x123
 8000c12:	f7ff ff9b 	bl	8000b4c <getCANMessageByID>
 8000c16:	6178      	str	r0, [r7, #20]
                if (encoderMsg != NULL && encoderMsg->length >= 4) {
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d015      	beq.n	8000c4a <readEncoder+0xaa>
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000c24:	2b03      	cmp	r3, #3
 8000c26:	d910      	bls.n	8000c4a <readEncoder+0xaa>
                    memcpy(&lastPosition, encoderMsg->data, sizeof(lastPosition));
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	3304      	adds	r3, #4
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	461a      	mov	r2, r3
 8000c30:	4b0a      	ldr	r3, [pc, #40]	@ (8000c5c <readEncoder+0xbc>)
 8000c32:	601a      	str	r2, [r3, #0]
                }
                break;
 8000c34:	e009      	b.n	8000c4a <readEncoder+0xaa>
            }
            HAL_Delay(1);
 8000c36:	2001      	movs	r0, #1
 8000c38:	f001 f9a8 	bl	8001f8c <HAL_Delay>
        while (HAL_GetTick() < timeout) {
 8000c3c:	f001 f99a 	bl	8001f74 <HAL_GetTick>
 8000c40:	4602      	mov	r2, r0
 8000c42:	693b      	ldr	r3, [r7, #16]
 8000c44:	4293      	cmp	r3, r2
 8000c46:	d8dc      	bhi.n	8000c02 <readEncoder+0x62>
 8000c48:	e000      	b.n	8000c4c <readEncoder+0xac>
                break;
 8000c4a:	bf00      	nop
        }
    }

    return lastPosition;
 8000c4c:	4b03      	ldr	r3, [pc, #12]	@ (8000c5c <readEncoder+0xbc>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	3720      	adds	r7, #32
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	240002e4 	.word	0x240002e4
 8000c5c:	24000588 	.word	0x24000588

08000c60 <readOrientation>:

bool readOrientation(Orientation* orientation, int32_t timeoutMs /* = -1 */)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b08c      	sub	sp, #48	@ 0x30
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
 8000c68:	6039      	str	r1, [r7, #0]
    static Orientation lastOrientation = {0.0f, 0.0f, 0.0f};

    if (orientation == NULL) {
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d101      	bne.n	8000c74 <readOrientation+0x14>
        return false;  // Invalid pointer
 8000c70:	2300      	movs	r3, #0
 8000c72:	e0e1      	b.n	8000e38 <readOrientation+0x1d8>
    }

    if (timeoutMs == -1)
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c7a:	d101      	bne.n	8000c80 <readOrientation+0x20>
        timeoutMs = 200;  // Default wait time
 8000c7c:	23c8      	movs	r3, #200	@ 0xc8
 8000c7e:	603b      	str	r3, [r7, #0]

    int fifoCapacity = hfdcan1.Init.RxFifo0ElmtsNbr;
 8000c80:	4b6f      	ldr	r3, [pc, #444]	@ (8000e40 <readOrientation+0x1e0>)
 8000c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c84:	62bb      	str	r3, [r7, #40]	@ 0x28

    // 1) Drain FIFO and update all tracked messages
    int framesRead = drainAndUpdateCANMessages();
 8000c86:	f7ff feaf 	bl	80009e8 <drainAndUpdateCANMessages>
 8000c8a:	6278      	str	r0, [r7, #36]	@ 0x24

    // 2) Get the orientation message
    CANMessage* orientMsg = getCANMessageByID(0x124);
 8000c8c:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8000c90:	f7ff ff5c 	bl	8000b4c <getCANMessageByID>
 8000c94:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (orientMsg != NULL && orientMsg->length >= 6) {
 8000c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d049      	beq.n	8000d30 <readOrientation+0xd0>
 8000c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c9e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000ca2:	2b05      	cmp	r3, #5
 8000ca4:	d944      	bls.n	8000d30 <readOrientation+0xd0>
        // Decode roll (bytes 0-1), pitch (bytes 2-3), yaw (bytes 4-5)
        uint16_t rollRaw   = (uint16_t)orientMsg->data[0] | ((uint16_t)orientMsg->data[1] << 8);
 8000ca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ca8:	791b      	ldrb	r3, [r3, #4]
 8000caa:	b21a      	sxth	r2, r3
 8000cac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cae:	795b      	ldrb	r3, [r3, #5]
 8000cb0:	b21b      	sxth	r3, r3
 8000cb2:	021b      	lsls	r3, r3, #8
 8000cb4:	b21b      	sxth	r3, r3
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	b21b      	sxth	r3, r3
 8000cba:	847b      	strh	r3, [r7, #34]	@ 0x22
        uint16_t pitchRaw  = (uint16_t)orientMsg->data[2] | ((uint16_t)orientMsg->data[3] << 8);
 8000cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cbe:	799b      	ldrb	r3, [r3, #6]
 8000cc0:	b21a      	sxth	r2, r3
 8000cc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cc4:	79db      	ldrb	r3, [r3, #7]
 8000cc6:	b21b      	sxth	r3, r3
 8000cc8:	021b      	lsls	r3, r3, #8
 8000cca:	b21b      	sxth	r3, r3
 8000ccc:	4313      	orrs	r3, r2
 8000cce:	b21b      	sxth	r3, r3
 8000cd0:	843b      	strh	r3, [r7, #32]
        uint16_t yawRaw    = (uint16_t)orientMsg->data[4] | ((uint16_t)orientMsg->data[5] << 8);
 8000cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cd4:	7a1b      	ldrb	r3, [r3, #8]
 8000cd6:	b21a      	sxth	r2, r3
 8000cd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cda:	7a5b      	ldrb	r3, [r3, #9]
 8000cdc:	b21b      	sxth	r3, r3
 8000cde:	021b      	lsls	r3, r3, #8
 8000ce0:	b21b      	sxth	r3, r3
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	b21b      	sxth	r3, r3
 8000ce6:	83fb      	strh	r3, [r7, #30]

        // Convert to degrees (0.01° resolution)
        lastOrientation.roll  = rollRaw / 100.0f;
 8000ce8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000cea:	ee07 3a90 	vmov	s15, r3
 8000cee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cf2:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8000e44 <readOrientation+0x1e4>
 8000cf6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cfa:	4b53      	ldr	r3, [pc, #332]	@ (8000e48 <readOrientation+0x1e8>)
 8000cfc:	edc3 7a00 	vstr	s15, [r3]
        lastOrientation.pitch = pitchRaw / 100.0f;
 8000d00:	8c3b      	ldrh	r3, [r7, #32]
 8000d02:	ee07 3a90 	vmov	s15, r3
 8000d06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d0a:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8000e44 <readOrientation+0x1e4>
 8000d0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d12:	4b4d      	ldr	r3, [pc, #308]	@ (8000e48 <readOrientation+0x1e8>)
 8000d14:	edc3 7a01 	vstr	s15, [r3, #4]
        lastOrientation.yaw   = yawRaw / 100.0f;
 8000d18:	8bfb      	ldrh	r3, [r7, #30]
 8000d1a:	ee07 3a90 	vmov	s15, r3
 8000d1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d22:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8000e44 <readOrientation+0x1e4>
 8000d26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d2a:	4b47      	ldr	r3, [pc, #284]	@ (8000e48 <readOrientation+0x1e8>)
 8000d2c:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    // 3) If FIFO was full, wait for a fresh frame to ensure data isn't stale
    if (framesRead >= fifoCapacity && timeoutMs > 0) {
 8000d30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d34:	429a      	cmp	r2, r3
 8000d36:	db6d      	blt.n	8000e14 <readOrientation+0x1b4>
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	dd6a      	ble.n	8000e14 <readOrientation+0x1b4>
        uint32_t timeout = HAL_GetTick() + (uint32_t)timeoutMs;
 8000d3e:	f001 f919 	bl	8001f74 <HAL_GetTick>
 8000d42:	4602      	mov	r2, r0
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	4413      	add	r3, r2
 8000d48:	61bb      	str	r3, [r7, #24]
        while (HAL_GetTick() < timeout) {
 8000d4a:	e05b      	b.n	8000e04 <readOrientation+0x1a4>
            int newFrames = drainAndUpdateCANMessages();
 8000d4c:	f7ff fe4c 	bl	80009e8 <drainAndUpdateCANMessages>
 8000d50:	6178      	str	r0, [r7, #20]
            if (newFrames > 0) {
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	dd52      	ble.n	8000dfe <readOrientation+0x19e>
                // Fresh data arrived, update orientation
                orientMsg = getCANMessageByID(0x124);
 8000d58:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8000d5c:	f7ff fef6 	bl	8000b4c <getCANMessageByID>
 8000d60:	62f8      	str	r0, [r7, #44]	@ 0x2c
                if (orientMsg != NULL && orientMsg->length >= 6) {
 8000d62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d054      	beq.n	8000e12 <readOrientation+0x1b2>
 8000d68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d6a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000d6e:	2b05      	cmp	r3, #5
 8000d70:	d94f      	bls.n	8000e12 <readOrientation+0x1b2>
                    uint16_t rollRaw   = (uint16_t)orientMsg->data[0] | ((uint16_t)orientMsg->data[1] << 8);
 8000d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d74:	791b      	ldrb	r3, [r3, #4]
 8000d76:	b21a      	sxth	r2, r3
 8000d78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d7a:	795b      	ldrb	r3, [r3, #5]
 8000d7c:	b21b      	sxth	r3, r3
 8000d7e:	021b      	lsls	r3, r3, #8
 8000d80:	b21b      	sxth	r3, r3
 8000d82:	4313      	orrs	r3, r2
 8000d84:	b21b      	sxth	r3, r3
 8000d86:	827b      	strh	r3, [r7, #18]
                    uint16_t pitchRaw  = (uint16_t)orientMsg->data[2] | ((uint16_t)orientMsg->data[3] << 8);
 8000d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d8a:	799b      	ldrb	r3, [r3, #6]
 8000d8c:	b21a      	sxth	r2, r3
 8000d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d90:	79db      	ldrb	r3, [r3, #7]
 8000d92:	b21b      	sxth	r3, r3
 8000d94:	021b      	lsls	r3, r3, #8
 8000d96:	b21b      	sxth	r3, r3
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	b21b      	sxth	r3, r3
 8000d9c:	823b      	strh	r3, [r7, #16]
                    uint16_t yawRaw    = (uint16_t)orientMsg->data[4] | ((uint16_t)orientMsg->data[5] << 8);
 8000d9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000da0:	7a1b      	ldrb	r3, [r3, #8]
 8000da2:	b21a      	sxth	r2, r3
 8000da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000da6:	7a5b      	ldrb	r3, [r3, #9]
 8000da8:	b21b      	sxth	r3, r3
 8000daa:	021b      	lsls	r3, r3, #8
 8000dac:	b21b      	sxth	r3, r3
 8000dae:	4313      	orrs	r3, r2
 8000db0:	b21b      	sxth	r3, r3
 8000db2:	81fb      	strh	r3, [r7, #14]

                    lastOrientation.roll  = rollRaw / 100.0f;
 8000db4:	8a7b      	ldrh	r3, [r7, #18]
 8000db6:	ee07 3a90 	vmov	s15, r3
 8000dba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dbe:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8000e44 <readOrientation+0x1e4>
 8000dc2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dc6:	4b20      	ldr	r3, [pc, #128]	@ (8000e48 <readOrientation+0x1e8>)
 8000dc8:	edc3 7a00 	vstr	s15, [r3]
                    lastOrientation.pitch = pitchRaw / 100.0f;
 8000dcc:	8a3b      	ldrh	r3, [r7, #16]
 8000dce:	ee07 3a90 	vmov	s15, r3
 8000dd2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dd6:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 8000e44 <readOrientation+0x1e4>
 8000dda:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dde:	4b1a      	ldr	r3, [pc, #104]	@ (8000e48 <readOrientation+0x1e8>)
 8000de0:	edc3 7a01 	vstr	s15, [r3, #4]
                    lastOrientation.yaw   = yawRaw / 100.0f;
 8000de4:	89fb      	ldrh	r3, [r7, #14]
 8000de6:	ee07 3a90 	vmov	s15, r3
 8000dea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dee:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8000e44 <readOrientation+0x1e4>
 8000df2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000df6:	4b14      	ldr	r3, [pc, #80]	@ (8000e48 <readOrientation+0x1e8>)
 8000df8:	edc3 7a02 	vstr	s15, [r3, #8]
                }
                break;
 8000dfc:	e009      	b.n	8000e12 <readOrientation+0x1b2>
            }
            HAL_Delay(1);
 8000dfe:	2001      	movs	r0, #1
 8000e00:	f001 f8c4 	bl	8001f8c <HAL_Delay>
        while (HAL_GetTick() < timeout) {
 8000e04:	f001 f8b6 	bl	8001f74 <HAL_GetTick>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	69bb      	ldr	r3, [r7, #24]
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	d89d      	bhi.n	8000d4c <readOrientation+0xec>
 8000e10:	e000      	b.n	8000e14 <readOrientation+0x1b4>
                break;
 8000e12:	bf00      	nop
        }
    }

    // Copy to output
    *orientation = lastOrientation;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	4a0c      	ldr	r2, [pc, #48]	@ (8000e48 <readOrientation+0x1e8>)
 8000e18:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e1a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    // Return true if we have valid data (timestamp > 0 means we received at least one message)
    return (orientMsg != NULL && orientMsg->timestamp > 0);
 8000e1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d005      	beq.n	8000e30 <readOrientation+0x1d0>
 8000e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <readOrientation+0x1d0>
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	e000      	b.n	8000e32 <readOrientation+0x1d2>
 8000e30:	2300      	movs	r3, #0
 8000e32:	f003 0301 	and.w	r3, r3, #1
 8000e36:	b2db      	uxtb	r3, r3
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	3730      	adds	r7, #48	@ 0x30
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	240002e4 	.word	0x240002e4
 8000e44:	42c80000 	.word	0x42c80000
 8000e48:	2400058c 	.word	0x2400058c

08000e4c <readMotorControl>:

bool readMotorControl(MotorControl* control, int32_t timeoutMs /* = -1 */)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b08a      	sub	sp, #40	@ 0x28
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	6039      	str	r1, [r7, #0]
    static MotorControl lastControl = {0.0f, 0.0f};

    if (control == NULL) {
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d101      	bne.n	8000e60 <readMotorControl+0x14>
        return false;  // Invalid pointer
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	e0bc      	b.n	8000fda <readMotorControl+0x18e>
    }

    if (timeoutMs == -1)
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e66:	d101      	bne.n	8000e6c <readMotorControl+0x20>
        timeoutMs = 200;  // Default wait time
 8000e68:	23c8      	movs	r3, #200	@ 0xc8
 8000e6a:	603b      	str	r3, [r7, #0]

    int fifoCapacity = hfdcan1.Init.RxFifo0ElmtsNbr;
 8000e6c:	4b5d      	ldr	r3, [pc, #372]	@ (8000fe4 <readMotorControl+0x198>)
 8000e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e70:	623b      	str	r3, [r7, #32]

    // 1) Drain FIFO and update all tracked messages
    int framesRead = drainAndUpdateCANMessages();
 8000e72:	f7ff fdb9 	bl	80009e8 <drainAndUpdateCANMessages>
 8000e76:	61f8      	str	r0, [r7, #28]

    // 2) Get the motor control message
    CANMessage* controlMsg = getCANMessageByID(0x125);
 8000e78:	f240 1025 	movw	r0, #293	@ 0x125
 8000e7c:	f7ff fe66 	bl	8000b4c <getCANMessageByID>
 8000e80:	6278      	str	r0, [r7, #36]	@ 0x24
    if (controlMsg != NULL && controlMsg->length >= 4) {
 8000e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d03a      	beq.n	8000efe <readMotorControl+0xb2>
 8000e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e8a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000e8e:	2b03      	cmp	r3, #3
 8000e90:	d935      	bls.n	8000efe <readMotorControl+0xb2>
        // Decode throttle (bytes 0-1), steering (bytes 2-3)
        int16_t throttleRaw = (int16_t)((uint16_t)controlMsg->data[0] | ((uint16_t)controlMsg->data[1] << 8));
 8000e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e94:	791b      	ldrb	r3, [r3, #4]
 8000e96:	b21a      	sxth	r2, r3
 8000e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e9a:	795b      	ldrb	r3, [r3, #5]
 8000e9c:	b21b      	sxth	r3, r3
 8000e9e:	021b      	lsls	r3, r3, #8
 8000ea0:	b21b      	sxth	r3, r3
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	837b      	strh	r3, [r7, #26]
        int16_t steeringRaw = (int16_t)((uint16_t)controlMsg->data[2] | ((uint16_t)controlMsg->data[3] << 8));
 8000ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ea8:	799b      	ldrb	r3, [r3, #6]
 8000eaa:	b21a      	sxth	r2, r3
 8000eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eae:	79db      	ldrb	r3, [r3, #7]
 8000eb0:	b21b      	sxth	r3, r3
 8000eb2:	021b      	lsls	r3, r3, #8
 8000eb4:	b21b      	sxth	r3, r3
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	833b      	strh	r3, [r7, #24]

        // Convert to normalized float (-1.0 to +1.0)
        lastControl.throttle = throttleRaw / 1000.0f;
 8000eba:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000ebe:	ee07 3a90 	vmov	s15, r3
 8000ec2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ec6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8000fe8 <readMotorControl+0x19c>
 8000eca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ece:	4b47      	ldr	r3, [pc, #284]	@ (8000fec <readMotorControl+0x1a0>)
 8000ed0:	edc3 7a00 	vstr	s15, [r3]
        lastControl.throttle *= 2;
 8000ed4:	4b45      	ldr	r3, [pc, #276]	@ (8000fec <readMotorControl+0x1a0>)
 8000ed6:	edd3 7a00 	vldr	s15, [r3]
 8000eda:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000ede:	4b43      	ldr	r3, [pc, #268]	@ (8000fec <readMotorControl+0x1a0>)
 8000ee0:	edc3 7a00 	vstr	s15, [r3]
        lastControl.steering = steeringRaw / 1000.0f;
 8000ee4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000ee8:	ee07 3a90 	vmov	s15, r3
 8000eec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ef0:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8000fe8 <readMotorControl+0x19c>
 8000ef4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ef8:	4b3c      	ldr	r3, [pc, #240]	@ (8000fec <readMotorControl+0x1a0>)
 8000efa:	edc3 7a01 	vstr	s15, [r3, #4]
    }

    // 3) If FIFO was full, wait for a fresh frame to ensure data isn't stale
    if (framesRead >= fifoCapacity && timeoutMs > 0) {
 8000efe:	69fa      	ldr	r2, [r7, #28]
 8000f00:	6a3b      	ldr	r3, [r7, #32]
 8000f02:	429a      	cmp	r2, r3
 8000f04:	db56      	blt.n	8000fb4 <readMotorControl+0x168>
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	dd53      	ble.n	8000fb4 <readMotorControl+0x168>
        uint32_t timeout = HAL_GetTick() + (uint32_t)timeoutMs;
 8000f0c:	f001 f832 	bl	8001f74 <HAL_GetTick>
 8000f10:	4602      	mov	r2, r0
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	4413      	add	r3, r2
 8000f16:	617b      	str	r3, [r7, #20]
        while (HAL_GetTick() < timeout) {
 8000f18:	e044      	b.n	8000fa4 <readMotorControl+0x158>
            int newFrames = drainAndUpdateCANMessages();
 8000f1a:	f7ff fd65 	bl	80009e8 <drainAndUpdateCANMessages>
 8000f1e:	6138      	str	r0, [r7, #16]
            if (newFrames > 0) {
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	dd3b      	ble.n	8000f9e <readMotorControl+0x152>
                // Fresh data arrived, update motor control
                controlMsg = getCANMessageByID(0x125);
 8000f26:	f240 1025 	movw	r0, #293	@ 0x125
 8000f2a:	f7ff fe0f 	bl	8000b4c <getCANMessageByID>
 8000f2e:	6278      	str	r0, [r7, #36]	@ 0x24
                if (controlMsg != NULL && controlMsg->length >= 4) {
 8000f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d03d      	beq.n	8000fb2 <readMotorControl+0x166>
 8000f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000f3c:	2b03      	cmp	r3, #3
 8000f3e:	d938      	bls.n	8000fb2 <readMotorControl+0x166>
                    int16_t throttleRaw = (int16_t)((uint16_t)controlMsg->data[0] | ((uint16_t)controlMsg->data[1] << 8));
 8000f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f42:	791b      	ldrb	r3, [r3, #4]
 8000f44:	b21a      	sxth	r2, r3
 8000f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f48:	795b      	ldrb	r3, [r3, #5]
 8000f4a:	b21b      	sxth	r3, r3
 8000f4c:	021b      	lsls	r3, r3, #8
 8000f4e:	b21b      	sxth	r3, r3
 8000f50:	4313      	orrs	r3, r2
 8000f52:	81fb      	strh	r3, [r7, #14]
                    int16_t steeringRaw = (int16_t)((uint16_t)controlMsg->data[2] | ((uint16_t)controlMsg->data[3] << 8));
 8000f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f56:	799b      	ldrb	r3, [r3, #6]
 8000f58:	b21a      	sxth	r2, r3
 8000f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f5c:	79db      	ldrb	r3, [r3, #7]
 8000f5e:	b21b      	sxth	r3, r3
 8000f60:	021b      	lsls	r3, r3, #8
 8000f62:	b21b      	sxth	r3, r3
 8000f64:	4313      	orrs	r3, r2
 8000f66:	81bb      	strh	r3, [r7, #12]

                    lastControl.throttle = throttleRaw / 1000.0f;
 8000f68:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f6c:	ee07 3a90 	vmov	s15, r3
 8000f70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f74:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8000fe8 <readMotorControl+0x19c>
 8000f78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fec <readMotorControl+0x1a0>)
 8000f7e:	edc3 7a00 	vstr	s15, [r3]
                    lastControl.steering = steeringRaw / 1000.0f;
 8000f82:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000f86:	ee07 3a90 	vmov	s15, r3
 8000f8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f8e:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8000fe8 <readMotorControl+0x19c>
 8000f92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f96:	4b15      	ldr	r3, [pc, #84]	@ (8000fec <readMotorControl+0x1a0>)
 8000f98:	edc3 7a01 	vstr	s15, [r3, #4]
                }
                break;
 8000f9c:	e009      	b.n	8000fb2 <readMotorControl+0x166>
            }
            HAL_Delay(1);
 8000f9e:	2001      	movs	r0, #1
 8000fa0:	f000 fff4 	bl	8001f8c <HAL_Delay>
        while (HAL_GetTick() < timeout) {
 8000fa4:	f000 ffe6 	bl	8001f74 <HAL_GetTick>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	4293      	cmp	r3, r2
 8000fae:	d8b4      	bhi.n	8000f1a <readMotorControl+0xce>
 8000fb0:	e000      	b.n	8000fb4 <readMotorControl+0x168>
                break;
 8000fb2:	bf00      	nop
        }
    }

    // Copy to output
    *control = lastControl;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	4a0d      	ldr	r2, [pc, #52]	@ (8000fec <readMotorControl+0x1a0>)
 8000fb8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fbc:	e883 0003 	stmia.w	r3, {r0, r1}

    // Return true if we have valid data (timestamp > 0 means we received at least one message)
    return (controlMsg != NULL && controlMsg->timestamp > 0);
 8000fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d005      	beq.n	8000fd2 <readMotorControl+0x186>
 8000fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <readMotorControl+0x186>
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e000      	b.n	8000fd4 <readMotorControl+0x188>
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	f003 0301 	and.w	r3, r3, #1
 8000fd8:	b2db      	uxtb	r3, r3
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3728      	adds	r7, #40	@ 0x28
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	240002e4 	.word	0x240002e4
 8000fe8:	447a0000 	.word	0x447a0000
 8000fec:	24000598 	.word	0x24000598

08000ff0 <loopPrintAll>:

        HAL_Delay(1);
    }
}

void loopPrintAll(void) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b090      	sub	sp, #64	@ 0x40
 8000ff4:	af04      	add	r7, sp, #16
    const uint32_t printIntervalMs = 100;
 8000ff6:	2364      	movs	r3, #100	@ 0x64
 8000ff8:	627b      	str	r3, [r7, #36]	@ 0x24
    const uint32_t heartbeatIntervalMs = 1000;
 8000ffa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ffe:	623b      	str	r3, [r7, #32]
    uint32_t lastPrint = HAL_GetTick();
 8001000:	f000 ffb8 	bl	8001f74 <HAL_GetTick>
 8001004:	62f8      	str	r0, [r7, #44]	@ 0x2c
    uint32_t lastHeartbeat = HAL_GetTick();
 8001006:	f000 ffb5 	bl	8001f74 <HAL_GetTick>
 800100a:	62b8      	str	r0, [r7, #40]	@ 0x28

    printf("\n\r[Combined Monitor] Starting...\n\r");
 800100c:	483e      	ldr	r0, [pc, #248]	@ (8001108 <loopPrintAll+0x118>)
 800100e:	f008 fe03 	bl	8009c18 <iprintf>

    while (1)
    {
        uint32_t now = HAL_GetTick();
 8001012:	f000 ffaf 	bl	8001f74 <HAL_GetTick>
 8001016:	61f8      	str	r0, [r7, #28]

        // 1) Apply motor control commands
        MotorControl control;
        if (readMotorControl(&control, 0)) {
 8001018:	f107 030c 	add.w	r3, r7, #12
 800101c:	2100      	movs	r1, #0
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff ff14 	bl	8000e4c <readMotorControl>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d00b      	beq.n	8001042 <loopPrintAll+0x52>
            Turning_SetAngle(control.steering);
 800102a:	edd7 7a04 	vldr	s15, [r7, #16]
 800102e:	eeb0 0a67 	vmov.f32	s0, s15
 8001032:	f7ff fc09 	bl	8000848 <Turning_SetAngle>
            SetEscSpeed(control.throttle);
 8001036:	edd7 7a03 	vldr	s15, [r7, #12]
 800103a:	eeb0 0a67 	vmov.f32	s0, s15
 800103e:	f7ff fc61 	bl	8000904 <SetEscSpeed>
        }

        // 2) Periodically print all values
        if (now - lastPrint >= printIntervalMs)
 8001042:	69fa      	ldr	r2, [r7, #28]
 8001044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001046:	1ad3      	subs	r3, r2, r3
 8001048:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800104a:	429a      	cmp	r2, r3
 800104c:	d84c      	bhi.n	80010e8 <loopPrintAll+0xf8>
        {
            drainAndUpdateCANMessages();
 800104e:	f7ff fccb 	bl	80009e8 <drainAndUpdateCANMessages>

            int32_t encoderCount = readEncoder(0);
 8001052:	2000      	movs	r0, #0
 8001054:	f7ff fda4 	bl	8000ba0 <readEncoder>
 8001058:	61b8      	str	r0, [r7, #24]
            Orientation orient;
            bool hasOrientation = readOrientation(&orient, 0);
 800105a:	463b      	mov	r3, r7
 800105c:	2100      	movs	r1, #0
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff fdfe 	bl	8000c60 <readOrientation>
 8001064:	4603      	mov	r3, r0
 8001066:	75fb      	strb	r3, [r7, #23]
            bool hasControl = readMotorControl(&control, 0);
 8001068:	f107 030c 	add.w	r3, r7, #12
 800106c:	2100      	movs	r1, #0
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff feec 	bl	8000e4c <readMotorControl>
 8001074:	4603      	mov	r3, r0
 8001076:	75bb      	strb	r3, [r7, #22]

            printf("Enc: %8ld | ", (long)encoderCount);
 8001078:	69b9      	ldr	r1, [r7, #24]
 800107a:	4824      	ldr	r0, [pc, #144]	@ (800110c <loopPrintAll+0x11c>)
 800107c:	f008 fdcc 	bl	8009c18 <iprintf>
            
            if (hasOrientation) {
 8001080:	7dfb      	ldrb	r3, [r7, #23]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d015      	beq.n	80010b2 <loopPrintAll+0xc2>
                printf("R:%6.2f° P:%6.2f° Y:%6.2f° | ", orient.roll, orient.pitch, orient.yaw);
 8001086:	edd7 7a00 	vldr	s15, [r7]
 800108a:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800108e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001092:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001096:	edd7 6a02 	vldr	s13, [r7, #8]
 800109a:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800109e:	ed8d 6b02 	vstr	d6, [sp, #8]
 80010a2:	ed8d 7b00 	vstr	d7, [sp]
 80010a6:	ec53 2b15 	vmov	r2, r3, d5
 80010aa:	4819      	ldr	r0, [pc, #100]	@ (8001110 <loopPrintAll+0x120>)
 80010ac:	f008 fdb4 	bl	8009c18 <iprintf>
 80010b0:	e002      	b.n	80010b8 <loopPrintAll+0xc8>
            } else {
                printf("Orient: [No data] | ");
 80010b2:	4818      	ldr	r0, [pc, #96]	@ (8001114 <loopPrintAll+0x124>)
 80010b4:	f008 fdb0 	bl	8009c18 <iprintf>
            }

            if (hasControl) {
 80010b8:	7dbb      	ldrb	r3, [r7, #22]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d00f      	beq.n	80010de <loopPrintAll+0xee>
                printf("T:%+5.2f S:%+5.2f\n\r", control.throttle, control.steering);
 80010be:	edd7 7a03 	vldr	s15, [r7, #12]
 80010c2:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80010c6:	edd7 7a04 	vldr	s15, [r7, #16]
 80010ca:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80010ce:	ed8d 7b00 	vstr	d7, [sp]
 80010d2:	ec53 2b16 	vmov	r2, r3, d6
 80010d6:	4810      	ldr	r0, [pc, #64]	@ (8001118 <loopPrintAll+0x128>)
 80010d8:	f008 fd9e 	bl	8009c18 <iprintf>
 80010dc:	e002      	b.n	80010e4 <loopPrintAll+0xf4>
            } else {
                printf("Ctrl: [No data]\n\r");
 80010de:	480f      	ldr	r0, [pc, #60]	@ (800111c <loopPrintAll+0x12c>)
 80010e0:	f008 fd9a 	bl	8009c18 <iprintf>
            }

            lastPrint = now;
 80010e4:	69fb      	ldr	r3, [r7, #28]
 80010e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        // 3) Heartbeat every second
        if (now - lastHeartbeat >= heartbeatIntervalMs)
 80010e8:	69fa      	ldr	r2, [r7, #28]
 80010ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	6a3a      	ldr	r2, [r7, #32]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d805      	bhi.n	8001100 <loopPrintAll+0x110>
        {
            printf("[Combined Monitor] Alive (%lu ms)\n\r", (unsigned long)now);
 80010f4:	69f9      	ldr	r1, [r7, #28]
 80010f6:	480a      	ldr	r0, [pc, #40]	@ (8001120 <loopPrintAll+0x130>)
 80010f8:	f008 fd8e 	bl	8009c18 <iprintf>
            lastHeartbeat = now;
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        HAL_Delay(1);
 8001100:	2001      	movs	r0, #1
 8001102:	f000 ff43 	bl	8001f8c <HAL_Delay>
    {
 8001106:	e784      	b.n	8001012 <loopPrintAll+0x22>
 8001108:	0800bccc 	.word	0x0800bccc
 800110c:	0800bcf0 	.word	0x0800bcf0
 8001110:	0800bd00 	.word	0x0800bd00
 8001114:	0800bd24 	.word	0x0800bd24
 8001118:	0800bd3c 	.word	0x0800bd3c
 800111c:	0800bd50 	.word	0x0800bd50
 8001120:	0800bd64 	.word	0x0800bd64

08001124 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800112a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800112e:	607b      	str	r3, [r7, #4]
//  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  if ( timeout < 0 )
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2b00      	cmp	r3, #0
 8001134:	da01      	bge.n	800113a <main+0x16>
  {
  Error_Handler();
 8001136:	f000 fb49 	bl	80017cc <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800113a:	f000 fe95 	bl	8001e68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800113e:	f000 f84f 	bl	80011e0 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8001142:	4b23      	ldr	r3, [pc, #140]	@ (80011d0 <main+0xac>)
 8001144:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001148:	4a21      	ldr	r2, [pc, #132]	@ (80011d0 <main+0xac>)
 800114a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800114e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001152:	4b1f      	ldr	r3, [pc, #124]	@ (80011d0 <main+0xac>)
 8001154:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001158:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800115c:	603b      	str	r3, [r7, #0]
 800115e:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8001160:	2000      	movs	r0, #0
 8001162:	f002 fd99 	bl	8003c98 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8001166:	2100      	movs	r1, #0
 8001168:	2000      	movs	r0, #0
 800116a:	f002 fdaf 	bl	8003ccc <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800116e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001172:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8001174:	bf00      	nop
 8001176:	4b16      	ldr	r3, [pc, #88]	@ (80011d0 <main+0xac>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d104      	bne.n	800118c <main+0x68>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	1e5a      	subs	r2, r3, #1
 8001186:	607a      	str	r2, [r7, #4]
 8001188:	2b00      	cmp	r3, #0
 800118a:	dcf4      	bgt.n	8001176 <main+0x52>
if ( timeout < 0 )
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2b00      	cmp	r3, #0
 8001190:	da01      	bge.n	8001196 <main+0x72>
{
Error_Handler();
 8001192:	f000 fb1b 	bl	80017cc <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001196:	f000 fa87 	bl	80016a8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800119a:	f000 fa39 	bl	8001610 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 800119e:	f000 f89b 	bl	80012d8 <MX_FDCAN1_Init>
  MX_TIM13_Init();
 80011a2:	f000 f94d 	bl	8001440 <MX_TIM13_Init>
  MX_TIM14_Init();
 80011a6:	f000 f999 	bl	80014dc <MX_TIM14_Init>
  MX_USART2_UART_Init();
 80011aa:	f000 f9e5 	bl	8001578 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 80011ae:	2100      	movs	r1, #0
 80011b0:	4808      	ldr	r0, [pc, #32]	@ (80011d4 <main+0xb0>)
 80011b2:	f005 fcc3 	bl	8006b3c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 80011b6:	2100      	movs	r1, #0
 80011b8:	4807      	ldr	r0, [pc, #28]	@ (80011d8 <main+0xb4>)
 80011ba:	f005 fcbf 	bl	8006b3c <HAL_TIM_PWM_Start>
  Turning_SetAngle(0);
 80011be:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 80011dc <main+0xb8>
 80011c2:	f7ff fb41 	bl	8000848 <Turning_SetAngle>
//  loopPrintAllCAN();
 loopPrintAll();
 80011c6:	f7ff ff13 	bl	8000ff0 <loopPrintAll>
  // loopPrintMotorControl();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011ca:	bf00      	nop
 80011cc:	e7fd      	b.n	80011ca <main+0xa6>
 80011ce:	bf00      	nop
 80011d0:	58024400 	.word	0x58024400
 80011d4:	24000384 	.word	0x24000384
 80011d8:	240003d0 	.word	0x240003d0
 80011dc:	00000000 	.word	0x00000000

080011e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b09c      	sub	sp, #112	@ 0x70
 80011e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011ea:	224c      	movs	r2, #76	@ 0x4c
 80011ec:	2100      	movs	r1, #0
 80011ee:	4618      	mov	r0, r3
 80011f0:	f008 fd67 	bl	8009cc2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011f4:	1d3b      	adds	r3, r7, #4
 80011f6:	2220      	movs	r2, #32
 80011f8:	2100      	movs	r1, #0
 80011fa:	4618      	mov	r0, r3
 80011fc:	f008 fd61 	bl	8009cc2 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001200:	2004      	movs	r0, #4
 8001202:	f002 fd77 	bl	8003cf4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001206:	2300      	movs	r3, #0
 8001208:	603b      	str	r3, [r7, #0]
 800120a:	4b31      	ldr	r3, [pc, #196]	@ (80012d0 <SystemClock_Config+0xf0>)
 800120c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800120e:	4a30      	ldr	r2, [pc, #192]	@ (80012d0 <SystemClock_Config+0xf0>)
 8001210:	f023 0301 	bic.w	r3, r3, #1
 8001214:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001216:	4b2e      	ldr	r3, [pc, #184]	@ (80012d0 <SystemClock_Config+0xf0>)
 8001218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800121a:	f003 0301 	and.w	r3, r3, #1
 800121e:	603b      	str	r3, [r7, #0]
 8001220:	4b2c      	ldr	r3, [pc, #176]	@ (80012d4 <SystemClock_Config+0xf4>)
 8001222:	699b      	ldr	r3, [r3, #24]
 8001224:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001228:	4a2a      	ldr	r2, [pc, #168]	@ (80012d4 <SystemClock_Config+0xf4>)
 800122a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800122e:	6193      	str	r3, [r2, #24]
 8001230:	4b28      	ldr	r3, [pc, #160]	@ (80012d4 <SystemClock_Config+0xf4>)
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001238:	603b      	str	r3, [r7, #0]
 800123a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800123c:	bf00      	nop
 800123e:	4b25      	ldr	r3, [pc, #148]	@ (80012d4 <SystemClock_Config+0xf4>)
 8001240:	699b      	ldr	r3, [r3, #24]
 8001242:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001246:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800124a:	d1f8      	bne.n	800123e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800124c:	2302      	movs	r3, #2
 800124e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001250:	2301      	movs	r3, #1
 8001252:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001254:	2340      	movs	r3, #64	@ 0x40
 8001256:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001258:	2302      	movs	r3, #2
 800125a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800125c:	2300      	movs	r3, #0
 800125e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001260:	2304      	movs	r3, #4
 8001262:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001264:	230a      	movs	r3, #10
 8001266:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001268:	2302      	movs	r3, #2
 800126a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800126c:	2304      	movs	r3, #4
 800126e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001270:	2302      	movs	r3, #2
 8001272:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001274:	230c      	movs	r3, #12
 8001276:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8001278:	2302      	movs	r3, #2
 800127a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800127c:	2300      	movs	r3, #0
 800127e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001280:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001284:	4618      	mov	r0, r3
 8001286:	f002 fd8f 	bl	8003da8 <HAL_RCC_OscConfig>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001290:	f000 fa9c 	bl	80017cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001294:	233f      	movs	r3, #63	@ 0x3f
 8001296:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001298:	2303      	movs	r3, #3
 800129a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800129c:	2300      	movs	r3, #0
 800129e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80012a0:	2300      	movs	r3, #0
 80012a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80012a4:	2300      	movs	r3, #0
 80012a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80012a8:	2340      	movs	r3, #64	@ 0x40
 80012aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80012ac:	2300      	movs	r3, #0
 80012ae:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80012b0:	2300      	movs	r3, #0
 80012b2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80012b4:	1d3b      	adds	r3, r7, #4
 80012b6:	2101      	movs	r1, #1
 80012b8:	4618      	mov	r0, r3
 80012ba:	f003 f9cf 	bl	800465c <HAL_RCC_ClockConfig>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80012c4:	f000 fa82 	bl	80017cc <Error_Handler>
  }
}
 80012c8:	bf00      	nop
 80012ca:	3770      	adds	r7, #112	@ 0x70
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	58000400 	.word	0x58000400
 80012d4:	58024800 	.word	0x58024800

080012d8 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80012de:	4b54      	ldr	r3, [pc, #336]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 80012e0:	4a54      	ldr	r2, [pc, #336]	@ (8001434 <MX_FDCAN1_Init+0x15c>)
 80012e2:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80012e4:	4b52      	ldr	r3, [pc, #328]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80012ea:	4b51      	ldr	r3, [pc, #324]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80012f0:	4b4f      	ldr	r3, [pc, #316]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80012f6:	4b4e      	ldr	r3, [pc, #312]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 80012fc:	4b4c      	ldr	r3, [pc, #304]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 80012fe:	2201      	movs	r2, #1
 8001300:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8001302:	4b4b      	ldr	r3, [pc, #300]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 8001304:	2202      	movs	r2, #2
 8001306:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8001308:	4b49      	ldr	r3, [pc, #292]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 800130a:	2208      	movs	r2, #8
 800130c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 800130e:	4b48      	ldr	r3, [pc, #288]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 8001310:	221f      	movs	r2, #31
 8001312:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8001314:	4b46      	ldr	r3, [pc, #280]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 8001316:	2208      	movs	r2, #8
 8001318:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800131a:	4b45      	ldr	r3, [pc, #276]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 800131c:	2201      	movs	r2, #1
 800131e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001320:	4b43      	ldr	r3, [pc, #268]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 8001322:	2201      	movs	r2, #1
 8001324:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001326:	4b42      	ldr	r3, [pc, #264]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 8001328:	2201      	movs	r2, #1
 800132a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800132c:	4b40      	ldr	r3, [pc, #256]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 800132e:	2201      	movs	r2, #1
 8001330:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8001332:	4b3f      	ldr	r3, [pc, #252]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 8001334:	2200      	movs	r2, #0
 8001336:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8001338:	4b3d      	ldr	r3, [pc, #244]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 800133a:	2201      	movs	r2, #1
 800133c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 800133e:	4b3c      	ldr	r3, [pc, #240]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 8001340:	2200      	movs	r2, #0
 8001342:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 50;
 8001344:	4b3a      	ldr	r3, [pc, #232]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 8001346:	2232      	movs	r2, #50	@ 0x32
 8001348:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800134a:	4b39      	ldr	r3, [pc, #228]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 800134c:	2204      	movs	r2, #4
 800134e:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8001350:	4b37      	ldr	r3, [pc, #220]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 8001352:	2200      	movs	r2, #0
 8001354:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001356:	4b36      	ldr	r3, [pc, #216]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 8001358:	2204      	movs	r2, #4
 800135a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 800135c:	4b34      	ldr	r3, [pc, #208]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 800135e:	2200      	movs	r2, #0
 8001360:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001362:	4b33      	ldr	r3, [pc, #204]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 8001364:	2204      	movs	r2, #4
 8001366:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8001368:	4b31      	ldr	r3, [pc, #196]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 800136a:	2200      	movs	r2, #0
 800136c:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 800136e:	4b30      	ldr	r3, [pc, #192]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 8001370:	2200      	movs	r2, #0
 8001372:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8001374:	4b2e      	ldr	r3, [pc, #184]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 8001376:	2201      	movs	r2, #1
 8001378:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800137a:	4b2d      	ldr	r3, [pc, #180]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 800137c:	2200      	movs	r2, #0
 800137e:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001380:	4b2b      	ldr	r3, [pc, #172]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 8001382:	2204      	movs	r2, #4
 8001384:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001386:	482a      	ldr	r0, [pc, #168]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 8001388:	f001 fca4 	bl	8002cd4 <HAL_FDCAN_Init>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8001392:	f000 fa1b 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  /*AAO+*/
          sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8001396:	4b28      	ldr	r3, [pc, #160]	@ (8001438 <MX_FDCAN1_Init+0x160>)
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
          sFilterConfig.FilterIndex = 0;
 800139c:	4b26      	ldr	r3, [pc, #152]	@ (8001438 <MX_FDCAN1_Init+0x160>)
 800139e:	2200      	movs	r2, #0
 80013a0:	605a      	str	r2, [r3, #4]
          sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80013a2:	4b25      	ldr	r3, [pc, #148]	@ (8001438 <MX_FDCAN1_Init+0x160>)
 80013a4:	2202      	movs	r2, #2
 80013a6:	609a      	str	r2, [r3, #8]
          sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80013a8:	4b23      	ldr	r3, [pc, #140]	@ (8001438 <MX_FDCAN1_Init+0x160>)
 80013aa:	2201      	movs	r2, #1
 80013ac:	60da      	str	r2, [r3, #12]
          sFilterConfig.FilterID1 = 0x000;   // base ID (don't care)
 80013ae:	4b22      	ldr	r3, [pc, #136]	@ (8001438 <MX_FDCAN1_Init+0x160>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	611a      	str	r2, [r3, #16]
          sFilterConfig.FilterID2 = 0x000;   // mask = 0 → accept all messages
 80013b4:	4b20      	ldr	r3, [pc, #128]	@ (8001438 <MX_FDCAN1_Init+0x160>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	615a      	str	r2, [r3, #20]

          /* Configure global filter to reject all non-matching frames */
          HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT,
 80013ba:	2301      	movs	r3, #1
 80013bc:	9300      	str	r3, [sp, #0]
 80013be:	2301      	movs	r3, #1
 80013c0:	2202      	movs	r2, #2
 80013c2:	2102      	movs	r1, #2
 80013c4:	481a      	ldr	r0, [pc, #104]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 80013c6:	f001 fed9 	bl	800317c <HAL_FDCAN_ConfigGlobalFilter>
                                       FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);

          if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 80013ca:	491b      	ldr	r1, [pc, #108]	@ (8001438 <MX_FDCAN1_Init+0x160>)
 80013cc:	4818      	ldr	r0, [pc, #96]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 80013ce:	f001 fe5f 	bl	8003090 <HAL_FDCAN_ConfigFilter>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_FDCAN1_Init+0x104>
            {
               /* Filter configuration Error */
               Error_Handler();
 80013d8:	f000 f9f8 	bl	80017cc <Error_Handler>
            }
           /* Start the FDCAN module */
          if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 80013dc:	4814      	ldr	r0, [pc, #80]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 80013de:	f001 fefa 	bl	80031d6 <HAL_FDCAN_Start>
            }
               /* Start Error */
          if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 80013e2:	2200      	movs	r2, #0
 80013e4:	2101      	movs	r1, #1
 80013e6:	4812      	ldr	r0, [pc, #72]	@ (8001430 <MX_FDCAN1_Init+0x158>)
 80013e8:	f002 f88c 	bl	8003504 <HAL_FDCAN_ActivateNotification>
            }
               /* Notification Error */

           /* Configure Tx buffer message */
          TxHeader.Identifier = 0x111;
 80013ec:	4b13      	ldr	r3, [pc, #76]	@ (800143c <MX_FDCAN1_Init+0x164>)
 80013ee:	f240 1211 	movw	r2, #273	@ 0x111
 80013f2:	601a      	str	r2, [r3, #0]
          TxHeader.IdType = FDCAN_STANDARD_ID;
 80013f4:	4b11      	ldr	r3, [pc, #68]	@ (800143c <MX_FDCAN1_Init+0x164>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	605a      	str	r2, [r3, #4]
          TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80013fa:	4b10      	ldr	r3, [pc, #64]	@ (800143c <MX_FDCAN1_Init+0x164>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	609a      	str	r2, [r3, #8]
          TxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8001400:	4b0e      	ldr	r3, [pc, #56]	@ (800143c <MX_FDCAN1_Init+0x164>)
 8001402:	2209      	movs	r2, #9
 8001404:	60da      	str	r2, [r3, #12]
          TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001406:	4b0d      	ldr	r3, [pc, #52]	@ (800143c <MX_FDCAN1_Init+0x164>)
 8001408:	2200      	movs	r2, #0
 800140a:	611a      	str	r2, [r3, #16]
          TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 800140c:	4b0b      	ldr	r3, [pc, #44]	@ (800143c <MX_FDCAN1_Init+0x164>)
 800140e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001412:	615a      	str	r2, [r3, #20]
          TxHeader.FDFormat = FDCAN_FD_CAN;
 8001414:	4b09      	ldr	r3, [pc, #36]	@ (800143c <MX_FDCAN1_Init+0x164>)
 8001416:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800141a:	619a      	str	r2, [r3, #24]
          TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800141c:	4b07      	ldr	r3, [pc, #28]	@ (800143c <MX_FDCAN1_Init+0x164>)
 800141e:	2200      	movs	r2, #0
 8001420:	61da      	str	r2, [r3, #28]
          TxHeader.MessageMarker = 0x00;
 8001422:	4b06      	ldr	r3, [pc, #24]	@ (800143c <MX_FDCAN1_Init+0x164>)
 8001424:	2200      	movs	r2, #0
 8001426:	621a      	str	r2, [r3, #32]
         /*AAO-*/
  /* USER CODE END FDCAN1_Init 2 */

}
 8001428:	bf00      	nop
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	240002e4 	.word	0x240002e4
 8001434:	4000a000 	.word	0x4000a000
 8001438:	24000544 	.word	0x24000544
 800143c:	24000564 	.word	0x24000564

08001440 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b088      	sub	sp, #32
 8001444:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001446:	1d3b      	adds	r3, r7, #4
 8001448:	2200      	movs	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
 800144c:	605a      	str	r2, [r3, #4]
 800144e:	609a      	str	r2, [r3, #8]
 8001450:	60da      	str	r2, [r3, #12]
 8001452:	611a      	str	r2, [r3, #16]
 8001454:	615a      	str	r2, [r3, #20]
 8001456:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8001458:	4b1e      	ldr	r3, [pc, #120]	@ (80014d4 <MX_TIM13_Init+0x94>)
 800145a:	4a1f      	ldr	r2, [pc, #124]	@ (80014d8 <MX_TIM13_Init+0x98>)
 800145c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 800145e:	4b1d      	ldr	r3, [pc, #116]	@ (80014d4 <MX_TIM13_Init+0x94>)
 8001460:	224f      	movs	r2, #79	@ 0x4f
 8001462:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001464:	4b1b      	ldr	r3, [pc, #108]	@ (80014d4 <MX_TIM13_Init+0x94>)
 8001466:	2200      	movs	r2, #0
 8001468:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 19999;
 800146a:	4b1a      	ldr	r3, [pc, #104]	@ (80014d4 <MX_TIM13_Init+0x94>)
 800146c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001470:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001472:	4b18      	ldr	r3, [pc, #96]	@ (80014d4 <MX_TIM13_Init+0x94>)
 8001474:	2200      	movs	r2, #0
 8001476:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001478:	4b16      	ldr	r3, [pc, #88]	@ (80014d4 <MX_TIM13_Init+0x94>)
 800147a:	2200      	movs	r2, #0
 800147c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800147e:	4815      	ldr	r0, [pc, #84]	@ (80014d4 <MX_TIM13_Init+0x94>)
 8001480:	f005 faa4 	bl	80069cc <HAL_TIM_Base_Init>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 800148a:	f000 f99f 	bl	80017cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 800148e:	4811      	ldr	r0, [pc, #68]	@ (80014d4 <MX_TIM13_Init+0x94>)
 8001490:	f005 faf3 	bl	8006a7a <HAL_TIM_PWM_Init>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 800149a:	f000 f997 	bl	80017cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800149e:	2360      	movs	r3, #96	@ 0x60
 80014a0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 80014a2:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80014a6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014a8:	2300      	movs	r3, #0
 80014aa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014ac:	2300      	movs	r3, #0
 80014ae:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014b0:	1d3b      	adds	r3, r7, #4
 80014b2:	2200      	movs	r2, #0
 80014b4:	4619      	mov	r1, r3
 80014b6:	4807      	ldr	r0, [pc, #28]	@ (80014d4 <MX_TIM13_Init+0x94>)
 80014b8:	f005 fc4e 	bl	8006d58 <HAL_TIM_PWM_ConfigChannel>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 80014c2:	f000 f983 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 80014c6:	4803      	ldr	r0, [pc, #12]	@ (80014d4 <MX_TIM13_Init+0x94>)
 80014c8:	f000 fa6a 	bl	80019a0 <HAL_TIM_MspPostInit>

}
 80014cc:	bf00      	nop
 80014ce:	3720      	adds	r7, #32
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	24000384 	.word	0x24000384
 80014d8:	40001c00 	.word	0x40001c00

080014dc <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b088      	sub	sp, #32
 80014e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80014e2:	1d3b      	adds	r3, r7, #4
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	605a      	str	r2, [r3, #4]
 80014ea:	609a      	str	r2, [r3, #8]
 80014ec:	60da      	str	r2, [r3, #12]
 80014ee:	611a      	str	r2, [r3, #16]
 80014f0:	615a      	str	r2, [r3, #20]
 80014f2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80014f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001570 <MX_TIM14_Init+0x94>)
 80014f6:	4a1f      	ldr	r2, [pc, #124]	@ (8001574 <MX_TIM14_Init+0x98>)
 80014f8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 80014fa:	4b1d      	ldr	r3, [pc, #116]	@ (8001570 <MX_TIM14_Init+0x94>)
 80014fc:	224f      	movs	r2, #79	@ 0x4f
 80014fe:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001500:	4b1b      	ldr	r3, [pc, #108]	@ (8001570 <MX_TIM14_Init+0x94>)
 8001502:	2200      	movs	r2, #0
 8001504:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 19999;
 8001506:	4b1a      	ldr	r3, [pc, #104]	@ (8001570 <MX_TIM14_Init+0x94>)
 8001508:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800150c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800150e:	4b18      	ldr	r3, [pc, #96]	@ (8001570 <MX_TIM14_Init+0x94>)
 8001510:	2200      	movs	r2, #0
 8001512:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001514:	4b16      	ldr	r3, [pc, #88]	@ (8001570 <MX_TIM14_Init+0x94>)
 8001516:	2200      	movs	r2, #0
 8001518:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800151a:	4815      	ldr	r0, [pc, #84]	@ (8001570 <MX_TIM14_Init+0x94>)
 800151c:	f005 fa56 	bl	80069cc <HAL_TIM_Base_Init>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8001526:	f000 f951 	bl	80017cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 800152a:	4811      	ldr	r0, [pc, #68]	@ (8001570 <MX_TIM14_Init+0x94>)
 800152c:	f005 faa5 	bl	8006a7a <HAL_TIM_PWM_Init>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8001536:	f000 f949 	bl	80017cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800153a:	2360      	movs	r3, #96	@ 0x60
 800153c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 800153e:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8001542:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001544:	2300      	movs	r3, #0
 8001546:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001548:	2300      	movs	r3, #0
 800154a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800154c:	1d3b      	adds	r3, r7, #4
 800154e:	2200      	movs	r2, #0
 8001550:	4619      	mov	r1, r3
 8001552:	4807      	ldr	r0, [pc, #28]	@ (8001570 <MX_TIM14_Init+0x94>)
 8001554:	f005 fc00 	bl	8006d58 <HAL_TIM_PWM_ConfigChannel>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 800155e:	f000 f935 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8001562:	4803      	ldr	r0, [pc, #12]	@ (8001570 <MX_TIM14_Init+0x94>)
 8001564:	f000 fa1c 	bl	80019a0 <HAL_TIM_MspPostInit>

}
 8001568:	bf00      	nop
 800156a:	3720      	adds	r7, #32
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	240003d0 	.word	0x240003d0
 8001574:	40002000 	.word	0x40002000

08001578 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800157c:	4b22      	ldr	r3, [pc, #136]	@ (8001608 <MX_USART2_UART_Init+0x90>)
 800157e:	4a23      	ldr	r2, [pc, #140]	@ (800160c <MX_USART2_UART_Init+0x94>)
 8001580:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001582:	4b21      	ldr	r3, [pc, #132]	@ (8001608 <MX_USART2_UART_Init+0x90>)
 8001584:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001588:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800158a:	4b1f      	ldr	r3, [pc, #124]	@ (8001608 <MX_USART2_UART_Init+0x90>)
 800158c:	2200      	movs	r2, #0
 800158e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001590:	4b1d      	ldr	r3, [pc, #116]	@ (8001608 <MX_USART2_UART_Init+0x90>)
 8001592:	2200      	movs	r2, #0
 8001594:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001596:	4b1c      	ldr	r3, [pc, #112]	@ (8001608 <MX_USART2_UART_Init+0x90>)
 8001598:	2200      	movs	r2, #0
 800159a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800159c:	4b1a      	ldr	r3, [pc, #104]	@ (8001608 <MX_USART2_UART_Init+0x90>)
 800159e:	220c      	movs	r2, #12
 80015a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015a2:	4b19      	ldr	r3, [pc, #100]	@ (8001608 <MX_USART2_UART_Init+0x90>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015a8:	4b17      	ldr	r3, [pc, #92]	@ (8001608 <MX_USART2_UART_Init+0x90>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015ae:	4b16      	ldr	r3, [pc, #88]	@ (8001608 <MX_USART2_UART_Init+0x90>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015b4:	4b14      	ldr	r3, [pc, #80]	@ (8001608 <MX_USART2_UART_Init+0x90>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015ba:	4b13      	ldr	r3, [pc, #76]	@ (8001608 <MX_USART2_UART_Init+0x90>)
 80015bc:	2200      	movs	r2, #0
 80015be:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015c0:	4811      	ldr	r0, [pc, #68]	@ (8001608 <MX_USART2_UART_Init+0x90>)
 80015c2:	f006 f878 	bl	80076b6 <HAL_UART_Init>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80015cc:	f000 f8fe 	bl	80017cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015d0:	2100      	movs	r1, #0
 80015d2:	480d      	ldr	r0, [pc, #52]	@ (8001608 <MX_USART2_UART_Init+0x90>)
 80015d4:	f007 fd60 	bl	8009098 <HAL_UARTEx_SetTxFifoThreshold>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80015de:	f000 f8f5 	bl	80017cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015e2:	2100      	movs	r1, #0
 80015e4:	4808      	ldr	r0, [pc, #32]	@ (8001608 <MX_USART2_UART_Init+0x90>)
 80015e6:	f007 fd95 	bl	8009114 <HAL_UARTEx_SetRxFifoThreshold>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80015f0:	f000 f8ec 	bl	80017cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80015f4:	4804      	ldr	r0, [pc, #16]	@ (8001608 <MX_USART2_UART_Init+0x90>)
 80015f6:	f007 fd16 	bl	8009026 <HAL_UARTEx_DisableFifoMode>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001600:	f000 f8e4 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001604:	bf00      	nop
 8001606:	bd80      	pop	{r7, pc}
 8001608:	2400041c 	.word	0x2400041c
 800160c:	40004400 	.word	0x40004400

08001610 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001614:	4b22      	ldr	r3, [pc, #136]	@ (80016a0 <MX_USART3_UART_Init+0x90>)
 8001616:	4a23      	ldr	r2, [pc, #140]	@ (80016a4 <MX_USART3_UART_Init+0x94>)
 8001618:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800161a:	4b21      	ldr	r3, [pc, #132]	@ (80016a0 <MX_USART3_UART_Init+0x90>)
 800161c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001620:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001622:	4b1f      	ldr	r3, [pc, #124]	@ (80016a0 <MX_USART3_UART_Init+0x90>)
 8001624:	2200      	movs	r2, #0
 8001626:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001628:	4b1d      	ldr	r3, [pc, #116]	@ (80016a0 <MX_USART3_UART_Init+0x90>)
 800162a:	2200      	movs	r2, #0
 800162c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800162e:	4b1c      	ldr	r3, [pc, #112]	@ (80016a0 <MX_USART3_UART_Init+0x90>)
 8001630:	2200      	movs	r2, #0
 8001632:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001634:	4b1a      	ldr	r3, [pc, #104]	@ (80016a0 <MX_USART3_UART_Init+0x90>)
 8001636:	220c      	movs	r2, #12
 8001638:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800163a:	4b19      	ldr	r3, [pc, #100]	@ (80016a0 <MX_USART3_UART_Init+0x90>)
 800163c:	2200      	movs	r2, #0
 800163e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001640:	4b17      	ldr	r3, [pc, #92]	@ (80016a0 <MX_USART3_UART_Init+0x90>)
 8001642:	2200      	movs	r2, #0
 8001644:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001646:	4b16      	ldr	r3, [pc, #88]	@ (80016a0 <MX_USART3_UART_Init+0x90>)
 8001648:	2200      	movs	r2, #0
 800164a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800164c:	4b14      	ldr	r3, [pc, #80]	@ (80016a0 <MX_USART3_UART_Init+0x90>)
 800164e:	2200      	movs	r2, #0
 8001650:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001652:	4b13      	ldr	r3, [pc, #76]	@ (80016a0 <MX_USART3_UART_Init+0x90>)
 8001654:	2200      	movs	r2, #0
 8001656:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001658:	4811      	ldr	r0, [pc, #68]	@ (80016a0 <MX_USART3_UART_Init+0x90>)
 800165a:	f006 f82c 	bl	80076b6 <HAL_UART_Init>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001664:	f000 f8b2 	bl	80017cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001668:	2100      	movs	r1, #0
 800166a:	480d      	ldr	r0, [pc, #52]	@ (80016a0 <MX_USART3_UART_Init+0x90>)
 800166c:	f007 fd14 	bl	8009098 <HAL_UARTEx_SetTxFifoThreshold>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001676:	f000 f8a9 	bl	80017cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800167a:	2100      	movs	r1, #0
 800167c:	4808      	ldr	r0, [pc, #32]	@ (80016a0 <MX_USART3_UART_Init+0x90>)
 800167e:	f007 fd49 	bl	8009114 <HAL_UARTEx_SetRxFifoThreshold>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001688:	f000 f8a0 	bl	80017cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800168c:	4804      	ldr	r0, [pc, #16]	@ (80016a0 <MX_USART3_UART_Init+0x90>)
 800168e:	f007 fcca 	bl	8009026 <HAL_UARTEx_DisableFifoMode>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001698:	f000 f898 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800169c:	bf00      	nop
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	240004b0 	.word	0x240004b0
 80016a4:	40004800 	.word	0x40004800

080016a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b08c      	sub	sp, #48	@ 0x30
 80016ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ae:	f107 031c 	add.w	r3, r7, #28
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]
 80016b6:	605a      	str	r2, [r3, #4]
 80016b8:	609a      	str	r2, [r3, #8]
 80016ba:	60da      	str	r2, [r3, #12]
 80016bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016be:	4b40      	ldr	r3, [pc, #256]	@ (80017c0 <MX_GPIO_Init+0x118>)
 80016c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016c4:	4a3e      	ldr	r2, [pc, #248]	@ (80017c0 <MX_GPIO_Init+0x118>)
 80016c6:	f043 0304 	orr.w	r3, r3, #4
 80016ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016ce:	4b3c      	ldr	r3, [pc, #240]	@ (80017c0 <MX_GPIO_Init+0x118>)
 80016d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016d4:	f003 0304 	and.w	r3, r3, #4
 80016d8:	61bb      	str	r3, [r7, #24]
 80016da:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80016dc:	4b38      	ldr	r3, [pc, #224]	@ (80017c0 <MX_GPIO_Init+0x118>)
 80016de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016e2:	4a37      	ldr	r2, [pc, #220]	@ (80017c0 <MX_GPIO_Init+0x118>)
 80016e4:	f043 0320 	orr.w	r3, r3, #32
 80016e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016ec:	4b34      	ldr	r3, [pc, #208]	@ (80017c0 <MX_GPIO_Init+0x118>)
 80016ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016f2:	f003 0320 	and.w	r3, r3, #32
 80016f6:	617b      	str	r3, [r7, #20]
 80016f8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016fa:	4b31      	ldr	r3, [pc, #196]	@ (80017c0 <MX_GPIO_Init+0x118>)
 80016fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001700:	4a2f      	ldr	r2, [pc, #188]	@ (80017c0 <MX_GPIO_Init+0x118>)
 8001702:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001706:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800170a:	4b2d      	ldr	r3, [pc, #180]	@ (80017c0 <MX_GPIO_Init+0x118>)
 800170c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001710:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001714:	613b      	str	r3, [r7, #16]
 8001716:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001718:	4b29      	ldr	r3, [pc, #164]	@ (80017c0 <MX_GPIO_Init+0x118>)
 800171a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800171e:	4a28      	ldr	r2, [pc, #160]	@ (80017c0 <MX_GPIO_Init+0x118>)
 8001720:	f043 0301 	orr.w	r3, r3, #1
 8001724:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001728:	4b25      	ldr	r3, [pc, #148]	@ (80017c0 <MX_GPIO_Init+0x118>)
 800172a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800172e:	f003 0301 	and.w	r3, r3, #1
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001736:	4b22      	ldr	r3, [pc, #136]	@ (80017c0 <MX_GPIO_Init+0x118>)
 8001738:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800173c:	4a20      	ldr	r2, [pc, #128]	@ (80017c0 <MX_GPIO_Init+0x118>)
 800173e:	f043 0302 	orr.w	r3, r3, #2
 8001742:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001746:	4b1e      	ldr	r3, [pc, #120]	@ (80017c0 <MX_GPIO_Init+0x118>)
 8001748:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800174c:	f003 0302 	and.w	r3, r3, #2
 8001750:	60bb      	str	r3, [r7, #8]
 8001752:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001754:	4b1a      	ldr	r3, [pc, #104]	@ (80017c0 <MX_GPIO_Init+0x118>)
 8001756:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800175a:	4a19      	ldr	r2, [pc, #100]	@ (80017c0 <MX_GPIO_Init+0x118>)
 800175c:	f043 0308 	orr.w	r3, r3, #8
 8001760:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001764:	4b16      	ldr	r3, [pc, #88]	@ (80017c0 <MX_GPIO_Init+0x118>)
 8001766:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800176a:	f003 0308 	and.w	r3, r3, #8
 800176e:	607b      	str	r3, [r7, #4]
 8001770:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001772:	2200      	movs	r2, #0
 8001774:	f244 0101 	movw	r1, #16385	@ 0x4001
 8001778:	4812      	ldr	r0, [pc, #72]	@ (80017c4 <MX_GPIO_Init+0x11c>)
 800177a:	f002 fa73 	bl	8003c64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800177e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001782:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001784:	2300      	movs	r3, #0
 8001786:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001788:	2300      	movs	r3, #0
 800178a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800178c:	f107 031c 	add.w	r3, r7, #28
 8001790:	4619      	mov	r1, r3
 8001792:	480d      	ldr	r0, [pc, #52]	@ (80017c8 <MX_GPIO_Init+0x120>)
 8001794:	f002 f8b6 	bl	8003904 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 8001798:	f244 0301 	movw	r3, #16385	@ 0x4001
 800179c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800179e:	2301      	movs	r3, #1
 80017a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a6:	2300      	movs	r3, #0
 80017a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017aa:	f107 031c 	add.w	r3, r7, #28
 80017ae:	4619      	mov	r1, r3
 80017b0:	4804      	ldr	r0, [pc, #16]	@ (80017c4 <MX_GPIO_Init+0x11c>)
 80017b2:	f002 f8a7 	bl	8003904 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80017b6:	bf00      	nop
 80017b8:	3730      	adds	r7, #48	@ 0x30
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	58024400 	.word	0x58024400
 80017c4:	58020400 	.word	0x58020400
 80017c8:	58020800 	.word	0x58020800

080017cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d0:	b672      	cpsid	i
}
 80017d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d4:	bf00      	nop
 80017d6:	e7fd      	b.n	80017d4 <Error_Handler+0x8>

080017d8 <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  /* write a character to the USART3 and Loop until the end of transmission*/
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80017e0:	1d39      	adds	r1, r7, #4
 80017e2:	f04f 33ff 	mov.w	r3, #4294967295
 80017e6:	2201      	movs	r2, #1
 80017e8:	4803      	ldr	r0, [pc, #12]	@ (80017f8 <__io_putchar+0x20>)
 80017ea:	f005 ffb4 	bl	8007756 <HAL_UART_Transmit>
  return ch;
 80017ee:	687b      	ldr	r3, [r7, #4]
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3708      	adds	r7, #8
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	240004b0 	.word	0x240004b0

080017fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001802:	4b0a      	ldr	r3, [pc, #40]	@ (800182c <HAL_MspInit+0x30>)
 8001804:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001808:	4a08      	ldr	r2, [pc, #32]	@ (800182c <HAL_MspInit+0x30>)
 800180a:	f043 0302 	orr.w	r3, r3, #2
 800180e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001812:	4b06      	ldr	r3, [pc, #24]	@ (800182c <HAL_MspInit+0x30>)
 8001814:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001818:	f003 0302 	and.w	r3, r3, #2
 800181c:	607b      	str	r3, [r7, #4]
 800181e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001820:	bf00      	nop
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr
 800182c:	58024400 	.word	0x58024400

08001830 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b0ba      	sub	sp, #232	@ 0xe8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001838:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	605a      	str	r2, [r3, #4]
 8001842:	609a      	str	r2, [r3, #8]
 8001844:	60da      	str	r2, [r3, #12]
 8001846:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001848:	f107 0310 	add.w	r3, r7, #16
 800184c:	22c0      	movs	r2, #192	@ 0xc0
 800184e:	2100      	movs	r1, #0
 8001850:	4618      	mov	r0, r3
 8001852:	f008 fa36 	bl	8009cc2 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a31      	ldr	r2, [pc, #196]	@ (8001920 <HAL_FDCAN_MspInit+0xf0>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d15b      	bne.n	8001918 <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001860:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001864:	f04f 0300 	mov.w	r3, #0
 8001868:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800186c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001870:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001874:	f107 0310 	add.w	r3, r7, #16
 8001878:	4618      	mov	r0, r3
 800187a:	f003 fa7b 	bl	8004d74 <HAL_RCCEx_PeriphCLKConfig>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001884:	f7ff ffa2 	bl	80017cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001888:	4b26      	ldr	r3, [pc, #152]	@ (8001924 <HAL_FDCAN_MspInit+0xf4>)
 800188a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800188e:	4a25      	ldr	r2, [pc, #148]	@ (8001924 <HAL_FDCAN_MspInit+0xf4>)
 8001890:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001894:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001898:	4b22      	ldr	r3, [pc, #136]	@ (8001924 <HAL_FDCAN_MspInit+0xf4>)
 800189a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800189e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001924 <HAL_FDCAN_MspInit+0xf4>)
 80018a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018ac:	4a1d      	ldr	r2, [pc, #116]	@ (8001924 <HAL_FDCAN_MspInit+0xf4>)
 80018ae:	f043 0308 	orr.w	r3, r3, #8
 80018b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001924 <HAL_FDCAN_MspInit+0xf4>)
 80018b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018bc:	f003 0308 	and.w	r3, r3, #8
 80018c0:	60bb      	str	r3, [r7, #8]
 80018c2:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 80018c4:	2301      	movs	r3, #1
 80018c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ca:	2302      	movs	r3, #2
 80018cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d0:	2300      	movs	r3, #0
 80018d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d6:	2303      	movs	r3, #3
 80018d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80018dc:	2309      	movs	r3, #9
 80018de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 80018e2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80018e6:	4619      	mov	r1, r3
 80018e8:	480f      	ldr	r0, [pc, #60]	@ (8001928 <HAL_FDCAN_MspInit+0xf8>)
 80018ea:	f002 f80b 	bl	8003904 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 80018ee:	2302      	movs	r3, #2
 80018f0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f4:	2302      	movs	r3, #2
 80018f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018fa:	2301      	movs	r3, #1
 80018fc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001900:	2303      	movs	r3, #3
 8001902:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001906:	2309      	movs	r3, #9
 8001908:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 800190c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001910:	4619      	mov	r1, r3
 8001912:	4805      	ldr	r0, [pc, #20]	@ (8001928 <HAL_FDCAN_MspInit+0xf8>)
 8001914:	f001 fff6 	bl	8003904 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001918:	bf00      	nop
 800191a:	37e8      	adds	r7, #232	@ 0xe8
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	4000a000 	.word	0x4000a000
 8001924:	58024400 	.word	0x58024400
 8001928:	58020c00 	.word	0x58020c00

0800192c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800192c:	b480      	push	{r7}
 800192e:	b085      	sub	sp, #20
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a16      	ldr	r2, [pc, #88]	@ (8001994 <HAL_TIM_Base_MspInit+0x68>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d10f      	bne.n	800195e <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 800193e:	4b16      	ldr	r3, [pc, #88]	@ (8001998 <HAL_TIM_Base_MspInit+0x6c>)
 8001940:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001944:	4a14      	ldr	r2, [pc, #80]	@ (8001998 <HAL_TIM_Base_MspInit+0x6c>)
 8001946:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800194a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800194e:	4b12      	ldr	r3, [pc, #72]	@ (8001998 <HAL_TIM_Base_MspInit+0x6c>)
 8001950:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001954:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001958:	60fb      	str	r3, [r7, #12]
 800195a:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 800195c:	e013      	b.n	8001986 <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a0e      	ldr	r2, [pc, #56]	@ (800199c <HAL_TIM_Base_MspInit+0x70>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d10e      	bne.n	8001986 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001968:	4b0b      	ldr	r3, [pc, #44]	@ (8001998 <HAL_TIM_Base_MspInit+0x6c>)
 800196a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800196e:	4a0a      	ldr	r2, [pc, #40]	@ (8001998 <HAL_TIM_Base_MspInit+0x6c>)
 8001970:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001974:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001978:	4b07      	ldr	r3, [pc, #28]	@ (8001998 <HAL_TIM_Base_MspInit+0x6c>)
 800197a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800197e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001982:	60bb      	str	r3, [r7, #8]
 8001984:	68bb      	ldr	r3, [r7, #8]
}
 8001986:	bf00      	nop
 8001988:	3714      	adds	r7, #20
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	40001c00 	.word	0x40001c00
 8001998:	58024400 	.word	0x58024400
 800199c:	40002000 	.word	0x40002000

080019a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b08a      	sub	sp, #40	@ 0x28
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a8:	f107 0314 	add.w	r3, r7, #20
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	605a      	str	r2, [r3, #4]
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	60da      	str	r2, [r3, #12]
 80019b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a26      	ldr	r2, [pc, #152]	@ (8001a58 <HAL_TIM_MspPostInit+0xb8>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d120      	bne.n	8001a04 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM13_MspPostInit 0 */

    /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80019c2:	4b26      	ldr	r3, [pc, #152]	@ (8001a5c <HAL_TIM_MspPostInit+0xbc>)
 80019c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019c8:	4a24      	ldr	r2, [pc, #144]	@ (8001a5c <HAL_TIM_MspPostInit+0xbc>)
 80019ca:	f043 0320 	orr.w	r3, r3, #32
 80019ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019d2:	4b22      	ldr	r3, [pc, #136]	@ (8001a5c <HAL_TIM_MspPostInit+0xbc>)
 80019d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019d8:	f003 0320 	and.w	r3, r3, #32
 80019dc:	613b      	str	r3, [r7, #16]
 80019de:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80019e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e6:	2302      	movs	r3, #2
 80019e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ea:	2300      	movs	r3, #0
 80019ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ee:	2300      	movs	r3, #0
 80019f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 80019f2:	2309      	movs	r3, #9
 80019f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80019f6:	f107 0314 	add.w	r3, r7, #20
 80019fa:	4619      	mov	r1, r3
 80019fc:	4818      	ldr	r0, [pc, #96]	@ (8001a60 <HAL_TIM_MspPostInit+0xc0>)
 80019fe:	f001 ff81 	bl	8003904 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8001a02:	e024      	b.n	8001a4e <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM14)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a16      	ldr	r2, [pc, #88]	@ (8001a64 <HAL_TIM_MspPostInit+0xc4>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d11f      	bne.n	8001a4e <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a0e:	4b13      	ldr	r3, [pc, #76]	@ (8001a5c <HAL_TIM_MspPostInit+0xbc>)
 8001a10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a14:	4a11      	ldr	r2, [pc, #68]	@ (8001a5c <HAL_TIM_MspPostInit+0xbc>)
 8001a16:	f043 0320 	orr.w	r3, r3, #32
 8001a1a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a5c <HAL_TIM_MspPostInit+0xbc>)
 8001a20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a24:	f003 0320 	and.w	r3, r3, #32
 8001a28:	60fb      	str	r3, [r7, #12]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001a2c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a32:	2302      	movs	r3, #2
 8001a34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a36:	2300      	movs	r3, #0
 8001a38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8001a3e:	2309      	movs	r3, #9
 8001a40:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a42:	f107 0314 	add.w	r3, r7, #20
 8001a46:	4619      	mov	r1, r3
 8001a48:	4805      	ldr	r0, [pc, #20]	@ (8001a60 <HAL_TIM_MspPostInit+0xc0>)
 8001a4a:	f001 ff5b 	bl	8003904 <HAL_GPIO_Init>
}
 8001a4e:	bf00      	nop
 8001a50:	3728      	adds	r7, #40	@ 0x28
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	40001c00 	.word	0x40001c00
 8001a5c:	58024400 	.word	0x58024400
 8001a60:	58021400 	.word	0x58021400
 8001a64:	40002000 	.word	0x40002000

08001a68 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b0bc      	sub	sp, #240	@ 0xf0
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a70:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	605a      	str	r2, [r3, #4]
 8001a7a:	609a      	str	r2, [r3, #8]
 8001a7c:	60da      	str	r2, [r3, #12]
 8001a7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a80:	f107 0318 	add.w	r3, r7, #24
 8001a84:	22c0      	movs	r2, #192	@ 0xc0
 8001a86:	2100      	movs	r1, #0
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f008 f91a 	bl	8009cc2 <memset>
  if(huart->Instance==USART2)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a55      	ldr	r2, [pc, #340]	@ (8001be8 <HAL_UART_MspInit+0x180>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d14e      	bne.n	8001b36 <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001a98:	f04f 0202 	mov.w	r2, #2
 8001a9c:	f04f 0300 	mov.w	r3, #0
 8001aa0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001aaa:	f107 0318 	add.w	r3, r7, #24
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f003 f960 	bl	8004d74 <HAL_RCCEx_PeriphCLKConfig>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001aba:	f7ff fe87 	bl	80017cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001abe:	4b4b      	ldr	r3, [pc, #300]	@ (8001bec <HAL_UART_MspInit+0x184>)
 8001ac0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ac4:	4a49      	ldr	r2, [pc, #292]	@ (8001bec <HAL_UART_MspInit+0x184>)
 8001ac6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001aca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001ace:	4b47      	ldr	r3, [pc, #284]	@ (8001bec <HAL_UART_MspInit+0x184>)
 8001ad0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ad4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ad8:	617b      	str	r3, [r7, #20]
 8001ada:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001adc:	4b43      	ldr	r3, [pc, #268]	@ (8001bec <HAL_UART_MspInit+0x184>)
 8001ade:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ae2:	4a42      	ldr	r2, [pc, #264]	@ (8001bec <HAL_UART_MspInit+0x184>)
 8001ae4:	f043 0301 	orr.w	r3, r3, #1
 8001ae8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001aec:	4b3f      	ldr	r3, [pc, #252]	@ (8001bec <HAL_UART_MspInit+0x184>)
 8001aee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001af2:	f003 0301 	and.w	r3, r3, #1
 8001af6:	613b      	str	r3, [r7, #16]
 8001af8:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001afa:	230c      	movs	r3, #12
 8001afc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b00:	2302      	movs	r3, #2
 8001b02:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b06:	2300      	movs	r3, #0
 8001b08:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b12:	2307      	movs	r3, #7
 8001b14:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b18:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4834      	ldr	r0, [pc, #208]	@ (8001bf0 <HAL_UART_MspInit+0x188>)
 8001b20:	f001 fef0 	bl	8003904 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001b24:	2200      	movs	r2, #0
 8001b26:	2100      	movs	r1, #0
 8001b28:	2026      	movs	r0, #38	@ 0x26
 8001b2a:	f000 fb3a 	bl	80021a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001b2e:	2026      	movs	r0, #38	@ 0x26
 8001b30:	f000 fb51 	bl	80021d6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001b34:	e053      	b.n	8001bde <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a2e      	ldr	r2, [pc, #184]	@ (8001bf4 <HAL_UART_MspInit+0x18c>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d14e      	bne.n	8001bde <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001b40:	f04f 0202 	mov.w	r2, #2
 8001b44:	f04f 0300 	mov.w	r3, #0
 8001b48:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b52:	f107 0318 	add.w	r3, r7, #24
 8001b56:	4618      	mov	r0, r3
 8001b58:	f003 f90c 	bl	8004d74 <HAL_RCCEx_PeriphCLKConfig>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <HAL_UART_MspInit+0xfe>
      Error_Handler();
 8001b62:	f7ff fe33 	bl	80017cc <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b66:	4b21      	ldr	r3, [pc, #132]	@ (8001bec <HAL_UART_MspInit+0x184>)
 8001b68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b6c:	4a1f      	ldr	r2, [pc, #124]	@ (8001bec <HAL_UART_MspInit+0x184>)
 8001b6e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b72:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001b76:	4b1d      	ldr	r3, [pc, #116]	@ (8001bec <HAL_UART_MspInit+0x184>)
 8001b78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b7c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b80:	60fb      	str	r3, [r7, #12]
 8001b82:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b84:	4b19      	ldr	r3, [pc, #100]	@ (8001bec <HAL_UART_MspInit+0x184>)
 8001b86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b8a:	4a18      	ldr	r2, [pc, #96]	@ (8001bec <HAL_UART_MspInit+0x184>)
 8001b8c:	f043 0308 	orr.w	r3, r3, #8
 8001b90:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b94:	4b15      	ldr	r3, [pc, #84]	@ (8001bec <HAL_UART_MspInit+0x184>)
 8001b96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b9a:	f003 0308 	and.w	r3, r3, #8
 8001b9e:	60bb      	str	r3, [r7, #8]
 8001ba0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001ba2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ba6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001baa:	2302      	movs	r3, #2
 8001bac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001bbc:	2307      	movs	r3, #7
 8001bbe:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bc2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	480b      	ldr	r0, [pc, #44]	@ (8001bf8 <HAL_UART_MspInit+0x190>)
 8001bca:	f001 fe9b 	bl	8003904 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001bce:	2200      	movs	r2, #0
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	2027      	movs	r0, #39	@ 0x27
 8001bd4:	f000 fae5 	bl	80021a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001bd8:	2027      	movs	r0, #39	@ 0x27
 8001bda:	f000 fafc 	bl	80021d6 <HAL_NVIC_EnableIRQ>
}
 8001bde:	bf00      	nop
 8001be0:	37f0      	adds	r7, #240	@ 0xf0
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	40004400 	.word	0x40004400
 8001bec:	58024400 	.word	0x58024400
 8001bf0:	58020000 	.word	0x58020000
 8001bf4:	40004800 	.word	0x40004800
 8001bf8:	58020c00 	.word	0x58020c00

08001bfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c00:	bf00      	nop
 8001c02:	e7fd      	b.n	8001c00 <NMI_Handler+0x4>

08001c04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c08:	bf00      	nop
 8001c0a:	e7fd      	b.n	8001c08 <HardFault_Handler+0x4>

08001c0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c10:	bf00      	nop
 8001c12:	e7fd      	b.n	8001c10 <MemManage_Handler+0x4>

08001c14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c18:	bf00      	nop
 8001c1a:	e7fd      	b.n	8001c18 <BusFault_Handler+0x4>

08001c1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c20:	bf00      	nop
 8001c22:	e7fd      	b.n	8001c20 <UsageFault_Handler+0x4>

08001c24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c28:	bf00      	nop
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr

08001c32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c32:	b480      	push	{r7}
 8001c34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c36:	bf00      	nop
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c44:	bf00      	nop
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr

08001c4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c52:	f000 f97b 	bl	8001f4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
	...

08001c5c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c60:	4802      	ldr	r0, [pc, #8]	@ (8001c6c <USART2_IRQHandler+0x10>)
 8001c62:	f005 fe07 	bl	8007874 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c66:	bf00      	nop
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	2400041c 	.word	0x2400041c

08001c70 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001c74:	4802      	ldr	r0, [pc, #8]	@ (8001c80 <USART3_IRQHandler+0x10>)
 8001c76:	f005 fdfd 	bl	8007874 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001c7a:	bf00      	nop
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	240004b0 	.word	0x240004b0

08001c84 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  return 1;
 8001c88:	2301      	movs	r3, #1
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <_kill>:

int _kill(int pid, int sig)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c9e:	f008 f863 	bl	8009d68 <__errno>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2216      	movs	r2, #22
 8001ca6:	601a      	str	r2, [r3, #0]
  return -1;
 8001ca8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	3708      	adds	r7, #8
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <_exit>:

void _exit (int status)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001cbc:	f04f 31ff 	mov.w	r1, #4294967295
 8001cc0:	6878      	ldr	r0, [r7, #4]
 8001cc2:	f7ff ffe7 	bl	8001c94 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cc6:	bf00      	nop
 8001cc8:	e7fd      	b.n	8001cc6 <_exit+0x12>

08001cca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b086      	sub	sp, #24
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	60f8      	str	r0, [r7, #12]
 8001cd2:	60b9      	str	r1, [r7, #8]
 8001cd4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	617b      	str	r3, [r7, #20]
 8001cda:	e00a      	b.n	8001cf2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cdc:	f3af 8000 	nop.w
 8001ce0:	4601      	mov	r1, r0
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	1c5a      	adds	r2, r3, #1
 8001ce6:	60ba      	str	r2, [r7, #8]
 8001ce8:	b2ca      	uxtb	r2, r1
 8001cea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	3301      	adds	r3, #1
 8001cf0:	617b      	str	r3, [r7, #20]
 8001cf2:	697a      	ldr	r2, [r7, #20]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	dbf0      	blt.n	8001cdc <_read+0x12>
  }

  return len;
 8001cfa:	687b      	ldr	r3, [r7, #4]
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3718      	adds	r7, #24
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b086      	sub	sp, #24
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	60f8      	str	r0, [r7, #12]
 8001d0c:	60b9      	str	r1, [r7, #8]
 8001d0e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d10:	2300      	movs	r3, #0
 8001d12:	617b      	str	r3, [r7, #20]
 8001d14:	e009      	b.n	8001d2a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	1c5a      	adds	r2, r3, #1
 8001d1a:	60ba      	str	r2, [r7, #8]
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff fd5a 	bl	80017d8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	3301      	adds	r3, #1
 8001d28:	617b      	str	r3, [r7, #20]
 8001d2a:	697a      	ldr	r2, [r7, #20]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	dbf1      	blt.n	8001d16 <_write+0x12>
  }
  return len;
 8001d32:	687b      	ldr	r3, [r7, #4]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3718      	adds	r7, #24
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <_close>:

int _close(int file)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	370c      	adds	r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d64:	605a      	str	r2, [r3, #4]
  return 0;
 8001d66:	2300      	movs	r3, #0
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	370c      	adds	r7, #12
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr

08001d74 <_isatty>:

int _isatty(int file)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d7c:	2301      	movs	r3, #1
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	370c      	adds	r7, #12
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr

08001d8a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	b085      	sub	sp, #20
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	60f8      	str	r0, [r7, #12]
 8001d92:	60b9      	str	r1, [r7, #8]
 8001d94:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d96:	2300      	movs	r3, #0
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3714      	adds	r7, #20
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b086      	sub	sp, #24
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dac:	4a14      	ldr	r2, [pc, #80]	@ (8001e00 <_sbrk+0x5c>)
 8001dae:	4b15      	ldr	r3, [pc, #84]	@ (8001e04 <_sbrk+0x60>)
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001db8:	4b13      	ldr	r3, [pc, #76]	@ (8001e08 <_sbrk+0x64>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d102      	bne.n	8001dc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dc0:	4b11      	ldr	r3, [pc, #68]	@ (8001e08 <_sbrk+0x64>)
 8001dc2:	4a12      	ldr	r2, [pc, #72]	@ (8001e0c <_sbrk+0x68>)
 8001dc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dc6:	4b10      	ldr	r3, [pc, #64]	@ (8001e08 <_sbrk+0x64>)
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4413      	add	r3, r2
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d207      	bcs.n	8001de4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dd4:	f007 ffc8 	bl	8009d68 <__errno>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	220c      	movs	r2, #12
 8001ddc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dde:	f04f 33ff 	mov.w	r3, #4294967295
 8001de2:	e009      	b.n	8001df8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001de4:	4b08      	ldr	r3, [pc, #32]	@ (8001e08 <_sbrk+0x64>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dea:	4b07      	ldr	r3, [pc, #28]	@ (8001e08 <_sbrk+0x64>)
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4413      	add	r3, r2
 8001df2:	4a05      	ldr	r2, [pc, #20]	@ (8001e08 <_sbrk+0x64>)
 8001df4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001df6:	68fb      	ldr	r3, [r7, #12]
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3718      	adds	r7, #24
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	24080000 	.word	0x24080000
 8001e04:	00000400 	.word	0x00000400
 8001e08:	240005a0 	.word	0x240005a0
 8001e0c:	240006f8 	.word	0x240006f8

08001e10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001e10:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001e4c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001e14:	f7fe fd00 	bl	8000818 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001e18:	f7fe fc50 	bl	80006bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e1c:	480c      	ldr	r0, [pc, #48]	@ (8001e50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e1e:	490d      	ldr	r1, [pc, #52]	@ (8001e54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e20:	4a0d      	ldr	r2, [pc, #52]	@ (8001e58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e24:	e002      	b.n	8001e2c <LoopCopyDataInit>

08001e26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e2a:	3304      	adds	r3, #4

08001e2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e30:	d3f9      	bcc.n	8001e26 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e32:	4a0a      	ldr	r2, [pc, #40]	@ (8001e5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e34:	4c0a      	ldr	r4, [pc, #40]	@ (8001e60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e38:	e001      	b.n	8001e3e <LoopFillZerobss>

08001e3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e3c:	3204      	adds	r2, #4

08001e3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e40:	d3fb      	bcc.n	8001e3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e42:	f007 ff97 	bl	8009d74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e46:	f7ff f96d 	bl	8001124 <main>
  bx  lr
 8001e4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001e4c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001e50:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001e54:	240002c8 	.word	0x240002c8
  ldr r2, =_sidata
 8001e58:	0800c1b4 	.word	0x0800c1b4
  ldr r2, =_sbss
 8001e5c:	240002c8 	.word	0x240002c8
  ldr r4, =_ebss
 8001e60:	240006f4 	.word	0x240006f4

08001e64 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e64:	e7fe      	b.n	8001e64 <ADC3_IRQHandler>
	...

08001e68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e6e:	2003      	movs	r0, #3
 8001e70:	f000 f98c 	bl	800218c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001e74:	f002 fda8 	bl	80049c8 <HAL_RCC_GetSysClockFreq>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	4b15      	ldr	r3, [pc, #84]	@ (8001ed0 <HAL_Init+0x68>)
 8001e7c:	699b      	ldr	r3, [r3, #24]
 8001e7e:	0a1b      	lsrs	r3, r3, #8
 8001e80:	f003 030f 	and.w	r3, r3, #15
 8001e84:	4913      	ldr	r1, [pc, #76]	@ (8001ed4 <HAL_Init+0x6c>)
 8001e86:	5ccb      	ldrb	r3, [r1, r3]
 8001e88:	f003 031f 	and.w	r3, r3, #31
 8001e8c:	fa22 f303 	lsr.w	r3, r2, r3
 8001e90:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001e92:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed0 <HAL_Init+0x68>)
 8001e94:	699b      	ldr	r3, [r3, #24]
 8001e96:	f003 030f 	and.w	r3, r3, #15
 8001e9a:	4a0e      	ldr	r2, [pc, #56]	@ (8001ed4 <HAL_Init+0x6c>)
 8001e9c:	5cd3      	ldrb	r3, [r2, r3]
 8001e9e:	f003 031f 	and.w	r3, r3, #31
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ea8:	4a0b      	ldr	r2, [pc, #44]	@ (8001ed8 <HAL_Init+0x70>)
 8001eaa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001eac:	4a0b      	ldr	r2, [pc, #44]	@ (8001edc <HAL_Init+0x74>)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001eb2:	200f      	movs	r0, #15
 8001eb4:	f000 f814 	bl	8001ee0 <HAL_InitTick>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e002      	b.n	8001ec8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001ec2:	f7ff fc9b 	bl	80017fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ec6:	2300      	movs	r3, #0
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3708      	adds	r7, #8
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	58024400 	.word	0x58024400
 8001ed4:	0800bdd4 	.word	0x0800bdd4
 8001ed8:	24000004 	.word	0x24000004
 8001edc:	24000000 	.word	0x24000000

08001ee0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001ee8:	4b15      	ldr	r3, [pc, #84]	@ (8001f40 <HAL_InitTick+0x60>)
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d101      	bne.n	8001ef4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e021      	b.n	8001f38 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001ef4:	4b13      	ldr	r3, [pc, #76]	@ (8001f44 <HAL_InitTick+0x64>)
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	4b11      	ldr	r3, [pc, #68]	@ (8001f40 <HAL_InitTick+0x60>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	4619      	mov	r1, r3
 8001efe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f000 f971 	bl	80021f2 <HAL_SYSTICK_Config>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e00e      	b.n	8001f38 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2b0f      	cmp	r3, #15
 8001f1e:	d80a      	bhi.n	8001f36 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f20:	2200      	movs	r2, #0
 8001f22:	6879      	ldr	r1, [r7, #4]
 8001f24:	f04f 30ff 	mov.w	r0, #4294967295
 8001f28:	f000 f93b 	bl	80021a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f2c:	4a06      	ldr	r2, [pc, #24]	@ (8001f48 <HAL_InitTick+0x68>)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f32:	2300      	movs	r3, #0
 8001f34:	e000      	b.n	8001f38 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	240000fc 	.word	0x240000fc
 8001f44:	24000000 	.word	0x24000000
 8001f48:	240000f8 	.word	0x240000f8

08001f4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f50:	4b06      	ldr	r3, [pc, #24]	@ (8001f6c <HAL_IncTick+0x20>)
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	461a      	mov	r2, r3
 8001f56:	4b06      	ldr	r3, [pc, #24]	@ (8001f70 <HAL_IncTick+0x24>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	4a04      	ldr	r2, [pc, #16]	@ (8001f70 <HAL_IncTick+0x24>)
 8001f5e:	6013      	str	r3, [r2, #0]
}
 8001f60:	bf00      	nop
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	240000fc 	.word	0x240000fc
 8001f70:	240005a4 	.word	0x240005a4

08001f74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  return uwTick;
 8001f78:	4b03      	ldr	r3, [pc, #12]	@ (8001f88 <HAL_GetTick+0x14>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	240005a4 	.word	0x240005a4

08001f8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f94:	f7ff ffee 	bl	8001f74 <HAL_GetTick>
 8001f98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fa4:	d005      	beq.n	8001fb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd0 <HAL_Delay+0x44>)
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	461a      	mov	r2, r3
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	4413      	add	r3, r2
 8001fb0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fb2:	bf00      	nop
 8001fb4:	f7ff ffde 	bl	8001f74 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	68fa      	ldr	r2, [r7, #12]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d8f7      	bhi.n	8001fb4 <HAL_Delay+0x28>
  {
  }
}
 8001fc4:	bf00      	nop
 8001fc6:	bf00      	nop
 8001fc8:	3710      	adds	r7, #16
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	240000fc 	.word	0x240000fc

08001fd4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001fd8:	4b03      	ldr	r3, [pc, #12]	@ (8001fe8 <HAL_GetREVID+0x14>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	0c1b      	lsrs	r3, r3, #16
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr
 8001fe8:	5c001000 	.word	0x5c001000

08001fec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f003 0307 	and.w	r3, r3, #7
 8001ffa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800202c <__NVIC_SetPriorityGrouping+0x40>)
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002002:	68ba      	ldr	r2, [r7, #8]
 8002004:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002008:	4013      	ands	r3, r2
 800200a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002014:	4b06      	ldr	r3, [pc, #24]	@ (8002030 <__NVIC_SetPriorityGrouping+0x44>)
 8002016:	4313      	orrs	r3, r2
 8002018:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800201a:	4a04      	ldr	r2, [pc, #16]	@ (800202c <__NVIC_SetPriorityGrouping+0x40>)
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	60d3      	str	r3, [r2, #12]
}
 8002020:	bf00      	nop
 8002022:	3714      	adds	r7, #20
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr
 800202c:	e000ed00 	.word	0xe000ed00
 8002030:	05fa0000 	.word	0x05fa0000

08002034 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002038:	4b04      	ldr	r3, [pc, #16]	@ (800204c <__NVIC_GetPriorityGrouping+0x18>)
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	0a1b      	lsrs	r3, r3, #8
 800203e:	f003 0307 	and.w	r3, r3, #7
}
 8002042:	4618      	mov	r0, r3
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr
 800204c:	e000ed00 	.word	0xe000ed00

08002050 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	4603      	mov	r3, r0
 8002058:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800205a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800205e:	2b00      	cmp	r3, #0
 8002060:	db0b      	blt.n	800207a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002062:	88fb      	ldrh	r3, [r7, #6]
 8002064:	f003 021f 	and.w	r2, r3, #31
 8002068:	4907      	ldr	r1, [pc, #28]	@ (8002088 <__NVIC_EnableIRQ+0x38>)
 800206a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800206e:	095b      	lsrs	r3, r3, #5
 8002070:	2001      	movs	r0, #1
 8002072:	fa00 f202 	lsl.w	r2, r0, r2
 8002076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800207a:	bf00      	nop
 800207c:	370c      	adds	r7, #12
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	e000e100 	.word	0xe000e100

0800208c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	6039      	str	r1, [r7, #0]
 8002096:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002098:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800209c:	2b00      	cmp	r3, #0
 800209e:	db0a      	blt.n	80020b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	b2da      	uxtb	r2, r3
 80020a4:	490c      	ldr	r1, [pc, #48]	@ (80020d8 <__NVIC_SetPriority+0x4c>)
 80020a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020aa:	0112      	lsls	r2, r2, #4
 80020ac:	b2d2      	uxtb	r2, r2
 80020ae:	440b      	add	r3, r1
 80020b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020b4:	e00a      	b.n	80020cc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	b2da      	uxtb	r2, r3
 80020ba:	4908      	ldr	r1, [pc, #32]	@ (80020dc <__NVIC_SetPriority+0x50>)
 80020bc:	88fb      	ldrh	r3, [r7, #6]
 80020be:	f003 030f 	and.w	r3, r3, #15
 80020c2:	3b04      	subs	r3, #4
 80020c4:	0112      	lsls	r2, r2, #4
 80020c6:	b2d2      	uxtb	r2, r2
 80020c8:	440b      	add	r3, r1
 80020ca:	761a      	strb	r2, [r3, #24]
}
 80020cc:	bf00      	nop
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr
 80020d8:	e000e100 	.word	0xe000e100
 80020dc:	e000ed00 	.word	0xe000ed00

080020e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b089      	sub	sp, #36	@ 0x24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	f003 0307 	and.w	r3, r3, #7
 80020f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	f1c3 0307 	rsb	r3, r3, #7
 80020fa:	2b04      	cmp	r3, #4
 80020fc:	bf28      	it	cs
 80020fe:	2304      	movcs	r3, #4
 8002100:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	3304      	adds	r3, #4
 8002106:	2b06      	cmp	r3, #6
 8002108:	d902      	bls.n	8002110 <NVIC_EncodePriority+0x30>
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	3b03      	subs	r3, #3
 800210e:	e000      	b.n	8002112 <NVIC_EncodePriority+0x32>
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002114:	f04f 32ff 	mov.w	r2, #4294967295
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	fa02 f303 	lsl.w	r3, r2, r3
 800211e:	43da      	mvns	r2, r3
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	401a      	ands	r2, r3
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002128:	f04f 31ff 	mov.w	r1, #4294967295
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	fa01 f303 	lsl.w	r3, r1, r3
 8002132:	43d9      	mvns	r1, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002138:	4313      	orrs	r3, r2
         );
}
 800213a:	4618      	mov	r0, r3
 800213c:	3724      	adds	r7, #36	@ 0x24
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
	...

08002148 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	3b01      	subs	r3, #1
 8002154:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002158:	d301      	bcc.n	800215e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800215a:	2301      	movs	r3, #1
 800215c:	e00f      	b.n	800217e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800215e:	4a0a      	ldr	r2, [pc, #40]	@ (8002188 <SysTick_Config+0x40>)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	3b01      	subs	r3, #1
 8002164:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002166:	210f      	movs	r1, #15
 8002168:	f04f 30ff 	mov.w	r0, #4294967295
 800216c:	f7ff ff8e 	bl	800208c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002170:	4b05      	ldr	r3, [pc, #20]	@ (8002188 <SysTick_Config+0x40>)
 8002172:	2200      	movs	r2, #0
 8002174:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002176:	4b04      	ldr	r3, [pc, #16]	@ (8002188 <SysTick_Config+0x40>)
 8002178:	2207      	movs	r2, #7
 800217a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	e000e010 	.word	0xe000e010

0800218c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f7ff ff29 	bl	8001fec <__NVIC_SetPriorityGrouping>
}
 800219a:	bf00      	nop
 800219c:	3708      	adds	r7, #8
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}

080021a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021a2:	b580      	push	{r7, lr}
 80021a4:	b086      	sub	sp, #24
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	4603      	mov	r3, r0
 80021aa:	60b9      	str	r1, [r7, #8]
 80021ac:	607a      	str	r2, [r7, #4]
 80021ae:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80021b0:	f7ff ff40 	bl	8002034 <__NVIC_GetPriorityGrouping>
 80021b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021b6:	687a      	ldr	r2, [r7, #4]
 80021b8:	68b9      	ldr	r1, [r7, #8]
 80021ba:	6978      	ldr	r0, [r7, #20]
 80021bc:	f7ff ff90 	bl	80020e0 <NVIC_EncodePriority>
 80021c0:	4602      	mov	r2, r0
 80021c2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80021c6:	4611      	mov	r1, r2
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7ff ff5f 	bl	800208c <__NVIC_SetPriority>
}
 80021ce:	bf00      	nop
 80021d0:	3718      	adds	r7, #24
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	b082      	sub	sp, #8
 80021da:	af00      	add	r7, sp, #0
 80021dc:	4603      	mov	r3, r0
 80021de:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80021e4:	4618      	mov	r0, r3
 80021e6:	f7ff ff33 	bl	8002050 <__NVIC_EnableIRQ>
}
 80021ea:	bf00      	nop
 80021ec:	3708      	adds	r7, #8
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}

080021f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b082      	sub	sp, #8
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f7ff ffa4 	bl	8002148 <SysTick_Config>
 8002200:	4603      	mov	r3, r0
}
 8002202:	4618      	mov	r0, r3
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
	...

0800220c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b086      	sub	sp, #24
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002214:	f7ff feae 	bl	8001f74 <HAL_GetTick>
 8002218:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d101      	bne.n	8002224 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e2dc      	b.n	80027de <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800222a:	b2db      	uxtb	r3, r3
 800222c:	2b02      	cmp	r3, #2
 800222e:	d008      	beq.n	8002242 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2280      	movs	r2, #128	@ 0x80
 8002234:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e2cd      	b.n	80027de <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a76      	ldr	r2, [pc, #472]	@ (8002420 <HAL_DMA_Abort+0x214>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d04a      	beq.n	80022e2 <HAL_DMA_Abort+0xd6>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a74      	ldr	r2, [pc, #464]	@ (8002424 <HAL_DMA_Abort+0x218>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d045      	beq.n	80022e2 <HAL_DMA_Abort+0xd6>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a73      	ldr	r2, [pc, #460]	@ (8002428 <HAL_DMA_Abort+0x21c>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d040      	beq.n	80022e2 <HAL_DMA_Abort+0xd6>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a71      	ldr	r2, [pc, #452]	@ (800242c <HAL_DMA_Abort+0x220>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d03b      	beq.n	80022e2 <HAL_DMA_Abort+0xd6>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a70      	ldr	r2, [pc, #448]	@ (8002430 <HAL_DMA_Abort+0x224>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d036      	beq.n	80022e2 <HAL_DMA_Abort+0xd6>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a6e      	ldr	r2, [pc, #440]	@ (8002434 <HAL_DMA_Abort+0x228>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d031      	beq.n	80022e2 <HAL_DMA_Abort+0xd6>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a6d      	ldr	r2, [pc, #436]	@ (8002438 <HAL_DMA_Abort+0x22c>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d02c      	beq.n	80022e2 <HAL_DMA_Abort+0xd6>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a6b      	ldr	r2, [pc, #428]	@ (800243c <HAL_DMA_Abort+0x230>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d027      	beq.n	80022e2 <HAL_DMA_Abort+0xd6>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a6a      	ldr	r2, [pc, #424]	@ (8002440 <HAL_DMA_Abort+0x234>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d022      	beq.n	80022e2 <HAL_DMA_Abort+0xd6>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a68      	ldr	r2, [pc, #416]	@ (8002444 <HAL_DMA_Abort+0x238>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d01d      	beq.n	80022e2 <HAL_DMA_Abort+0xd6>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a67      	ldr	r2, [pc, #412]	@ (8002448 <HAL_DMA_Abort+0x23c>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d018      	beq.n	80022e2 <HAL_DMA_Abort+0xd6>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a65      	ldr	r2, [pc, #404]	@ (800244c <HAL_DMA_Abort+0x240>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d013      	beq.n	80022e2 <HAL_DMA_Abort+0xd6>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a64      	ldr	r2, [pc, #400]	@ (8002450 <HAL_DMA_Abort+0x244>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d00e      	beq.n	80022e2 <HAL_DMA_Abort+0xd6>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a62      	ldr	r2, [pc, #392]	@ (8002454 <HAL_DMA_Abort+0x248>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d009      	beq.n	80022e2 <HAL_DMA_Abort+0xd6>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a61      	ldr	r2, [pc, #388]	@ (8002458 <HAL_DMA_Abort+0x24c>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d004      	beq.n	80022e2 <HAL_DMA_Abort+0xd6>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a5f      	ldr	r2, [pc, #380]	@ (800245c <HAL_DMA_Abort+0x250>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d101      	bne.n	80022e6 <HAL_DMA_Abort+0xda>
 80022e2:	2301      	movs	r3, #1
 80022e4:	e000      	b.n	80022e8 <HAL_DMA_Abort+0xdc>
 80022e6:	2300      	movs	r3, #0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d013      	beq.n	8002314 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f022 021e 	bic.w	r2, r2, #30
 80022fa:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	695a      	ldr	r2, [r3, #20]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800230a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	617b      	str	r3, [r7, #20]
 8002312:	e00a      	b.n	800232a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f022 020e 	bic.w	r2, r2, #14
 8002322:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a3c      	ldr	r2, [pc, #240]	@ (8002420 <HAL_DMA_Abort+0x214>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d072      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a3a      	ldr	r2, [pc, #232]	@ (8002424 <HAL_DMA_Abort+0x218>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d06d      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a39      	ldr	r2, [pc, #228]	@ (8002428 <HAL_DMA_Abort+0x21c>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d068      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a37      	ldr	r2, [pc, #220]	@ (800242c <HAL_DMA_Abort+0x220>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d063      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a36      	ldr	r2, [pc, #216]	@ (8002430 <HAL_DMA_Abort+0x224>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d05e      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a34      	ldr	r2, [pc, #208]	@ (8002434 <HAL_DMA_Abort+0x228>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d059      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a33      	ldr	r2, [pc, #204]	@ (8002438 <HAL_DMA_Abort+0x22c>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d054      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a31      	ldr	r2, [pc, #196]	@ (800243c <HAL_DMA_Abort+0x230>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d04f      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a30      	ldr	r2, [pc, #192]	@ (8002440 <HAL_DMA_Abort+0x234>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d04a      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a2e      	ldr	r2, [pc, #184]	@ (8002444 <HAL_DMA_Abort+0x238>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d045      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a2d      	ldr	r2, [pc, #180]	@ (8002448 <HAL_DMA_Abort+0x23c>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d040      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a2b      	ldr	r2, [pc, #172]	@ (800244c <HAL_DMA_Abort+0x240>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d03b      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a2a      	ldr	r2, [pc, #168]	@ (8002450 <HAL_DMA_Abort+0x244>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d036      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a28      	ldr	r2, [pc, #160]	@ (8002454 <HAL_DMA_Abort+0x248>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d031      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a27      	ldr	r2, [pc, #156]	@ (8002458 <HAL_DMA_Abort+0x24c>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d02c      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a25      	ldr	r2, [pc, #148]	@ (800245c <HAL_DMA_Abort+0x250>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d027      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a24      	ldr	r2, [pc, #144]	@ (8002460 <HAL_DMA_Abort+0x254>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d022      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a22      	ldr	r2, [pc, #136]	@ (8002464 <HAL_DMA_Abort+0x258>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d01d      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a21      	ldr	r2, [pc, #132]	@ (8002468 <HAL_DMA_Abort+0x25c>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d018      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a1f      	ldr	r2, [pc, #124]	@ (800246c <HAL_DMA_Abort+0x260>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d013      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002470 <HAL_DMA_Abort+0x264>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d00e      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a1c      	ldr	r2, [pc, #112]	@ (8002474 <HAL_DMA_Abort+0x268>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d009      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a1b      	ldr	r2, [pc, #108]	@ (8002478 <HAL_DMA_Abort+0x26c>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d004      	beq.n	800241a <HAL_DMA_Abort+0x20e>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a19      	ldr	r2, [pc, #100]	@ (800247c <HAL_DMA_Abort+0x270>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d132      	bne.n	8002480 <HAL_DMA_Abort+0x274>
 800241a:	2301      	movs	r3, #1
 800241c:	e031      	b.n	8002482 <HAL_DMA_Abort+0x276>
 800241e:	bf00      	nop
 8002420:	40020010 	.word	0x40020010
 8002424:	40020028 	.word	0x40020028
 8002428:	40020040 	.word	0x40020040
 800242c:	40020058 	.word	0x40020058
 8002430:	40020070 	.word	0x40020070
 8002434:	40020088 	.word	0x40020088
 8002438:	400200a0 	.word	0x400200a0
 800243c:	400200b8 	.word	0x400200b8
 8002440:	40020410 	.word	0x40020410
 8002444:	40020428 	.word	0x40020428
 8002448:	40020440 	.word	0x40020440
 800244c:	40020458 	.word	0x40020458
 8002450:	40020470 	.word	0x40020470
 8002454:	40020488 	.word	0x40020488
 8002458:	400204a0 	.word	0x400204a0
 800245c:	400204b8 	.word	0x400204b8
 8002460:	58025408 	.word	0x58025408
 8002464:	5802541c 	.word	0x5802541c
 8002468:	58025430 	.word	0x58025430
 800246c:	58025444 	.word	0x58025444
 8002470:	58025458 	.word	0x58025458
 8002474:	5802546c 	.word	0x5802546c
 8002478:	58025480 	.word	0x58025480
 800247c:	58025494 	.word	0x58025494
 8002480:	2300      	movs	r3, #0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d007      	beq.n	8002496 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002490:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002494:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a6d      	ldr	r2, [pc, #436]	@ (8002650 <HAL_DMA_Abort+0x444>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d04a      	beq.n	8002536 <HAL_DMA_Abort+0x32a>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a6b      	ldr	r2, [pc, #428]	@ (8002654 <HAL_DMA_Abort+0x448>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d045      	beq.n	8002536 <HAL_DMA_Abort+0x32a>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a6a      	ldr	r2, [pc, #424]	@ (8002658 <HAL_DMA_Abort+0x44c>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d040      	beq.n	8002536 <HAL_DMA_Abort+0x32a>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a68      	ldr	r2, [pc, #416]	@ (800265c <HAL_DMA_Abort+0x450>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d03b      	beq.n	8002536 <HAL_DMA_Abort+0x32a>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a67      	ldr	r2, [pc, #412]	@ (8002660 <HAL_DMA_Abort+0x454>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d036      	beq.n	8002536 <HAL_DMA_Abort+0x32a>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a65      	ldr	r2, [pc, #404]	@ (8002664 <HAL_DMA_Abort+0x458>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d031      	beq.n	8002536 <HAL_DMA_Abort+0x32a>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a64      	ldr	r2, [pc, #400]	@ (8002668 <HAL_DMA_Abort+0x45c>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d02c      	beq.n	8002536 <HAL_DMA_Abort+0x32a>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a62      	ldr	r2, [pc, #392]	@ (800266c <HAL_DMA_Abort+0x460>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d027      	beq.n	8002536 <HAL_DMA_Abort+0x32a>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a61      	ldr	r2, [pc, #388]	@ (8002670 <HAL_DMA_Abort+0x464>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d022      	beq.n	8002536 <HAL_DMA_Abort+0x32a>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a5f      	ldr	r2, [pc, #380]	@ (8002674 <HAL_DMA_Abort+0x468>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d01d      	beq.n	8002536 <HAL_DMA_Abort+0x32a>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a5e      	ldr	r2, [pc, #376]	@ (8002678 <HAL_DMA_Abort+0x46c>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d018      	beq.n	8002536 <HAL_DMA_Abort+0x32a>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a5c      	ldr	r2, [pc, #368]	@ (800267c <HAL_DMA_Abort+0x470>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d013      	beq.n	8002536 <HAL_DMA_Abort+0x32a>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a5b      	ldr	r2, [pc, #364]	@ (8002680 <HAL_DMA_Abort+0x474>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d00e      	beq.n	8002536 <HAL_DMA_Abort+0x32a>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a59      	ldr	r2, [pc, #356]	@ (8002684 <HAL_DMA_Abort+0x478>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d009      	beq.n	8002536 <HAL_DMA_Abort+0x32a>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a58      	ldr	r2, [pc, #352]	@ (8002688 <HAL_DMA_Abort+0x47c>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d004      	beq.n	8002536 <HAL_DMA_Abort+0x32a>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a56      	ldr	r2, [pc, #344]	@ (800268c <HAL_DMA_Abort+0x480>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d108      	bne.n	8002548 <HAL_DMA_Abort+0x33c>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f022 0201 	bic.w	r2, r2, #1
 8002544:	601a      	str	r2, [r3, #0]
 8002546:	e007      	b.n	8002558 <HAL_DMA_Abort+0x34c>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f022 0201 	bic.w	r2, r2, #1
 8002556:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002558:	e013      	b.n	8002582 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800255a:	f7ff fd0b 	bl	8001f74 <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	2b05      	cmp	r3, #5
 8002566:	d90c      	bls.n	8002582 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2220      	movs	r2, #32
 800256c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2203      	movs	r2, #3
 8002572:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e12d      	b.n	80027de <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	2b00      	cmp	r3, #0
 800258c:	d1e5      	bne.n	800255a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a2f      	ldr	r2, [pc, #188]	@ (8002650 <HAL_DMA_Abort+0x444>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d04a      	beq.n	800262e <HAL_DMA_Abort+0x422>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a2d      	ldr	r2, [pc, #180]	@ (8002654 <HAL_DMA_Abort+0x448>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d045      	beq.n	800262e <HAL_DMA_Abort+0x422>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a2c      	ldr	r2, [pc, #176]	@ (8002658 <HAL_DMA_Abort+0x44c>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d040      	beq.n	800262e <HAL_DMA_Abort+0x422>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a2a      	ldr	r2, [pc, #168]	@ (800265c <HAL_DMA_Abort+0x450>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d03b      	beq.n	800262e <HAL_DMA_Abort+0x422>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a29      	ldr	r2, [pc, #164]	@ (8002660 <HAL_DMA_Abort+0x454>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d036      	beq.n	800262e <HAL_DMA_Abort+0x422>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a27      	ldr	r2, [pc, #156]	@ (8002664 <HAL_DMA_Abort+0x458>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d031      	beq.n	800262e <HAL_DMA_Abort+0x422>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a26      	ldr	r2, [pc, #152]	@ (8002668 <HAL_DMA_Abort+0x45c>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d02c      	beq.n	800262e <HAL_DMA_Abort+0x422>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a24      	ldr	r2, [pc, #144]	@ (800266c <HAL_DMA_Abort+0x460>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d027      	beq.n	800262e <HAL_DMA_Abort+0x422>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a23      	ldr	r2, [pc, #140]	@ (8002670 <HAL_DMA_Abort+0x464>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d022      	beq.n	800262e <HAL_DMA_Abort+0x422>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a21      	ldr	r2, [pc, #132]	@ (8002674 <HAL_DMA_Abort+0x468>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d01d      	beq.n	800262e <HAL_DMA_Abort+0x422>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a20      	ldr	r2, [pc, #128]	@ (8002678 <HAL_DMA_Abort+0x46c>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d018      	beq.n	800262e <HAL_DMA_Abort+0x422>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a1e      	ldr	r2, [pc, #120]	@ (800267c <HAL_DMA_Abort+0x470>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d013      	beq.n	800262e <HAL_DMA_Abort+0x422>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a1d      	ldr	r2, [pc, #116]	@ (8002680 <HAL_DMA_Abort+0x474>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d00e      	beq.n	800262e <HAL_DMA_Abort+0x422>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a1b      	ldr	r2, [pc, #108]	@ (8002684 <HAL_DMA_Abort+0x478>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d009      	beq.n	800262e <HAL_DMA_Abort+0x422>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a1a      	ldr	r2, [pc, #104]	@ (8002688 <HAL_DMA_Abort+0x47c>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d004      	beq.n	800262e <HAL_DMA_Abort+0x422>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a18      	ldr	r2, [pc, #96]	@ (800268c <HAL_DMA_Abort+0x480>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d101      	bne.n	8002632 <HAL_DMA_Abort+0x426>
 800262e:	2301      	movs	r3, #1
 8002630:	e000      	b.n	8002634 <HAL_DMA_Abort+0x428>
 8002632:	2300      	movs	r3, #0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d02b      	beq.n	8002690 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800263c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002642:	f003 031f 	and.w	r3, r3, #31
 8002646:	223f      	movs	r2, #63	@ 0x3f
 8002648:	409a      	lsls	r2, r3
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	609a      	str	r2, [r3, #8]
 800264e:	e02a      	b.n	80026a6 <HAL_DMA_Abort+0x49a>
 8002650:	40020010 	.word	0x40020010
 8002654:	40020028 	.word	0x40020028
 8002658:	40020040 	.word	0x40020040
 800265c:	40020058 	.word	0x40020058
 8002660:	40020070 	.word	0x40020070
 8002664:	40020088 	.word	0x40020088
 8002668:	400200a0 	.word	0x400200a0
 800266c:	400200b8 	.word	0x400200b8
 8002670:	40020410 	.word	0x40020410
 8002674:	40020428 	.word	0x40020428
 8002678:	40020440 	.word	0x40020440
 800267c:	40020458 	.word	0x40020458
 8002680:	40020470 	.word	0x40020470
 8002684:	40020488 	.word	0x40020488
 8002688:	400204a0 	.word	0x400204a0
 800268c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002694:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800269a:	f003 031f 	and.w	r3, r3, #31
 800269e:	2201      	movs	r2, #1
 80026a0:	409a      	lsls	r2, r3
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a4f      	ldr	r2, [pc, #316]	@ (80027e8 <HAL_DMA_Abort+0x5dc>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d072      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a4d      	ldr	r2, [pc, #308]	@ (80027ec <HAL_DMA_Abort+0x5e0>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d06d      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a4c      	ldr	r2, [pc, #304]	@ (80027f0 <HAL_DMA_Abort+0x5e4>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d068      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a4a      	ldr	r2, [pc, #296]	@ (80027f4 <HAL_DMA_Abort+0x5e8>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d063      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a49      	ldr	r2, [pc, #292]	@ (80027f8 <HAL_DMA_Abort+0x5ec>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d05e      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a47      	ldr	r2, [pc, #284]	@ (80027fc <HAL_DMA_Abort+0x5f0>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d059      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a46      	ldr	r2, [pc, #280]	@ (8002800 <HAL_DMA_Abort+0x5f4>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d054      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a44      	ldr	r2, [pc, #272]	@ (8002804 <HAL_DMA_Abort+0x5f8>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d04f      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a43      	ldr	r2, [pc, #268]	@ (8002808 <HAL_DMA_Abort+0x5fc>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d04a      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a41      	ldr	r2, [pc, #260]	@ (800280c <HAL_DMA_Abort+0x600>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d045      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a40      	ldr	r2, [pc, #256]	@ (8002810 <HAL_DMA_Abort+0x604>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d040      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a3e      	ldr	r2, [pc, #248]	@ (8002814 <HAL_DMA_Abort+0x608>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d03b      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a3d      	ldr	r2, [pc, #244]	@ (8002818 <HAL_DMA_Abort+0x60c>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d036      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a3b      	ldr	r2, [pc, #236]	@ (800281c <HAL_DMA_Abort+0x610>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d031      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a3a      	ldr	r2, [pc, #232]	@ (8002820 <HAL_DMA_Abort+0x614>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d02c      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a38      	ldr	r2, [pc, #224]	@ (8002824 <HAL_DMA_Abort+0x618>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d027      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a37      	ldr	r2, [pc, #220]	@ (8002828 <HAL_DMA_Abort+0x61c>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d022      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a35      	ldr	r2, [pc, #212]	@ (800282c <HAL_DMA_Abort+0x620>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d01d      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a34      	ldr	r2, [pc, #208]	@ (8002830 <HAL_DMA_Abort+0x624>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d018      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a32      	ldr	r2, [pc, #200]	@ (8002834 <HAL_DMA_Abort+0x628>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d013      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a31      	ldr	r2, [pc, #196]	@ (8002838 <HAL_DMA_Abort+0x62c>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d00e      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a2f      	ldr	r2, [pc, #188]	@ (800283c <HAL_DMA_Abort+0x630>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d009      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a2e      	ldr	r2, [pc, #184]	@ (8002840 <HAL_DMA_Abort+0x634>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d004      	beq.n	8002796 <HAL_DMA_Abort+0x58a>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a2c      	ldr	r2, [pc, #176]	@ (8002844 <HAL_DMA_Abort+0x638>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d101      	bne.n	800279a <HAL_DMA_Abort+0x58e>
 8002796:	2301      	movs	r3, #1
 8002798:	e000      	b.n	800279c <HAL_DMA_Abort+0x590>
 800279a:	2300      	movs	r3, #0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d015      	beq.n	80027cc <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80027a8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d00c      	beq.n	80027cc <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80027bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80027c0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80027ca:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2201      	movs	r2, #1
 80027d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80027dc:	2300      	movs	r3, #0
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3718      	adds	r7, #24
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	40020010 	.word	0x40020010
 80027ec:	40020028 	.word	0x40020028
 80027f0:	40020040 	.word	0x40020040
 80027f4:	40020058 	.word	0x40020058
 80027f8:	40020070 	.word	0x40020070
 80027fc:	40020088 	.word	0x40020088
 8002800:	400200a0 	.word	0x400200a0
 8002804:	400200b8 	.word	0x400200b8
 8002808:	40020410 	.word	0x40020410
 800280c:	40020428 	.word	0x40020428
 8002810:	40020440 	.word	0x40020440
 8002814:	40020458 	.word	0x40020458
 8002818:	40020470 	.word	0x40020470
 800281c:	40020488 	.word	0x40020488
 8002820:	400204a0 	.word	0x400204a0
 8002824:	400204b8 	.word	0x400204b8
 8002828:	58025408 	.word	0x58025408
 800282c:	5802541c 	.word	0x5802541c
 8002830:	58025430 	.word	0x58025430
 8002834:	58025444 	.word	0x58025444
 8002838:	58025458 	.word	0x58025458
 800283c:	5802546c 	.word	0x5802546c
 8002840:	58025480 	.word	0x58025480
 8002844:	58025494 	.word	0x58025494

08002848 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d101      	bne.n	800285a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e237      	b.n	8002cca <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002860:	b2db      	uxtb	r3, r3
 8002862:	2b02      	cmp	r3, #2
 8002864:	d004      	beq.n	8002870 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2280      	movs	r2, #128	@ 0x80
 800286a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	e22c      	b.n	8002cca <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a5c      	ldr	r2, [pc, #368]	@ (80029e8 <HAL_DMA_Abort_IT+0x1a0>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d04a      	beq.n	8002910 <HAL_DMA_Abort_IT+0xc8>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a5b      	ldr	r2, [pc, #364]	@ (80029ec <HAL_DMA_Abort_IT+0x1a4>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d045      	beq.n	8002910 <HAL_DMA_Abort_IT+0xc8>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a59      	ldr	r2, [pc, #356]	@ (80029f0 <HAL_DMA_Abort_IT+0x1a8>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d040      	beq.n	8002910 <HAL_DMA_Abort_IT+0xc8>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a58      	ldr	r2, [pc, #352]	@ (80029f4 <HAL_DMA_Abort_IT+0x1ac>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d03b      	beq.n	8002910 <HAL_DMA_Abort_IT+0xc8>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a56      	ldr	r2, [pc, #344]	@ (80029f8 <HAL_DMA_Abort_IT+0x1b0>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d036      	beq.n	8002910 <HAL_DMA_Abort_IT+0xc8>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a55      	ldr	r2, [pc, #340]	@ (80029fc <HAL_DMA_Abort_IT+0x1b4>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d031      	beq.n	8002910 <HAL_DMA_Abort_IT+0xc8>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a53      	ldr	r2, [pc, #332]	@ (8002a00 <HAL_DMA_Abort_IT+0x1b8>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d02c      	beq.n	8002910 <HAL_DMA_Abort_IT+0xc8>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a52      	ldr	r2, [pc, #328]	@ (8002a04 <HAL_DMA_Abort_IT+0x1bc>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d027      	beq.n	8002910 <HAL_DMA_Abort_IT+0xc8>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a50      	ldr	r2, [pc, #320]	@ (8002a08 <HAL_DMA_Abort_IT+0x1c0>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d022      	beq.n	8002910 <HAL_DMA_Abort_IT+0xc8>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a4f      	ldr	r2, [pc, #316]	@ (8002a0c <HAL_DMA_Abort_IT+0x1c4>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d01d      	beq.n	8002910 <HAL_DMA_Abort_IT+0xc8>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a4d      	ldr	r2, [pc, #308]	@ (8002a10 <HAL_DMA_Abort_IT+0x1c8>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d018      	beq.n	8002910 <HAL_DMA_Abort_IT+0xc8>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a4c      	ldr	r2, [pc, #304]	@ (8002a14 <HAL_DMA_Abort_IT+0x1cc>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d013      	beq.n	8002910 <HAL_DMA_Abort_IT+0xc8>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a4a      	ldr	r2, [pc, #296]	@ (8002a18 <HAL_DMA_Abort_IT+0x1d0>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d00e      	beq.n	8002910 <HAL_DMA_Abort_IT+0xc8>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a49      	ldr	r2, [pc, #292]	@ (8002a1c <HAL_DMA_Abort_IT+0x1d4>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d009      	beq.n	8002910 <HAL_DMA_Abort_IT+0xc8>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a47      	ldr	r2, [pc, #284]	@ (8002a20 <HAL_DMA_Abort_IT+0x1d8>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d004      	beq.n	8002910 <HAL_DMA_Abort_IT+0xc8>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a46      	ldr	r2, [pc, #280]	@ (8002a24 <HAL_DMA_Abort_IT+0x1dc>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d101      	bne.n	8002914 <HAL_DMA_Abort_IT+0xcc>
 8002910:	2301      	movs	r3, #1
 8002912:	e000      	b.n	8002916 <HAL_DMA_Abort_IT+0xce>
 8002914:	2300      	movs	r3, #0
 8002916:	2b00      	cmp	r3, #0
 8002918:	f000 8086 	beq.w	8002a28 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2204      	movs	r2, #4
 8002920:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a2f      	ldr	r2, [pc, #188]	@ (80029e8 <HAL_DMA_Abort_IT+0x1a0>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d04a      	beq.n	80029c4 <HAL_DMA_Abort_IT+0x17c>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a2e      	ldr	r2, [pc, #184]	@ (80029ec <HAL_DMA_Abort_IT+0x1a4>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d045      	beq.n	80029c4 <HAL_DMA_Abort_IT+0x17c>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a2c      	ldr	r2, [pc, #176]	@ (80029f0 <HAL_DMA_Abort_IT+0x1a8>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d040      	beq.n	80029c4 <HAL_DMA_Abort_IT+0x17c>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a2b      	ldr	r2, [pc, #172]	@ (80029f4 <HAL_DMA_Abort_IT+0x1ac>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d03b      	beq.n	80029c4 <HAL_DMA_Abort_IT+0x17c>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a29      	ldr	r2, [pc, #164]	@ (80029f8 <HAL_DMA_Abort_IT+0x1b0>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d036      	beq.n	80029c4 <HAL_DMA_Abort_IT+0x17c>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a28      	ldr	r2, [pc, #160]	@ (80029fc <HAL_DMA_Abort_IT+0x1b4>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d031      	beq.n	80029c4 <HAL_DMA_Abort_IT+0x17c>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a26      	ldr	r2, [pc, #152]	@ (8002a00 <HAL_DMA_Abort_IT+0x1b8>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d02c      	beq.n	80029c4 <HAL_DMA_Abort_IT+0x17c>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a25      	ldr	r2, [pc, #148]	@ (8002a04 <HAL_DMA_Abort_IT+0x1bc>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d027      	beq.n	80029c4 <HAL_DMA_Abort_IT+0x17c>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a23      	ldr	r2, [pc, #140]	@ (8002a08 <HAL_DMA_Abort_IT+0x1c0>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d022      	beq.n	80029c4 <HAL_DMA_Abort_IT+0x17c>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a22      	ldr	r2, [pc, #136]	@ (8002a0c <HAL_DMA_Abort_IT+0x1c4>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d01d      	beq.n	80029c4 <HAL_DMA_Abort_IT+0x17c>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a20      	ldr	r2, [pc, #128]	@ (8002a10 <HAL_DMA_Abort_IT+0x1c8>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d018      	beq.n	80029c4 <HAL_DMA_Abort_IT+0x17c>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a1f      	ldr	r2, [pc, #124]	@ (8002a14 <HAL_DMA_Abort_IT+0x1cc>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d013      	beq.n	80029c4 <HAL_DMA_Abort_IT+0x17c>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a1d      	ldr	r2, [pc, #116]	@ (8002a18 <HAL_DMA_Abort_IT+0x1d0>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d00e      	beq.n	80029c4 <HAL_DMA_Abort_IT+0x17c>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a1c      	ldr	r2, [pc, #112]	@ (8002a1c <HAL_DMA_Abort_IT+0x1d4>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d009      	beq.n	80029c4 <HAL_DMA_Abort_IT+0x17c>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a1a      	ldr	r2, [pc, #104]	@ (8002a20 <HAL_DMA_Abort_IT+0x1d8>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d004      	beq.n	80029c4 <HAL_DMA_Abort_IT+0x17c>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a19      	ldr	r2, [pc, #100]	@ (8002a24 <HAL_DMA_Abort_IT+0x1dc>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d108      	bne.n	80029d6 <HAL_DMA_Abort_IT+0x18e>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f022 0201 	bic.w	r2, r2, #1
 80029d2:	601a      	str	r2, [r3, #0]
 80029d4:	e178      	b.n	8002cc8 <HAL_DMA_Abort_IT+0x480>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f022 0201 	bic.w	r2, r2, #1
 80029e4:	601a      	str	r2, [r3, #0]
 80029e6:	e16f      	b.n	8002cc8 <HAL_DMA_Abort_IT+0x480>
 80029e8:	40020010 	.word	0x40020010
 80029ec:	40020028 	.word	0x40020028
 80029f0:	40020040 	.word	0x40020040
 80029f4:	40020058 	.word	0x40020058
 80029f8:	40020070 	.word	0x40020070
 80029fc:	40020088 	.word	0x40020088
 8002a00:	400200a0 	.word	0x400200a0
 8002a04:	400200b8 	.word	0x400200b8
 8002a08:	40020410 	.word	0x40020410
 8002a0c:	40020428 	.word	0x40020428
 8002a10:	40020440 	.word	0x40020440
 8002a14:	40020458 	.word	0x40020458
 8002a18:	40020470 	.word	0x40020470
 8002a1c:	40020488 	.word	0x40020488
 8002a20:	400204a0 	.word	0x400204a0
 8002a24:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f022 020e 	bic.w	r2, r2, #14
 8002a36:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a6c      	ldr	r2, [pc, #432]	@ (8002bf0 <HAL_DMA_Abort_IT+0x3a8>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d04a      	beq.n	8002ad8 <HAL_DMA_Abort_IT+0x290>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a6b      	ldr	r2, [pc, #428]	@ (8002bf4 <HAL_DMA_Abort_IT+0x3ac>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d045      	beq.n	8002ad8 <HAL_DMA_Abort_IT+0x290>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a69      	ldr	r2, [pc, #420]	@ (8002bf8 <HAL_DMA_Abort_IT+0x3b0>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d040      	beq.n	8002ad8 <HAL_DMA_Abort_IT+0x290>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a68      	ldr	r2, [pc, #416]	@ (8002bfc <HAL_DMA_Abort_IT+0x3b4>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d03b      	beq.n	8002ad8 <HAL_DMA_Abort_IT+0x290>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a66      	ldr	r2, [pc, #408]	@ (8002c00 <HAL_DMA_Abort_IT+0x3b8>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d036      	beq.n	8002ad8 <HAL_DMA_Abort_IT+0x290>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a65      	ldr	r2, [pc, #404]	@ (8002c04 <HAL_DMA_Abort_IT+0x3bc>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d031      	beq.n	8002ad8 <HAL_DMA_Abort_IT+0x290>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a63      	ldr	r2, [pc, #396]	@ (8002c08 <HAL_DMA_Abort_IT+0x3c0>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d02c      	beq.n	8002ad8 <HAL_DMA_Abort_IT+0x290>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a62      	ldr	r2, [pc, #392]	@ (8002c0c <HAL_DMA_Abort_IT+0x3c4>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d027      	beq.n	8002ad8 <HAL_DMA_Abort_IT+0x290>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a60      	ldr	r2, [pc, #384]	@ (8002c10 <HAL_DMA_Abort_IT+0x3c8>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d022      	beq.n	8002ad8 <HAL_DMA_Abort_IT+0x290>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a5f      	ldr	r2, [pc, #380]	@ (8002c14 <HAL_DMA_Abort_IT+0x3cc>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d01d      	beq.n	8002ad8 <HAL_DMA_Abort_IT+0x290>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a5d      	ldr	r2, [pc, #372]	@ (8002c18 <HAL_DMA_Abort_IT+0x3d0>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d018      	beq.n	8002ad8 <HAL_DMA_Abort_IT+0x290>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a5c      	ldr	r2, [pc, #368]	@ (8002c1c <HAL_DMA_Abort_IT+0x3d4>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d013      	beq.n	8002ad8 <HAL_DMA_Abort_IT+0x290>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a5a      	ldr	r2, [pc, #360]	@ (8002c20 <HAL_DMA_Abort_IT+0x3d8>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d00e      	beq.n	8002ad8 <HAL_DMA_Abort_IT+0x290>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a59      	ldr	r2, [pc, #356]	@ (8002c24 <HAL_DMA_Abort_IT+0x3dc>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d009      	beq.n	8002ad8 <HAL_DMA_Abort_IT+0x290>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a57      	ldr	r2, [pc, #348]	@ (8002c28 <HAL_DMA_Abort_IT+0x3e0>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d004      	beq.n	8002ad8 <HAL_DMA_Abort_IT+0x290>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a56      	ldr	r2, [pc, #344]	@ (8002c2c <HAL_DMA_Abort_IT+0x3e4>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d108      	bne.n	8002aea <HAL_DMA_Abort_IT+0x2a2>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f022 0201 	bic.w	r2, r2, #1
 8002ae6:	601a      	str	r2, [r3, #0]
 8002ae8:	e007      	b.n	8002afa <HAL_DMA_Abort_IT+0x2b2>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f022 0201 	bic.w	r2, r2, #1
 8002af8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a3c      	ldr	r2, [pc, #240]	@ (8002bf0 <HAL_DMA_Abort_IT+0x3a8>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d072      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a3a      	ldr	r2, [pc, #232]	@ (8002bf4 <HAL_DMA_Abort_IT+0x3ac>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d06d      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a39      	ldr	r2, [pc, #228]	@ (8002bf8 <HAL_DMA_Abort_IT+0x3b0>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d068      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a37      	ldr	r2, [pc, #220]	@ (8002bfc <HAL_DMA_Abort_IT+0x3b4>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d063      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a36      	ldr	r2, [pc, #216]	@ (8002c00 <HAL_DMA_Abort_IT+0x3b8>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d05e      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a34      	ldr	r2, [pc, #208]	@ (8002c04 <HAL_DMA_Abort_IT+0x3bc>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d059      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a33      	ldr	r2, [pc, #204]	@ (8002c08 <HAL_DMA_Abort_IT+0x3c0>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d054      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a31      	ldr	r2, [pc, #196]	@ (8002c0c <HAL_DMA_Abort_IT+0x3c4>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d04f      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a30      	ldr	r2, [pc, #192]	@ (8002c10 <HAL_DMA_Abort_IT+0x3c8>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d04a      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a2e      	ldr	r2, [pc, #184]	@ (8002c14 <HAL_DMA_Abort_IT+0x3cc>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d045      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a2d      	ldr	r2, [pc, #180]	@ (8002c18 <HAL_DMA_Abort_IT+0x3d0>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d040      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a2b      	ldr	r2, [pc, #172]	@ (8002c1c <HAL_DMA_Abort_IT+0x3d4>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d03b      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a2a      	ldr	r2, [pc, #168]	@ (8002c20 <HAL_DMA_Abort_IT+0x3d8>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d036      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a28      	ldr	r2, [pc, #160]	@ (8002c24 <HAL_DMA_Abort_IT+0x3dc>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d031      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a27      	ldr	r2, [pc, #156]	@ (8002c28 <HAL_DMA_Abort_IT+0x3e0>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d02c      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a25      	ldr	r2, [pc, #148]	@ (8002c2c <HAL_DMA_Abort_IT+0x3e4>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d027      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a24      	ldr	r2, [pc, #144]	@ (8002c30 <HAL_DMA_Abort_IT+0x3e8>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d022      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a22      	ldr	r2, [pc, #136]	@ (8002c34 <HAL_DMA_Abort_IT+0x3ec>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d01d      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a21      	ldr	r2, [pc, #132]	@ (8002c38 <HAL_DMA_Abort_IT+0x3f0>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d018      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a1f      	ldr	r2, [pc, #124]	@ (8002c3c <HAL_DMA_Abort_IT+0x3f4>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d013      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a1e      	ldr	r2, [pc, #120]	@ (8002c40 <HAL_DMA_Abort_IT+0x3f8>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d00e      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a1c      	ldr	r2, [pc, #112]	@ (8002c44 <HAL_DMA_Abort_IT+0x3fc>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d009      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a1b      	ldr	r2, [pc, #108]	@ (8002c48 <HAL_DMA_Abort_IT+0x400>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d004      	beq.n	8002bea <HAL_DMA_Abort_IT+0x3a2>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a19      	ldr	r2, [pc, #100]	@ (8002c4c <HAL_DMA_Abort_IT+0x404>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d132      	bne.n	8002c50 <HAL_DMA_Abort_IT+0x408>
 8002bea:	2301      	movs	r3, #1
 8002bec:	e031      	b.n	8002c52 <HAL_DMA_Abort_IT+0x40a>
 8002bee:	bf00      	nop
 8002bf0:	40020010 	.word	0x40020010
 8002bf4:	40020028 	.word	0x40020028
 8002bf8:	40020040 	.word	0x40020040
 8002bfc:	40020058 	.word	0x40020058
 8002c00:	40020070 	.word	0x40020070
 8002c04:	40020088 	.word	0x40020088
 8002c08:	400200a0 	.word	0x400200a0
 8002c0c:	400200b8 	.word	0x400200b8
 8002c10:	40020410 	.word	0x40020410
 8002c14:	40020428 	.word	0x40020428
 8002c18:	40020440 	.word	0x40020440
 8002c1c:	40020458 	.word	0x40020458
 8002c20:	40020470 	.word	0x40020470
 8002c24:	40020488 	.word	0x40020488
 8002c28:	400204a0 	.word	0x400204a0
 8002c2c:	400204b8 	.word	0x400204b8
 8002c30:	58025408 	.word	0x58025408
 8002c34:	5802541c 	.word	0x5802541c
 8002c38:	58025430 	.word	0x58025430
 8002c3c:	58025444 	.word	0x58025444
 8002c40:	58025458 	.word	0x58025458
 8002c44:	5802546c 	.word	0x5802546c
 8002c48:	58025480 	.word	0x58025480
 8002c4c:	58025494 	.word	0x58025494
 8002c50:	2300      	movs	r3, #0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d028      	beq.n	8002ca8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c60:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c64:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c6a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c70:	f003 031f 	and.w	r3, r3, #31
 8002c74:	2201      	movs	r2, #1
 8002c76:	409a      	lsls	r2, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002c84:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d00c      	beq.n	8002ca8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c98:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c9c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002ca6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2201      	movs	r2, #1
 8002cac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d003      	beq.n	8002cc8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002cc8:	2300      	movs	r3, #0
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3710      	adds	r7, #16
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop

08002cd4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b098      	sub	sp, #96	@ 0x60
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8002cdc:	4a84      	ldr	r2, [pc, #528]	@ (8002ef0 <HAL_FDCAN_Init+0x21c>)
 8002cde:	f107 030c 	add.w	r3, r7, #12
 8002ce2:	4611      	mov	r1, r2
 8002ce4:	224c      	movs	r2, #76	@ 0x4c
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f007 f86b 	bl	8009dc2 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d101      	bne.n	8002cf6 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e1c6      	b.n	8003084 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a7e      	ldr	r2, [pc, #504]	@ (8002ef4 <HAL_FDCAN_Init+0x220>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d106      	bne.n	8002d0e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002d08:	461a      	mov	r2, r3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d106      	bne.n	8002d28 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f7fe fd84 	bl	8001830 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	699a      	ldr	r2, [r3, #24]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f022 0210 	bic.w	r2, r2, #16
 8002d36:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d38:	f7ff f91c 	bl	8001f74 <HAL_GetTick>
 8002d3c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002d3e:	e014      	b.n	8002d6a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002d40:	f7ff f918 	bl	8001f74 <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b0a      	cmp	r3, #10
 8002d4c:	d90d      	bls.n	8002d6a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002d54:	f043 0201 	orr.w	r2, r3, #1
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2203      	movs	r2, #3
 8002d62:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e18c      	b.n	8003084 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	699b      	ldr	r3, [r3, #24]
 8002d70:	f003 0308 	and.w	r3, r3, #8
 8002d74:	2b08      	cmp	r3, #8
 8002d76:	d0e3      	beq.n	8002d40 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	699a      	ldr	r2, [r3, #24]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f042 0201 	orr.w	r2, r2, #1
 8002d86:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d88:	f7ff f8f4 	bl	8001f74 <HAL_GetTick>
 8002d8c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002d8e:	e014      	b.n	8002dba <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002d90:	f7ff f8f0 	bl	8001f74 <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b0a      	cmp	r3, #10
 8002d9c:	d90d      	bls.n	8002dba <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002da4:	f043 0201 	orr.w	r2, r3, #1
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2203      	movs	r2, #3
 8002db2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e164      	b.n	8003084 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	699b      	ldr	r3, [r3, #24]
 8002dc0:	f003 0301 	and.w	r3, r3, #1
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d0e3      	beq.n	8002d90 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	699a      	ldr	r2, [r3, #24]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f042 0202 	orr.w	r2, r2, #2
 8002dd6:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	7c1b      	ldrb	r3, [r3, #16]
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d108      	bne.n	8002df2 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	699a      	ldr	r2, [r3, #24]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002dee:	619a      	str	r2, [r3, #24]
 8002df0:	e007      	b.n	8002e02 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	699a      	ldr	r2, [r3, #24]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e00:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	7c5b      	ldrb	r3, [r3, #17]
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d108      	bne.n	8002e1c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	699a      	ldr	r2, [r3, #24]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e18:	619a      	str	r2, [r3, #24]
 8002e1a:	e007      	b.n	8002e2c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	699a      	ldr	r2, [r3, #24]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002e2a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	7c9b      	ldrb	r3, [r3, #18]
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d108      	bne.n	8002e46 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	699a      	ldr	r2, [r3, #24]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002e42:	619a      	str	r2, [r3, #24]
 8002e44:	e007      	b.n	8002e56 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	699a      	ldr	r2, [r3, #24]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002e54:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	699b      	ldr	r3, [r3, #24]
 8002e5c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	689a      	ldr	r2, [r3, #8]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	699a      	ldr	r2, [r3, #24]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002e7a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	691a      	ldr	r2, [r3, #16]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f022 0210 	bic.w	r2, r2, #16
 8002e8a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d108      	bne.n	8002ea6 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	699a      	ldr	r2, [r3, #24]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f042 0204 	orr.w	r2, r2, #4
 8002ea2:	619a      	str	r2, [r3, #24]
 8002ea4:	e030      	b.n	8002f08 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d02c      	beq.n	8002f08 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	68db      	ldr	r3, [r3, #12]
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d020      	beq.n	8002ef8 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	699a      	ldr	r2, [r3, #24]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002ec4:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	691a      	ldr	r2, [r3, #16]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f042 0210 	orr.w	r2, r2, #16
 8002ed4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	2b03      	cmp	r3, #3
 8002edc:	d114      	bne.n	8002f08 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	699a      	ldr	r2, [r3, #24]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f042 0220 	orr.w	r2, r2, #32
 8002eec:	619a      	str	r2, [r3, #24]
 8002eee:	e00b      	b.n	8002f08 <HAL_FDCAN_Init+0x234>
 8002ef0:	0800bd88 	.word	0x0800bd88
 8002ef4:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	699a      	ldr	r2, [r3, #24]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f042 0220 	orr.w	r2, r2, #32
 8002f06:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	699b      	ldr	r3, [r3, #24]
 8002f0c:	3b01      	subs	r3, #1
 8002f0e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	69db      	ldr	r3, [r3, #28]
 8002f14:	3b01      	subs	r3, #1
 8002f16:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002f18:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a1b      	ldr	r3, [r3, #32]
 8002f1e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002f20:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	695b      	ldr	r3, [r3, #20]
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002f30:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002f32:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002f3c:	d115      	bne.n	8002f6a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f42:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f48:	3b01      	subs	r3, #1
 8002f4a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002f4c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f52:	3b01      	subs	r3, #1
 8002f54:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002f56:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002f66:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002f68:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d00a      	beq.n	8002f88 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	430a      	orrs	r2, r1
 8002f84:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f90:	4413      	add	r3, r2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d011      	beq.n	8002fba <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002f9e:	f023 0107 	bic.w	r1, r3, #7
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	3360      	adds	r3, #96	@ 0x60
 8002faa:	443b      	add	r3, r7
 8002fac:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d011      	beq.n	8002fe6 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002fca:	f023 0107 	bic.w	r1, r3, #7
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	3360      	adds	r3, #96	@ 0x60
 8002fd6:	443b      	add	r3, r7
 8002fd8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	430a      	orrs	r2, r1
 8002fe2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d012      	beq.n	8003014 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002ff6:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	3360      	adds	r3, #96	@ 0x60
 8003002:	443b      	add	r3, r7
 8003004:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003008:	011a      	lsls	r2, r3, #4
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	430a      	orrs	r2, r1
 8003010:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003018:	2b00      	cmp	r3, #0
 800301a:	d012      	beq.n	8003042 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003024:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	3360      	adds	r3, #96	@ 0x60
 8003030:	443b      	add	r3, r7
 8003032:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003036:	021a      	lsls	r2, r3, #8
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	430a      	orrs	r2, r1
 800303e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a11      	ldr	r2, [pc, #68]	@ (800308c <HAL_FDCAN_Init+0x3b8>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d107      	bne.n	800305c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	689a      	ldr	r2, [r3, #8]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f022 0203 	bic.w	r2, r2, #3
 800305a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2200      	movs	r2, #0
 8003060:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f000 fabf 	bl	80035f8 <FDCAN_CalcultateRamBlockAddresses>
 800307a:	4603      	mov	r3, r0
 800307c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8003080:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8003084:	4618      	mov	r0, r3
 8003086:	3760      	adds	r7, #96	@ 0x60
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}
 800308c:	4000a000 	.word	0x4000a000

08003090 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8003090:	b480      	push	{r7}
 8003092:	b087      	sub	sp, #28
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80030a0:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80030a2:	7bfb      	ldrb	r3, [r7, #15]
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d002      	beq.n	80030ae <HAL_FDCAN_ConfigFilter+0x1e>
 80030a8:	7bfb      	ldrb	r3, [r7, #15]
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d157      	bne.n	800315e <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d12b      	bne.n	800310e <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	68db      	ldr	r3, [r3, #12]
 80030ba:	2b07      	cmp	r3, #7
 80030bc:	d10d      	bne.n	80030da <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	691b      	ldr	r3, [r3, #16]
 80030c2:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	69db      	ldr	r3, [r3, #28]
 80030c8:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 80030ca:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80030d0:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 80030d2:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 80030d6:	617b      	str	r3, [r7, #20]
 80030d8:	e00e      	b.n	80030f8 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80030e6:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	691b      	ldr	r3, [r3, #16]
 80030ec:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 80030ee:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80030f4:	4313      	orrs	r3, r2
 80030f6:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	4413      	add	r3, r2
 8003104:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	697a      	ldr	r2, [r7, #20]
 800310a:	601a      	str	r2, [r3, #0]
 800310c:	e025      	b.n	800315a <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	68db      	ldr	r3, [r3, #12]
 8003112:	075a      	lsls	r2, r3, #29
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	691b      	ldr	r3, [r3, #16]
 8003118:	4313      	orrs	r3, r2
 800311a:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	2b07      	cmp	r3, #7
 8003122:	d103      	bne.n	800312c <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	699b      	ldr	r3, [r3, #24]
 8003128:	613b      	str	r3, [r7, #16]
 800312a:	e006      	b.n	800313a <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	079a      	lsls	r2, r3, #30
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	695b      	ldr	r3, [r3, #20]
 8003136:	4313      	orrs	r3, r2
 8003138:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	00db      	lsls	r3, r3, #3
 8003144:	4413      	add	r3, r2
 8003146:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	697a      	ldr	r2, [r7, #20]
 800314c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	3304      	adds	r3, #4
 8003152:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800315a:	2300      	movs	r3, #0
 800315c:	e008      	b.n	8003170 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003164:	f043 0202 	orr.w	r2, r3, #2
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
  }
}
 8003170:	4618      	mov	r0, r3
 8003172:	371c      	adds	r7, #28
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr

0800317c <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 800317c:	b480      	push	{r7}
 800317e:	b085      	sub	sp, #20
 8003180:	af00      	add	r7, sp, #0
 8003182:	60f8      	str	r0, [r7, #12]
 8003184:	60b9      	str	r1, [r7, #8]
 8003186:	607a      	str	r2, [r7, #4]
 8003188:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003190:	b2db      	uxtb	r3, r3
 8003192:	2b01      	cmp	r3, #1
 8003194:	d110      	bne.n	80031b8 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800319e:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80031a4:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80031b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 80031b4:	2300      	movs	r3, #0
 80031b6:	e008      	b.n	80031ca <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80031be:	f043 0204 	orr.w	r2, r3, #4
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
  }
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3714      	adds	r7, #20
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr

080031d6 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80031d6:	b480      	push	{r7}
 80031d8:	b083      	sub	sp, #12
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d111      	bne.n	800320e <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2202      	movs	r2, #2
 80031ee:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	699a      	ldr	r2, [r3, #24]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f022 0201 	bic.w	r2, r2, #1
 8003200:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800320a:	2300      	movs	r3, #0
 800320c:	e008      	b.n	8003220 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003214:	f043 0204 	orr.w	r2, r3, #4
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
  }
}
 8003220:	4618      	mov	r0, r3
 8003222:	370c      	adds	r7, #12
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr

0800322c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800322c:	b480      	push	{r7}
 800322e:	b08b      	sub	sp, #44	@ 0x2c
 8003230:	af00      	add	r7, sp, #0
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	60b9      	str	r1, [r7, #8]
 8003236:	607a      	str	r2, [r7, #4]
 8003238:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800323a:	2300      	movs	r3, #0
 800323c:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003244:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8003246:	7efb      	ldrb	r3, [r7, #27]
 8003248:	2b02      	cmp	r3, #2
 800324a:	f040 8149 	bne.w	80034e0 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	2b40      	cmp	r3, #64	@ 0x40
 8003252:	d14c      	bne.n	80032ee <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800325c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003260:	2b00      	cmp	r3, #0
 8003262:	d109      	bne.n	8003278 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800326a:	f043 0220 	orr.w	r2, r3, #32
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e13c      	b.n	80034f2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003280:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003284:	2b00      	cmp	r3, #0
 8003286:	d109      	bne.n	800329c <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800328e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e12a      	b.n	80034f2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80032a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032ac:	d10a      	bne.n	80032c4 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80032b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80032ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80032be:	d101      	bne.n	80032c4 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80032c0:	2301      	movs	r3, #1
 80032c2:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80032cc:	0a1b      	lsrs	r3, r3, #8
 80032ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80032d2:	69fa      	ldr	r2, [r7, #28]
 80032d4:	4413      	add	r3, r2
 80032d6:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032e0:	69f9      	ldr	r1, [r7, #28]
 80032e2:	fb01 f303 	mul.w	r3, r1, r3
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	4413      	add	r3, r2
 80032ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80032ec:	e068      	b.n	80033c0 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	2b41      	cmp	r3, #65	@ 0x41
 80032f2:	d14c      	bne.n	800338e <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80032fc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003300:	2b00      	cmp	r3, #0
 8003302:	d109      	bne.n	8003318 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800330a:	f043 0220 	orr.w	r2, r3, #32
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e0ec      	b.n	80034f2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003320:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003324:	2b00      	cmp	r3, #0
 8003326:	d109      	bne.n	800333c <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800332e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e0da      	b.n	80034f2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003344:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003348:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800334c:	d10a      	bne.n	8003364 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003356:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800335a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800335e:	d101      	bne.n	8003364 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8003360:	2301      	movs	r3, #1
 8003362:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800336c:	0a1b      	lsrs	r3, r3, #8
 800336e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003372:	69fa      	ldr	r2, [r7, #28]
 8003374:	4413      	add	r3, r2
 8003376:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003380:	69f9      	ldr	r1, [r7, #28]
 8003382:	fb01 f303 	mul.w	r3, r1, r3
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	4413      	add	r3, r2
 800338a:	627b      	str	r3, [r7, #36]	@ 0x24
 800338c:	e018      	b.n	80033c0 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003392:	68ba      	ldr	r2, [r7, #8]
 8003394:	429a      	cmp	r2, r3
 8003396:	d309      	bcc.n	80033ac <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800339e:	f043 0220 	orr.w	r2, r3, #32
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e0a2      	b.n	80034f2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033b4:	68b9      	ldr	r1, [r7, #8]
 80033b6:	fb01 f303 	mul.w	r3, r1, r3
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	4413      	add	r3, r2
 80033be:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80033c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d107      	bne.n	80033e4 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80033d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	0c9b      	lsrs	r3, r3, #18
 80033da:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	601a      	str	r2, [r3, #0]
 80033e2:	e005      	b.n	80033f0 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80033e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80033f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80033fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8003408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800340a:	3304      	adds	r3, #4
 800340c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800340e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	b29a      	uxth	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8003418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	0c1b      	lsrs	r3, r3, #16
 800341e:	f003 020f 	and.w	r2, r3, #15
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8003426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8003432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800343e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	0e1b      	lsrs	r3, r3, #24
 8003444:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800344c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	0fda      	lsrs	r2, r3, #31
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8003456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003458:	3304      	adds	r3, #4
 800345a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800345c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345e:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8003460:	2300      	movs	r3, #0
 8003462:	623b      	str	r3, [r7, #32]
 8003464:	e00a      	b.n	800347c <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8003466:	697a      	ldr	r2, [r7, #20]
 8003468:	6a3b      	ldr	r3, [r7, #32]
 800346a:	441a      	add	r2, r3
 800346c:	6839      	ldr	r1, [r7, #0]
 800346e:	6a3b      	ldr	r3, [r7, #32]
 8003470:	440b      	add	r3, r1
 8003472:	7812      	ldrb	r2, [r2, #0]
 8003474:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8003476:	6a3b      	ldr	r3, [r7, #32]
 8003478:	3301      	adds	r3, #1
 800347a:	623b      	str	r3, [r7, #32]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	4a1f      	ldr	r2, [pc, #124]	@ (8003500 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8003482:	5cd3      	ldrb	r3, [r2, r3]
 8003484:	461a      	mov	r2, r3
 8003486:	6a3b      	ldr	r3, [r7, #32]
 8003488:	4293      	cmp	r3, r2
 800348a:	d3ec      	bcc.n	8003466 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	2b40      	cmp	r3, #64	@ 0x40
 8003490:	d105      	bne.n	800349e <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	69fa      	ldr	r2, [r7, #28]
 8003498:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 800349c:	e01e      	b.n	80034dc <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	2b41      	cmp	r3, #65	@ 0x41
 80034a2:	d105      	bne.n	80034b0 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	69fa      	ldr	r2, [r7, #28]
 80034aa:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80034ae:	e015      	b.n	80034dc <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	2b1f      	cmp	r3, #31
 80034b4:	d808      	bhi.n	80034c8 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2101      	movs	r1, #1
 80034bc:	68ba      	ldr	r2, [r7, #8]
 80034be:	fa01 f202 	lsl.w	r2, r1, r2
 80034c2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80034c6:	e009      	b.n	80034dc <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	f003 021f 	and.w	r2, r3, #31
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	2101      	movs	r1, #1
 80034d4:	fa01 f202 	lsl.w	r2, r1, r2
 80034d8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 80034dc:	2300      	movs	r3, #0
 80034de:	e008      	b.n	80034f2 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80034e6:	f043 0208 	orr.w	r2, r3, #8
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
  }
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	372c      	adds	r7, #44	@ 0x2c
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	0800bdf4 	.word	0x0800bdf4

08003504 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8003504:	b480      	push	{r7}
 8003506:	b087      	sub	sp, #28
 8003508:	af00      	add	r7, sp, #0
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	60b9      	str	r1, [r7, #8]
 800350e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003516:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003518:	7dfb      	ldrb	r3, [r7, #23]
 800351a:	2b01      	cmp	r3, #1
 800351c:	d002      	beq.n	8003524 <HAL_FDCAN_ActivateNotification+0x20>
 800351e:	7dfb      	ldrb	r3, [r7, #23]
 8003520:	2b02      	cmp	r3, #2
 8003522:	d155      	bne.n	80035d0 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	4013      	ands	r3, r2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d108      	bne.n	8003544 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f042 0201 	orr.w	r2, r2, #1
 8003540:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003542:	e014      	b.n	800356e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	4013      	ands	r3, r2
 800354e:	68ba      	ldr	r2, [r7, #8]
 8003550:	429a      	cmp	r2, r3
 8003552:	d108      	bne.n	8003566 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f042 0202 	orr.w	r2, r2, #2
 8003562:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003564:	e003      	b.n	800356e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2203      	movs	r2, #3
 800356c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003574:	2b00      	cmp	r3, #0
 8003576:	d009      	beq.n	800358c <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	430a      	orrs	r2, r1
 8003588:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003592:	2b00      	cmp	r3, #0
 8003594:	d009      	beq.n	80035aa <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	687a      	ldr	r2, [r7, #4]
 80035a4:	430a      	orrs	r2, r1
 80035a6:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80035b0:	68ba      	ldr	r2, [r7, #8]
 80035b2:	4b0f      	ldr	r3, [pc, #60]	@ (80035f0 <HAL_FDCAN_ActivateNotification+0xec>)
 80035b4:	4013      	ands	r3, r2
 80035b6:	68fa      	ldr	r2, [r7, #12]
 80035b8:	6812      	ldr	r2, [r2, #0]
 80035ba:	430b      	orrs	r3, r1
 80035bc:	6553      	str	r3, [r2, #84]	@ 0x54
 80035be:	4b0d      	ldr	r3, [pc, #52]	@ (80035f4 <HAL_FDCAN_ActivateNotification+0xf0>)
 80035c0:	695a      	ldr	r2, [r3, #20]
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	0f9b      	lsrs	r3, r3, #30
 80035c6:	490b      	ldr	r1, [pc, #44]	@ (80035f4 <HAL_FDCAN_ActivateNotification+0xf0>)
 80035c8:	4313      	orrs	r3, r2
 80035ca:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 80035cc:	2300      	movs	r3, #0
 80035ce:	e008      	b.n	80035e2 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80035d6:	f043 0202 	orr.w	r2, r3, #2
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
  }
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	371c      	adds	r7, #28
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr
 80035ee:	bf00      	nop
 80035f0:	3fcfffff 	.word	0x3fcfffff
 80035f4:	4000a800 	.word	0x4000a800

080035f8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b085      	sub	sp, #20
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003604:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800360e:	4ba7      	ldr	r3, [pc, #668]	@ (80038ac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003610:	4013      	ands	r3, r2
 8003612:	68ba      	ldr	r2, [r7, #8]
 8003614:	0091      	lsls	r1, r2, #2
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	6812      	ldr	r2, [r2, #0]
 800361a:	430b      	orrs	r3, r1
 800361c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003628:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003630:	041a      	lsls	r2, r3, #16
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	430a      	orrs	r2, r1
 8003638:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003640:	68ba      	ldr	r2, [r7, #8]
 8003642:	4413      	add	r3, r2
 8003644:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800364e:	4b97      	ldr	r3, [pc, #604]	@ (80038ac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003650:	4013      	ands	r3, r2
 8003652:	68ba      	ldr	r2, [r7, #8]
 8003654:	0091      	lsls	r1, r2, #2
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	6812      	ldr	r2, [r2, #0]
 800365a:	430b      	orrs	r3, r1
 800365c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003668:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003670:	041a      	lsls	r2, r3, #16
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	430a      	orrs	r2, r1
 8003678:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003680:	005b      	lsls	r3, r3, #1
 8003682:	68ba      	ldr	r2, [r7, #8]
 8003684:	4413      	add	r3, r2
 8003686:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003690:	4b86      	ldr	r3, [pc, #536]	@ (80038ac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003692:	4013      	ands	r3, r2
 8003694:	68ba      	ldr	r2, [r7, #8]
 8003696:	0091      	lsls	r1, r2, #2
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	6812      	ldr	r2, [r2, #0]
 800369c:	430b      	orrs	r3, r1
 800369e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80036aa:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b2:	041a      	lsls	r2, r3, #16
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	430a      	orrs	r2, r1
 80036ba:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80036c6:	fb02 f303 	mul.w	r3, r2, r3
 80036ca:	68ba      	ldr	r2, [r7, #8]
 80036cc:	4413      	add	r3, r2
 80036ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80036d8:	4b74      	ldr	r3, [pc, #464]	@ (80038ac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80036da:	4013      	ands	r3, r2
 80036dc:	68ba      	ldr	r2, [r7, #8]
 80036de:	0091      	lsls	r1, r2, #2
 80036e0:	687a      	ldr	r2, [r7, #4]
 80036e2:	6812      	ldr	r2, [r2, #0]
 80036e4:	430b      	orrs	r3, r1
 80036e6:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80036f2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036fa:	041a      	lsls	r2, r3, #16
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	430a      	orrs	r2, r1
 8003702:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800370e:	fb02 f303 	mul.w	r3, r2, r3
 8003712:	68ba      	ldr	r2, [r7, #8]
 8003714:	4413      	add	r3, r2
 8003716:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8003720:	4b62      	ldr	r3, [pc, #392]	@ (80038ac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003722:	4013      	ands	r3, r2
 8003724:	68ba      	ldr	r2, [r7, #8]
 8003726:	0091      	lsls	r1, r2, #2
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	6812      	ldr	r2, [r2, #0]
 800372c:	430b      	orrs	r3, r1
 800372e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800373a:	fb02 f303 	mul.w	r3, r2, r3
 800373e:	68ba      	ldr	r2, [r7, #8]
 8003740:	4413      	add	r3, r2
 8003742:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800374c:	4b57      	ldr	r3, [pc, #348]	@ (80038ac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800374e:	4013      	ands	r3, r2
 8003750:	68ba      	ldr	r2, [r7, #8]
 8003752:	0091      	lsls	r1, r2, #2
 8003754:	687a      	ldr	r2, [r7, #4]
 8003756:	6812      	ldr	r2, [r2, #0]
 8003758:	430b      	orrs	r3, r1
 800375a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003766:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800376e:	041a      	lsls	r2, r3, #16
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	430a      	orrs	r2, r1
 8003776:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800377e:	005b      	lsls	r3, r3, #1
 8003780:	68ba      	ldr	r2, [r7, #8]
 8003782:	4413      	add	r3, r2
 8003784:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800378e:	4b47      	ldr	r3, [pc, #284]	@ (80038ac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003790:	4013      	ands	r3, r2
 8003792:	68ba      	ldr	r2, [r7, #8]
 8003794:	0091      	lsls	r1, r2, #2
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	6812      	ldr	r2, [r2, #0]
 800379a:	430b      	orrs	r3, r1
 800379c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80037a8:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037b0:	041a      	lsls	r2, r3, #16
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	430a      	orrs	r2, r1
 80037b8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80037c4:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037cc:	061a      	lsls	r2, r3, #24
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	430a      	orrs	r2, r1
 80037d4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037dc:	4b34      	ldr	r3, [pc, #208]	@ (80038b0 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80037de:	4413      	add	r3, r2
 80037e0:	009a      	lsls	r2, r3, #2
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	441a      	add	r2, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037fe:	00db      	lsls	r3, r3, #3
 8003800:	441a      	add	r2, r3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380e:	6879      	ldr	r1, [r7, #4]
 8003810:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8003812:	fb01 f303 	mul.w	r3, r1, r3
 8003816:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003818:	441a      	add	r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003826:	6879      	ldr	r1, [r7, #4]
 8003828:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800382a:	fb01 f303 	mul.w	r3, r1, r3
 800382e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003830:	441a      	add	r2, r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800383e:	6879      	ldr	r1, [r7, #4]
 8003840:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8003842:	fb01 f303 	mul.w	r3, r1, r3
 8003846:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003848:	441a      	add	r2, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800385a:	00db      	lsls	r3, r3, #3
 800385c:	441a      	add	r2, r3
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800386e:	6879      	ldr	r1, [r7, #4]
 8003870:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003872:	fb01 f303 	mul.w	r3, r1, r3
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	441a      	add	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800388a:	6879      	ldr	r1, [r7, #4]
 800388c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800388e:	fb01 f303 	mul.w	r3, r1, r3
 8003892:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003894:	441a      	add	r2, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038a2:	4a04      	ldr	r2, [pc, #16]	@ (80038b4 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d915      	bls.n	80038d4 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80038a8:	e006      	b.n	80038b8 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80038aa:	bf00      	nop
 80038ac:	ffff0003 	.word	0xffff0003
 80038b0:	10002b00 	.word	0x10002b00
 80038b4:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80038be:	f043 0220 	orr.w	r2, r3, #32
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2203      	movs	r2, #3
 80038cc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e010      	b.n	80038f6 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038d8:	60fb      	str	r3, [r7, #12]
 80038da:	e005      	b.n	80038e8 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	3304      	adds	r3, #4
 80038e6:	60fb      	str	r3, [r7, #12]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038ee:	68fa      	ldr	r2, [r7, #12]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d3f3      	bcc.n	80038dc <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3714      	adds	r7, #20
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop

08003904 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003904:	b480      	push	{r7}
 8003906:	b089      	sub	sp, #36	@ 0x24
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800390e:	2300      	movs	r3, #0
 8003910:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003912:	4b89      	ldr	r3, [pc, #548]	@ (8003b38 <HAL_GPIO_Init+0x234>)
 8003914:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003916:	e194      	b.n	8003c42 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	2101      	movs	r1, #1
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	fa01 f303 	lsl.w	r3, r1, r3
 8003924:	4013      	ands	r3, r2
 8003926:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	2b00      	cmp	r3, #0
 800392c:	f000 8186 	beq.w	8003c3c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f003 0303 	and.w	r3, r3, #3
 8003938:	2b01      	cmp	r3, #1
 800393a:	d005      	beq.n	8003948 <HAL_GPIO_Init+0x44>
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	f003 0303 	and.w	r3, r3, #3
 8003944:	2b02      	cmp	r3, #2
 8003946:	d130      	bne.n	80039aa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	005b      	lsls	r3, r3, #1
 8003952:	2203      	movs	r2, #3
 8003954:	fa02 f303 	lsl.w	r3, r2, r3
 8003958:	43db      	mvns	r3, r3
 800395a:	69ba      	ldr	r2, [r7, #24]
 800395c:	4013      	ands	r3, r2
 800395e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	68da      	ldr	r2, [r3, #12]
 8003964:	69fb      	ldr	r3, [r7, #28]
 8003966:	005b      	lsls	r3, r3, #1
 8003968:	fa02 f303 	lsl.w	r3, r2, r3
 800396c:	69ba      	ldr	r2, [r7, #24]
 800396e:	4313      	orrs	r3, r2
 8003970:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	69ba      	ldr	r2, [r7, #24]
 8003976:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800397e:	2201      	movs	r2, #1
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	fa02 f303 	lsl.w	r3, r2, r3
 8003986:	43db      	mvns	r3, r3
 8003988:	69ba      	ldr	r2, [r7, #24]
 800398a:	4013      	ands	r3, r2
 800398c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	091b      	lsrs	r3, r3, #4
 8003994:	f003 0201 	and.w	r2, r3, #1
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	fa02 f303 	lsl.w	r3, r2, r3
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	69ba      	ldr	r2, [r7, #24]
 80039a8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	f003 0303 	and.w	r3, r3, #3
 80039b2:	2b03      	cmp	r3, #3
 80039b4:	d017      	beq.n	80039e6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80039bc:	69fb      	ldr	r3, [r7, #28]
 80039be:	005b      	lsls	r3, r3, #1
 80039c0:	2203      	movs	r2, #3
 80039c2:	fa02 f303 	lsl.w	r3, r2, r3
 80039c6:	43db      	mvns	r3, r3
 80039c8:	69ba      	ldr	r2, [r7, #24]
 80039ca:	4013      	ands	r3, r2
 80039cc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	689a      	ldr	r2, [r3, #8]
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	005b      	lsls	r3, r3, #1
 80039d6:	fa02 f303 	lsl.w	r3, r2, r3
 80039da:	69ba      	ldr	r2, [r7, #24]
 80039dc:	4313      	orrs	r3, r2
 80039de:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	69ba      	ldr	r2, [r7, #24]
 80039e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f003 0303 	and.w	r3, r3, #3
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	d123      	bne.n	8003a3a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	08da      	lsrs	r2, r3, #3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	3208      	adds	r2, #8
 80039fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	f003 0307 	and.w	r3, r3, #7
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	220f      	movs	r2, #15
 8003a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0e:	43db      	mvns	r3, r3
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	4013      	ands	r3, r2
 8003a14:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	691a      	ldr	r2, [r3, #16]
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	f003 0307 	and.w	r3, r3, #7
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	fa02 f303 	lsl.w	r3, r2, r3
 8003a26:	69ba      	ldr	r2, [r7, #24]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	08da      	lsrs	r2, r3, #3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	3208      	adds	r2, #8
 8003a34:	69b9      	ldr	r1, [r7, #24]
 8003a36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	005b      	lsls	r3, r3, #1
 8003a44:	2203      	movs	r2, #3
 8003a46:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4a:	43db      	mvns	r3, r3
 8003a4c:	69ba      	ldr	r2, [r7, #24]
 8003a4e:	4013      	ands	r3, r2
 8003a50:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f003 0203 	and.w	r2, r3, #3
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	005b      	lsls	r3, r3, #1
 8003a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a62:	69ba      	ldr	r2, [r7, #24]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	69ba      	ldr	r2, [r7, #24]
 8003a6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	f000 80e0 	beq.w	8003c3c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a7c:	4b2f      	ldr	r3, [pc, #188]	@ (8003b3c <HAL_GPIO_Init+0x238>)
 8003a7e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003a82:	4a2e      	ldr	r2, [pc, #184]	@ (8003b3c <HAL_GPIO_Init+0x238>)
 8003a84:	f043 0302 	orr.w	r3, r3, #2
 8003a88:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003a8c:	4b2b      	ldr	r3, [pc, #172]	@ (8003b3c <HAL_GPIO_Init+0x238>)
 8003a8e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003a92:	f003 0302 	and.w	r3, r3, #2
 8003a96:	60fb      	str	r3, [r7, #12]
 8003a98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a9a:	4a29      	ldr	r2, [pc, #164]	@ (8003b40 <HAL_GPIO_Init+0x23c>)
 8003a9c:	69fb      	ldr	r3, [r7, #28]
 8003a9e:	089b      	lsrs	r3, r3, #2
 8003aa0:	3302      	adds	r3, #2
 8003aa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	f003 0303 	and.w	r3, r3, #3
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	220f      	movs	r2, #15
 8003ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab6:	43db      	mvns	r3, r3
 8003ab8:	69ba      	ldr	r2, [r7, #24]
 8003aba:	4013      	ands	r3, r2
 8003abc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a20      	ldr	r2, [pc, #128]	@ (8003b44 <HAL_GPIO_Init+0x240>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d052      	beq.n	8003b6c <HAL_GPIO_Init+0x268>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4a1f      	ldr	r2, [pc, #124]	@ (8003b48 <HAL_GPIO_Init+0x244>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d031      	beq.n	8003b32 <HAL_GPIO_Init+0x22e>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a1e      	ldr	r2, [pc, #120]	@ (8003b4c <HAL_GPIO_Init+0x248>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d02b      	beq.n	8003b2e <HAL_GPIO_Init+0x22a>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a1d      	ldr	r2, [pc, #116]	@ (8003b50 <HAL_GPIO_Init+0x24c>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d025      	beq.n	8003b2a <HAL_GPIO_Init+0x226>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a1c      	ldr	r2, [pc, #112]	@ (8003b54 <HAL_GPIO_Init+0x250>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d01f      	beq.n	8003b26 <HAL_GPIO_Init+0x222>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a1b      	ldr	r2, [pc, #108]	@ (8003b58 <HAL_GPIO_Init+0x254>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d019      	beq.n	8003b22 <HAL_GPIO_Init+0x21e>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a1a      	ldr	r2, [pc, #104]	@ (8003b5c <HAL_GPIO_Init+0x258>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d013      	beq.n	8003b1e <HAL_GPIO_Init+0x21a>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a19      	ldr	r2, [pc, #100]	@ (8003b60 <HAL_GPIO_Init+0x25c>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d00d      	beq.n	8003b1a <HAL_GPIO_Init+0x216>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a18      	ldr	r2, [pc, #96]	@ (8003b64 <HAL_GPIO_Init+0x260>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d007      	beq.n	8003b16 <HAL_GPIO_Init+0x212>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a17      	ldr	r2, [pc, #92]	@ (8003b68 <HAL_GPIO_Init+0x264>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d101      	bne.n	8003b12 <HAL_GPIO_Init+0x20e>
 8003b0e:	2309      	movs	r3, #9
 8003b10:	e02d      	b.n	8003b6e <HAL_GPIO_Init+0x26a>
 8003b12:	230a      	movs	r3, #10
 8003b14:	e02b      	b.n	8003b6e <HAL_GPIO_Init+0x26a>
 8003b16:	2308      	movs	r3, #8
 8003b18:	e029      	b.n	8003b6e <HAL_GPIO_Init+0x26a>
 8003b1a:	2307      	movs	r3, #7
 8003b1c:	e027      	b.n	8003b6e <HAL_GPIO_Init+0x26a>
 8003b1e:	2306      	movs	r3, #6
 8003b20:	e025      	b.n	8003b6e <HAL_GPIO_Init+0x26a>
 8003b22:	2305      	movs	r3, #5
 8003b24:	e023      	b.n	8003b6e <HAL_GPIO_Init+0x26a>
 8003b26:	2304      	movs	r3, #4
 8003b28:	e021      	b.n	8003b6e <HAL_GPIO_Init+0x26a>
 8003b2a:	2303      	movs	r3, #3
 8003b2c:	e01f      	b.n	8003b6e <HAL_GPIO_Init+0x26a>
 8003b2e:	2302      	movs	r3, #2
 8003b30:	e01d      	b.n	8003b6e <HAL_GPIO_Init+0x26a>
 8003b32:	2301      	movs	r3, #1
 8003b34:	e01b      	b.n	8003b6e <HAL_GPIO_Init+0x26a>
 8003b36:	bf00      	nop
 8003b38:	58000080 	.word	0x58000080
 8003b3c:	58024400 	.word	0x58024400
 8003b40:	58000400 	.word	0x58000400
 8003b44:	58020000 	.word	0x58020000
 8003b48:	58020400 	.word	0x58020400
 8003b4c:	58020800 	.word	0x58020800
 8003b50:	58020c00 	.word	0x58020c00
 8003b54:	58021000 	.word	0x58021000
 8003b58:	58021400 	.word	0x58021400
 8003b5c:	58021800 	.word	0x58021800
 8003b60:	58021c00 	.word	0x58021c00
 8003b64:	58022000 	.word	0x58022000
 8003b68:	58022400 	.word	0x58022400
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	69fa      	ldr	r2, [r7, #28]
 8003b70:	f002 0203 	and.w	r2, r2, #3
 8003b74:	0092      	lsls	r2, r2, #2
 8003b76:	4093      	lsls	r3, r2
 8003b78:	69ba      	ldr	r2, [r7, #24]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b7e:	4938      	ldr	r1, [pc, #224]	@ (8003c60 <HAL_GPIO_Init+0x35c>)
 8003b80:	69fb      	ldr	r3, [r7, #28]
 8003b82:	089b      	lsrs	r3, r3, #2
 8003b84:	3302      	adds	r3, #2
 8003b86:	69ba      	ldr	r2, [r7, #24]
 8003b88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003b8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	43db      	mvns	r3, r3
 8003b98:	69ba      	ldr	r2, [r7, #24]
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d003      	beq.n	8003bb2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003baa:	69ba      	ldr	r2, [r7, #24]
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003bb2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003bba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	43db      	mvns	r3, r3
 8003bc6:	69ba      	ldr	r2, [r7, #24]
 8003bc8:	4013      	ands	r3, r2
 8003bca:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d003      	beq.n	8003be0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003be0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	43db      	mvns	r3, r3
 8003bf2:	69ba      	ldr	r2, [r7, #24]
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d003      	beq.n	8003c0c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003c04:	69ba      	ldr	r2, [r7, #24]
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	69ba      	ldr	r2, [r7, #24]
 8003c10:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	43db      	mvns	r3, r3
 8003c1c:	69ba      	ldr	r2, [r7, #24]
 8003c1e:	4013      	ands	r3, r2
 8003c20:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d003      	beq.n	8003c36 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003c2e:	69ba      	ldr	r2, [r7, #24]
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	69ba      	ldr	r2, [r7, #24]
 8003c3a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	3301      	adds	r3, #1
 8003c40:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	fa22 f303 	lsr.w	r3, r2, r3
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f47f ae63 	bne.w	8003918 <HAL_GPIO_Init+0x14>
  }
}
 8003c52:	bf00      	nop
 8003c54:	bf00      	nop
 8003c56:	3724      	adds	r7, #36	@ 0x24
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr
 8003c60:	58000400 	.word	0x58000400

08003c64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	460b      	mov	r3, r1
 8003c6e:	807b      	strh	r3, [r7, #2]
 8003c70:	4613      	mov	r3, r2
 8003c72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c74:	787b      	ldrb	r3, [r7, #1]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d003      	beq.n	8003c82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c7a:	887a      	ldrh	r2, [r7, #2]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003c80:	e003      	b.n	8003c8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003c82:	887b      	ldrh	r3, [r7, #2]
 8003c84:	041a      	lsls	r2, r3, #16
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	619a      	str	r2, [r3, #24]
}
 8003c8a:	bf00      	nop
 8003c8c:	370c      	adds	r7, #12
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
	...

08003c98 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8003ca0:	4a08      	ldr	r2, [pc, #32]	@ (8003cc4 <HAL_HSEM_FastTake+0x2c>)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	3320      	adds	r3, #32
 8003ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003caa:	4a07      	ldr	r2, [pc, #28]	@ (8003cc8 <HAL_HSEM_FastTake+0x30>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d101      	bne.n	8003cb4 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	e000      	b.n	8003cb6 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	370c      	adds	r7, #12
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr
 8003cc2:	bf00      	nop
 8003cc4:	58026400 	.word	0x58026400
 8003cc8:	80000300 	.word	0x80000300

08003ccc <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8003cd6:	4906      	ldr	r1, [pc, #24]	@ (8003cf0 <HAL_HSEM_Release+0x24>)
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr
 8003cf0:	58026400 	.word	0x58026400

08003cf4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b084      	sub	sp, #16
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8003cfc:	4b29      	ldr	r3, [pc, #164]	@ (8003da4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	f003 0307 	and.w	r3, r3, #7
 8003d04:	2b06      	cmp	r3, #6
 8003d06:	d00a      	beq.n	8003d1e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003d08:	4b26      	ldr	r3, [pc, #152]	@ (8003da4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d001      	beq.n	8003d1a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e040      	b.n	8003d9c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	e03e      	b.n	8003d9c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003d1e:	4b21      	ldr	r3, [pc, #132]	@ (8003da4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8003d26:	491f      	ldr	r1, [pc, #124]	@ (8003da4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003d2e:	f7fe f921 	bl	8001f74 <HAL_GetTick>
 8003d32:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003d34:	e009      	b.n	8003d4a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003d36:	f7fe f91d 	bl	8001f74 <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d44:	d901      	bls.n	8003d4a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e028      	b.n	8003d9c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003d4a:	4b16      	ldr	r3, [pc, #88]	@ (8003da4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d56:	d1ee      	bne.n	8003d36 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2b1e      	cmp	r3, #30
 8003d5c:	d008      	beq.n	8003d70 <HAL_PWREx_ConfigSupply+0x7c>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2b2e      	cmp	r3, #46	@ 0x2e
 8003d62:	d005      	beq.n	8003d70 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2b1d      	cmp	r3, #29
 8003d68:	d002      	beq.n	8003d70 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2b2d      	cmp	r3, #45	@ 0x2d
 8003d6e:	d114      	bne.n	8003d9a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8003d70:	f7fe f900 	bl	8001f74 <HAL_GetTick>
 8003d74:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003d76:	e009      	b.n	8003d8c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003d78:	f7fe f8fc 	bl	8001f74 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d86:	d901      	bls.n	8003d8c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e007      	b.n	8003d9c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003d8c:	4b05      	ldr	r3, [pc, #20]	@ (8003da4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d98:	d1ee      	bne.n	8003d78 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003d9a:	2300      	movs	r3, #0
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3710      	adds	r7, #16
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	58024800 	.word	0x58024800

08003da8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b08c      	sub	sp, #48	@ 0x30
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d102      	bne.n	8003dbc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	f000 bc48 	b.w	800464c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0301 	and.w	r3, r3, #1
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f000 8088 	beq.w	8003eda <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003dca:	4b99      	ldr	r3, [pc, #612]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003dcc:	691b      	ldr	r3, [r3, #16]
 8003dce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003dd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003dd4:	4b96      	ldr	r3, [pc, #600]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003dda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ddc:	2b10      	cmp	r3, #16
 8003dde:	d007      	beq.n	8003df0 <HAL_RCC_OscConfig+0x48>
 8003de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003de2:	2b18      	cmp	r3, #24
 8003de4:	d111      	bne.n	8003e0a <HAL_RCC_OscConfig+0x62>
 8003de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003de8:	f003 0303 	and.w	r3, r3, #3
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d10c      	bne.n	8003e0a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003df0:	4b8f      	ldr	r3, [pc, #572]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d06d      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x130>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d169      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	f000 bc21 	b.w	800464c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e12:	d106      	bne.n	8003e22 <HAL_RCC_OscConfig+0x7a>
 8003e14:	4b86      	ldr	r3, [pc, #536]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a85      	ldr	r2, [pc, #532]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003e1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e1e:	6013      	str	r3, [r2, #0]
 8003e20:	e02e      	b.n	8003e80 <HAL_RCC_OscConfig+0xd8>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d10c      	bne.n	8003e44 <HAL_RCC_OscConfig+0x9c>
 8003e2a:	4b81      	ldr	r3, [pc, #516]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a80      	ldr	r2, [pc, #512]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003e30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e34:	6013      	str	r3, [r2, #0]
 8003e36:	4b7e      	ldr	r3, [pc, #504]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a7d      	ldr	r2, [pc, #500]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003e3c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e40:	6013      	str	r3, [r2, #0]
 8003e42:	e01d      	b.n	8003e80 <HAL_RCC_OscConfig+0xd8>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e4c:	d10c      	bne.n	8003e68 <HAL_RCC_OscConfig+0xc0>
 8003e4e:	4b78      	ldr	r3, [pc, #480]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a77      	ldr	r2, [pc, #476]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003e54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e58:	6013      	str	r3, [r2, #0]
 8003e5a:	4b75      	ldr	r3, [pc, #468]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a74      	ldr	r2, [pc, #464]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003e60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e64:	6013      	str	r3, [r2, #0]
 8003e66:	e00b      	b.n	8003e80 <HAL_RCC_OscConfig+0xd8>
 8003e68:	4b71      	ldr	r3, [pc, #452]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a70      	ldr	r2, [pc, #448]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003e6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e72:	6013      	str	r3, [r2, #0]
 8003e74:	4b6e      	ldr	r3, [pc, #440]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a6d      	ldr	r2, [pc, #436]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003e7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d013      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e88:	f7fe f874 	bl	8001f74 <HAL_GetTick>
 8003e8c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e8e:	e008      	b.n	8003ea2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e90:	f7fe f870 	bl	8001f74 <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	2b64      	cmp	r3, #100	@ 0x64
 8003e9c:	d901      	bls.n	8003ea2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e3d4      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003ea2:	4b63      	ldr	r3, [pc, #396]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d0f0      	beq.n	8003e90 <HAL_RCC_OscConfig+0xe8>
 8003eae:	e014      	b.n	8003eda <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eb0:	f7fe f860 	bl	8001f74 <HAL_GetTick>
 8003eb4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003eb6:	e008      	b.n	8003eca <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003eb8:	f7fe f85c 	bl	8001f74 <HAL_GetTick>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	2b64      	cmp	r3, #100	@ 0x64
 8003ec4:	d901      	bls.n	8003eca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e3c0      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003eca:	4b59      	ldr	r3, [pc, #356]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d1f0      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x110>
 8003ed6:	e000      	b.n	8003eda <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ed8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0302 	and.w	r3, r3, #2
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	f000 80ca 	beq.w	800407c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ee8:	4b51      	ldr	r3, [pc, #324]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003eea:	691b      	ldr	r3, [r3, #16]
 8003eec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ef0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003ef2:	4b4f      	ldr	r3, [pc, #316]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003ef8:	6a3b      	ldr	r3, [r7, #32]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d007      	beq.n	8003f0e <HAL_RCC_OscConfig+0x166>
 8003efe:	6a3b      	ldr	r3, [r7, #32]
 8003f00:	2b18      	cmp	r3, #24
 8003f02:	d156      	bne.n	8003fb2 <HAL_RCC_OscConfig+0x20a>
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	f003 0303 	and.w	r3, r3, #3
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d151      	bne.n	8003fb2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f0e:	4b48      	ldr	r3, [pc, #288]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 0304 	and.w	r3, r3, #4
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d005      	beq.n	8003f26 <HAL_RCC_OscConfig+0x17e>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	68db      	ldr	r3, [r3, #12]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d101      	bne.n	8003f26 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e392      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003f26:	4b42      	ldr	r3, [pc, #264]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f023 0219 	bic.w	r2, r3, #25
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	493f      	ldr	r1, [pc, #252]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f38:	f7fe f81c 	bl	8001f74 <HAL_GetTick>
 8003f3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003f3e:	e008      	b.n	8003f52 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f40:	f7fe f818 	bl	8001f74 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e37c      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003f52:	4b37      	ldr	r3, [pc, #220]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0304 	and.w	r3, r3, #4
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d0f0      	beq.n	8003f40 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f5e:	f7fe f839 	bl	8001fd4 <HAL_GetREVID>
 8003f62:	4603      	mov	r3, r0
 8003f64:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d817      	bhi.n	8003f9c <HAL_RCC_OscConfig+0x1f4>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	691b      	ldr	r3, [r3, #16]
 8003f70:	2b40      	cmp	r3, #64	@ 0x40
 8003f72:	d108      	bne.n	8003f86 <HAL_RCC_OscConfig+0x1de>
 8003f74:	4b2e      	ldr	r3, [pc, #184]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003f7c:	4a2c      	ldr	r2, [pc, #176]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003f7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f82:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f84:	e07a      	b.n	800407c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f86:	4b2a      	ldr	r3, [pc, #168]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	031b      	lsls	r3, r3, #12
 8003f94:	4926      	ldr	r1, [pc, #152]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003f96:	4313      	orrs	r3, r2
 8003f98:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f9a:	e06f      	b.n	800407c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f9c:	4b24      	ldr	r3, [pc, #144]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	061b      	lsls	r3, r3, #24
 8003faa:	4921      	ldr	r1, [pc, #132]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003fac:	4313      	orrs	r3, r2
 8003fae:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fb0:	e064      	b.n	800407c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d047      	beq.n	800404a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003fba:	4b1d      	ldr	r3, [pc, #116]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f023 0219 	bic.w	r2, r3, #25
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	68db      	ldr	r3, [r3, #12]
 8003fc6:	491a      	ldr	r1, [pc, #104]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fcc:	f7fd ffd2 	bl	8001f74 <HAL_GetTick>
 8003fd0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003fd2:	e008      	b.n	8003fe6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fd4:	f7fd ffce 	bl	8001f74 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e332      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003fe6:	4b12      	ldr	r3, [pc, #72]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0304 	and.w	r3, r3, #4
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d0f0      	beq.n	8003fd4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ff2:	f7fd ffef 	bl	8001fd4 <HAL_GetREVID>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d819      	bhi.n	8004034 <HAL_RCC_OscConfig+0x28c>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	691b      	ldr	r3, [r3, #16]
 8004004:	2b40      	cmp	r3, #64	@ 0x40
 8004006:	d108      	bne.n	800401a <HAL_RCC_OscConfig+0x272>
 8004008:	4b09      	ldr	r3, [pc, #36]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004010:	4a07      	ldr	r2, [pc, #28]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 8004012:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004016:	6053      	str	r3, [r2, #4]
 8004018:	e030      	b.n	800407c <HAL_RCC_OscConfig+0x2d4>
 800401a:	4b05      	ldr	r3, [pc, #20]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	691b      	ldr	r3, [r3, #16]
 8004026:	031b      	lsls	r3, r3, #12
 8004028:	4901      	ldr	r1, [pc, #4]	@ (8004030 <HAL_RCC_OscConfig+0x288>)
 800402a:	4313      	orrs	r3, r2
 800402c:	604b      	str	r3, [r1, #4]
 800402e:	e025      	b.n	800407c <HAL_RCC_OscConfig+0x2d4>
 8004030:	58024400 	.word	0x58024400
 8004034:	4b9a      	ldr	r3, [pc, #616]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	691b      	ldr	r3, [r3, #16]
 8004040:	061b      	lsls	r3, r3, #24
 8004042:	4997      	ldr	r1, [pc, #604]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 8004044:	4313      	orrs	r3, r2
 8004046:	604b      	str	r3, [r1, #4]
 8004048:	e018      	b.n	800407c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800404a:	4b95      	ldr	r3, [pc, #596]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a94      	ldr	r2, [pc, #592]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 8004050:	f023 0301 	bic.w	r3, r3, #1
 8004054:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004056:	f7fd ff8d 	bl	8001f74 <HAL_GetTick>
 800405a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800405c:	e008      	b.n	8004070 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800405e:	f7fd ff89 	bl	8001f74 <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	2b02      	cmp	r3, #2
 800406a:	d901      	bls.n	8004070 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800406c:	2303      	movs	r3, #3
 800406e:	e2ed      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004070:	4b8b      	ldr	r3, [pc, #556]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0304 	and.w	r3, r3, #4
 8004078:	2b00      	cmp	r3, #0
 800407a:	d1f0      	bne.n	800405e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0310 	and.w	r3, r3, #16
 8004084:	2b00      	cmp	r3, #0
 8004086:	f000 80a9 	beq.w	80041dc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800408a:	4b85      	ldr	r3, [pc, #532]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004092:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004094:	4b82      	ldr	r3, [pc, #520]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 8004096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004098:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800409a:	69bb      	ldr	r3, [r7, #24]
 800409c:	2b08      	cmp	r3, #8
 800409e:	d007      	beq.n	80040b0 <HAL_RCC_OscConfig+0x308>
 80040a0:	69bb      	ldr	r3, [r7, #24]
 80040a2:	2b18      	cmp	r3, #24
 80040a4:	d13a      	bne.n	800411c <HAL_RCC_OscConfig+0x374>
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	f003 0303 	and.w	r3, r3, #3
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d135      	bne.n	800411c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80040b0:	4b7b      	ldr	r3, [pc, #492]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d005      	beq.n	80040c8 <HAL_RCC_OscConfig+0x320>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	69db      	ldr	r3, [r3, #28]
 80040c0:	2b80      	cmp	r3, #128	@ 0x80
 80040c2:	d001      	beq.n	80040c8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e2c1      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80040c8:	f7fd ff84 	bl	8001fd4 <HAL_GetREVID>
 80040cc:	4603      	mov	r3, r0
 80040ce:	f241 0203 	movw	r2, #4099	@ 0x1003
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d817      	bhi.n	8004106 <HAL_RCC_OscConfig+0x35e>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a1b      	ldr	r3, [r3, #32]
 80040da:	2b20      	cmp	r3, #32
 80040dc:	d108      	bne.n	80040f0 <HAL_RCC_OscConfig+0x348>
 80040de:	4b70      	ldr	r3, [pc, #448]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80040e6:	4a6e      	ldr	r2, [pc, #440]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 80040e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80040ec:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80040ee:	e075      	b.n	80041dc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80040f0:	4b6b      	ldr	r3, [pc, #428]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6a1b      	ldr	r3, [r3, #32]
 80040fc:	069b      	lsls	r3, r3, #26
 80040fe:	4968      	ldr	r1, [pc, #416]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 8004100:	4313      	orrs	r3, r2
 8004102:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004104:	e06a      	b.n	80041dc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004106:	4b66      	ldr	r3, [pc, #408]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6a1b      	ldr	r3, [r3, #32]
 8004112:	061b      	lsls	r3, r3, #24
 8004114:	4962      	ldr	r1, [pc, #392]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 8004116:	4313      	orrs	r3, r2
 8004118:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800411a:	e05f      	b.n	80041dc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	69db      	ldr	r3, [r3, #28]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d042      	beq.n	80041aa <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004124:	4b5e      	ldr	r3, [pc, #376]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a5d      	ldr	r2, [pc, #372]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 800412a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800412e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004130:	f7fd ff20 	bl	8001f74 <HAL_GetTick>
 8004134:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004136:	e008      	b.n	800414a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004138:	f7fd ff1c 	bl	8001f74 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b02      	cmp	r3, #2
 8004144:	d901      	bls.n	800414a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e280      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800414a:	4b55      	ldr	r3, [pc, #340]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004152:	2b00      	cmp	r3, #0
 8004154:	d0f0      	beq.n	8004138 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004156:	f7fd ff3d 	bl	8001fd4 <HAL_GetREVID>
 800415a:	4603      	mov	r3, r0
 800415c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004160:	4293      	cmp	r3, r2
 8004162:	d817      	bhi.n	8004194 <HAL_RCC_OscConfig+0x3ec>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6a1b      	ldr	r3, [r3, #32]
 8004168:	2b20      	cmp	r3, #32
 800416a:	d108      	bne.n	800417e <HAL_RCC_OscConfig+0x3d6>
 800416c:	4b4c      	ldr	r3, [pc, #304]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004174:	4a4a      	ldr	r2, [pc, #296]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 8004176:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800417a:	6053      	str	r3, [r2, #4]
 800417c:	e02e      	b.n	80041dc <HAL_RCC_OscConfig+0x434>
 800417e:	4b48      	ldr	r3, [pc, #288]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6a1b      	ldr	r3, [r3, #32]
 800418a:	069b      	lsls	r3, r3, #26
 800418c:	4944      	ldr	r1, [pc, #272]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 800418e:	4313      	orrs	r3, r2
 8004190:	604b      	str	r3, [r1, #4]
 8004192:	e023      	b.n	80041dc <HAL_RCC_OscConfig+0x434>
 8004194:	4b42      	ldr	r3, [pc, #264]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a1b      	ldr	r3, [r3, #32]
 80041a0:	061b      	lsls	r3, r3, #24
 80041a2:	493f      	ldr	r1, [pc, #252]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 80041a4:	4313      	orrs	r3, r2
 80041a6:	60cb      	str	r3, [r1, #12]
 80041a8:	e018      	b.n	80041dc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80041aa:	4b3d      	ldr	r3, [pc, #244]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a3c      	ldr	r2, [pc, #240]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 80041b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041b6:	f7fd fedd 	bl	8001f74 <HAL_GetTick>
 80041ba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80041bc:	e008      	b.n	80041d0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80041be:	f7fd fed9 	bl	8001f74 <HAL_GetTick>
 80041c2:	4602      	mov	r2, r0
 80041c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	2b02      	cmp	r3, #2
 80041ca:	d901      	bls.n	80041d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80041cc:	2303      	movs	r3, #3
 80041ce:	e23d      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80041d0:	4b33      	ldr	r3, [pc, #204]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d1f0      	bne.n	80041be <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0308 	and.w	r3, r3, #8
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d036      	beq.n	8004256 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	695b      	ldr	r3, [r3, #20]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d019      	beq.n	8004224 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041f0:	4b2b      	ldr	r3, [pc, #172]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 80041f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041f4:	4a2a      	ldr	r2, [pc, #168]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 80041f6:	f043 0301 	orr.w	r3, r3, #1
 80041fa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041fc:	f7fd feba 	bl	8001f74 <HAL_GetTick>
 8004200:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004202:	e008      	b.n	8004216 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004204:	f7fd feb6 	bl	8001f74 <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	2b02      	cmp	r3, #2
 8004210:	d901      	bls.n	8004216 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004212:	2303      	movs	r3, #3
 8004214:	e21a      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004216:	4b22      	ldr	r3, [pc, #136]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 8004218:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800421a:	f003 0302 	and.w	r3, r3, #2
 800421e:	2b00      	cmp	r3, #0
 8004220:	d0f0      	beq.n	8004204 <HAL_RCC_OscConfig+0x45c>
 8004222:	e018      	b.n	8004256 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004224:	4b1e      	ldr	r3, [pc, #120]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 8004226:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004228:	4a1d      	ldr	r2, [pc, #116]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 800422a:	f023 0301 	bic.w	r3, r3, #1
 800422e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004230:	f7fd fea0 	bl	8001f74 <HAL_GetTick>
 8004234:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004236:	e008      	b.n	800424a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004238:	f7fd fe9c 	bl	8001f74 <HAL_GetTick>
 800423c:	4602      	mov	r2, r0
 800423e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004240:	1ad3      	subs	r3, r2, r3
 8004242:	2b02      	cmp	r3, #2
 8004244:	d901      	bls.n	800424a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004246:	2303      	movs	r3, #3
 8004248:	e200      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800424a:	4b15      	ldr	r3, [pc, #84]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 800424c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800424e:	f003 0302 	and.w	r3, r3, #2
 8004252:	2b00      	cmp	r3, #0
 8004254:	d1f0      	bne.n	8004238 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0320 	and.w	r3, r3, #32
 800425e:	2b00      	cmp	r3, #0
 8004260:	d039      	beq.n	80042d6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	699b      	ldr	r3, [r3, #24]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d01c      	beq.n	80042a4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800426a:	4b0d      	ldr	r3, [pc, #52]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a0c      	ldr	r2, [pc, #48]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 8004270:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004274:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004276:	f7fd fe7d 	bl	8001f74 <HAL_GetTick>
 800427a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800427c:	e008      	b.n	8004290 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800427e:	f7fd fe79 	bl	8001f74 <HAL_GetTick>
 8004282:	4602      	mov	r2, r0
 8004284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004286:	1ad3      	subs	r3, r2, r3
 8004288:	2b02      	cmp	r3, #2
 800428a:	d901      	bls.n	8004290 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800428c:	2303      	movs	r3, #3
 800428e:	e1dd      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004290:	4b03      	ldr	r3, [pc, #12]	@ (80042a0 <HAL_RCC_OscConfig+0x4f8>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004298:	2b00      	cmp	r3, #0
 800429a:	d0f0      	beq.n	800427e <HAL_RCC_OscConfig+0x4d6>
 800429c:	e01b      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
 800429e:	bf00      	nop
 80042a0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80042a4:	4b9b      	ldr	r3, [pc, #620]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a9a      	ldr	r2, [pc, #616]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 80042aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80042ae:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80042b0:	f7fd fe60 	bl	8001f74 <HAL_GetTick>
 80042b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80042b6:	e008      	b.n	80042ca <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042b8:	f7fd fe5c 	bl	8001f74 <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e1c0      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80042ca:	4b92      	ldr	r3, [pc, #584]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d1f0      	bne.n	80042b8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 0304 	and.w	r3, r3, #4
 80042de:	2b00      	cmp	r3, #0
 80042e0:	f000 8081 	beq.w	80043e6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80042e4:	4b8c      	ldr	r3, [pc, #560]	@ (8004518 <HAL_RCC_OscConfig+0x770>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a8b      	ldr	r2, [pc, #556]	@ (8004518 <HAL_RCC_OscConfig+0x770>)
 80042ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80042f0:	f7fd fe40 	bl	8001f74 <HAL_GetTick>
 80042f4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042f6:	e008      	b.n	800430a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042f8:	f7fd fe3c 	bl	8001f74 <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	2b64      	cmp	r3, #100	@ 0x64
 8004304:	d901      	bls.n	800430a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e1a0      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800430a:	4b83      	ldr	r3, [pc, #524]	@ (8004518 <HAL_RCC_OscConfig+0x770>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004312:	2b00      	cmp	r3, #0
 8004314:	d0f0      	beq.n	80042f8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	2b01      	cmp	r3, #1
 800431c:	d106      	bne.n	800432c <HAL_RCC_OscConfig+0x584>
 800431e:	4b7d      	ldr	r3, [pc, #500]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 8004320:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004322:	4a7c      	ldr	r2, [pc, #496]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 8004324:	f043 0301 	orr.w	r3, r3, #1
 8004328:	6713      	str	r3, [r2, #112]	@ 0x70
 800432a:	e02d      	b.n	8004388 <HAL_RCC_OscConfig+0x5e0>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d10c      	bne.n	800434e <HAL_RCC_OscConfig+0x5a6>
 8004334:	4b77      	ldr	r3, [pc, #476]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 8004336:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004338:	4a76      	ldr	r2, [pc, #472]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 800433a:	f023 0301 	bic.w	r3, r3, #1
 800433e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004340:	4b74      	ldr	r3, [pc, #464]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 8004342:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004344:	4a73      	ldr	r2, [pc, #460]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 8004346:	f023 0304 	bic.w	r3, r3, #4
 800434a:	6713      	str	r3, [r2, #112]	@ 0x70
 800434c:	e01c      	b.n	8004388 <HAL_RCC_OscConfig+0x5e0>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	2b05      	cmp	r3, #5
 8004354:	d10c      	bne.n	8004370 <HAL_RCC_OscConfig+0x5c8>
 8004356:	4b6f      	ldr	r3, [pc, #444]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 8004358:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800435a:	4a6e      	ldr	r2, [pc, #440]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 800435c:	f043 0304 	orr.w	r3, r3, #4
 8004360:	6713      	str	r3, [r2, #112]	@ 0x70
 8004362:	4b6c      	ldr	r3, [pc, #432]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 8004364:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004366:	4a6b      	ldr	r2, [pc, #428]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 8004368:	f043 0301 	orr.w	r3, r3, #1
 800436c:	6713      	str	r3, [r2, #112]	@ 0x70
 800436e:	e00b      	b.n	8004388 <HAL_RCC_OscConfig+0x5e0>
 8004370:	4b68      	ldr	r3, [pc, #416]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 8004372:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004374:	4a67      	ldr	r2, [pc, #412]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 8004376:	f023 0301 	bic.w	r3, r3, #1
 800437a:	6713      	str	r3, [r2, #112]	@ 0x70
 800437c:	4b65      	ldr	r3, [pc, #404]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 800437e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004380:	4a64      	ldr	r2, [pc, #400]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 8004382:	f023 0304 	bic.w	r3, r3, #4
 8004386:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d015      	beq.n	80043bc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004390:	f7fd fdf0 	bl	8001f74 <HAL_GetTick>
 8004394:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004396:	e00a      	b.n	80043ae <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004398:	f7fd fdec 	bl	8001f74 <HAL_GetTick>
 800439c:	4602      	mov	r2, r0
 800439e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043a0:	1ad3      	subs	r3, r2, r3
 80043a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d901      	bls.n	80043ae <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e14e      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043ae:	4b59      	ldr	r3, [pc, #356]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 80043b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d0ee      	beq.n	8004398 <HAL_RCC_OscConfig+0x5f0>
 80043ba:	e014      	b.n	80043e6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043bc:	f7fd fdda 	bl	8001f74 <HAL_GetTick>
 80043c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80043c2:	e00a      	b.n	80043da <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043c4:	f7fd fdd6 	bl	8001f74 <HAL_GetTick>
 80043c8:	4602      	mov	r2, r0
 80043ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d901      	bls.n	80043da <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	e138      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80043da:	4b4e      	ldr	r3, [pc, #312]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 80043dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043de:	f003 0302 	and.w	r3, r3, #2
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d1ee      	bne.n	80043c4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	f000 812d 	beq.w	800464a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80043f0:	4b48      	ldr	r3, [pc, #288]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80043f8:	2b18      	cmp	r3, #24
 80043fa:	f000 80bd 	beq.w	8004578 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004402:	2b02      	cmp	r3, #2
 8004404:	f040 809e 	bne.w	8004544 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004408:	4b42      	ldr	r3, [pc, #264]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a41      	ldr	r2, [pc, #260]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 800440e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004412:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004414:	f7fd fdae 	bl	8001f74 <HAL_GetTick>
 8004418:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800441a:	e008      	b.n	800442e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800441c:	f7fd fdaa 	bl	8001f74 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b02      	cmp	r3, #2
 8004428:	d901      	bls.n	800442e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e10e      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800442e:	4b39      	ldr	r3, [pc, #228]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004436:	2b00      	cmp	r3, #0
 8004438:	d1f0      	bne.n	800441c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800443a:	4b36      	ldr	r3, [pc, #216]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 800443c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800443e:	4b37      	ldr	r3, [pc, #220]	@ (800451c <HAL_RCC_OscConfig+0x774>)
 8004440:	4013      	ands	r3, r2
 8004442:	687a      	ldr	r2, [r7, #4]
 8004444:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800444a:	0112      	lsls	r2, r2, #4
 800444c:	430a      	orrs	r2, r1
 800444e:	4931      	ldr	r1, [pc, #196]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 8004450:	4313      	orrs	r3, r2
 8004452:	628b      	str	r3, [r1, #40]	@ 0x28
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004458:	3b01      	subs	r3, #1
 800445a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004462:	3b01      	subs	r3, #1
 8004464:	025b      	lsls	r3, r3, #9
 8004466:	b29b      	uxth	r3, r3
 8004468:	431a      	orrs	r2, r3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800446e:	3b01      	subs	r3, #1
 8004470:	041b      	lsls	r3, r3, #16
 8004472:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004476:	431a      	orrs	r2, r3
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800447c:	3b01      	subs	r3, #1
 800447e:	061b      	lsls	r3, r3, #24
 8004480:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004484:	4923      	ldr	r1, [pc, #140]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 8004486:	4313      	orrs	r3, r2
 8004488:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800448a:	4b22      	ldr	r3, [pc, #136]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 800448c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800448e:	4a21      	ldr	r2, [pc, #132]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 8004490:	f023 0301 	bic.w	r3, r3, #1
 8004494:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004496:	4b1f      	ldr	r3, [pc, #124]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 8004498:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800449a:	4b21      	ldr	r3, [pc, #132]	@ (8004520 <HAL_RCC_OscConfig+0x778>)
 800449c:	4013      	ands	r3, r2
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80044a2:	00d2      	lsls	r2, r2, #3
 80044a4:	491b      	ldr	r1, [pc, #108]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80044aa:	4b1a      	ldr	r3, [pc, #104]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 80044ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ae:	f023 020c 	bic.w	r2, r3, #12
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b6:	4917      	ldr	r1, [pc, #92]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 80044b8:	4313      	orrs	r3, r2
 80044ba:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80044bc:	4b15      	ldr	r3, [pc, #84]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 80044be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c0:	f023 0202 	bic.w	r2, r3, #2
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044c8:	4912      	ldr	r1, [pc, #72]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 80044ca:	4313      	orrs	r3, r2
 80044cc:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80044ce:	4b11      	ldr	r3, [pc, #68]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 80044d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044d2:	4a10      	ldr	r2, [pc, #64]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 80044d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044da:	4b0e      	ldr	r3, [pc, #56]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 80044dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044de:	4a0d      	ldr	r2, [pc, #52]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 80044e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80044e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 80044e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ea:	4a0a      	ldr	r2, [pc, #40]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 80044ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80044f2:	4b08      	ldr	r3, [pc, #32]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 80044f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044f6:	4a07      	ldr	r2, [pc, #28]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 80044f8:	f043 0301 	orr.w	r3, r3, #1
 80044fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044fe:	4b05      	ldr	r3, [pc, #20]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a04      	ldr	r2, [pc, #16]	@ (8004514 <HAL_RCC_OscConfig+0x76c>)
 8004504:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004508:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800450a:	f7fd fd33 	bl	8001f74 <HAL_GetTick>
 800450e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004510:	e011      	b.n	8004536 <HAL_RCC_OscConfig+0x78e>
 8004512:	bf00      	nop
 8004514:	58024400 	.word	0x58024400
 8004518:	58024800 	.word	0x58024800
 800451c:	fffffc0c 	.word	0xfffffc0c
 8004520:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004524:	f7fd fd26 	bl	8001f74 <HAL_GetTick>
 8004528:	4602      	mov	r2, r0
 800452a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	2b02      	cmp	r3, #2
 8004530:	d901      	bls.n	8004536 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	e08a      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004536:	4b47      	ldr	r3, [pc, #284]	@ (8004654 <HAL_RCC_OscConfig+0x8ac>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d0f0      	beq.n	8004524 <HAL_RCC_OscConfig+0x77c>
 8004542:	e082      	b.n	800464a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004544:	4b43      	ldr	r3, [pc, #268]	@ (8004654 <HAL_RCC_OscConfig+0x8ac>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a42      	ldr	r2, [pc, #264]	@ (8004654 <HAL_RCC_OscConfig+0x8ac>)
 800454a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800454e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004550:	f7fd fd10 	bl	8001f74 <HAL_GetTick>
 8004554:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004556:	e008      	b.n	800456a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004558:	f7fd fd0c 	bl	8001f74 <HAL_GetTick>
 800455c:	4602      	mov	r2, r0
 800455e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	2b02      	cmp	r3, #2
 8004564:	d901      	bls.n	800456a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e070      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800456a:	4b3a      	ldr	r3, [pc, #232]	@ (8004654 <HAL_RCC_OscConfig+0x8ac>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1f0      	bne.n	8004558 <HAL_RCC_OscConfig+0x7b0>
 8004576:	e068      	b.n	800464a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004578:	4b36      	ldr	r3, [pc, #216]	@ (8004654 <HAL_RCC_OscConfig+0x8ac>)
 800457a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800457c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800457e:	4b35      	ldr	r3, [pc, #212]	@ (8004654 <HAL_RCC_OscConfig+0x8ac>)
 8004580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004582:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004588:	2b01      	cmp	r3, #1
 800458a:	d031      	beq.n	80045f0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	f003 0203 	and.w	r2, r3, #3
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004596:	429a      	cmp	r2, r3
 8004598:	d12a      	bne.n	80045f0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	091b      	lsrs	r3, r3, #4
 800459e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d122      	bne.n	80045f0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d11a      	bne.n	80045f0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	0a5b      	lsrs	r3, r3, #9
 80045be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045c6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d111      	bne.n	80045f0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	0c1b      	lsrs	r3, r3, #16
 80045d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045d8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80045da:	429a      	cmp	r2, r3
 80045dc:	d108      	bne.n	80045f0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	0e1b      	lsrs	r3, r3, #24
 80045e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ea:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d001      	beq.n	80045f4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e02b      	b.n	800464c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80045f4:	4b17      	ldr	r3, [pc, #92]	@ (8004654 <HAL_RCC_OscConfig+0x8ac>)
 80045f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045f8:	08db      	lsrs	r3, r3, #3
 80045fa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80045fe:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004604:	693a      	ldr	r2, [r7, #16]
 8004606:	429a      	cmp	r2, r3
 8004608:	d01f      	beq.n	800464a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800460a:	4b12      	ldr	r3, [pc, #72]	@ (8004654 <HAL_RCC_OscConfig+0x8ac>)
 800460c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800460e:	4a11      	ldr	r2, [pc, #68]	@ (8004654 <HAL_RCC_OscConfig+0x8ac>)
 8004610:	f023 0301 	bic.w	r3, r3, #1
 8004614:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004616:	f7fd fcad 	bl	8001f74 <HAL_GetTick>
 800461a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800461c:	bf00      	nop
 800461e:	f7fd fca9 	bl	8001f74 <HAL_GetTick>
 8004622:	4602      	mov	r2, r0
 8004624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004626:	4293      	cmp	r3, r2
 8004628:	d0f9      	beq.n	800461e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800462a:	4b0a      	ldr	r3, [pc, #40]	@ (8004654 <HAL_RCC_OscConfig+0x8ac>)
 800462c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800462e:	4b0a      	ldr	r3, [pc, #40]	@ (8004658 <HAL_RCC_OscConfig+0x8b0>)
 8004630:	4013      	ands	r3, r2
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004636:	00d2      	lsls	r2, r2, #3
 8004638:	4906      	ldr	r1, [pc, #24]	@ (8004654 <HAL_RCC_OscConfig+0x8ac>)
 800463a:	4313      	orrs	r3, r2
 800463c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800463e:	4b05      	ldr	r3, [pc, #20]	@ (8004654 <HAL_RCC_OscConfig+0x8ac>)
 8004640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004642:	4a04      	ldr	r2, [pc, #16]	@ (8004654 <HAL_RCC_OscConfig+0x8ac>)
 8004644:	f043 0301 	orr.w	r3, r3, #1
 8004648:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800464a:	2300      	movs	r3, #0
}
 800464c:	4618      	mov	r0, r3
 800464e:	3730      	adds	r7, #48	@ 0x30
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}
 8004654:	58024400 	.word	0x58024400
 8004658:	ffff0007 	.word	0xffff0007

0800465c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b086      	sub	sp, #24
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d101      	bne.n	8004670 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e19c      	b.n	80049aa <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004670:	4b8a      	ldr	r3, [pc, #552]	@ (800489c <HAL_RCC_ClockConfig+0x240>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 030f 	and.w	r3, r3, #15
 8004678:	683a      	ldr	r2, [r7, #0]
 800467a:	429a      	cmp	r2, r3
 800467c:	d910      	bls.n	80046a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800467e:	4b87      	ldr	r3, [pc, #540]	@ (800489c <HAL_RCC_ClockConfig+0x240>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f023 020f 	bic.w	r2, r3, #15
 8004686:	4985      	ldr	r1, [pc, #532]	@ (800489c <HAL_RCC_ClockConfig+0x240>)
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	4313      	orrs	r3, r2
 800468c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800468e:	4b83      	ldr	r3, [pc, #524]	@ (800489c <HAL_RCC_ClockConfig+0x240>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 030f 	and.w	r3, r3, #15
 8004696:	683a      	ldr	r2, [r7, #0]
 8004698:	429a      	cmp	r2, r3
 800469a:	d001      	beq.n	80046a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e184      	b.n	80049aa <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 0304 	and.w	r3, r3, #4
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d010      	beq.n	80046ce <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	691a      	ldr	r2, [r3, #16]
 80046b0:	4b7b      	ldr	r3, [pc, #492]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 80046b2:	699b      	ldr	r3, [r3, #24]
 80046b4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d908      	bls.n	80046ce <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80046bc:	4b78      	ldr	r3, [pc, #480]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 80046be:	699b      	ldr	r3, [r3, #24]
 80046c0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	691b      	ldr	r3, [r3, #16]
 80046c8:	4975      	ldr	r1, [pc, #468]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 80046ca:	4313      	orrs	r3, r2
 80046cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0308 	and.w	r3, r3, #8
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d010      	beq.n	80046fc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	695a      	ldr	r2, [r3, #20]
 80046de:	4b70      	ldr	r3, [pc, #448]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 80046e0:	69db      	ldr	r3, [r3, #28]
 80046e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d908      	bls.n	80046fc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80046ea:	4b6d      	ldr	r3, [pc, #436]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 80046ec:	69db      	ldr	r3, [r3, #28]
 80046ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	695b      	ldr	r3, [r3, #20]
 80046f6:	496a      	ldr	r1, [pc, #424]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 80046f8:	4313      	orrs	r3, r2
 80046fa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 0310 	and.w	r3, r3, #16
 8004704:	2b00      	cmp	r3, #0
 8004706:	d010      	beq.n	800472a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	699a      	ldr	r2, [r3, #24]
 800470c:	4b64      	ldr	r3, [pc, #400]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 800470e:	69db      	ldr	r3, [r3, #28]
 8004710:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004714:	429a      	cmp	r2, r3
 8004716:	d908      	bls.n	800472a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004718:	4b61      	ldr	r3, [pc, #388]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 800471a:	69db      	ldr	r3, [r3, #28]
 800471c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	699b      	ldr	r3, [r3, #24]
 8004724:	495e      	ldr	r1, [pc, #376]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 8004726:	4313      	orrs	r3, r2
 8004728:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0320 	and.w	r3, r3, #32
 8004732:	2b00      	cmp	r3, #0
 8004734:	d010      	beq.n	8004758 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	69da      	ldr	r2, [r3, #28]
 800473a:	4b59      	ldr	r3, [pc, #356]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 800473c:	6a1b      	ldr	r3, [r3, #32]
 800473e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004742:	429a      	cmp	r2, r3
 8004744:	d908      	bls.n	8004758 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004746:	4b56      	ldr	r3, [pc, #344]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	69db      	ldr	r3, [r3, #28]
 8004752:	4953      	ldr	r1, [pc, #332]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 8004754:	4313      	orrs	r3, r2
 8004756:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 0302 	and.w	r3, r3, #2
 8004760:	2b00      	cmp	r3, #0
 8004762:	d010      	beq.n	8004786 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	68da      	ldr	r2, [r3, #12]
 8004768:	4b4d      	ldr	r3, [pc, #308]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	f003 030f 	and.w	r3, r3, #15
 8004770:	429a      	cmp	r2, r3
 8004772:	d908      	bls.n	8004786 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004774:	4b4a      	ldr	r3, [pc, #296]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 8004776:	699b      	ldr	r3, [r3, #24]
 8004778:	f023 020f 	bic.w	r2, r3, #15
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	68db      	ldr	r3, [r3, #12]
 8004780:	4947      	ldr	r1, [pc, #284]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 8004782:	4313      	orrs	r3, r2
 8004784:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 0301 	and.w	r3, r3, #1
 800478e:	2b00      	cmp	r3, #0
 8004790:	d055      	beq.n	800483e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004792:	4b43      	ldr	r3, [pc, #268]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 8004794:	699b      	ldr	r3, [r3, #24]
 8004796:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	4940      	ldr	r1, [pc, #256]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 80047a0:	4313      	orrs	r3, r2
 80047a2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	2b02      	cmp	r3, #2
 80047aa:	d107      	bne.n	80047bc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80047ac:	4b3c      	ldr	r3, [pc, #240]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d121      	bne.n	80047fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e0f6      	b.n	80049aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	2b03      	cmp	r3, #3
 80047c2:	d107      	bne.n	80047d4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80047c4:	4b36      	ldr	r3, [pc, #216]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d115      	bne.n	80047fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	e0ea      	b.n	80049aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d107      	bne.n	80047ec <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80047dc:	4b30      	ldr	r3, [pc, #192]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d109      	bne.n	80047fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e0de      	b.n	80049aa <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80047ec:	4b2c      	ldr	r3, [pc, #176]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0304 	and.w	r3, r3, #4
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d101      	bne.n	80047fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e0d6      	b.n	80049aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80047fc:	4b28      	ldr	r3, [pc, #160]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 80047fe:	691b      	ldr	r3, [r3, #16]
 8004800:	f023 0207 	bic.w	r2, r3, #7
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	4925      	ldr	r1, [pc, #148]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 800480a:	4313      	orrs	r3, r2
 800480c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800480e:	f7fd fbb1 	bl	8001f74 <HAL_GetTick>
 8004812:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004814:	e00a      	b.n	800482c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004816:	f7fd fbad 	bl	8001f74 <HAL_GetTick>
 800481a:	4602      	mov	r2, r0
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004824:	4293      	cmp	r3, r2
 8004826:	d901      	bls.n	800482c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004828:	2303      	movs	r3, #3
 800482a:	e0be      	b.n	80049aa <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800482c:	4b1c      	ldr	r3, [pc, #112]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 800482e:	691b      	ldr	r3, [r3, #16]
 8004830:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	00db      	lsls	r3, r3, #3
 800483a:	429a      	cmp	r2, r3
 800483c:	d1eb      	bne.n	8004816 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 0302 	and.w	r3, r3, #2
 8004846:	2b00      	cmp	r3, #0
 8004848:	d010      	beq.n	800486c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	68da      	ldr	r2, [r3, #12]
 800484e:	4b14      	ldr	r3, [pc, #80]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 8004850:	699b      	ldr	r3, [r3, #24]
 8004852:	f003 030f 	and.w	r3, r3, #15
 8004856:	429a      	cmp	r2, r3
 8004858:	d208      	bcs.n	800486c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800485a:	4b11      	ldr	r3, [pc, #68]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 800485c:	699b      	ldr	r3, [r3, #24]
 800485e:	f023 020f 	bic.w	r2, r3, #15
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	490e      	ldr	r1, [pc, #56]	@ (80048a0 <HAL_RCC_ClockConfig+0x244>)
 8004868:	4313      	orrs	r3, r2
 800486a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800486c:	4b0b      	ldr	r3, [pc, #44]	@ (800489c <HAL_RCC_ClockConfig+0x240>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 030f 	and.w	r3, r3, #15
 8004874:	683a      	ldr	r2, [r7, #0]
 8004876:	429a      	cmp	r2, r3
 8004878:	d214      	bcs.n	80048a4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800487a:	4b08      	ldr	r3, [pc, #32]	@ (800489c <HAL_RCC_ClockConfig+0x240>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f023 020f 	bic.w	r2, r3, #15
 8004882:	4906      	ldr	r1, [pc, #24]	@ (800489c <HAL_RCC_ClockConfig+0x240>)
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	4313      	orrs	r3, r2
 8004888:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800488a:	4b04      	ldr	r3, [pc, #16]	@ (800489c <HAL_RCC_ClockConfig+0x240>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 030f 	and.w	r3, r3, #15
 8004892:	683a      	ldr	r2, [r7, #0]
 8004894:	429a      	cmp	r2, r3
 8004896:	d005      	beq.n	80048a4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e086      	b.n	80049aa <HAL_RCC_ClockConfig+0x34e>
 800489c:	52002000 	.word	0x52002000
 80048a0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 0304 	and.w	r3, r3, #4
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d010      	beq.n	80048d2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	691a      	ldr	r2, [r3, #16]
 80048b4:	4b3f      	ldr	r3, [pc, #252]	@ (80049b4 <HAL_RCC_ClockConfig+0x358>)
 80048b6:	699b      	ldr	r3, [r3, #24]
 80048b8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80048bc:	429a      	cmp	r2, r3
 80048be:	d208      	bcs.n	80048d2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80048c0:	4b3c      	ldr	r3, [pc, #240]	@ (80049b4 <HAL_RCC_ClockConfig+0x358>)
 80048c2:	699b      	ldr	r3, [r3, #24]
 80048c4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	691b      	ldr	r3, [r3, #16]
 80048cc:	4939      	ldr	r1, [pc, #228]	@ (80049b4 <HAL_RCC_ClockConfig+0x358>)
 80048ce:	4313      	orrs	r3, r2
 80048d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0308 	and.w	r3, r3, #8
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d010      	beq.n	8004900 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	695a      	ldr	r2, [r3, #20]
 80048e2:	4b34      	ldr	r3, [pc, #208]	@ (80049b4 <HAL_RCC_ClockConfig+0x358>)
 80048e4:	69db      	ldr	r3, [r3, #28]
 80048e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80048ea:	429a      	cmp	r2, r3
 80048ec:	d208      	bcs.n	8004900 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80048ee:	4b31      	ldr	r3, [pc, #196]	@ (80049b4 <HAL_RCC_ClockConfig+0x358>)
 80048f0:	69db      	ldr	r3, [r3, #28]
 80048f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	695b      	ldr	r3, [r3, #20]
 80048fa:	492e      	ldr	r1, [pc, #184]	@ (80049b4 <HAL_RCC_ClockConfig+0x358>)
 80048fc:	4313      	orrs	r3, r2
 80048fe:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 0310 	and.w	r3, r3, #16
 8004908:	2b00      	cmp	r3, #0
 800490a:	d010      	beq.n	800492e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	699a      	ldr	r2, [r3, #24]
 8004910:	4b28      	ldr	r3, [pc, #160]	@ (80049b4 <HAL_RCC_ClockConfig+0x358>)
 8004912:	69db      	ldr	r3, [r3, #28]
 8004914:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004918:	429a      	cmp	r2, r3
 800491a:	d208      	bcs.n	800492e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800491c:	4b25      	ldr	r3, [pc, #148]	@ (80049b4 <HAL_RCC_ClockConfig+0x358>)
 800491e:	69db      	ldr	r3, [r3, #28]
 8004920:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	699b      	ldr	r3, [r3, #24]
 8004928:	4922      	ldr	r1, [pc, #136]	@ (80049b4 <HAL_RCC_ClockConfig+0x358>)
 800492a:	4313      	orrs	r3, r2
 800492c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0320 	and.w	r3, r3, #32
 8004936:	2b00      	cmp	r3, #0
 8004938:	d010      	beq.n	800495c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	69da      	ldr	r2, [r3, #28]
 800493e:	4b1d      	ldr	r3, [pc, #116]	@ (80049b4 <HAL_RCC_ClockConfig+0x358>)
 8004940:	6a1b      	ldr	r3, [r3, #32]
 8004942:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004946:	429a      	cmp	r2, r3
 8004948:	d208      	bcs.n	800495c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800494a:	4b1a      	ldr	r3, [pc, #104]	@ (80049b4 <HAL_RCC_ClockConfig+0x358>)
 800494c:	6a1b      	ldr	r3, [r3, #32]
 800494e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	69db      	ldr	r3, [r3, #28]
 8004956:	4917      	ldr	r1, [pc, #92]	@ (80049b4 <HAL_RCC_ClockConfig+0x358>)
 8004958:	4313      	orrs	r3, r2
 800495a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800495c:	f000 f834 	bl	80049c8 <HAL_RCC_GetSysClockFreq>
 8004960:	4602      	mov	r2, r0
 8004962:	4b14      	ldr	r3, [pc, #80]	@ (80049b4 <HAL_RCC_ClockConfig+0x358>)
 8004964:	699b      	ldr	r3, [r3, #24]
 8004966:	0a1b      	lsrs	r3, r3, #8
 8004968:	f003 030f 	and.w	r3, r3, #15
 800496c:	4912      	ldr	r1, [pc, #72]	@ (80049b8 <HAL_RCC_ClockConfig+0x35c>)
 800496e:	5ccb      	ldrb	r3, [r1, r3]
 8004970:	f003 031f 	and.w	r3, r3, #31
 8004974:	fa22 f303 	lsr.w	r3, r2, r3
 8004978:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800497a:	4b0e      	ldr	r3, [pc, #56]	@ (80049b4 <HAL_RCC_ClockConfig+0x358>)
 800497c:	699b      	ldr	r3, [r3, #24]
 800497e:	f003 030f 	and.w	r3, r3, #15
 8004982:	4a0d      	ldr	r2, [pc, #52]	@ (80049b8 <HAL_RCC_ClockConfig+0x35c>)
 8004984:	5cd3      	ldrb	r3, [r2, r3]
 8004986:	f003 031f 	and.w	r3, r3, #31
 800498a:	693a      	ldr	r2, [r7, #16]
 800498c:	fa22 f303 	lsr.w	r3, r2, r3
 8004990:	4a0a      	ldr	r2, [pc, #40]	@ (80049bc <HAL_RCC_ClockConfig+0x360>)
 8004992:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004994:	4a0a      	ldr	r2, [pc, #40]	@ (80049c0 <HAL_RCC_ClockConfig+0x364>)
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800499a:	4b0a      	ldr	r3, [pc, #40]	@ (80049c4 <HAL_RCC_ClockConfig+0x368>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4618      	mov	r0, r3
 80049a0:	f7fd fa9e 	bl	8001ee0 <HAL_InitTick>
 80049a4:	4603      	mov	r3, r0
 80049a6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80049a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3718      	adds	r7, #24
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}
 80049b2:	bf00      	nop
 80049b4:	58024400 	.word	0x58024400
 80049b8:	0800bdd4 	.word	0x0800bdd4
 80049bc:	24000004 	.word	0x24000004
 80049c0:	24000000 	.word	0x24000000
 80049c4:	240000f8 	.word	0x240000f8

080049c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b089      	sub	sp, #36	@ 0x24
 80049cc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049ce:	4bb3      	ldr	r3, [pc, #716]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049d0:	691b      	ldr	r3, [r3, #16]
 80049d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80049d6:	2b18      	cmp	r3, #24
 80049d8:	f200 8155 	bhi.w	8004c86 <HAL_RCC_GetSysClockFreq+0x2be>
 80049dc:	a201      	add	r2, pc, #4	@ (adr r2, 80049e4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80049de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049e2:	bf00      	nop
 80049e4:	08004a49 	.word	0x08004a49
 80049e8:	08004c87 	.word	0x08004c87
 80049ec:	08004c87 	.word	0x08004c87
 80049f0:	08004c87 	.word	0x08004c87
 80049f4:	08004c87 	.word	0x08004c87
 80049f8:	08004c87 	.word	0x08004c87
 80049fc:	08004c87 	.word	0x08004c87
 8004a00:	08004c87 	.word	0x08004c87
 8004a04:	08004a6f 	.word	0x08004a6f
 8004a08:	08004c87 	.word	0x08004c87
 8004a0c:	08004c87 	.word	0x08004c87
 8004a10:	08004c87 	.word	0x08004c87
 8004a14:	08004c87 	.word	0x08004c87
 8004a18:	08004c87 	.word	0x08004c87
 8004a1c:	08004c87 	.word	0x08004c87
 8004a20:	08004c87 	.word	0x08004c87
 8004a24:	08004a75 	.word	0x08004a75
 8004a28:	08004c87 	.word	0x08004c87
 8004a2c:	08004c87 	.word	0x08004c87
 8004a30:	08004c87 	.word	0x08004c87
 8004a34:	08004c87 	.word	0x08004c87
 8004a38:	08004c87 	.word	0x08004c87
 8004a3c:	08004c87 	.word	0x08004c87
 8004a40:	08004c87 	.word	0x08004c87
 8004a44:	08004a7b 	.word	0x08004a7b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a48:	4b94      	ldr	r3, [pc, #592]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 0320 	and.w	r3, r3, #32
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d009      	beq.n	8004a68 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a54:	4b91      	ldr	r3, [pc, #580]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	08db      	lsrs	r3, r3, #3
 8004a5a:	f003 0303 	and.w	r3, r3, #3
 8004a5e:	4a90      	ldr	r2, [pc, #576]	@ (8004ca0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004a60:	fa22 f303 	lsr.w	r3, r2, r3
 8004a64:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004a66:	e111      	b.n	8004c8c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004a68:	4b8d      	ldr	r3, [pc, #564]	@ (8004ca0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004a6a:	61bb      	str	r3, [r7, #24]
      break;
 8004a6c:	e10e      	b.n	8004c8c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004a6e:	4b8d      	ldr	r3, [pc, #564]	@ (8004ca4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004a70:	61bb      	str	r3, [r7, #24]
      break;
 8004a72:	e10b      	b.n	8004c8c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004a74:	4b8c      	ldr	r3, [pc, #560]	@ (8004ca8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004a76:	61bb      	str	r3, [r7, #24]
      break;
 8004a78:	e108      	b.n	8004c8c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004a7a:	4b88      	ldr	r3, [pc, #544]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a7e:	f003 0303 	and.w	r3, r3, #3
 8004a82:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004a84:	4b85      	ldr	r3, [pc, #532]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a88:	091b      	lsrs	r3, r3, #4
 8004a8a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a8e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004a90:	4b82      	ldr	r3, [pc, #520]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a94:	f003 0301 	and.w	r3, r3, #1
 8004a98:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004a9a:	4b80      	ldr	r3, [pc, #512]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a9e:	08db      	lsrs	r3, r3, #3
 8004aa0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004aa4:	68fa      	ldr	r2, [r7, #12]
 8004aa6:	fb02 f303 	mul.w	r3, r2, r3
 8004aaa:	ee07 3a90 	vmov	s15, r3
 8004aae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ab2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	f000 80e1 	beq.w	8004c80 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	2b02      	cmp	r3, #2
 8004ac2:	f000 8083 	beq.w	8004bcc <HAL_RCC_GetSysClockFreq+0x204>
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	f200 80a1 	bhi.w	8004c10 <HAL_RCC_GetSysClockFreq+0x248>
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d003      	beq.n	8004adc <HAL_RCC_GetSysClockFreq+0x114>
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d056      	beq.n	8004b88 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004ada:	e099      	b.n	8004c10 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004adc:	4b6f      	ldr	r3, [pc, #444]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f003 0320 	and.w	r3, r3, #32
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d02d      	beq.n	8004b44 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004ae8:	4b6c      	ldr	r3, [pc, #432]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	08db      	lsrs	r3, r3, #3
 8004aee:	f003 0303 	and.w	r3, r3, #3
 8004af2:	4a6b      	ldr	r2, [pc, #428]	@ (8004ca0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004af4:	fa22 f303 	lsr.w	r3, r2, r3
 8004af8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	ee07 3a90 	vmov	s15, r3
 8004b00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	ee07 3a90 	vmov	s15, r3
 8004b0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b12:	4b62      	ldr	r3, [pc, #392]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b1a:	ee07 3a90 	vmov	s15, r3
 8004b1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b22:	ed97 6a02 	vldr	s12, [r7, #8]
 8004b26:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004cac <HAL_RCC_GetSysClockFreq+0x2e4>
 8004b2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b3e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004b42:	e087      	b.n	8004c54 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	ee07 3a90 	vmov	s15, r3
 8004b4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b4e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004cb0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004b52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b56:	4b51      	ldr	r3, [pc, #324]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b5e:	ee07 3a90 	vmov	s15, r3
 8004b62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b66:	ed97 6a02 	vldr	s12, [r7, #8]
 8004b6a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004cac <HAL_RCC_GetSysClockFreq+0x2e4>
 8004b6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b82:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004b86:	e065      	b.n	8004c54 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	ee07 3a90 	vmov	s15, r3
 8004b8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b92:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004cb4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004b96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b9a:	4b40      	ldr	r3, [pc, #256]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ba2:	ee07 3a90 	vmov	s15, r3
 8004ba6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004baa:	ed97 6a02 	vldr	s12, [r7, #8]
 8004bae:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004cac <HAL_RCC_GetSysClockFreq+0x2e4>
 8004bb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bc6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004bca:	e043      	b.n	8004c54 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	ee07 3a90 	vmov	s15, r3
 8004bd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bd6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004cb8 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004bda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bde:	4b2f      	ldr	r3, [pc, #188]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004be6:	ee07 3a90 	vmov	s15, r3
 8004bea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bee:	ed97 6a02 	vldr	s12, [r7, #8]
 8004bf2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004cac <HAL_RCC_GetSysClockFreq+0x2e4>
 8004bf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bfe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c0a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004c0e:	e021      	b.n	8004c54 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	ee07 3a90 	vmov	s15, r3
 8004c16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c1a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004cb4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004c1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c22:	4b1e      	ldr	r3, [pc, #120]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c2a:	ee07 3a90 	vmov	s15, r3
 8004c2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c32:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c36:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004cac <HAL_RCC_GetSysClockFreq+0x2e4>
 8004c3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c4e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004c52:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004c54:	4b11      	ldr	r3, [pc, #68]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c58:	0a5b      	lsrs	r3, r3, #9
 8004c5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c5e:	3301      	adds	r3, #1
 8004c60:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	ee07 3a90 	vmov	s15, r3
 8004c68:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004c6c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c78:	ee17 3a90 	vmov	r3, s15
 8004c7c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004c7e:	e005      	b.n	8004c8c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004c80:	2300      	movs	r3, #0
 8004c82:	61bb      	str	r3, [r7, #24]
      break;
 8004c84:	e002      	b.n	8004c8c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004c86:	4b07      	ldr	r3, [pc, #28]	@ (8004ca4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004c88:	61bb      	str	r3, [r7, #24]
      break;
 8004c8a:	bf00      	nop
  }

  return sysclockfreq;
 8004c8c:	69bb      	ldr	r3, [r7, #24]
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3724      	adds	r7, #36	@ 0x24
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr
 8004c9a:	bf00      	nop
 8004c9c:	58024400 	.word	0x58024400
 8004ca0:	03d09000 	.word	0x03d09000
 8004ca4:	003d0900 	.word	0x003d0900
 8004ca8:	007a1200 	.word	0x007a1200
 8004cac:	46000000 	.word	0x46000000
 8004cb0:	4c742400 	.word	0x4c742400
 8004cb4:	4a742400 	.word	0x4a742400
 8004cb8:	4af42400 	.word	0x4af42400

08004cbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b082      	sub	sp, #8
 8004cc0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004cc2:	f7ff fe81 	bl	80049c8 <HAL_RCC_GetSysClockFreq>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	4b10      	ldr	r3, [pc, #64]	@ (8004d0c <HAL_RCC_GetHCLKFreq+0x50>)
 8004cca:	699b      	ldr	r3, [r3, #24]
 8004ccc:	0a1b      	lsrs	r3, r3, #8
 8004cce:	f003 030f 	and.w	r3, r3, #15
 8004cd2:	490f      	ldr	r1, [pc, #60]	@ (8004d10 <HAL_RCC_GetHCLKFreq+0x54>)
 8004cd4:	5ccb      	ldrb	r3, [r1, r3]
 8004cd6:	f003 031f 	and.w	r3, r3, #31
 8004cda:	fa22 f303 	lsr.w	r3, r2, r3
 8004cde:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004ce0:	4b0a      	ldr	r3, [pc, #40]	@ (8004d0c <HAL_RCC_GetHCLKFreq+0x50>)
 8004ce2:	699b      	ldr	r3, [r3, #24]
 8004ce4:	f003 030f 	and.w	r3, r3, #15
 8004ce8:	4a09      	ldr	r2, [pc, #36]	@ (8004d10 <HAL_RCC_GetHCLKFreq+0x54>)
 8004cea:	5cd3      	ldrb	r3, [r2, r3]
 8004cec:	f003 031f 	and.w	r3, r3, #31
 8004cf0:	687a      	ldr	r2, [r7, #4]
 8004cf2:	fa22 f303 	lsr.w	r3, r2, r3
 8004cf6:	4a07      	ldr	r2, [pc, #28]	@ (8004d14 <HAL_RCC_GetHCLKFreq+0x58>)
 8004cf8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004cfa:	4a07      	ldr	r2, [pc, #28]	@ (8004d18 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004d00:	4b04      	ldr	r3, [pc, #16]	@ (8004d14 <HAL_RCC_GetHCLKFreq+0x58>)
 8004d02:	681b      	ldr	r3, [r3, #0]
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3708      	adds	r7, #8
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	58024400 	.word	0x58024400
 8004d10:	0800bdd4 	.word	0x0800bdd4
 8004d14:	24000004 	.word	0x24000004
 8004d18:	24000000 	.word	0x24000000

08004d1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004d20:	f7ff ffcc 	bl	8004cbc <HAL_RCC_GetHCLKFreq>
 8004d24:	4602      	mov	r2, r0
 8004d26:	4b06      	ldr	r3, [pc, #24]	@ (8004d40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d28:	69db      	ldr	r3, [r3, #28]
 8004d2a:	091b      	lsrs	r3, r3, #4
 8004d2c:	f003 0307 	and.w	r3, r3, #7
 8004d30:	4904      	ldr	r1, [pc, #16]	@ (8004d44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004d32:	5ccb      	ldrb	r3, [r1, r3]
 8004d34:	f003 031f 	and.w	r3, r3, #31
 8004d38:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	58024400 	.word	0x58024400
 8004d44:	0800bdd4 	.word	0x0800bdd4

08004d48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004d4c:	f7ff ffb6 	bl	8004cbc <HAL_RCC_GetHCLKFreq>
 8004d50:	4602      	mov	r2, r0
 8004d52:	4b06      	ldr	r3, [pc, #24]	@ (8004d6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d54:	69db      	ldr	r3, [r3, #28]
 8004d56:	0a1b      	lsrs	r3, r3, #8
 8004d58:	f003 0307 	and.w	r3, r3, #7
 8004d5c:	4904      	ldr	r1, [pc, #16]	@ (8004d70 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004d5e:	5ccb      	ldrb	r3, [r1, r3]
 8004d60:	f003 031f 	and.w	r3, r3, #31
 8004d64:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	58024400 	.word	0x58024400
 8004d70:	0800bdd4 	.word	0x0800bdd4

08004d74 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d78:	b0ca      	sub	sp, #296	@ 0x128
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d80:	2300      	movs	r3, #0
 8004d82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d86:	2300      	movs	r3, #0
 8004d88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004d8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d94:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004d98:	2500      	movs	r5, #0
 8004d9a:	ea54 0305 	orrs.w	r3, r4, r5
 8004d9e:	d049      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004da0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004da4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004da6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004daa:	d02f      	beq.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004dac:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004db0:	d828      	bhi.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004db2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004db6:	d01a      	beq.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004db8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004dbc:	d822      	bhi.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d003      	beq.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004dc2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004dc6:	d007      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004dc8:	e01c      	b.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004dca:	4bb8      	ldr	r3, [pc, #736]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dce:	4ab7      	ldr	r2, [pc, #732]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004dd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004dd4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004dd6:	e01a      	b.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004dd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ddc:	3308      	adds	r3, #8
 8004dde:	2102      	movs	r1, #2
 8004de0:	4618      	mov	r0, r3
 8004de2:	f001 fc8f 	bl	8006704 <RCCEx_PLL2_Config>
 8004de6:	4603      	mov	r3, r0
 8004de8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004dec:	e00f      	b.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004dee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004df2:	3328      	adds	r3, #40	@ 0x28
 8004df4:	2102      	movs	r1, #2
 8004df6:	4618      	mov	r0, r3
 8004df8:	f001 fd36 	bl	8006868 <RCCEx_PLL3_Config>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004e02:	e004      	b.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e0a:	e000      	b.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004e0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d10a      	bne.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004e16:	4ba5      	ldr	r3, [pc, #660]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e1a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004e1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e22:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e24:	4aa1      	ldr	r2, [pc, #644]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e26:	430b      	orrs	r3, r1
 8004e28:	6513      	str	r3, [r2, #80]	@ 0x50
 8004e2a:	e003      	b.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004e34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e3c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004e40:	f04f 0900 	mov.w	r9, #0
 8004e44:	ea58 0309 	orrs.w	r3, r8, r9
 8004e48:	d047      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004e4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e50:	2b04      	cmp	r3, #4
 8004e52:	d82a      	bhi.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004e54:	a201      	add	r2, pc, #4	@ (adr r2, 8004e5c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e5a:	bf00      	nop
 8004e5c:	08004e71 	.word	0x08004e71
 8004e60:	08004e7f 	.word	0x08004e7f
 8004e64:	08004e95 	.word	0x08004e95
 8004e68:	08004eb3 	.word	0x08004eb3
 8004e6c:	08004eb3 	.word	0x08004eb3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e70:	4b8e      	ldr	r3, [pc, #568]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e74:	4a8d      	ldr	r2, [pc, #564]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e7c:	e01a      	b.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e82:	3308      	adds	r3, #8
 8004e84:	2100      	movs	r1, #0
 8004e86:	4618      	mov	r0, r3
 8004e88:	f001 fc3c 	bl	8006704 <RCCEx_PLL2_Config>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e92:	e00f      	b.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e98:	3328      	adds	r3, #40	@ 0x28
 8004e9a:	2100      	movs	r1, #0
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f001 fce3 	bl	8006868 <RCCEx_PLL3_Config>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004ea8:	e004      	b.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004eb0:	e000      	b.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004eb2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d10a      	bne.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ebc:	4b7b      	ldr	r3, [pc, #492]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ebe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ec0:	f023 0107 	bic.w	r1, r3, #7
 8004ec4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eca:	4a78      	ldr	r2, [pc, #480]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ecc:	430b      	orrs	r3, r1
 8004ece:	6513      	str	r3, [r2, #80]	@ 0x50
 8004ed0:	e003      	b.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ed2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ed6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004ee6:	f04f 0b00 	mov.w	fp, #0
 8004eea:	ea5a 030b 	orrs.w	r3, sl, fp
 8004eee:	d04c      	beq.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004ef0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ef6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004efa:	d030      	beq.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004efc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f00:	d829      	bhi.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004f02:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f04:	d02d      	beq.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004f06:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f08:	d825      	bhi.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004f0a:	2b80      	cmp	r3, #128	@ 0x80
 8004f0c:	d018      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004f0e:	2b80      	cmp	r3, #128	@ 0x80
 8004f10:	d821      	bhi.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d002      	beq.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004f16:	2b40      	cmp	r3, #64	@ 0x40
 8004f18:	d007      	beq.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004f1a:	e01c      	b.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f1c:	4b63      	ldr	r3, [pc, #396]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f20:	4a62      	ldr	r2, [pc, #392]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004f28:	e01c      	b.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f2e:	3308      	adds	r3, #8
 8004f30:	2100      	movs	r1, #0
 8004f32:	4618      	mov	r0, r3
 8004f34:	f001 fbe6 	bl	8006704 <RCCEx_PLL2_Config>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004f3e:	e011      	b.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f44:	3328      	adds	r3, #40	@ 0x28
 8004f46:	2100      	movs	r1, #0
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f001 fc8d 	bl	8006868 <RCCEx_PLL3_Config>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004f54:	e006      	b.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f5c:	e002      	b.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004f5e:	bf00      	nop
 8004f60:	e000      	b.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004f62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d10a      	bne.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004f6c:	4b4f      	ldr	r3, [pc, #316]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f70:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f7a:	4a4c      	ldr	r2, [pc, #304]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f7c:	430b      	orrs	r3, r1
 8004f7e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004f80:	e003      	b.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f92:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004f96:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004fa0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004fa4:	460b      	mov	r3, r1
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	d053      	beq.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004faa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fae:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004fb2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fb6:	d035      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004fb8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fbc:	d82e      	bhi.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004fbe:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004fc2:	d031      	beq.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004fc4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004fc8:	d828      	bhi.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004fca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fce:	d01a      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004fd0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fd4:	d822      	bhi.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d003      	beq.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004fda:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004fde:	d007      	beq.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004fe0:	e01c      	b.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fe2:	4b32      	ldr	r3, [pc, #200]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe6:	4a31      	ldr	r2, [pc, #196]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004fe8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004fee:	e01c      	b.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ff4:	3308      	adds	r3, #8
 8004ff6:	2100      	movs	r1, #0
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f001 fb83 	bl	8006704 <RCCEx_PLL2_Config>
 8004ffe:	4603      	mov	r3, r0
 8005000:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005004:	e011      	b.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800500a:	3328      	adds	r3, #40	@ 0x28
 800500c:	2100      	movs	r1, #0
 800500e:	4618      	mov	r0, r3
 8005010:	f001 fc2a 	bl	8006868 <RCCEx_PLL3_Config>
 8005014:	4603      	mov	r3, r0
 8005016:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800501a:	e006      	b.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005022:	e002      	b.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005024:	bf00      	nop
 8005026:	e000      	b.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005028:	bf00      	nop
    }

    if (ret == HAL_OK)
 800502a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800502e:	2b00      	cmp	r3, #0
 8005030:	d10b      	bne.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005032:	4b1e      	ldr	r3, [pc, #120]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005036:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800503a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800503e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005042:	4a1a      	ldr	r2, [pc, #104]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005044:	430b      	orrs	r3, r1
 8005046:	6593      	str	r3, [r2, #88]	@ 0x58
 8005048:	e003      	b.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800504a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800504e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005052:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800505a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800505e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005062:	2300      	movs	r3, #0
 8005064:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005068:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800506c:	460b      	mov	r3, r1
 800506e:	4313      	orrs	r3, r2
 8005070:	d056      	beq.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005076:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800507a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800507e:	d038      	beq.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005080:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005084:	d831      	bhi.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005086:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800508a:	d034      	beq.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800508c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005090:	d82b      	bhi.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005092:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005096:	d01d      	beq.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005098:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800509c:	d825      	bhi.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x376>
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d006      	beq.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80050a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80050a6:	d00a      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80050a8:	e01f      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x376>
 80050aa:	bf00      	nop
 80050ac:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050b0:	4ba2      	ldr	r3, [pc, #648]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050b4:	4aa1      	ldr	r2, [pc, #644]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80050bc:	e01c      	b.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050c2:	3308      	adds	r3, #8
 80050c4:	2100      	movs	r1, #0
 80050c6:	4618      	mov	r0, r3
 80050c8:	f001 fb1c 	bl	8006704 <RCCEx_PLL2_Config>
 80050cc:	4603      	mov	r3, r0
 80050ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80050d2:	e011      	b.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80050d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d8:	3328      	adds	r3, #40	@ 0x28
 80050da:	2100      	movs	r1, #0
 80050dc:	4618      	mov	r0, r3
 80050de:	f001 fbc3 	bl	8006868 <RCCEx_PLL3_Config>
 80050e2:	4603      	mov	r3, r0
 80050e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80050e8:	e006      	b.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050f0:	e002      	b.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80050f2:	bf00      	nop
 80050f4:	e000      	b.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80050f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d10b      	bne.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005100:	4b8e      	ldr	r3, [pc, #568]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005104:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800510c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005110:	4a8a      	ldr	r2, [pc, #552]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005112:	430b      	orrs	r3, r1
 8005114:	6593      	str	r3, [r2, #88]	@ 0x58
 8005116:	e003      	b.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005118:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800511c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005128:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800512c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005130:	2300      	movs	r3, #0
 8005132:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005136:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800513a:	460b      	mov	r3, r1
 800513c:	4313      	orrs	r3, r2
 800513e:	d03a      	beq.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005146:	2b30      	cmp	r3, #48	@ 0x30
 8005148:	d01f      	beq.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800514a:	2b30      	cmp	r3, #48	@ 0x30
 800514c:	d819      	bhi.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800514e:	2b20      	cmp	r3, #32
 8005150:	d00c      	beq.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005152:	2b20      	cmp	r3, #32
 8005154:	d815      	bhi.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005156:	2b00      	cmp	r3, #0
 8005158:	d019      	beq.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800515a:	2b10      	cmp	r3, #16
 800515c:	d111      	bne.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800515e:	4b77      	ldr	r3, [pc, #476]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005162:	4a76      	ldr	r2, [pc, #472]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005164:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005168:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800516a:	e011      	b.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800516c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005170:	3308      	adds	r3, #8
 8005172:	2102      	movs	r1, #2
 8005174:	4618      	mov	r0, r3
 8005176:	f001 fac5 	bl	8006704 <RCCEx_PLL2_Config>
 800517a:	4603      	mov	r3, r0
 800517c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005180:	e006      	b.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005188:	e002      	b.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800518a:	bf00      	nop
 800518c:	e000      	b.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800518e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005190:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005194:	2b00      	cmp	r3, #0
 8005196:	d10a      	bne.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005198:	4b68      	ldr	r3, [pc, #416]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800519a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800519c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80051a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051a6:	4a65      	ldr	r2, [pc, #404]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80051a8:	430b      	orrs	r3, r1
 80051aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80051ac:	e003      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80051b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051be:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80051c2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80051c6:	2300      	movs	r3, #0
 80051c8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80051cc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80051d0:	460b      	mov	r3, r1
 80051d2:	4313      	orrs	r3, r2
 80051d4:	d051      	beq.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80051d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051e0:	d035      	beq.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80051e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051e6:	d82e      	bhi.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80051e8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80051ec:	d031      	beq.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80051ee:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80051f2:	d828      	bhi.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80051f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051f8:	d01a      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80051fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051fe:	d822      	bhi.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005200:	2b00      	cmp	r3, #0
 8005202:	d003      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8005204:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005208:	d007      	beq.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800520a:	e01c      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800520c:	4b4b      	ldr	r3, [pc, #300]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800520e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005210:	4a4a      	ldr	r2, [pc, #296]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005212:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005216:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005218:	e01c      	b.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800521a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800521e:	3308      	adds	r3, #8
 8005220:	2100      	movs	r1, #0
 8005222:	4618      	mov	r0, r3
 8005224:	f001 fa6e 	bl	8006704 <RCCEx_PLL2_Config>
 8005228:	4603      	mov	r3, r0
 800522a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800522e:	e011      	b.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005230:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005234:	3328      	adds	r3, #40	@ 0x28
 8005236:	2100      	movs	r1, #0
 8005238:	4618      	mov	r0, r3
 800523a:	f001 fb15 	bl	8006868 <RCCEx_PLL3_Config>
 800523e:	4603      	mov	r3, r0
 8005240:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005244:	e006      	b.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800524c:	e002      	b.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800524e:	bf00      	nop
 8005250:	e000      	b.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005252:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005254:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005258:	2b00      	cmp	r3, #0
 800525a:	d10a      	bne.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800525c:	4b37      	ldr	r3, [pc, #220]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800525e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005260:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005268:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800526a:	4a34      	ldr	r2, [pc, #208]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800526c:	430b      	orrs	r3, r1
 800526e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005270:	e003      	b.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005272:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005276:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800527a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800527e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005282:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005286:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800528a:	2300      	movs	r3, #0
 800528c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005290:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005294:	460b      	mov	r3, r1
 8005296:	4313      	orrs	r3, r2
 8005298:	d056      	beq.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800529a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800529e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80052a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80052a4:	d033      	beq.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80052a6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80052aa:	d82c      	bhi.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80052ac:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80052b0:	d02f      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80052b2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80052b6:	d826      	bhi.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80052b8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80052bc:	d02b      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80052be:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80052c2:	d820      	bhi.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80052c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052c8:	d012      	beq.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80052ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052ce:	d81a      	bhi.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d022      	beq.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80052d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052d8:	d115      	bne.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80052da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052de:	3308      	adds	r3, #8
 80052e0:	2101      	movs	r1, #1
 80052e2:	4618      	mov	r0, r3
 80052e4:	f001 fa0e 	bl	8006704 <RCCEx_PLL2_Config>
 80052e8:	4603      	mov	r3, r0
 80052ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80052ee:	e015      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80052f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052f4:	3328      	adds	r3, #40	@ 0x28
 80052f6:	2101      	movs	r1, #1
 80052f8:	4618      	mov	r0, r3
 80052fa:	f001 fab5 	bl	8006868 <RCCEx_PLL3_Config>
 80052fe:	4603      	mov	r3, r0
 8005300:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005304:	e00a      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800530c:	e006      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800530e:	bf00      	nop
 8005310:	e004      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005312:	bf00      	nop
 8005314:	e002      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005316:	bf00      	nop
 8005318:	e000      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800531a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800531c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005320:	2b00      	cmp	r3, #0
 8005322:	d10d      	bne.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005324:	4b05      	ldr	r3, [pc, #20]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005326:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005328:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800532c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005330:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005332:	4a02      	ldr	r2, [pc, #8]	@ (800533c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005334:	430b      	orrs	r3, r1
 8005336:	6513      	str	r3, [r2, #80]	@ 0x50
 8005338:	e006      	b.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800533a:	bf00      	nop
 800533c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005340:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005344:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005348:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800534c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005350:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005354:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005358:	2300      	movs	r3, #0
 800535a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800535e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005362:	460b      	mov	r3, r1
 8005364:	4313      	orrs	r3, r2
 8005366:	d055      	beq.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800536c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005370:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005374:	d033      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005376:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800537a:	d82c      	bhi.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800537c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005380:	d02f      	beq.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005382:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005386:	d826      	bhi.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005388:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800538c:	d02b      	beq.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800538e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005392:	d820      	bhi.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005394:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005398:	d012      	beq.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800539a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800539e:	d81a      	bhi.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d022      	beq.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x676>
 80053a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80053a8:	d115      	bne.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80053aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ae:	3308      	adds	r3, #8
 80053b0:	2101      	movs	r1, #1
 80053b2:	4618      	mov	r0, r3
 80053b4:	f001 f9a6 	bl	8006704 <RCCEx_PLL2_Config>
 80053b8:	4603      	mov	r3, r0
 80053ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80053be:	e015      	b.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80053c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053c4:	3328      	adds	r3, #40	@ 0x28
 80053c6:	2101      	movs	r1, #1
 80053c8:	4618      	mov	r0, r3
 80053ca:	f001 fa4d 	bl	8006868 <RCCEx_PLL3_Config>
 80053ce:	4603      	mov	r3, r0
 80053d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80053d4:	e00a      	b.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80053d6:	2301      	movs	r3, #1
 80053d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053dc:	e006      	b.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80053de:	bf00      	nop
 80053e0:	e004      	b.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80053e2:	bf00      	nop
 80053e4:	e002      	b.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80053e6:	bf00      	nop
 80053e8:	e000      	b.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80053ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d10b      	bne.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80053f4:	4ba3      	ldr	r3, [pc, #652]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053f8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80053fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005400:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005404:	4a9f      	ldr	r2, [pc, #636]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005406:	430b      	orrs	r3, r1
 8005408:	6593      	str	r3, [r2, #88]	@ 0x58
 800540a:	e003      	b.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800540c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005410:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005414:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800541c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005420:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005424:	2300      	movs	r3, #0
 8005426:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800542a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800542e:	460b      	mov	r3, r1
 8005430:	4313      	orrs	r3, r2
 8005432:	d037      	beq.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005438:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800543a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800543e:	d00e      	beq.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005440:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005444:	d816      	bhi.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005446:	2b00      	cmp	r3, #0
 8005448:	d018      	beq.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800544a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800544e:	d111      	bne.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005450:	4b8c      	ldr	r3, [pc, #560]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005454:	4a8b      	ldr	r2, [pc, #556]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005456:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800545a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800545c:	e00f      	b.n	800547e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800545e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005462:	3308      	adds	r3, #8
 8005464:	2101      	movs	r1, #1
 8005466:	4618      	mov	r0, r3
 8005468:	f001 f94c 	bl	8006704 <RCCEx_PLL2_Config>
 800546c:	4603      	mov	r3, r0
 800546e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005472:	e004      	b.n	800547e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800547a:	e000      	b.n	800547e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800547c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800547e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005482:	2b00      	cmp	r3, #0
 8005484:	d10a      	bne.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005486:	4b7f      	ldr	r3, [pc, #508]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005488:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800548a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800548e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005492:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005494:	4a7b      	ldr	r2, [pc, #492]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005496:	430b      	orrs	r3, r1
 8005498:	6513      	str	r3, [r2, #80]	@ 0x50
 800549a:	e003      	b.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800549c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80054a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ac:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80054b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80054b4:	2300      	movs	r3, #0
 80054b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80054ba:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80054be:	460b      	mov	r3, r1
 80054c0:	4313      	orrs	r3, r2
 80054c2:	d039      	beq.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80054c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054ca:	2b03      	cmp	r3, #3
 80054cc:	d81c      	bhi.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80054ce:	a201      	add	r2, pc, #4	@ (adr r2, 80054d4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80054d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054d4:	08005511 	.word	0x08005511
 80054d8:	080054e5 	.word	0x080054e5
 80054dc:	080054f3 	.word	0x080054f3
 80054e0:	08005511 	.word	0x08005511
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054e4:	4b67      	ldr	r3, [pc, #412]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054e8:	4a66      	ldr	r2, [pc, #408]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80054f0:	e00f      	b.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80054f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054f6:	3308      	adds	r3, #8
 80054f8:	2102      	movs	r1, #2
 80054fa:	4618      	mov	r0, r3
 80054fc:	f001 f902 	bl	8006704 <RCCEx_PLL2_Config>
 8005500:	4603      	mov	r3, r0
 8005502:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005506:	e004      	b.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800550e:	e000      	b.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005510:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005512:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005516:	2b00      	cmp	r3, #0
 8005518:	d10a      	bne.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800551a:	4b5a      	ldr	r3, [pc, #360]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800551c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800551e:	f023 0103 	bic.w	r1, r3, #3
 8005522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005526:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005528:	4a56      	ldr	r2, [pc, #344]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800552a:	430b      	orrs	r3, r1
 800552c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800552e:	e003      	b.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005530:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005534:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005538:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800553c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005540:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005544:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005548:	2300      	movs	r3, #0
 800554a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800554e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005552:	460b      	mov	r3, r1
 8005554:	4313      	orrs	r3, r2
 8005556:	f000 809f 	beq.w	8005698 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800555a:	4b4b      	ldr	r3, [pc, #300]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a4a      	ldr	r2, [pc, #296]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005560:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005564:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005566:	f7fc fd05 	bl	8001f74 <HAL_GetTick>
 800556a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800556e:	e00b      	b.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005570:	f7fc fd00 	bl	8001f74 <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800557a:	1ad3      	subs	r3, r2, r3
 800557c:	2b64      	cmp	r3, #100	@ 0x64
 800557e:	d903      	bls.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005580:	2303      	movs	r3, #3
 8005582:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005586:	e005      	b.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005588:	4b3f      	ldr	r3, [pc, #252]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005590:	2b00      	cmp	r3, #0
 8005592:	d0ed      	beq.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005594:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005598:	2b00      	cmp	r3, #0
 800559a:	d179      	bne.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800559c:	4b39      	ldr	r3, [pc, #228]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800559e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80055a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055a4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80055a8:	4053      	eors	r3, r2
 80055aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d015      	beq.n	80055de <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80055b2:	4b34      	ldr	r3, [pc, #208]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055ba:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80055be:	4b31      	ldr	r3, [pc, #196]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055c2:	4a30      	ldr	r2, [pc, #192]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055c8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80055ca:	4b2e      	ldr	r3, [pc, #184]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ce:	4a2d      	ldr	r2, [pc, #180]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055d4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80055d6:	4a2b      	ldr	r2, [pc, #172]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055d8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80055dc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80055de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055e2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80055e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055ea:	d118      	bne.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055ec:	f7fc fcc2 	bl	8001f74 <HAL_GetTick>
 80055f0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80055f4:	e00d      	b.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055f6:	f7fc fcbd 	bl	8001f74 <HAL_GetTick>
 80055fa:	4602      	mov	r2, r0
 80055fc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005600:	1ad2      	subs	r2, r2, r3
 8005602:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005606:	429a      	cmp	r2, r3
 8005608:	d903      	bls.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005610:	e005      	b.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005612:	4b1c      	ldr	r3, [pc, #112]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005616:	f003 0302 	and.w	r3, r3, #2
 800561a:	2b00      	cmp	r3, #0
 800561c:	d0eb      	beq.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800561e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005622:	2b00      	cmp	r3, #0
 8005624:	d129      	bne.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800562a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800562e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005632:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005636:	d10e      	bne.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005638:	4b12      	ldr	r3, [pc, #72]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800563a:	691b      	ldr	r3, [r3, #16]
 800563c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005640:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005644:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005648:	091a      	lsrs	r2, r3, #4
 800564a:	4b10      	ldr	r3, [pc, #64]	@ (800568c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800564c:	4013      	ands	r3, r2
 800564e:	4a0d      	ldr	r2, [pc, #52]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005650:	430b      	orrs	r3, r1
 8005652:	6113      	str	r3, [r2, #16]
 8005654:	e005      	b.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005656:	4b0b      	ldr	r3, [pc, #44]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005658:	691b      	ldr	r3, [r3, #16]
 800565a:	4a0a      	ldr	r2, [pc, #40]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800565c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005660:	6113      	str	r3, [r2, #16]
 8005662:	4b08      	ldr	r3, [pc, #32]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005664:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800566a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800566e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005672:	4a04      	ldr	r2, [pc, #16]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005674:	430b      	orrs	r3, r1
 8005676:	6713      	str	r3, [r2, #112]	@ 0x70
 8005678:	e00e      	b.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800567a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800567e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005682:	e009      	b.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005684:	58024400 	.word	0x58024400
 8005688:	58024800 	.word	0x58024800
 800568c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005690:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005694:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005698:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800569c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056a0:	f002 0301 	and.w	r3, r2, #1
 80056a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80056a8:	2300      	movs	r3, #0
 80056aa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80056ae:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80056b2:	460b      	mov	r3, r1
 80056b4:	4313      	orrs	r3, r2
 80056b6:	f000 8089 	beq.w	80057cc <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80056ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80056c0:	2b28      	cmp	r3, #40	@ 0x28
 80056c2:	d86b      	bhi.n	800579c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80056c4:	a201      	add	r2, pc, #4	@ (adr r2, 80056cc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80056c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ca:	bf00      	nop
 80056cc:	080057a5 	.word	0x080057a5
 80056d0:	0800579d 	.word	0x0800579d
 80056d4:	0800579d 	.word	0x0800579d
 80056d8:	0800579d 	.word	0x0800579d
 80056dc:	0800579d 	.word	0x0800579d
 80056e0:	0800579d 	.word	0x0800579d
 80056e4:	0800579d 	.word	0x0800579d
 80056e8:	0800579d 	.word	0x0800579d
 80056ec:	08005771 	.word	0x08005771
 80056f0:	0800579d 	.word	0x0800579d
 80056f4:	0800579d 	.word	0x0800579d
 80056f8:	0800579d 	.word	0x0800579d
 80056fc:	0800579d 	.word	0x0800579d
 8005700:	0800579d 	.word	0x0800579d
 8005704:	0800579d 	.word	0x0800579d
 8005708:	0800579d 	.word	0x0800579d
 800570c:	08005787 	.word	0x08005787
 8005710:	0800579d 	.word	0x0800579d
 8005714:	0800579d 	.word	0x0800579d
 8005718:	0800579d 	.word	0x0800579d
 800571c:	0800579d 	.word	0x0800579d
 8005720:	0800579d 	.word	0x0800579d
 8005724:	0800579d 	.word	0x0800579d
 8005728:	0800579d 	.word	0x0800579d
 800572c:	080057a5 	.word	0x080057a5
 8005730:	0800579d 	.word	0x0800579d
 8005734:	0800579d 	.word	0x0800579d
 8005738:	0800579d 	.word	0x0800579d
 800573c:	0800579d 	.word	0x0800579d
 8005740:	0800579d 	.word	0x0800579d
 8005744:	0800579d 	.word	0x0800579d
 8005748:	0800579d 	.word	0x0800579d
 800574c:	080057a5 	.word	0x080057a5
 8005750:	0800579d 	.word	0x0800579d
 8005754:	0800579d 	.word	0x0800579d
 8005758:	0800579d 	.word	0x0800579d
 800575c:	0800579d 	.word	0x0800579d
 8005760:	0800579d 	.word	0x0800579d
 8005764:	0800579d 	.word	0x0800579d
 8005768:	0800579d 	.word	0x0800579d
 800576c:	080057a5 	.word	0x080057a5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005774:	3308      	adds	r3, #8
 8005776:	2101      	movs	r1, #1
 8005778:	4618      	mov	r0, r3
 800577a:	f000 ffc3 	bl	8006704 <RCCEx_PLL2_Config>
 800577e:	4603      	mov	r3, r0
 8005780:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005784:	e00f      	b.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800578a:	3328      	adds	r3, #40	@ 0x28
 800578c:	2101      	movs	r1, #1
 800578e:	4618      	mov	r0, r3
 8005790:	f001 f86a 	bl	8006868 <RCCEx_PLL3_Config>
 8005794:	4603      	mov	r3, r0
 8005796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800579a:	e004      	b.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800579c:	2301      	movs	r3, #1
 800579e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057a2:	e000      	b.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80057a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d10a      	bne.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80057ae:	4bbf      	ldr	r3, [pc, #764]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80057b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057b2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80057b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80057bc:	4abb      	ldr	r2, [pc, #748]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80057be:	430b      	orrs	r3, r1
 80057c0:	6553      	str	r3, [r2, #84]	@ 0x54
 80057c2:	e003      	b.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80057cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057d4:	f002 0302 	and.w	r3, r2, #2
 80057d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80057dc:	2300      	movs	r3, #0
 80057de:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80057e2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80057e6:	460b      	mov	r3, r1
 80057e8:	4313      	orrs	r3, r2
 80057ea:	d041      	beq.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80057ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80057f2:	2b05      	cmp	r3, #5
 80057f4:	d824      	bhi.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80057f6:	a201      	add	r2, pc, #4	@ (adr r2, 80057fc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80057f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057fc:	08005849 	.word	0x08005849
 8005800:	08005815 	.word	0x08005815
 8005804:	0800582b 	.word	0x0800582b
 8005808:	08005849 	.word	0x08005849
 800580c:	08005849 	.word	0x08005849
 8005810:	08005849 	.word	0x08005849
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005814:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005818:	3308      	adds	r3, #8
 800581a:	2101      	movs	r1, #1
 800581c:	4618      	mov	r0, r3
 800581e:	f000 ff71 	bl	8006704 <RCCEx_PLL2_Config>
 8005822:	4603      	mov	r3, r0
 8005824:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005828:	e00f      	b.n	800584a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800582a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800582e:	3328      	adds	r3, #40	@ 0x28
 8005830:	2101      	movs	r1, #1
 8005832:	4618      	mov	r0, r3
 8005834:	f001 f818 	bl	8006868 <RCCEx_PLL3_Config>
 8005838:	4603      	mov	r3, r0
 800583a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800583e:	e004      	b.n	800584a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005840:	2301      	movs	r3, #1
 8005842:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005846:	e000      	b.n	800584a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005848:	bf00      	nop
    }

    if (ret == HAL_OK)
 800584a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800584e:	2b00      	cmp	r3, #0
 8005850:	d10a      	bne.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005852:	4b96      	ldr	r3, [pc, #600]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005854:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005856:	f023 0107 	bic.w	r1, r3, #7
 800585a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800585e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005860:	4a92      	ldr	r2, [pc, #584]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005862:	430b      	orrs	r3, r1
 8005864:	6553      	str	r3, [r2, #84]	@ 0x54
 8005866:	e003      	b.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005868:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800586c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005870:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005878:	f002 0304 	and.w	r3, r2, #4
 800587c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005880:	2300      	movs	r3, #0
 8005882:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005886:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800588a:	460b      	mov	r3, r1
 800588c:	4313      	orrs	r3, r2
 800588e:	d044      	beq.n	800591a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005894:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005898:	2b05      	cmp	r3, #5
 800589a:	d825      	bhi.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800589c:	a201      	add	r2, pc, #4	@ (adr r2, 80058a4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800589e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058a2:	bf00      	nop
 80058a4:	080058f1 	.word	0x080058f1
 80058a8:	080058bd 	.word	0x080058bd
 80058ac:	080058d3 	.word	0x080058d3
 80058b0:	080058f1 	.word	0x080058f1
 80058b4:	080058f1 	.word	0x080058f1
 80058b8:	080058f1 	.word	0x080058f1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80058bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058c0:	3308      	adds	r3, #8
 80058c2:	2101      	movs	r1, #1
 80058c4:	4618      	mov	r0, r3
 80058c6:	f000 ff1d 	bl	8006704 <RCCEx_PLL2_Config>
 80058ca:	4603      	mov	r3, r0
 80058cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80058d0:	e00f      	b.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80058d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058d6:	3328      	adds	r3, #40	@ 0x28
 80058d8:	2101      	movs	r1, #1
 80058da:	4618      	mov	r0, r3
 80058dc:	f000 ffc4 	bl	8006868 <RCCEx_PLL3_Config>
 80058e0:	4603      	mov	r3, r0
 80058e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80058e6:	e004      	b.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058e8:	2301      	movs	r3, #1
 80058ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058ee:	e000      	b.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80058f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d10b      	bne.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80058fa:	4b6c      	ldr	r3, [pc, #432]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80058fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058fe:	f023 0107 	bic.w	r1, r3, #7
 8005902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005906:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800590a:	4a68      	ldr	r2, [pc, #416]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800590c:	430b      	orrs	r3, r1
 800590e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005910:	e003      	b.n	800591a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005912:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005916:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800591a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800591e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005922:	f002 0320 	and.w	r3, r2, #32
 8005926:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800592a:	2300      	movs	r3, #0
 800592c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005930:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005934:	460b      	mov	r3, r1
 8005936:	4313      	orrs	r3, r2
 8005938:	d055      	beq.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800593a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800593e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005942:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005946:	d033      	beq.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005948:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800594c:	d82c      	bhi.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800594e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005952:	d02f      	beq.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005954:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005958:	d826      	bhi.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800595a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800595e:	d02b      	beq.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005960:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005964:	d820      	bhi.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005966:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800596a:	d012      	beq.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800596c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005970:	d81a      	bhi.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005972:	2b00      	cmp	r3, #0
 8005974:	d022      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005976:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800597a:	d115      	bne.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800597c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005980:	3308      	adds	r3, #8
 8005982:	2100      	movs	r1, #0
 8005984:	4618      	mov	r0, r3
 8005986:	f000 febd 	bl	8006704 <RCCEx_PLL2_Config>
 800598a:	4603      	mov	r3, r0
 800598c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005990:	e015      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005992:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005996:	3328      	adds	r3, #40	@ 0x28
 8005998:	2102      	movs	r1, #2
 800599a:	4618      	mov	r0, r3
 800599c:	f000 ff64 	bl	8006868 <RCCEx_PLL3_Config>
 80059a0:	4603      	mov	r3, r0
 80059a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80059a6:	e00a      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059ae:	e006      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80059b0:	bf00      	nop
 80059b2:	e004      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80059b4:	bf00      	nop
 80059b6:	e002      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80059b8:	bf00      	nop
 80059ba:	e000      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80059bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d10b      	bne.n	80059de <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80059c6:	4b39      	ldr	r3, [pc, #228]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80059c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059ca:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80059ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059d6:	4a35      	ldr	r2, [pc, #212]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80059d8:	430b      	orrs	r3, r1
 80059da:	6553      	str	r3, [r2, #84]	@ 0x54
 80059dc:	e003      	b.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80059e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ee:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80059f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80059f6:	2300      	movs	r3, #0
 80059f8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80059fc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005a00:	460b      	mov	r3, r1
 8005a02:	4313      	orrs	r3, r2
 8005a04:	d058      	beq.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005a06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a0e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005a12:	d033      	beq.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005a14:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005a18:	d82c      	bhi.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005a1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a1e:	d02f      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005a20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a24:	d826      	bhi.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005a26:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a2a:	d02b      	beq.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005a2c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a30:	d820      	bhi.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005a32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a36:	d012      	beq.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005a38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a3c:	d81a      	bhi.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d022      	beq.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005a42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a46:	d115      	bne.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005a48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a4c:	3308      	adds	r3, #8
 8005a4e:	2100      	movs	r1, #0
 8005a50:	4618      	mov	r0, r3
 8005a52:	f000 fe57 	bl	8006704 <RCCEx_PLL2_Config>
 8005a56:	4603      	mov	r3, r0
 8005a58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005a5c:	e015      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a62:	3328      	adds	r3, #40	@ 0x28
 8005a64:	2102      	movs	r1, #2
 8005a66:	4618      	mov	r0, r3
 8005a68:	f000 fefe 	bl	8006868 <RCCEx_PLL3_Config>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005a72:	e00a      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a7a:	e006      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005a7c:	bf00      	nop
 8005a7e:	e004      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005a80:	bf00      	nop
 8005a82:	e002      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005a84:	bf00      	nop
 8005a86:	e000      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005a88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d10e      	bne.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005a92:	4b06      	ldr	r3, [pc, #24]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a96:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005aa2:	4a02      	ldr	r2, [pc, #8]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005aa4:	430b      	orrs	r3, r1
 8005aa6:	6593      	str	r3, [r2, #88]	@ 0x58
 8005aa8:	e006      	b.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005aaa:	bf00      	nop
 8005aac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ab0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ab4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005ab8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005ac4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ac8:	2300      	movs	r3, #0
 8005aca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005ace:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005ad2:	460b      	mov	r3, r1
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	d055      	beq.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005ad8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005adc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005ae0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005ae4:	d033      	beq.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005ae6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005aea:	d82c      	bhi.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005aec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005af0:	d02f      	beq.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005af2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005af6:	d826      	bhi.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005af8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005afc:	d02b      	beq.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005afe:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005b02:	d820      	bhi.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005b04:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b08:	d012      	beq.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005b0a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b0e:	d81a      	bhi.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d022      	beq.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005b14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b18:	d115      	bne.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b1e:	3308      	adds	r3, #8
 8005b20:	2100      	movs	r1, #0
 8005b22:	4618      	mov	r0, r3
 8005b24:	f000 fdee 	bl	8006704 <RCCEx_PLL2_Config>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005b2e:	e015      	b.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005b30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b34:	3328      	adds	r3, #40	@ 0x28
 8005b36:	2102      	movs	r1, #2
 8005b38:	4618      	mov	r0, r3
 8005b3a:	f000 fe95 	bl	8006868 <RCCEx_PLL3_Config>
 8005b3e:	4603      	mov	r3, r0
 8005b40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005b44:	e00a      	b.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b46:	2301      	movs	r3, #1
 8005b48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b4c:	e006      	b.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005b4e:	bf00      	nop
 8005b50:	e004      	b.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005b52:	bf00      	nop
 8005b54:	e002      	b.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005b56:	bf00      	nop
 8005b58:	e000      	b.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005b5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d10b      	bne.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005b64:	4ba1      	ldr	r3, [pc, #644]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b68:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005b6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b70:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005b74:	4a9d      	ldr	r2, [pc, #628]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b76:	430b      	orrs	r3, r1
 8005b78:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b7a:	e003      	b.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005b84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b8c:	f002 0308 	and.w	r3, r2, #8
 8005b90:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005b94:	2300      	movs	r3, #0
 8005b96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005b9a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005b9e:	460b      	mov	r3, r1
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	d01e      	beq.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005ba4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ba8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bb0:	d10c      	bne.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005bb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bb6:	3328      	adds	r3, #40	@ 0x28
 8005bb8:	2102      	movs	r1, #2
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f000 fe54 	bl	8006868 <RCCEx_PLL3_Config>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d002      	beq.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005bcc:	4b87      	ldr	r3, [pc, #540]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bd0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005bd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bdc:	4a83      	ldr	r2, [pc, #524]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bde:	430b      	orrs	r3, r1
 8005be0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bea:	f002 0310 	and.w	r3, r2, #16
 8005bee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005bf8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	d01e      	beq.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005c02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c06:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c0e:	d10c      	bne.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005c10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c14:	3328      	adds	r3, #40	@ 0x28
 8005c16:	2102      	movs	r1, #2
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f000 fe25 	bl	8006868 <RCCEx_PLL3_Config>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d002      	beq.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005c2a:	4b70      	ldr	r3, [pc, #448]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c2e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c36:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c3a:	4a6c      	ldr	r2, [pc, #432]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c3c:	430b      	orrs	r3, r1
 8005c3e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c48:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005c4c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005c50:	2300      	movs	r3, #0
 8005c52:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005c56:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005c5a:	460b      	mov	r3, r1
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	d03e      	beq.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005c60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c64:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005c68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c6c:	d022      	beq.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005c6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c72:	d81b      	bhi.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d003      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005c78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c7c:	d00b      	beq.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005c7e:	e015      	b.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c84:	3308      	adds	r3, #8
 8005c86:	2100      	movs	r1, #0
 8005c88:	4618      	mov	r0, r3
 8005c8a:	f000 fd3b 	bl	8006704 <RCCEx_PLL2_Config>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005c94:	e00f      	b.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c9a:	3328      	adds	r3, #40	@ 0x28
 8005c9c:	2102      	movs	r1, #2
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f000 fde2 	bl	8006868 <RCCEx_PLL3_Config>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005caa:	e004      	b.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005cac:	2301      	movs	r3, #1
 8005cae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cb2:	e000      	b.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005cb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d10b      	bne.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005cbe:	4b4b      	ldr	r3, [pc, #300]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cc2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cca:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005cce:	4a47      	ldr	r2, [pc, #284]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005cd0:	430b      	orrs	r3, r1
 8005cd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8005cd4:	e003      	b.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005cde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005cea:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005cec:	2300      	movs	r3, #0
 8005cee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005cf0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005cf4:	460b      	mov	r3, r1
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	d03b      	beq.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005cfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d02:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d06:	d01f      	beq.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005d08:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d0c:	d818      	bhi.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005d0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d12:	d003      	beq.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005d14:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d18:	d007      	beq.n	8005d2a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005d1a:	e011      	b.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d1c:	4b33      	ldr	r3, [pc, #204]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d20:	4a32      	ldr	r2, [pc, #200]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005d28:	e00f      	b.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005d2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d2e:	3328      	adds	r3, #40	@ 0x28
 8005d30:	2101      	movs	r1, #1
 8005d32:	4618      	mov	r0, r3
 8005d34:	f000 fd98 	bl	8006868 <RCCEx_PLL3_Config>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005d3e:	e004      	b.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d40:	2301      	movs	r3, #1
 8005d42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d46:	e000      	b.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005d48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d10b      	bne.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005d52:	4b26      	ldr	r3, [pc, #152]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d56:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d62:	4a22      	ldr	r2, [pc, #136]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d64:	430b      	orrs	r3, r1
 8005d66:	6553      	str	r3, [r2, #84]	@ 0x54
 8005d68:	e003      	b.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d7a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005d7e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005d80:	2300      	movs	r3, #0
 8005d82:	677b      	str	r3, [r7, #116]	@ 0x74
 8005d84:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005d88:	460b      	mov	r3, r1
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	d034      	beq.n	8005df8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d003      	beq.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005d98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d9c:	d007      	beq.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005d9e:	e011      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005da0:	4b12      	ldr	r3, [pc, #72]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da4:	4a11      	ldr	r2, [pc, #68]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005da6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005daa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005dac:	e00e      	b.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005db2:	3308      	adds	r3, #8
 8005db4:	2102      	movs	r1, #2
 8005db6:	4618      	mov	r0, r3
 8005db8:	f000 fca4 	bl	8006704 <RCCEx_PLL2_Config>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005dc2:	e003      	b.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005dca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d10d      	bne.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005dd4:	4b05      	ldr	r3, [pc, #20]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005dd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dd8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005ddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005de0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005de2:	4a02      	ldr	r2, [pc, #8]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005de4:	430b      	orrs	r3, r1
 8005de6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005de8:	e006      	b.n	8005df8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005dea:	bf00      	nop
 8005dec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005df0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005df4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005df8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e00:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005e04:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e06:	2300      	movs	r3, #0
 8005e08:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e0a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005e0e:	460b      	mov	r3, r1
 8005e10:	4313      	orrs	r3, r2
 8005e12:	d00c      	beq.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005e14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e18:	3328      	adds	r3, #40	@ 0x28
 8005e1a:	2102      	movs	r1, #2
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f000 fd23 	bl	8006868 <RCCEx_PLL3_Config>
 8005e22:	4603      	mov	r3, r0
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d002      	beq.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e36:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005e3a:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005e40:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005e44:	460b      	mov	r3, r1
 8005e46:	4313      	orrs	r3, r2
 8005e48:	d038      	beq.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005e4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e52:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e56:	d018      	beq.n	8005e8a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005e58:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e5c:	d811      	bhi.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005e5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e62:	d014      	beq.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005e64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e68:	d80b      	bhi.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d011      	beq.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005e6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e72:	d106      	bne.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e74:	4bc3      	ldr	r3, [pc, #780]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e78:	4ac2      	ldr	r2, [pc, #776]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005e80:	e008      	b.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e82:	2301      	movs	r3, #1
 8005e84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e88:	e004      	b.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005e8a:	bf00      	nop
 8005e8c:	e002      	b.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005e8e:	bf00      	nop
 8005e90:	e000      	b.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005e92:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d10b      	bne.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005e9c:	4bb9      	ldr	r3, [pc, #740]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ea0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005ea4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ea8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005eac:	4ab5      	ldr	r2, [pc, #724]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005eae:	430b      	orrs	r3, r1
 8005eb0:	6553      	str	r3, [r2, #84]	@ 0x54
 8005eb2:	e003      	b.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005eb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005eb8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005ebc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005ec8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005eca:	2300      	movs	r3, #0
 8005ecc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ece:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005ed2:	460b      	mov	r3, r1
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	d009      	beq.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005ed8:	4baa      	ldr	r3, [pc, #680]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005eda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005edc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005ee0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ee4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ee6:	4aa7      	ldr	r2, [pc, #668]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ee8:	430b      	orrs	r3, r1
 8005eea:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005eec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005ef8:	653b      	str	r3, [r7, #80]	@ 0x50
 8005efa:	2300      	movs	r3, #0
 8005efc:	657b      	str	r3, [r7, #84]	@ 0x54
 8005efe:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005f02:	460b      	mov	r3, r1
 8005f04:	4313      	orrs	r3, r2
 8005f06:	d00a      	beq.n	8005f1e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005f08:	4b9e      	ldr	r3, [pc, #632]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f0a:	691b      	ldr	r3, [r3, #16]
 8005f0c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005f10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f14:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005f18:	4a9a      	ldr	r2, [pc, #616]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f1a:	430b      	orrs	r3, r1
 8005f1c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005f1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f26:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005f2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f30:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005f34:	460b      	mov	r3, r1
 8005f36:	4313      	orrs	r3, r2
 8005f38:	d009      	beq.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005f3a:	4b92      	ldr	r3, [pc, #584]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f3e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f48:	4a8e      	ldr	r2, [pc, #568]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f4a:	430b      	orrs	r3, r1
 8005f4c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f56:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005f5a:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f60:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005f64:	460b      	mov	r3, r1
 8005f66:	4313      	orrs	r3, r2
 8005f68:	d00e      	beq.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005f6a:	4b86      	ldr	r3, [pc, #536]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f6c:	691b      	ldr	r3, [r3, #16]
 8005f6e:	4a85      	ldr	r2, [pc, #532]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f70:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005f74:	6113      	str	r3, [r2, #16]
 8005f76:	4b83      	ldr	r3, [pc, #524]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f78:	6919      	ldr	r1, [r3, #16]
 8005f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f7e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005f82:	4a80      	ldr	r2, [pc, #512]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f84:	430b      	orrs	r3, r1
 8005f86:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f90:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005f94:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f96:	2300      	movs	r3, #0
 8005f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f9a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005f9e:	460b      	mov	r3, r1
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	d009      	beq.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005fa4:	4b77      	ldr	r3, [pc, #476]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fa6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fa8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fb2:	4a74      	ldr	r2, [pc, #464]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fb4:	430b      	orrs	r3, r1
 8005fb6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005fb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005fc4:	633b      	str	r3, [r7, #48]	@ 0x30
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fca:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005fce:	460b      	mov	r3, r1
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	d00a      	beq.n	8005fea <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005fd4:	4b6b      	ldr	r3, [pc, #428]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fd8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005fdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fe0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fe4:	4a67      	ldr	r2, [pc, #412]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fe6:	430b      	orrs	r3, r1
 8005fe8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff2:	2100      	movs	r1, #0
 8005ff4:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005ff6:	f003 0301 	and.w	r3, r3, #1
 8005ffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ffc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006000:	460b      	mov	r3, r1
 8006002:	4313      	orrs	r3, r2
 8006004:	d011      	beq.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800600a:	3308      	adds	r3, #8
 800600c:	2100      	movs	r1, #0
 800600e:	4618      	mov	r0, r3
 8006010:	f000 fb78 	bl	8006704 <RCCEx_PLL2_Config>
 8006014:	4603      	mov	r3, r0
 8006016:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800601a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800601e:	2b00      	cmp	r3, #0
 8006020:	d003      	beq.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006022:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006026:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800602a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800602e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006032:	2100      	movs	r1, #0
 8006034:	6239      	str	r1, [r7, #32]
 8006036:	f003 0302 	and.w	r3, r3, #2
 800603a:	627b      	str	r3, [r7, #36]	@ 0x24
 800603c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006040:	460b      	mov	r3, r1
 8006042:	4313      	orrs	r3, r2
 8006044:	d011      	beq.n	800606a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800604a:	3308      	adds	r3, #8
 800604c:	2101      	movs	r1, #1
 800604e:	4618      	mov	r0, r3
 8006050:	f000 fb58 	bl	8006704 <RCCEx_PLL2_Config>
 8006054:	4603      	mov	r3, r0
 8006056:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800605a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800605e:	2b00      	cmp	r3, #0
 8006060:	d003      	beq.n	800606a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006062:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006066:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800606a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800606e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006072:	2100      	movs	r1, #0
 8006074:	61b9      	str	r1, [r7, #24]
 8006076:	f003 0304 	and.w	r3, r3, #4
 800607a:	61fb      	str	r3, [r7, #28]
 800607c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006080:	460b      	mov	r3, r1
 8006082:	4313      	orrs	r3, r2
 8006084:	d011      	beq.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800608a:	3308      	adds	r3, #8
 800608c:	2102      	movs	r1, #2
 800608e:	4618      	mov	r0, r3
 8006090:	f000 fb38 	bl	8006704 <RCCEx_PLL2_Config>
 8006094:	4603      	mov	r3, r0
 8006096:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800609a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d003      	beq.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80060aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b2:	2100      	movs	r1, #0
 80060b4:	6139      	str	r1, [r7, #16]
 80060b6:	f003 0308 	and.w	r3, r3, #8
 80060ba:	617b      	str	r3, [r7, #20]
 80060bc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80060c0:	460b      	mov	r3, r1
 80060c2:	4313      	orrs	r3, r2
 80060c4:	d011      	beq.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80060c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ca:	3328      	adds	r3, #40	@ 0x28
 80060cc:	2100      	movs	r1, #0
 80060ce:	4618      	mov	r0, r3
 80060d0:	f000 fbca 	bl	8006868 <RCCEx_PLL3_Config>
 80060d4:	4603      	mov	r3, r0
 80060d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80060da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d003      	beq.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80060ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f2:	2100      	movs	r1, #0
 80060f4:	60b9      	str	r1, [r7, #8]
 80060f6:	f003 0310 	and.w	r3, r3, #16
 80060fa:	60fb      	str	r3, [r7, #12]
 80060fc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006100:	460b      	mov	r3, r1
 8006102:	4313      	orrs	r3, r2
 8006104:	d011      	beq.n	800612a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800610a:	3328      	adds	r3, #40	@ 0x28
 800610c:	2101      	movs	r1, #1
 800610e:	4618      	mov	r0, r3
 8006110:	f000 fbaa 	bl	8006868 <RCCEx_PLL3_Config>
 8006114:	4603      	mov	r3, r0
 8006116:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800611a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800611e:	2b00      	cmp	r3, #0
 8006120:	d003      	beq.n	800612a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006122:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006126:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800612a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800612e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006132:	2100      	movs	r1, #0
 8006134:	6039      	str	r1, [r7, #0]
 8006136:	f003 0320 	and.w	r3, r3, #32
 800613a:	607b      	str	r3, [r7, #4]
 800613c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006140:	460b      	mov	r3, r1
 8006142:	4313      	orrs	r3, r2
 8006144:	d011      	beq.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800614a:	3328      	adds	r3, #40	@ 0x28
 800614c:	2102      	movs	r1, #2
 800614e:	4618      	mov	r0, r3
 8006150:	f000 fb8a 	bl	8006868 <RCCEx_PLL3_Config>
 8006154:	4603      	mov	r3, r0
 8006156:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800615a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800615e:	2b00      	cmp	r3, #0
 8006160:	d003      	beq.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006162:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006166:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800616a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800616e:	2b00      	cmp	r3, #0
 8006170:	d101      	bne.n	8006176 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006172:	2300      	movs	r3, #0
 8006174:	e000      	b.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006176:	2301      	movs	r3, #1
}
 8006178:	4618      	mov	r0, r3
 800617a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800617e:	46bd      	mov	sp, r7
 8006180:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006184:	58024400 	.word	0x58024400

08006188 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800618c:	f7fe fd96 	bl	8004cbc <HAL_RCC_GetHCLKFreq>
 8006190:	4602      	mov	r2, r0
 8006192:	4b06      	ldr	r3, [pc, #24]	@ (80061ac <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006194:	6a1b      	ldr	r3, [r3, #32]
 8006196:	091b      	lsrs	r3, r3, #4
 8006198:	f003 0307 	and.w	r3, r3, #7
 800619c:	4904      	ldr	r1, [pc, #16]	@ (80061b0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800619e:	5ccb      	ldrb	r3, [r1, r3]
 80061a0:	f003 031f 	and.w	r3, r3, #31
 80061a4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	bd80      	pop	{r7, pc}
 80061ac:	58024400 	.word	0x58024400
 80061b0:	0800bdd4 	.word	0x0800bdd4

080061b4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b089      	sub	sp, #36	@ 0x24
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80061bc:	4ba1      	ldr	r3, [pc, #644]	@ (8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061c0:	f003 0303 	and.w	r3, r3, #3
 80061c4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80061c6:	4b9f      	ldr	r3, [pc, #636]	@ (8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ca:	0b1b      	lsrs	r3, r3, #12
 80061cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061d0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80061d2:	4b9c      	ldr	r3, [pc, #624]	@ (8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061d6:	091b      	lsrs	r3, r3, #4
 80061d8:	f003 0301 	and.w	r3, r3, #1
 80061dc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80061de:	4b99      	ldr	r3, [pc, #612]	@ (8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061e2:	08db      	lsrs	r3, r3, #3
 80061e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80061e8:	693a      	ldr	r2, [r7, #16]
 80061ea:	fb02 f303 	mul.w	r3, r2, r3
 80061ee:	ee07 3a90 	vmov	s15, r3
 80061f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061f6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	f000 8111 	beq.w	8006424 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006202:	69bb      	ldr	r3, [r7, #24]
 8006204:	2b02      	cmp	r3, #2
 8006206:	f000 8083 	beq.w	8006310 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800620a:	69bb      	ldr	r3, [r7, #24]
 800620c:	2b02      	cmp	r3, #2
 800620e:	f200 80a1 	bhi.w	8006354 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006212:	69bb      	ldr	r3, [r7, #24]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d003      	beq.n	8006220 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006218:	69bb      	ldr	r3, [r7, #24]
 800621a:	2b01      	cmp	r3, #1
 800621c:	d056      	beq.n	80062cc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800621e:	e099      	b.n	8006354 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006220:	4b88      	ldr	r3, [pc, #544]	@ (8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f003 0320 	and.w	r3, r3, #32
 8006228:	2b00      	cmp	r3, #0
 800622a:	d02d      	beq.n	8006288 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800622c:	4b85      	ldr	r3, [pc, #532]	@ (8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	08db      	lsrs	r3, r3, #3
 8006232:	f003 0303 	and.w	r3, r3, #3
 8006236:	4a84      	ldr	r2, [pc, #528]	@ (8006448 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006238:	fa22 f303 	lsr.w	r3, r2, r3
 800623c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	ee07 3a90 	vmov	s15, r3
 8006244:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	ee07 3a90 	vmov	s15, r3
 800624e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006252:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006256:	4b7b      	ldr	r3, [pc, #492]	@ (8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800625a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800625e:	ee07 3a90 	vmov	s15, r3
 8006262:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006266:	ed97 6a03 	vldr	s12, [r7, #12]
 800626a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800644c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800626e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006272:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006276:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800627a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800627e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006282:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006286:	e087      	b.n	8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	ee07 3a90 	vmov	s15, r3
 800628e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006292:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006450 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006296:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800629a:	4b6a      	ldr	r3, [pc, #424]	@ (8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800629c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800629e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062a2:	ee07 3a90 	vmov	s15, r3
 80062a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80062ae:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800644c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80062b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80062ca:	e065      	b.n	8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	ee07 3a90 	vmov	s15, r3
 80062d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062d6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006454 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80062da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062de:	4b59      	ldr	r3, [pc, #356]	@ (8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062e6:	ee07 3a90 	vmov	s15, r3
 80062ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80062f2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800644c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80062f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006302:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006306:	ee67 7a27 	vmul.f32	s15, s14, s15
 800630a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800630e:	e043      	b.n	8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	ee07 3a90 	vmov	s15, r3
 8006316:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800631a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006458 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800631e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006322:	4b48      	ldr	r3, [pc, #288]	@ (8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006326:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800632a:	ee07 3a90 	vmov	s15, r3
 800632e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006332:	ed97 6a03 	vldr	s12, [r7, #12]
 8006336:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800644c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800633a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800633e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006342:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006346:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800634a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800634e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006352:	e021      	b.n	8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	ee07 3a90 	vmov	s15, r3
 800635a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800635e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006454 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006362:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006366:	4b37      	ldr	r3, [pc, #220]	@ (8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800636a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800636e:	ee07 3a90 	vmov	s15, r3
 8006372:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006376:	ed97 6a03 	vldr	s12, [r7, #12]
 800637a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800644c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800637e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006382:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006386:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800638a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800638e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006392:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006396:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006398:	4b2a      	ldr	r3, [pc, #168]	@ (8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800639a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800639c:	0a5b      	lsrs	r3, r3, #9
 800639e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063a2:	ee07 3a90 	vmov	s15, r3
 80063a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063ae:	ee37 7a87 	vadd.f32	s14, s15, s14
 80063b2:	edd7 6a07 	vldr	s13, [r7, #28]
 80063b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063be:	ee17 2a90 	vmov	r2, s15
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80063c6:	4b1f      	ldr	r3, [pc, #124]	@ (8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80063c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063ca:	0c1b      	lsrs	r3, r3, #16
 80063cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063d0:	ee07 3a90 	vmov	s15, r3
 80063d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063dc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80063e0:	edd7 6a07 	vldr	s13, [r7, #28]
 80063e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063ec:	ee17 2a90 	vmov	r2, s15
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80063f4:	4b13      	ldr	r3, [pc, #76]	@ (8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80063f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063f8:	0e1b      	lsrs	r3, r3, #24
 80063fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063fe:	ee07 3a90 	vmov	s15, r3
 8006402:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006406:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800640a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800640e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006412:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006416:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800641a:	ee17 2a90 	vmov	r2, s15
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006422:	e008      	b.n	8006436 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2200      	movs	r2, #0
 800642e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	609a      	str	r2, [r3, #8]
}
 8006436:	bf00      	nop
 8006438:	3724      	adds	r7, #36	@ 0x24
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr
 8006442:	bf00      	nop
 8006444:	58024400 	.word	0x58024400
 8006448:	03d09000 	.word	0x03d09000
 800644c:	46000000 	.word	0x46000000
 8006450:	4c742400 	.word	0x4c742400
 8006454:	4a742400 	.word	0x4a742400
 8006458:	4af42400 	.word	0x4af42400

0800645c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800645c:	b480      	push	{r7}
 800645e:	b089      	sub	sp, #36	@ 0x24
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006464:	4ba1      	ldr	r3, [pc, #644]	@ (80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006468:	f003 0303 	and.w	r3, r3, #3
 800646c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800646e:	4b9f      	ldr	r3, [pc, #636]	@ (80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006472:	0d1b      	lsrs	r3, r3, #20
 8006474:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006478:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800647a:	4b9c      	ldr	r3, [pc, #624]	@ (80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800647c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800647e:	0a1b      	lsrs	r3, r3, #8
 8006480:	f003 0301 	and.w	r3, r3, #1
 8006484:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006486:	4b99      	ldr	r3, [pc, #612]	@ (80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800648a:	08db      	lsrs	r3, r3, #3
 800648c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006490:	693a      	ldr	r2, [r7, #16]
 8006492:	fb02 f303 	mul.w	r3, r2, r3
 8006496:	ee07 3a90 	vmov	s15, r3
 800649a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800649e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	f000 8111 	beq.w	80066cc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80064aa:	69bb      	ldr	r3, [r7, #24]
 80064ac:	2b02      	cmp	r3, #2
 80064ae:	f000 8083 	beq.w	80065b8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80064b2:	69bb      	ldr	r3, [r7, #24]
 80064b4:	2b02      	cmp	r3, #2
 80064b6:	f200 80a1 	bhi.w	80065fc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80064ba:	69bb      	ldr	r3, [r7, #24]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d003      	beq.n	80064c8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80064c0:	69bb      	ldr	r3, [r7, #24]
 80064c2:	2b01      	cmp	r3, #1
 80064c4:	d056      	beq.n	8006574 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80064c6:	e099      	b.n	80065fc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80064c8:	4b88      	ldr	r3, [pc, #544]	@ (80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f003 0320 	and.w	r3, r3, #32
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d02d      	beq.n	8006530 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80064d4:	4b85      	ldr	r3, [pc, #532]	@ (80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	08db      	lsrs	r3, r3, #3
 80064da:	f003 0303 	and.w	r3, r3, #3
 80064de:	4a84      	ldr	r2, [pc, #528]	@ (80066f0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80064e0:	fa22 f303 	lsr.w	r3, r2, r3
 80064e4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	ee07 3a90 	vmov	s15, r3
 80064ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	ee07 3a90 	vmov	s15, r3
 80064f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064fe:	4b7b      	ldr	r3, [pc, #492]	@ (80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006502:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006506:	ee07 3a90 	vmov	s15, r3
 800650a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800650e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006512:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80066f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006516:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800651a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800651e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006522:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006526:	ee67 7a27 	vmul.f32	s15, s14, s15
 800652a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800652e:	e087      	b.n	8006640 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	ee07 3a90 	vmov	s15, r3
 8006536:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800653a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80066f8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800653e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006542:	4b6a      	ldr	r3, [pc, #424]	@ (80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006546:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800654a:	ee07 3a90 	vmov	s15, r3
 800654e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006552:	ed97 6a03 	vldr	s12, [r7, #12]
 8006556:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80066f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800655a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800655e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006562:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006566:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800656a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800656e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006572:	e065      	b.n	8006640 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	ee07 3a90 	vmov	s15, r3
 800657a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800657e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80066fc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006582:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006586:	4b59      	ldr	r3, [pc, #356]	@ (80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800658a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800658e:	ee07 3a90 	vmov	s15, r3
 8006592:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006596:	ed97 6a03 	vldr	s12, [r7, #12]
 800659a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80066f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800659e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80065b6:	e043      	b.n	8006640 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	ee07 3a90 	vmov	s15, r3
 80065be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065c2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006700 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80065c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065ca:	4b48      	ldr	r3, [pc, #288]	@ (80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80065cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065d2:	ee07 3a90 	vmov	s15, r3
 80065d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065da:	ed97 6a03 	vldr	s12, [r7, #12]
 80065de:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80066f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80065e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80065fa:	e021      	b.n	8006640 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	ee07 3a90 	vmov	s15, r3
 8006602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006606:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80066fc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800660a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800660e:	4b37      	ldr	r3, [pc, #220]	@ (80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006612:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006616:	ee07 3a90 	vmov	s15, r3
 800661a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800661e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006622:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80066f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006626:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800662a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800662e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006632:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006636:	ee67 7a27 	vmul.f32	s15, s14, s15
 800663a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800663e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006640:	4b2a      	ldr	r3, [pc, #168]	@ (80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006644:	0a5b      	lsrs	r3, r3, #9
 8006646:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800664a:	ee07 3a90 	vmov	s15, r3
 800664e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006652:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006656:	ee37 7a87 	vadd.f32	s14, s15, s14
 800665a:	edd7 6a07 	vldr	s13, [r7, #28]
 800665e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006662:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006666:	ee17 2a90 	vmov	r2, s15
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800666e:	4b1f      	ldr	r3, [pc, #124]	@ (80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006672:	0c1b      	lsrs	r3, r3, #16
 8006674:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006678:	ee07 3a90 	vmov	s15, r3
 800667c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006680:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006684:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006688:	edd7 6a07 	vldr	s13, [r7, #28]
 800668c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006690:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006694:	ee17 2a90 	vmov	r2, s15
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800669c:	4b13      	ldr	r3, [pc, #76]	@ (80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800669e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066a0:	0e1b      	lsrs	r3, r3, #24
 80066a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066a6:	ee07 3a90 	vmov	s15, r3
 80066aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80066b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80066ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066c2:	ee17 2a90 	vmov	r2, s15
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80066ca:	e008      	b.n	80066de <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	609a      	str	r2, [r3, #8]
}
 80066de:	bf00      	nop
 80066e0:	3724      	adds	r7, #36	@ 0x24
 80066e2:	46bd      	mov	sp, r7
 80066e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e8:	4770      	bx	lr
 80066ea:	bf00      	nop
 80066ec:	58024400 	.word	0x58024400
 80066f0:	03d09000 	.word	0x03d09000
 80066f4:	46000000 	.word	0x46000000
 80066f8:	4c742400 	.word	0x4c742400
 80066fc:	4a742400 	.word	0x4a742400
 8006700:	4af42400 	.word	0x4af42400

08006704 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b084      	sub	sp, #16
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800670e:	2300      	movs	r3, #0
 8006710:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006712:	4b53      	ldr	r3, [pc, #332]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 8006714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006716:	f003 0303 	and.w	r3, r3, #3
 800671a:	2b03      	cmp	r3, #3
 800671c:	d101      	bne.n	8006722 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800671e:	2301      	movs	r3, #1
 8006720:	e099      	b.n	8006856 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006722:	4b4f      	ldr	r3, [pc, #316]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a4e      	ldr	r2, [pc, #312]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 8006728:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800672c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800672e:	f7fb fc21 	bl	8001f74 <HAL_GetTick>
 8006732:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006734:	e008      	b.n	8006748 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006736:	f7fb fc1d 	bl	8001f74 <HAL_GetTick>
 800673a:	4602      	mov	r2, r0
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	1ad3      	subs	r3, r2, r3
 8006740:	2b02      	cmp	r3, #2
 8006742:	d901      	bls.n	8006748 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006744:	2303      	movs	r3, #3
 8006746:	e086      	b.n	8006856 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006748:	4b45      	ldr	r3, [pc, #276]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006750:	2b00      	cmp	r3, #0
 8006752:	d1f0      	bne.n	8006736 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006754:	4b42      	ldr	r3, [pc, #264]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 8006756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006758:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	031b      	lsls	r3, r3, #12
 8006762:	493f      	ldr	r1, [pc, #252]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 8006764:	4313      	orrs	r3, r2
 8006766:	628b      	str	r3, [r1, #40]	@ 0x28
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	3b01      	subs	r3, #1
 800676e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	689b      	ldr	r3, [r3, #8]
 8006776:	3b01      	subs	r3, #1
 8006778:	025b      	lsls	r3, r3, #9
 800677a:	b29b      	uxth	r3, r3
 800677c:	431a      	orrs	r2, r3
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	68db      	ldr	r3, [r3, #12]
 8006782:	3b01      	subs	r3, #1
 8006784:	041b      	lsls	r3, r3, #16
 8006786:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800678a:	431a      	orrs	r2, r3
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	691b      	ldr	r3, [r3, #16]
 8006790:	3b01      	subs	r3, #1
 8006792:	061b      	lsls	r3, r3, #24
 8006794:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006798:	4931      	ldr	r1, [pc, #196]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 800679a:	4313      	orrs	r3, r2
 800679c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800679e:	4b30      	ldr	r3, [pc, #192]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 80067a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067a2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	695b      	ldr	r3, [r3, #20]
 80067aa:	492d      	ldr	r1, [pc, #180]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 80067ac:	4313      	orrs	r3, r2
 80067ae:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80067b0:	4b2b      	ldr	r3, [pc, #172]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 80067b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067b4:	f023 0220 	bic.w	r2, r3, #32
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	699b      	ldr	r3, [r3, #24]
 80067bc:	4928      	ldr	r1, [pc, #160]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 80067be:	4313      	orrs	r3, r2
 80067c0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80067c2:	4b27      	ldr	r3, [pc, #156]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 80067c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067c6:	4a26      	ldr	r2, [pc, #152]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 80067c8:	f023 0310 	bic.w	r3, r3, #16
 80067cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80067ce:	4b24      	ldr	r3, [pc, #144]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 80067d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80067d2:	4b24      	ldr	r3, [pc, #144]	@ (8006864 <RCCEx_PLL2_Config+0x160>)
 80067d4:	4013      	ands	r3, r2
 80067d6:	687a      	ldr	r2, [r7, #4]
 80067d8:	69d2      	ldr	r2, [r2, #28]
 80067da:	00d2      	lsls	r2, r2, #3
 80067dc:	4920      	ldr	r1, [pc, #128]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 80067de:	4313      	orrs	r3, r2
 80067e0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80067e2:	4b1f      	ldr	r3, [pc, #124]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 80067e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067e6:	4a1e      	ldr	r2, [pc, #120]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 80067e8:	f043 0310 	orr.w	r3, r3, #16
 80067ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d106      	bne.n	8006802 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80067f4:	4b1a      	ldr	r3, [pc, #104]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 80067f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f8:	4a19      	ldr	r2, [pc, #100]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 80067fa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80067fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006800:	e00f      	b.n	8006822 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	2b01      	cmp	r3, #1
 8006806:	d106      	bne.n	8006816 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006808:	4b15      	ldr	r3, [pc, #84]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 800680a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800680c:	4a14      	ldr	r2, [pc, #80]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 800680e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006812:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006814:	e005      	b.n	8006822 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006816:	4b12      	ldr	r3, [pc, #72]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 8006818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800681a:	4a11      	ldr	r2, [pc, #68]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 800681c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006820:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006822:	4b0f      	ldr	r3, [pc, #60]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4a0e      	ldr	r2, [pc, #56]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 8006828:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800682c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800682e:	f7fb fba1 	bl	8001f74 <HAL_GetTick>
 8006832:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006834:	e008      	b.n	8006848 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006836:	f7fb fb9d 	bl	8001f74 <HAL_GetTick>
 800683a:	4602      	mov	r2, r0
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	1ad3      	subs	r3, r2, r3
 8006840:	2b02      	cmp	r3, #2
 8006842:	d901      	bls.n	8006848 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006844:	2303      	movs	r3, #3
 8006846:	e006      	b.n	8006856 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006848:	4b05      	ldr	r3, [pc, #20]	@ (8006860 <RCCEx_PLL2_Config+0x15c>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006850:	2b00      	cmp	r3, #0
 8006852:	d0f0      	beq.n	8006836 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006854:	7bfb      	ldrb	r3, [r7, #15]
}
 8006856:	4618      	mov	r0, r3
 8006858:	3710      	adds	r7, #16
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}
 800685e:	bf00      	nop
 8006860:	58024400 	.word	0x58024400
 8006864:	ffff0007 	.word	0xffff0007

08006868 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b084      	sub	sp, #16
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
 8006870:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006872:	2300      	movs	r3, #0
 8006874:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006876:	4b53      	ldr	r3, [pc, #332]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 8006878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800687a:	f003 0303 	and.w	r3, r3, #3
 800687e:	2b03      	cmp	r3, #3
 8006880:	d101      	bne.n	8006886 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	e099      	b.n	80069ba <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006886:	4b4f      	ldr	r3, [pc, #316]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a4e      	ldr	r2, [pc, #312]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 800688c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006890:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006892:	f7fb fb6f 	bl	8001f74 <HAL_GetTick>
 8006896:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006898:	e008      	b.n	80068ac <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800689a:	f7fb fb6b 	bl	8001f74 <HAL_GetTick>
 800689e:	4602      	mov	r2, r0
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	1ad3      	subs	r3, r2, r3
 80068a4:	2b02      	cmp	r3, #2
 80068a6:	d901      	bls.n	80068ac <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80068a8:	2303      	movs	r3, #3
 80068aa:	e086      	b.n	80069ba <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80068ac:	4b45      	ldr	r3, [pc, #276]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d1f0      	bne.n	800689a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80068b8:	4b42      	ldr	r3, [pc, #264]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 80068ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068bc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	051b      	lsls	r3, r3, #20
 80068c6:	493f      	ldr	r1, [pc, #252]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 80068c8:	4313      	orrs	r3, r2
 80068ca:	628b      	str	r3, [r1, #40]	@ 0x28
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	3b01      	subs	r3, #1
 80068d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	3b01      	subs	r3, #1
 80068dc:	025b      	lsls	r3, r3, #9
 80068de:	b29b      	uxth	r3, r3
 80068e0:	431a      	orrs	r2, r3
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	68db      	ldr	r3, [r3, #12]
 80068e6:	3b01      	subs	r3, #1
 80068e8:	041b      	lsls	r3, r3, #16
 80068ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80068ee:	431a      	orrs	r2, r3
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	691b      	ldr	r3, [r3, #16]
 80068f4:	3b01      	subs	r3, #1
 80068f6:	061b      	lsls	r3, r3, #24
 80068f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80068fc:	4931      	ldr	r1, [pc, #196]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 80068fe:	4313      	orrs	r3, r2
 8006900:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006902:	4b30      	ldr	r3, [pc, #192]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 8006904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006906:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	695b      	ldr	r3, [r3, #20]
 800690e:	492d      	ldr	r1, [pc, #180]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 8006910:	4313      	orrs	r3, r2
 8006912:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006914:	4b2b      	ldr	r3, [pc, #172]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 8006916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006918:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	699b      	ldr	r3, [r3, #24]
 8006920:	4928      	ldr	r1, [pc, #160]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 8006922:	4313      	orrs	r3, r2
 8006924:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006926:	4b27      	ldr	r3, [pc, #156]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 8006928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800692a:	4a26      	ldr	r2, [pc, #152]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 800692c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006930:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006932:	4b24      	ldr	r3, [pc, #144]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 8006934:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006936:	4b24      	ldr	r3, [pc, #144]	@ (80069c8 <RCCEx_PLL3_Config+0x160>)
 8006938:	4013      	ands	r3, r2
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	69d2      	ldr	r2, [r2, #28]
 800693e:	00d2      	lsls	r2, r2, #3
 8006940:	4920      	ldr	r1, [pc, #128]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 8006942:	4313      	orrs	r3, r2
 8006944:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006946:	4b1f      	ldr	r3, [pc, #124]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 8006948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800694a:	4a1e      	ldr	r2, [pc, #120]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 800694c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006950:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d106      	bne.n	8006966 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006958:	4b1a      	ldr	r3, [pc, #104]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 800695a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800695c:	4a19      	ldr	r2, [pc, #100]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 800695e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006962:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006964:	e00f      	b.n	8006986 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	2b01      	cmp	r3, #1
 800696a:	d106      	bne.n	800697a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800696c:	4b15      	ldr	r3, [pc, #84]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 800696e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006970:	4a14      	ldr	r2, [pc, #80]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 8006972:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006976:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006978:	e005      	b.n	8006986 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800697a:	4b12      	ldr	r3, [pc, #72]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 800697c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800697e:	4a11      	ldr	r2, [pc, #68]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 8006980:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006984:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006986:	4b0f      	ldr	r3, [pc, #60]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4a0e      	ldr	r2, [pc, #56]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 800698c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006990:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006992:	f7fb faef 	bl	8001f74 <HAL_GetTick>
 8006996:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006998:	e008      	b.n	80069ac <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800699a:	f7fb faeb 	bl	8001f74 <HAL_GetTick>
 800699e:	4602      	mov	r2, r0
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	1ad3      	subs	r3, r2, r3
 80069a4:	2b02      	cmp	r3, #2
 80069a6:	d901      	bls.n	80069ac <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80069a8:	2303      	movs	r3, #3
 80069aa:	e006      	b.n	80069ba <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80069ac:	4b05      	ldr	r3, [pc, #20]	@ (80069c4 <RCCEx_PLL3_Config+0x15c>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d0f0      	beq.n	800699a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80069b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3710      	adds	r7, #16
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}
 80069c2:	bf00      	nop
 80069c4:	58024400 	.word	0x58024400
 80069c8:	ffff0007 	.word	0xffff0007

080069cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b082      	sub	sp, #8
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d101      	bne.n	80069de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80069da:	2301      	movs	r3, #1
 80069dc:	e049      	b.n	8006a72 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069e4:	b2db      	uxtb	r3, r3
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d106      	bne.n	80069f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2200      	movs	r2, #0
 80069ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f7fa ff9a 	bl	800192c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2202      	movs	r2, #2
 80069fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681a      	ldr	r2, [r3, #0]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	3304      	adds	r3, #4
 8006a08:	4619      	mov	r1, r3
 8006a0a:	4610      	mov	r0, r2
 8006a0c:	f000 fab8 	bl	8006f80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2201      	movs	r2, #1
 8006a14:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2201      	movs	r2, #1
 8006a24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2201      	movs	r2, #1
 8006a34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2201      	movs	r2, #1
 8006a44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2201      	movs	r2, #1
 8006a64:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006a70:	2300      	movs	r3, #0
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3708      	adds	r7, #8
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}

08006a7a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006a7a:	b580      	push	{r7, lr}
 8006a7c:	b082      	sub	sp, #8
 8006a7e:	af00      	add	r7, sp, #0
 8006a80:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d101      	bne.n	8006a8c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e049      	b.n	8006b20 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d106      	bne.n	8006aa6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	f000 f841 	bl	8006b28 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2202      	movs	r2, #2
 8006aaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	3304      	adds	r3, #4
 8006ab6:	4619      	mov	r1, r3
 8006ab8:	4610      	mov	r0, r2
 8006aba:	f000 fa61 	bl	8006f80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2201      	movs	r2, #1
 8006aca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2201      	movs	r2, #1
 8006ad2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2201      	movs	r2, #1
 8006ada:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2201      	movs	r2, #1
 8006aea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2201      	movs	r2, #1
 8006af2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2201      	movs	r2, #1
 8006afa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2201      	movs	r2, #1
 8006b02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2201      	movs	r2, #1
 8006b0a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2201      	movs	r2, #1
 8006b12:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2201      	movs	r2, #1
 8006b1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b1e:	2300      	movs	r3, #0
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3708      	adds	r7, #8
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b083      	sub	sp, #12
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006b30:	bf00      	nop
 8006b32:	370c      	adds	r7, #12
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr

08006b3c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b084      	sub	sp, #16
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
 8006b44:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d109      	bne.n	8006b60 <HAL_TIM_PWM_Start+0x24>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	2b01      	cmp	r3, #1
 8006b56:	bf14      	ite	ne
 8006b58:	2301      	movne	r3, #1
 8006b5a:	2300      	moveq	r3, #0
 8006b5c:	b2db      	uxtb	r3, r3
 8006b5e:	e03c      	b.n	8006bda <HAL_TIM_PWM_Start+0x9e>
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	2b04      	cmp	r3, #4
 8006b64:	d109      	bne.n	8006b7a <HAL_TIM_PWM_Start+0x3e>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006b6c:	b2db      	uxtb	r3, r3
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	bf14      	ite	ne
 8006b72:	2301      	movne	r3, #1
 8006b74:	2300      	moveq	r3, #0
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	e02f      	b.n	8006bda <HAL_TIM_PWM_Start+0x9e>
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	2b08      	cmp	r3, #8
 8006b7e:	d109      	bne.n	8006b94 <HAL_TIM_PWM_Start+0x58>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006b86:	b2db      	uxtb	r3, r3
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	bf14      	ite	ne
 8006b8c:	2301      	movne	r3, #1
 8006b8e:	2300      	moveq	r3, #0
 8006b90:	b2db      	uxtb	r3, r3
 8006b92:	e022      	b.n	8006bda <HAL_TIM_PWM_Start+0x9e>
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	2b0c      	cmp	r3, #12
 8006b98:	d109      	bne.n	8006bae <HAL_TIM_PWM_Start+0x72>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ba0:	b2db      	uxtb	r3, r3
 8006ba2:	2b01      	cmp	r3, #1
 8006ba4:	bf14      	ite	ne
 8006ba6:	2301      	movne	r3, #1
 8006ba8:	2300      	moveq	r3, #0
 8006baa:	b2db      	uxtb	r3, r3
 8006bac:	e015      	b.n	8006bda <HAL_TIM_PWM_Start+0x9e>
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	2b10      	cmp	r3, #16
 8006bb2:	d109      	bne.n	8006bc8 <HAL_TIM_PWM_Start+0x8c>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006bba:	b2db      	uxtb	r3, r3
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	bf14      	ite	ne
 8006bc0:	2301      	movne	r3, #1
 8006bc2:	2300      	moveq	r3, #0
 8006bc4:	b2db      	uxtb	r3, r3
 8006bc6:	e008      	b.n	8006bda <HAL_TIM_PWM_Start+0x9e>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	bf14      	ite	ne
 8006bd4:	2301      	movne	r3, #1
 8006bd6:	2300      	moveq	r3, #0
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d001      	beq.n	8006be2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	e0a1      	b.n	8006d26 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d104      	bne.n	8006bf2 <HAL_TIM_PWM_Start+0xb6>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2202      	movs	r2, #2
 8006bec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006bf0:	e023      	b.n	8006c3a <HAL_TIM_PWM_Start+0xfe>
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	2b04      	cmp	r3, #4
 8006bf6:	d104      	bne.n	8006c02 <HAL_TIM_PWM_Start+0xc6>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2202      	movs	r2, #2
 8006bfc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c00:	e01b      	b.n	8006c3a <HAL_TIM_PWM_Start+0xfe>
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	2b08      	cmp	r3, #8
 8006c06:	d104      	bne.n	8006c12 <HAL_TIM_PWM_Start+0xd6>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2202      	movs	r2, #2
 8006c0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c10:	e013      	b.n	8006c3a <HAL_TIM_PWM_Start+0xfe>
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	2b0c      	cmp	r3, #12
 8006c16:	d104      	bne.n	8006c22 <HAL_TIM_PWM_Start+0xe6>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2202      	movs	r2, #2
 8006c1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006c20:	e00b      	b.n	8006c3a <HAL_TIM_PWM_Start+0xfe>
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	2b10      	cmp	r3, #16
 8006c26:	d104      	bne.n	8006c32 <HAL_TIM_PWM_Start+0xf6>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2202      	movs	r2, #2
 8006c2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c30:	e003      	b.n	8006c3a <HAL_TIM_PWM_Start+0xfe>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2202      	movs	r2, #2
 8006c36:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	2201      	movs	r2, #1
 8006c40:	6839      	ldr	r1, [r7, #0]
 8006c42:	4618      	mov	r0, r3
 8006c44:	f000 fd12 	bl	800766c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a38      	ldr	r2, [pc, #224]	@ (8006d30 <HAL_TIM_PWM_Start+0x1f4>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d013      	beq.n	8006c7a <HAL_TIM_PWM_Start+0x13e>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	4a37      	ldr	r2, [pc, #220]	@ (8006d34 <HAL_TIM_PWM_Start+0x1f8>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d00e      	beq.n	8006c7a <HAL_TIM_PWM_Start+0x13e>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4a35      	ldr	r2, [pc, #212]	@ (8006d38 <HAL_TIM_PWM_Start+0x1fc>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d009      	beq.n	8006c7a <HAL_TIM_PWM_Start+0x13e>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4a34      	ldr	r2, [pc, #208]	@ (8006d3c <HAL_TIM_PWM_Start+0x200>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d004      	beq.n	8006c7a <HAL_TIM_PWM_Start+0x13e>
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4a32      	ldr	r2, [pc, #200]	@ (8006d40 <HAL_TIM_PWM_Start+0x204>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d101      	bne.n	8006c7e <HAL_TIM_PWM_Start+0x142>
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	e000      	b.n	8006c80 <HAL_TIM_PWM_Start+0x144>
 8006c7e:	2300      	movs	r3, #0
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d007      	beq.n	8006c94 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006c92:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a25      	ldr	r2, [pc, #148]	@ (8006d30 <HAL_TIM_PWM_Start+0x1f4>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d022      	beq.n	8006ce4 <HAL_TIM_PWM_Start+0x1a8>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ca6:	d01d      	beq.n	8006ce4 <HAL_TIM_PWM_Start+0x1a8>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a25      	ldr	r2, [pc, #148]	@ (8006d44 <HAL_TIM_PWM_Start+0x208>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d018      	beq.n	8006ce4 <HAL_TIM_PWM_Start+0x1a8>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a24      	ldr	r2, [pc, #144]	@ (8006d48 <HAL_TIM_PWM_Start+0x20c>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d013      	beq.n	8006ce4 <HAL_TIM_PWM_Start+0x1a8>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4a22      	ldr	r2, [pc, #136]	@ (8006d4c <HAL_TIM_PWM_Start+0x210>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d00e      	beq.n	8006ce4 <HAL_TIM_PWM_Start+0x1a8>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a1a      	ldr	r2, [pc, #104]	@ (8006d34 <HAL_TIM_PWM_Start+0x1f8>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d009      	beq.n	8006ce4 <HAL_TIM_PWM_Start+0x1a8>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a1e      	ldr	r2, [pc, #120]	@ (8006d50 <HAL_TIM_PWM_Start+0x214>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d004      	beq.n	8006ce4 <HAL_TIM_PWM_Start+0x1a8>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a16      	ldr	r2, [pc, #88]	@ (8006d38 <HAL_TIM_PWM_Start+0x1fc>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d115      	bne.n	8006d10 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	689a      	ldr	r2, [r3, #8]
 8006cea:	4b1a      	ldr	r3, [pc, #104]	@ (8006d54 <HAL_TIM_PWM_Start+0x218>)
 8006cec:	4013      	ands	r3, r2
 8006cee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2b06      	cmp	r3, #6
 8006cf4:	d015      	beq.n	8006d22 <HAL_TIM_PWM_Start+0x1e6>
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006cfc:	d011      	beq.n	8006d22 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f042 0201 	orr.w	r2, r2, #1
 8006d0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d0e:	e008      	b.n	8006d22 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	681a      	ldr	r2, [r3, #0]
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f042 0201 	orr.w	r2, r2, #1
 8006d1e:	601a      	str	r2, [r3, #0]
 8006d20:	e000      	b.n	8006d24 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d22:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006d24:	2300      	movs	r3, #0
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3710      	adds	r7, #16
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	40010000 	.word	0x40010000
 8006d34:	40010400 	.word	0x40010400
 8006d38:	40014000 	.word	0x40014000
 8006d3c:	40014400 	.word	0x40014400
 8006d40:	40014800 	.word	0x40014800
 8006d44:	40000400 	.word	0x40000400
 8006d48:	40000800 	.word	0x40000800
 8006d4c:	40000c00 	.word	0x40000c00
 8006d50:	40001800 	.word	0x40001800
 8006d54:	00010007 	.word	0x00010007

08006d58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b086      	sub	sp, #24
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	60f8      	str	r0, [r7, #12]
 8006d60:	60b9      	str	r1, [r7, #8]
 8006d62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d64:	2300      	movs	r3, #0
 8006d66:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d6e:	2b01      	cmp	r3, #1
 8006d70:	d101      	bne.n	8006d76 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006d72:	2302      	movs	r3, #2
 8006d74:	e0ff      	b.n	8006f76 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	2201      	movs	r2, #1
 8006d7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2b14      	cmp	r3, #20
 8006d82:	f200 80f0 	bhi.w	8006f66 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006d86:	a201      	add	r2, pc, #4	@ (adr r2, 8006d8c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d8c:	08006de1 	.word	0x08006de1
 8006d90:	08006f67 	.word	0x08006f67
 8006d94:	08006f67 	.word	0x08006f67
 8006d98:	08006f67 	.word	0x08006f67
 8006d9c:	08006e21 	.word	0x08006e21
 8006da0:	08006f67 	.word	0x08006f67
 8006da4:	08006f67 	.word	0x08006f67
 8006da8:	08006f67 	.word	0x08006f67
 8006dac:	08006e63 	.word	0x08006e63
 8006db0:	08006f67 	.word	0x08006f67
 8006db4:	08006f67 	.word	0x08006f67
 8006db8:	08006f67 	.word	0x08006f67
 8006dbc:	08006ea3 	.word	0x08006ea3
 8006dc0:	08006f67 	.word	0x08006f67
 8006dc4:	08006f67 	.word	0x08006f67
 8006dc8:	08006f67 	.word	0x08006f67
 8006dcc:	08006ee5 	.word	0x08006ee5
 8006dd0:	08006f67 	.word	0x08006f67
 8006dd4:	08006f67 	.word	0x08006f67
 8006dd8:	08006f67 	.word	0x08006f67
 8006ddc:	08006f25 	.word	0x08006f25
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	68b9      	ldr	r1, [r7, #8]
 8006de6:	4618      	mov	r0, r3
 8006de8:	f000 f96a 	bl	80070c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	699a      	ldr	r2, [r3, #24]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f042 0208 	orr.w	r2, r2, #8
 8006dfa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	699a      	ldr	r2, [r3, #24]
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f022 0204 	bic.w	r2, r2, #4
 8006e0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	6999      	ldr	r1, [r3, #24]
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	691a      	ldr	r2, [r3, #16]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	430a      	orrs	r2, r1
 8006e1c:	619a      	str	r2, [r3, #24]
      break;
 8006e1e:	e0a5      	b.n	8006f6c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	68b9      	ldr	r1, [r7, #8]
 8006e26:	4618      	mov	r0, r3
 8006e28:	f000 f9da 	bl	80071e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	699a      	ldr	r2, [r3, #24]
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006e3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	699a      	ldr	r2, [r3, #24]
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	6999      	ldr	r1, [r3, #24]
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	691b      	ldr	r3, [r3, #16]
 8006e56:	021a      	lsls	r2, r3, #8
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	430a      	orrs	r2, r1
 8006e5e:	619a      	str	r2, [r3, #24]
      break;
 8006e60:	e084      	b.n	8006f6c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	68b9      	ldr	r1, [r7, #8]
 8006e68:	4618      	mov	r0, r3
 8006e6a:	f000 fa43 	bl	80072f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	69da      	ldr	r2, [r3, #28]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f042 0208 	orr.w	r2, r2, #8
 8006e7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	69da      	ldr	r2, [r3, #28]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f022 0204 	bic.w	r2, r2, #4
 8006e8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	69d9      	ldr	r1, [r3, #28]
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	691a      	ldr	r2, [r3, #16]
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	430a      	orrs	r2, r1
 8006e9e:	61da      	str	r2, [r3, #28]
      break;
 8006ea0:	e064      	b.n	8006f6c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	68b9      	ldr	r1, [r7, #8]
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	f000 faab 	bl	8007404 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	69da      	ldr	r2, [r3, #28]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006ebc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	69da      	ldr	r2, [r3, #28]
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ecc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	69d9      	ldr	r1, [r3, #28]
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	691b      	ldr	r3, [r3, #16]
 8006ed8:	021a      	lsls	r2, r3, #8
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	430a      	orrs	r2, r1
 8006ee0:	61da      	str	r2, [r3, #28]
      break;
 8006ee2:	e043      	b.n	8006f6c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	68b9      	ldr	r1, [r7, #8]
 8006eea:	4618      	mov	r0, r3
 8006eec:	f000 faf4 	bl	80074d8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f042 0208 	orr.w	r2, r2, #8
 8006efe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f022 0204 	bic.w	r2, r2, #4
 8006f0e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	691a      	ldr	r2, [r3, #16]
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	430a      	orrs	r2, r1
 8006f20:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006f22:	e023      	b.n	8006f6c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	68b9      	ldr	r1, [r7, #8]
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f000 fb38 	bl	80075a0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006f3e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f4e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006f56:	68bb      	ldr	r3, [r7, #8]
 8006f58:	691b      	ldr	r3, [r3, #16]
 8006f5a:	021a      	lsls	r2, r3, #8
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	430a      	orrs	r2, r1
 8006f62:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006f64:	e002      	b.n	8006f6c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006f66:	2301      	movs	r3, #1
 8006f68:	75fb      	strb	r3, [r7, #23]
      break;
 8006f6a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006f74:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3718      	adds	r7, #24
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd80      	pop	{r7, pc}
 8006f7e:	bf00      	nop

08006f80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b085      	sub	sp, #20
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
 8006f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	4a43      	ldr	r2, [pc, #268]	@ (80070a0 <TIM_Base_SetConfig+0x120>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d013      	beq.n	8006fc0 <TIM_Base_SetConfig+0x40>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f9e:	d00f      	beq.n	8006fc0 <TIM_Base_SetConfig+0x40>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	4a40      	ldr	r2, [pc, #256]	@ (80070a4 <TIM_Base_SetConfig+0x124>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d00b      	beq.n	8006fc0 <TIM_Base_SetConfig+0x40>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	4a3f      	ldr	r2, [pc, #252]	@ (80070a8 <TIM_Base_SetConfig+0x128>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d007      	beq.n	8006fc0 <TIM_Base_SetConfig+0x40>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	4a3e      	ldr	r2, [pc, #248]	@ (80070ac <TIM_Base_SetConfig+0x12c>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d003      	beq.n	8006fc0 <TIM_Base_SetConfig+0x40>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	4a3d      	ldr	r2, [pc, #244]	@ (80070b0 <TIM_Base_SetConfig+0x130>)
 8006fbc:	4293      	cmp	r3, r2
 8006fbe:	d108      	bne.n	8006fd2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	685b      	ldr	r3, [r3, #4]
 8006fcc:	68fa      	ldr	r2, [r7, #12]
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	4a32      	ldr	r2, [pc, #200]	@ (80070a0 <TIM_Base_SetConfig+0x120>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d01f      	beq.n	800701a <TIM_Base_SetConfig+0x9a>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fe0:	d01b      	beq.n	800701a <TIM_Base_SetConfig+0x9a>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	4a2f      	ldr	r2, [pc, #188]	@ (80070a4 <TIM_Base_SetConfig+0x124>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d017      	beq.n	800701a <TIM_Base_SetConfig+0x9a>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	4a2e      	ldr	r2, [pc, #184]	@ (80070a8 <TIM_Base_SetConfig+0x128>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d013      	beq.n	800701a <TIM_Base_SetConfig+0x9a>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	4a2d      	ldr	r2, [pc, #180]	@ (80070ac <TIM_Base_SetConfig+0x12c>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d00f      	beq.n	800701a <TIM_Base_SetConfig+0x9a>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	4a2c      	ldr	r2, [pc, #176]	@ (80070b0 <TIM_Base_SetConfig+0x130>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d00b      	beq.n	800701a <TIM_Base_SetConfig+0x9a>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	4a2b      	ldr	r2, [pc, #172]	@ (80070b4 <TIM_Base_SetConfig+0x134>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d007      	beq.n	800701a <TIM_Base_SetConfig+0x9a>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	4a2a      	ldr	r2, [pc, #168]	@ (80070b8 <TIM_Base_SetConfig+0x138>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d003      	beq.n	800701a <TIM_Base_SetConfig+0x9a>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	4a29      	ldr	r2, [pc, #164]	@ (80070bc <TIM_Base_SetConfig+0x13c>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d108      	bne.n	800702c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007020:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	68db      	ldr	r3, [r3, #12]
 8007026:	68fa      	ldr	r2, [r7, #12]
 8007028:	4313      	orrs	r3, r2
 800702a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	695b      	ldr	r3, [r3, #20]
 8007036:	4313      	orrs	r3, r2
 8007038:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	689a      	ldr	r2, [r3, #8]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	4a14      	ldr	r2, [pc, #80]	@ (80070a0 <TIM_Base_SetConfig+0x120>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d00f      	beq.n	8007072 <TIM_Base_SetConfig+0xf2>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	4a16      	ldr	r2, [pc, #88]	@ (80070b0 <TIM_Base_SetConfig+0x130>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d00b      	beq.n	8007072 <TIM_Base_SetConfig+0xf2>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4a15      	ldr	r2, [pc, #84]	@ (80070b4 <TIM_Base_SetConfig+0x134>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d007      	beq.n	8007072 <TIM_Base_SetConfig+0xf2>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	4a14      	ldr	r2, [pc, #80]	@ (80070b8 <TIM_Base_SetConfig+0x138>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d003      	beq.n	8007072 <TIM_Base_SetConfig+0xf2>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	4a13      	ldr	r2, [pc, #76]	@ (80070bc <TIM_Base_SetConfig+0x13c>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d103      	bne.n	800707a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	691a      	ldr	r2, [r3, #16]
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f043 0204 	orr.w	r2, r3, #4
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2201      	movs	r2, #1
 800708a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	68fa      	ldr	r2, [r7, #12]
 8007090:	601a      	str	r2, [r3, #0]
}
 8007092:	bf00      	nop
 8007094:	3714      	adds	r7, #20
 8007096:	46bd      	mov	sp, r7
 8007098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709c:	4770      	bx	lr
 800709e:	bf00      	nop
 80070a0:	40010000 	.word	0x40010000
 80070a4:	40000400 	.word	0x40000400
 80070a8:	40000800 	.word	0x40000800
 80070ac:	40000c00 	.word	0x40000c00
 80070b0:	40010400 	.word	0x40010400
 80070b4:	40014000 	.word	0x40014000
 80070b8:	40014400 	.word	0x40014400
 80070bc:	40014800 	.word	0x40014800

080070c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b087      	sub	sp, #28
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6a1b      	ldr	r3, [r3, #32]
 80070ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6a1b      	ldr	r3, [r3, #32]
 80070d4:	f023 0201 	bic.w	r2, r3, #1
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	685b      	ldr	r3, [r3, #4]
 80070e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	699b      	ldr	r3, [r3, #24]
 80070e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80070e8:	68fa      	ldr	r2, [r7, #12]
 80070ea:	4b37      	ldr	r3, [pc, #220]	@ (80071c8 <TIM_OC1_SetConfig+0x108>)
 80070ec:	4013      	ands	r3, r2
 80070ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	f023 0303 	bic.w	r3, r3, #3
 80070f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	68fa      	ldr	r2, [r7, #12]
 80070fe:	4313      	orrs	r3, r2
 8007100:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	f023 0302 	bic.w	r3, r3, #2
 8007108:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	697a      	ldr	r2, [r7, #20]
 8007110:	4313      	orrs	r3, r2
 8007112:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	4a2d      	ldr	r2, [pc, #180]	@ (80071cc <TIM_OC1_SetConfig+0x10c>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d00f      	beq.n	800713c <TIM_OC1_SetConfig+0x7c>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	4a2c      	ldr	r2, [pc, #176]	@ (80071d0 <TIM_OC1_SetConfig+0x110>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d00b      	beq.n	800713c <TIM_OC1_SetConfig+0x7c>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	4a2b      	ldr	r2, [pc, #172]	@ (80071d4 <TIM_OC1_SetConfig+0x114>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d007      	beq.n	800713c <TIM_OC1_SetConfig+0x7c>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	4a2a      	ldr	r2, [pc, #168]	@ (80071d8 <TIM_OC1_SetConfig+0x118>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d003      	beq.n	800713c <TIM_OC1_SetConfig+0x7c>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	4a29      	ldr	r2, [pc, #164]	@ (80071dc <TIM_OC1_SetConfig+0x11c>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d10c      	bne.n	8007156 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	f023 0308 	bic.w	r3, r3, #8
 8007142:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	68db      	ldr	r3, [r3, #12]
 8007148:	697a      	ldr	r2, [r7, #20]
 800714a:	4313      	orrs	r3, r2
 800714c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	f023 0304 	bic.w	r3, r3, #4
 8007154:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	4a1c      	ldr	r2, [pc, #112]	@ (80071cc <TIM_OC1_SetConfig+0x10c>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d00f      	beq.n	800717e <TIM_OC1_SetConfig+0xbe>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	4a1b      	ldr	r2, [pc, #108]	@ (80071d0 <TIM_OC1_SetConfig+0x110>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d00b      	beq.n	800717e <TIM_OC1_SetConfig+0xbe>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	4a1a      	ldr	r2, [pc, #104]	@ (80071d4 <TIM_OC1_SetConfig+0x114>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d007      	beq.n	800717e <TIM_OC1_SetConfig+0xbe>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	4a19      	ldr	r2, [pc, #100]	@ (80071d8 <TIM_OC1_SetConfig+0x118>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d003      	beq.n	800717e <TIM_OC1_SetConfig+0xbe>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	4a18      	ldr	r2, [pc, #96]	@ (80071dc <TIM_OC1_SetConfig+0x11c>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d111      	bne.n	80071a2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007184:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800718c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	695b      	ldr	r3, [r3, #20]
 8007192:	693a      	ldr	r2, [r7, #16]
 8007194:	4313      	orrs	r3, r2
 8007196:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	699b      	ldr	r3, [r3, #24]
 800719c:	693a      	ldr	r2, [r7, #16]
 800719e:	4313      	orrs	r3, r2
 80071a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	693a      	ldr	r2, [r7, #16]
 80071a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	68fa      	ldr	r2, [r7, #12]
 80071ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	685a      	ldr	r2, [r3, #4]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	697a      	ldr	r2, [r7, #20]
 80071ba:	621a      	str	r2, [r3, #32]
}
 80071bc:	bf00      	nop
 80071be:	371c      	adds	r7, #28
 80071c0:	46bd      	mov	sp, r7
 80071c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c6:	4770      	bx	lr
 80071c8:	fffeff8f 	.word	0xfffeff8f
 80071cc:	40010000 	.word	0x40010000
 80071d0:	40010400 	.word	0x40010400
 80071d4:	40014000 	.word	0x40014000
 80071d8:	40014400 	.word	0x40014400
 80071dc:	40014800 	.word	0x40014800

080071e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b087      	sub	sp, #28
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
 80071e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6a1b      	ldr	r3, [r3, #32]
 80071ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6a1b      	ldr	r3, [r3, #32]
 80071f4:	f023 0210 	bic.w	r2, r3, #16
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	699b      	ldr	r3, [r3, #24]
 8007206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007208:	68fa      	ldr	r2, [r7, #12]
 800720a:	4b34      	ldr	r3, [pc, #208]	@ (80072dc <TIM_OC2_SetConfig+0xfc>)
 800720c:	4013      	ands	r3, r2
 800720e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007216:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	021b      	lsls	r3, r3, #8
 800721e:	68fa      	ldr	r2, [r7, #12]
 8007220:	4313      	orrs	r3, r2
 8007222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007224:	697b      	ldr	r3, [r7, #20]
 8007226:	f023 0320 	bic.w	r3, r3, #32
 800722a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	689b      	ldr	r3, [r3, #8]
 8007230:	011b      	lsls	r3, r3, #4
 8007232:	697a      	ldr	r2, [r7, #20]
 8007234:	4313      	orrs	r3, r2
 8007236:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	4a29      	ldr	r2, [pc, #164]	@ (80072e0 <TIM_OC2_SetConfig+0x100>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d003      	beq.n	8007248 <TIM_OC2_SetConfig+0x68>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	4a28      	ldr	r2, [pc, #160]	@ (80072e4 <TIM_OC2_SetConfig+0x104>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d10d      	bne.n	8007264 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800724e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	68db      	ldr	r3, [r3, #12]
 8007254:	011b      	lsls	r3, r3, #4
 8007256:	697a      	ldr	r2, [r7, #20]
 8007258:	4313      	orrs	r3, r2
 800725a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007262:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	4a1e      	ldr	r2, [pc, #120]	@ (80072e0 <TIM_OC2_SetConfig+0x100>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d00f      	beq.n	800728c <TIM_OC2_SetConfig+0xac>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	4a1d      	ldr	r2, [pc, #116]	@ (80072e4 <TIM_OC2_SetConfig+0x104>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d00b      	beq.n	800728c <TIM_OC2_SetConfig+0xac>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	4a1c      	ldr	r2, [pc, #112]	@ (80072e8 <TIM_OC2_SetConfig+0x108>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d007      	beq.n	800728c <TIM_OC2_SetConfig+0xac>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	4a1b      	ldr	r2, [pc, #108]	@ (80072ec <TIM_OC2_SetConfig+0x10c>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d003      	beq.n	800728c <TIM_OC2_SetConfig+0xac>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	4a1a      	ldr	r2, [pc, #104]	@ (80072f0 <TIM_OC2_SetConfig+0x110>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d113      	bne.n	80072b4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800728c:	693b      	ldr	r3, [r7, #16]
 800728e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007292:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007294:	693b      	ldr	r3, [r7, #16]
 8007296:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800729a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	695b      	ldr	r3, [r3, #20]
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	693a      	ldr	r2, [r7, #16]
 80072a4:	4313      	orrs	r3, r2
 80072a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	699b      	ldr	r3, [r3, #24]
 80072ac:	009b      	lsls	r3, r3, #2
 80072ae:	693a      	ldr	r2, [r7, #16]
 80072b0:	4313      	orrs	r3, r2
 80072b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	693a      	ldr	r2, [r7, #16]
 80072b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	68fa      	ldr	r2, [r7, #12]
 80072be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	685a      	ldr	r2, [r3, #4]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	697a      	ldr	r2, [r7, #20]
 80072cc:	621a      	str	r2, [r3, #32]
}
 80072ce:	bf00      	nop
 80072d0:	371c      	adds	r7, #28
 80072d2:	46bd      	mov	sp, r7
 80072d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d8:	4770      	bx	lr
 80072da:	bf00      	nop
 80072dc:	feff8fff 	.word	0xfeff8fff
 80072e0:	40010000 	.word	0x40010000
 80072e4:	40010400 	.word	0x40010400
 80072e8:	40014000 	.word	0x40014000
 80072ec:	40014400 	.word	0x40014400
 80072f0:	40014800 	.word	0x40014800

080072f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80072f4:	b480      	push	{r7}
 80072f6:	b087      	sub	sp, #28
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
 80072fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6a1b      	ldr	r3, [r3, #32]
 8007302:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6a1b      	ldr	r3, [r3, #32]
 8007308:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	69db      	ldr	r3, [r3, #28]
 800731a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800731c:	68fa      	ldr	r2, [r7, #12]
 800731e:	4b33      	ldr	r3, [pc, #204]	@ (80073ec <TIM_OC3_SetConfig+0xf8>)
 8007320:	4013      	ands	r3, r2
 8007322:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	f023 0303 	bic.w	r3, r3, #3
 800732a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	68fa      	ldr	r2, [r7, #12]
 8007332:	4313      	orrs	r3, r2
 8007334:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800733c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	689b      	ldr	r3, [r3, #8]
 8007342:	021b      	lsls	r3, r3, #8
 8007344:	697a      	ldr	r2, [r7, #20]
 8007346:	4313      	orrs	r3, r2
 8007348:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	4a28      	ldr	r2, [pc, #160]	@ (80073f0 <TIM_OC3_SetConfig+0xfc>)
 800734e:	4293      	cmp	r3, r2
 8007350:	d003      	beq.n	800735a <TIM_OC3_SetConfig+0x66>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	4a27      	ldr	r2, [pc, #156]	@ (80073f4 <TIM_OC3_SetConfig+0x100>)
 8007356:	4293      	cmp	r3, r2
 8007358:	d10d      	bne.n	8007376 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007360:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	68db      	ldr	r3, [r3, #12]
 8007366:	021b      	lsls	r3, r3, #8
 8007368:	697a      	ldr	r2, [r7, #20]
 800736a:	4313      	orrs	r3, r2
 800736c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007374:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	4a1d      	ldr	r2, [pc, #116]	@ (80073f0 <TIM_OC3_SetConfig+0xfc>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d00f      	beq.n	800739e <TIM_OC3_SetConfig+0xaa>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	4a1c      	ldr	r2, [pc, #112]	@ (80073f4 <TIM_OC3_SetConfig+0x100>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d00b      	beq.n	800739e <TIM_OC3_SetConfig+0xaa>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	4a1b      	ldr	r2, [pc, #108]	@ (80073f8 <TIM_OC3_SetConfig+0x104>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d007      	beq.n	800739e <TIM_OC3_SetConfig+0xaa>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	4a1a      	ldr	r2, [pc, #104]	@ (80073fc <TIM_OC3_SetConfig+0x108>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d003      	beq.n	800739e <TIM_OC3_SetConfig+0xaa>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	4a19      	ldr	r2, [pc, #100]	@ (8007400 <TIM_OC3_SetConfig+0x10c>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d113      	bne.n	80073c6 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800739e:	693b      	ldr	r3, [r7, #16]
 80073a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80073a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80073ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	695b      	ldr	r3, [r3, #20]
 80073b2:	011b      	lsls	r3, r3, #4
 80073b4:	693a      	ldr	r2, [r7, #16]
 80073b6:	4313      	orrs	r3, r2
 80073b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	699b      	ldr	r3, [r3, #24]
 80073be:	011b      	lsls	r3, r3, #4
 80073c0:	693a      	ldr	r2, [r7, #16]
 80073c2:	4313      	orrs	r3, r2
 80073c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	693a      	ldr	r2, [r7, #16]
 80073ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	68fa      	ldr	r2, [r7, #12]
 80073d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	685a      	ldr	r2, [r3, #4]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	697a      	ldr	r2, [r7, #20]
 80073de:	621a      	str	r2, [r3, #32]
}
 80073e0:	bf00      	nop
 80073e2:	371c      	adds	r7, #28
 80073e4:	46bd      	mov	sp, r7
 80073e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ea:	4770      	bx	lr
 80073ec:	fffeff8f 	.word	0xfffeff8f
 80073f0:	40010000 	.word	0x40010000
 80073f4:	40010400 	.word	0x40010400
 80073f8:	40014000 	.word	0x40014000
 80073fc:	40014400 	.word	0x40014400
 8007400:	40014800 	.word	0x40014800

08007404 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007404:	b480      	push	{r7}
 8007406:	b087      	sub	sp, #28
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
 800740c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6a1b      	ldr	r3, [r3, #32]
 8007412:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6a1b      	ldr	r3, [r3, #32]
 8007418:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	69db      	ldr	r3, [r3, #28]
 800742a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800742c:	68fa      	ldr	r2, [r7, #12]
 800742e:	4b24      	ldr	r3, [pc, #144]	@ (80074c0 <TIM_OC4_SetConfig+0xbc>)
 8007430:	4013      	ands	r3, r2
 8007432:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800743a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	021b      	lsls	r3, r3, #8
 8007442:	68fa      	ldr	r2, [r7, #12]
 8007444:	4313      	orrs	r3, r2
 8007446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007448:	693b      	ldr	r3, [r7, #16]
 800744a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800744e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	031b      	lsls	r3, r3, #12
 8007456:	693a      	ldr	r2, [r7, #16]
 8007458:	4313      	orrs	r3, r2
 800745a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	4a19      	ldr	r2, [pc, #100]	@ (80074c4 <TIM_OC4_SetConfig+0xc0>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d00f      	beq.n	8007484 <TIM_OC4_SetConfig+0x80>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4a18      	ldr	r2, [pc, #96]	@ (80074c8 <TIM_OC4_SetConfig+0xc4>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d00b      	beq.n	8007484 <TIM_OC4_SetConfig+0x80>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	4a17      	ldr	r2, [pc, #92]	@ (80074cc <TIM_OC4_SetConfig+0xc8>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d007      	beq.n	8007484 <TIM_OC4_SetConfig+0x80>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	4a16      	ldr	r2, [pc, #88]	@ (80074d0 <TIM_OC4_SetConfig+0xcc>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d003      	beq.n	8007484 <TIM_OC4_SetConfig+0x80>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	4a15      	ldr	r2, [pc, #84]	@ (80074d4 <TIM_OC4_SetConfig+0xd0>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d109      	bne.n	8007498 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800748a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	695b      	ldr	r3, [r3, #20]
 8007490:	019b      	lsls	r3, r3, #6
 8007492:	697a      	ldr	r2, [r7, #20]
 8007494:	4313      	orrs	r3, r2
 8007496:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	697a      	ldr	r2, [r7, #20]
 800749c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	68fa      	ldr	r2, [r7, #12]
 80074a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	685a      	ldr	r2, [r3, #4]
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	693a      	ldr	r2, [r7, #16]
 80074b0:	621a      	str	r2, [r3, #32]
}
 80074b2:	bf00      	nop
 80074b4:	371c      	adds	r7, #28
 80074b6:	46bd      	mov	sp, r7
 80074b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074bc:	4770      	bx	lr
 80074be:	bf00      	nop
 80074c0:	feff8fff 	.word	0xfeff8fff
 80074c4:	40010000 	.word	0x40010000
 80074c8:	40010400 	.word	0x40010400
 80074cc:	40014000 	.word	0x40014000
 80074d0:	40014400 	.word	0x40014400
 80074d4:	40014800 	.word	0x40014800

080074d8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80074d8:	b480      	push	{r7}
 80074da:	b087      	sub	sp, #28
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
 80074e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6a1b      	ldr	r3, [r3, #32]
 80074e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6a1b      	ldr	r3, [r3, #32]
 80074ec:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007500:	68fa      	ldr	r2, [r7, #12]
 8007502:	4b21      	ldr	r3, [pc, #132]	@ (8007588 <TIM_OC5_SetConfig+0xb0>)
 8007504:	4013      	ands	r3, r2
 8007506:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	68fa      	ldr	r2, [r7, #12]
 800750e:	4313      	orrs	r3, r2
 8007510:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007512:	693b      	ldr	r3, [r7, #16]
 8007514:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007518:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	689b      	ldr	r3, [r3, #8]
 800751e:	041b      	lsls	r3, r3, #16
 8007520:	693a      	ldr	r2, [r7, #16]
 8007522:	4313      	orrs	r3, r2
 8007524:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a18      	ldr	r2, [pc, #96]	@ (800758c <TIM_OC5_SetConfig+0xb4>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d00f      	beq.n	800754e <TIM_OC5_SetConfig+0x76>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4a17      	ldr	r2, [pc, #92]	@ (8007590 <TIM_OC5_SetConfig+0xb8>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d00b      	beq.n	800754e <TIM_OC5_SetConfig+0x76>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	4a16      	ldr	r2, [pc, #88]	@ (8007594 <TIM_OC5_SetConfig+0xbc>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d007      	beq.n	800754e <TIM_OC5_SetConfig+0x76>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	4a15      	ldr	r2, [pc, #84]	@ (8007598 <TIM_OC5_SetConfig+0xc0>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d003      	beq.n	800754e <TIM_OC5_SetConfig+0x76>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	4a14      	ldr	r2, [pc, #80]	@ (800759c <TIM_OC5_SetConfig+0xc4>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d109      	bne.n	8007562 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007554:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	695b      	ldr	r3, [r3, #20]
 800755a:	021b      	lsls	r3, r3, #8
 800755c:	697a      	ldr	r2, [r7, #20]
 800755e:	4313      	orrs	r3, r2
 8007560:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	697a      	ldr	r2, [r7, #20]
 8007566:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	68fa      	ldr	r2, [r7, #12]
 800756c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	685a      	ldr	r2, [r3, #4]
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	693a      	ldr	r2, [r7, #16]
 800757a:	621a      	str	r2, [r3, #32]
}
 800757c:	bf00      	nop
 800757e:	371c      	adds	r7, #28
 8007580:	46bd      	mov	sp, r7
 8007582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007586:	4770      	bx	lr
 8007588:	fffeff8f 	.word	0xfffeff8f
 800758c:	40010000 	.word	0x40010000
 8007590:	40010400 	.word	0x40010400
 8007594:	40014000 	.word	0x40014000
 8007598:	40014400 	.word	0x40014400
 800759c:	40014800 	.word	0x40014800

080075a0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b087      	sub	sp, #28
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
 80075a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6a1b      	ldr	r3, [r3, #32]
 80075ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6a1b      	ldr	r3, [r3, #32]
 80075b4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80075c8:	68fa      	ldr	r2, [r7, #12]
 80075ca:	4b22      	ldr	r3, [pc, #136]	@ (8007654 <TIM_OC6_SetConfig+0xb4>)
 80075cc:	4013      	ands	r3, r2
 80075ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	021b      	lsls	r3, r3, #8
 80075d6:	68fa      	ldr	r2, [r7, #12]
 80075d8:	4313      	orrs	r3, r2
 80075da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80075e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	051b      	lsls	r3, r3, #20
 80075ea:	693a      	ldr	r2, [r7, #16]
 80075ec:	4313      	orrs	r3, r2
 80075ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	4a19      	ldr	r2, [pc, #100]	@ (8007658 <TIM_OC6_SetConfig+0xb8>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d00f      	beq.n	8007618 <TIM_OC6_SetConfig+0x78>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	4a18      	ldr	r2, [pc, #96]	@ (800765c <TIM_OC6_SetConfig+0xbc>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d00b      	beq.n	8007618 <TIM_OC6_SetConfig+0x78>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	4a17      	ldr	r2, [pc, #92]	@ (8007660 <TIM_OC6_SetConfig+0xc0>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d007      	beq.n	8007618 <TIM_OC6_SetConfig+0x78>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	4a16      	ldr	r2, [pc, #88]	@ (8007664 <TIM_OC6_SetConfig+0xc4>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d003      	beq.n	8007618 <TIM_OC6_SetConfig+0x78>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	4a15      	ldr	r2, [pc, #84]	@ (8007668 <TIM_OC6_SetConfig+0xc8>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d109      	bne.n	800762c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800761e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	695b      	ldr	r3, [r3, #20]
 8007624:	029b      	lsls	r3, r3, #10
 8007626:	697a      	ldr	r2, [r7, #20]
 8007628:	4313      	orrs	r3, r2
 800762a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	697a      	ldr	r2, [r7, #20]
 8007630:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	68fa      	ldr	r2, [r7, #12]
 8007636:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	685a      	ldr	r2, [r3, #4]
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	693a      	ldr	r2, [r7, #16]
 8007644:	621a      	str	r2, [r3, #32]
}
 8007646:	bf00      	nop
 8007648:	371c      	adds	r7, #28
 800764a:	46bd      	mov	sp, r7
 800764c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007650:	4770      	bx	lr
 8007652:	bf00      	nop
 8007654:	feff8fff 	.word	0xfeff8fff
 8007658:	40010000 	.word	0x40010000
 800765c:	40010400 	.word	0x40010400
 8007660:	40014000 	.word	0x40014000
 8007664:	40014400 	.word	0x40014400
 8007668:	40014800 	.word	0x40014800

0800766c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800766c:	b480      	push	{r7}
 800766e:	b087      	sub	sp, #28
 8007670:	af00      	add	r7, sp, #0
 8007672:	60f8      	str	r0, [r7, #12]
 8007674:	60b9      	str	r1, [r7, #8]
 8007676:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	f003 031f 	and.w	r3, r3, #31
 800767e:	2201      	movs	r2, #1
 8007680:	fa02 f303 	lsl.w	r3, r2, r3
 8007684:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	6a1a      	ldr	r2, [r3, #32]
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	43db      	mvns	r3, r3
 800768e:	401a      	ands	r2, r3
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	6a1a      	ldr	r2, [r3, #32]
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	f003 031f 	and.w	r3, r3, #31
 800769e:	6879      	ldr	r1, [r7, #4]
 80076a0:	fa01 f303 	lsl.w	r3, r1, r3
 80076a4:	431a      	orrs	r2, r3
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	621a      	str	r2, [r3, #32]
}
 80076aa:	bf00      	nop
 80076ac:	371c      	adds	r7, #28
 80076ae:	46bd      	mov	sp, r7
 80076b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b4:	4770      	bx	lr

080076b6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80076b6:	b580      	push	{r7, lr}
 80076b8:	b082      	sub	sp, #8
 80076ba:	af00      	add	r7, sp, #0
 80076bc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d101      	bne.n	80076c8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80076c4:	2301      	movs	r3, #1
 80076c6:	e042      	b.n	800774e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d106      	bne.n	80076e0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2200      	movs	r2, #0
 80076d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f7fa f9c4 	bl	8001a68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2224      	movs	r2, #36	@ 0x24
 80076e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	681a      	ldr	r2, [r3, #0]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f022 0201 	bic.w	r2, r2, #1
 80076f6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d002      	beq.n	8007706 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007700:	6878      	ldr	r0, [r7, #4]
 8007702:	f001 fa15 	bl	8008b30 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 fcaa 	bl	8008060 <UART_SetConfig>
 800770c:	4603      	mov	r3, r0
 800770e:	2b01      	cmp	r3, #1
 8007710:	d101      	bne.n	8007716 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007712:	2301      	movs	r3, #1
 8007714:	e01b      	b.n	800774e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	685a      	ldr	r2, [r3, #4]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007724:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	689a      	ldr	r2, [r3, #8]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007734:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	681a      	ldr	r2, [r3, #0]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f042 0201 	orr.w	r2, r2, #1
 8007744:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	f001 fa94 	bl	8008c74 <UART_CheckIdleState>
 800774c:	4603      	mov	r3, r0
}
 800774e:	4618      	mov	r0, r3
 8007750:	3708      	adds	r7, #8
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}

08007756 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007756:	b580      	push	{r7, lr}
 8007758:	b08a      	sub	sp, #40	@ 0x28
 800775a:	af02      	add	r7, sp, #8
 800775c:	60f8      	str	r0, [r7, #12]
 800775e:	60b9      	str	r1, [r7, #8]
 8007760:	603b      	str	r3, [r7, #0]
 8007762:	4613      	mov	r3, r2
 8007764:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800776c:	2b20      	cmp	r3, #32
 800776e:	d17b      	bne.n	8007868 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d002      	beq.n	800777c <HAL_UART_Transmit+0x26>
 8007776:	88fb      	ldrh	r3, [r7, #6]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d101      	bne.n	8007780 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800777c:	2301      	movs	r3, #1
 800777e:	e074      	b.n	800786a <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2200      	movs	r2, #0
 8007784:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	2221      	movs	r2, #33	@ 0x21
 800778c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007790:	f7fa fbf0 	bl	8001f74 <HAL_GetTick>
 8007794:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	88fa      	ldrh	r2, [r7, #6]
 800779a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	88fa      	ldrh	r2, [r7, #6]
 80077a2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	689b      	ldr	r3, [r3, #8]
 80077aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077ae:	d108      	bne.n	80077c2 <HAL_UART_Transmit+0x6c>
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	691b      	ldr	r3, [r3, #16]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d104      	bne.n	80077c2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80077b8:	2300      	movs	r3, #0
 80077ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	61bb      	str	r3, [r7, #24]
 80077c0:	e003      	b.n	80077ca <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80077c6:	2300      	movs	r3, #0
 80077c8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80077ca:	e030      	b.n	800782e <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	9300      	str	r3, [sp, #0]
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	2200      	movs	r2, #0
 80077d4:	2180      	movs	r1, #128	@ 0x80
 80077d6:	68f8      	ldr	r0, [r7, #12]
 80077d8:	f001 faf6 	bl	8008dc8 <UART_WaitOnFlagUntilTimeout>
 80077dc:	4603      	mov	r3, r0
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d005      	beq.n	80077ee <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2220      	movs	r2, #32
 80077e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80077ea:	2303      	movs	r3, #3
 80077ec:	e03d      	b.n	800786a <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80077ee:	69fb      	ldr	r3, [r7, #28]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d10b      	bne.n	800780c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80077f4:	69bb      	ldr	r3, [r7, #24]
 80077f6:	881b      	ldrh	r3, [r3, #0]
 80077f8:	461a      	mov	r2, r3
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007802:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007804:	69bb      	ldr	r3, [r7, #24]
 8007806:	3302      	adds	r3, #2
 8007808:	61bb      	str	r3, [r7, #24]
 800780a:	e007      	b.n	800781c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800780c:	69fb      	ldr	r3, [r7, #28]
 800780e:	781a      	ldrb	r2, [r3, #0]
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007816:	69fb      	ldr	r3, [r7, #28]
 8007818:	3301      	adds	r3, #1
 800781a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007822:	b29b      	uxth	r3, r3
 8007824:	3b01      	subs	r3, #1
 8007826:	b29a      	uxth	r2, r3
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007834:	b29b      	uxth	r3, r3
 8007836:	2b00      	cmp	r3, #0
 8007838:	d1c8      	bne.n	80077cc <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	9300      	str	r3, [sp, #0]
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	2200      	movs	r2, #0
 8007842:	2140      	movs	r1, #64	@ 0x40
 8007844:	68f8      	ldr	r0, [r7, #12]
 8007846:	f001 fabf 	bl	8008dc8 <UART_WaitOnFlagUntilTimeout>
 800784a:	4603      	mov	r3, r0
 800784c:	2b00      	cmp	r3, #0
 800784e:	d005      	beq.n	800785c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	2220      	movs	r2, #32
 8007854:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007858:	2303      	movs	r3, #3
 800785a:	e006      	b.n	800786a <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	2220      	movs	r2, #32
 8007860:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007864:	2300      	movs	r3, #0
 8007866:	e000      	b.n	800786a <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007868:	2302      	movs	r3, #2
  }
}
 800786a:	4618      	mov	r0, r3
 800786c:	3720      	adds	r7, #32
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}
	...

08007874 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b0ba      	sub	sp, #232	@ 0xe8
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	69db      	ldr	r3, [r3, #28]
 8007882:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800789a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800789e:	f640 030f 	movw	r3, #2063	@ 0x80f
 80078a2:	4013      	ands	r3, r2
 80078a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80078a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d11b      	bne.n	80078e8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80078b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078b4:	f003 0320 	and.w	r3, r3, #32
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d015      	beq.n	80078e8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80078bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078c0:	f003 0320 	and.w	r3, r3, #32
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d105      	bne.n	80078d4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80078c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80078cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d009      	beq.n	80078e8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078d8:	2b00      	cmp	r3, #0
 80078da:	f000 8393 	beq.w	8008004 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	4798      	blx	r3
      }
      return;
 80078e6:	e38d      	b.n	8008004 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80078e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	f000 8123 	beq.w	8007b38 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80078f2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80078f6:	4b8d      	ldr	r3, [pc, #564]	@ (8007b2c <HAL_UART_IRQHandler+0x2b8>)
 80078f8:	4013      	ands	r3, r2
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d106      	bne.n	800790c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80078fe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007902:	4b8b      	ldr	r3, [pc, #556]	@ (8007b30 <HAL_UART_IRQHandler+0x2bc>)
 8007904:	4013      	ands	r3, r2
 8007906:	2b00      	cmp	r3, #0
 8007908:	f000 8116 	beq.w	8007b38 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800790c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007910:	f003 0301 	and.w	r3, r3, #1
 8007914:	2b00      	cmp	r3, #0
 8007916:	d011      	beq.n	800793c <HAL_UART_IRQHandler+0xc8>
 8007918:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800791c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007920:	2b00      	cmp	r3, #0
 8007922:	d00b      	beq.n	800793c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	2201      	movs	r2, #1
 800792a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007932:	f043 0201 	orr.w	r2, r3, #1
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800793c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007940:	f003 0302 	and.w	r3, r3, #2
 8007944:	2b00      	cmp	r3, #0
 8007946:	d011      	beq.n	800796c <HAL_UART_IRQHandler+0xf8>
 8007948:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800794c:	f003 0301 	and.w	r3, r3, #1
 8007950:	2b00      	cmp	r3, #0
 8007952:	d00b      	beq.n	800796c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	2202      	movs	r2, #2
 800795a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007962:	f043 0204 	orr.w	r2, r3, #4
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800796c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007970:	f003 0304 	and.w	r3, r3, #4
 8007974:	2b00      	cmp	r3, #0
 8007976:	d011      	beq.n	800799c <HAL_UART_IRQHandler+0x128>
 8007978:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800797c:	f003 0301 	and.w	r3, r3, #1
 8007980:	2b00      	cmp	r3, #0
 8007982:	d00b      	beq.n	800799c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	2204      	movs	r2, #4
 800798a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007992:	f043 0202 	orr.w	r2, r3, #2
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800799c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079a0:	f003 0308 	and.w	r3, r3, #8
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d017      	beq.n	80079d8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80079a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079ac:	f003 0320 	and.w	r3, r3, #32
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d105      	bne.n	80079c0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80079b4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80079b8:	4b5c      	ldr	r3, [pc, #368]	@ (8007b2c <HAL_UART_IRQHandler+0x2b8>)
 80079ba:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d00b      	beq.n	80079d8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	2208      	movs	r2, #8
 80079c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079ce:	f043 0208 	orr.w	r2, r3, #8
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80079d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d012      	beq.n	8007a0a <HAL_UART_IRQHandler+0x196>
 80079e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d00c      	beq.n	8007a0a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80079f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a00:	f043 0220 	orr.w	r2, r3, #32
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	f000 82f9 	beq.w	8008008 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007a16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a1a:	f003 0320 	and.w	r3, r3, #32
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d013      	beq.n	8007a4a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007a22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a26:	f003 0320 	and.w	r3, r3, #32
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d105      	bne.n	8007a3a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007a2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d007      	beq.n	8007a4a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d003      	beq.n	8007a4a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a46:	6878      	ldr	r0, [r7, #4]
 8007a48:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a50:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	689b      	ldr	r3, [r3, #8]
 8007a5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a5e:	2b40      	cmp	r3, #64	@ 0x40
 8007a60:	d005      	beq.n	8007a6e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007a62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007a66:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d054      	beq.n	8007b18 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f001 fa18 	bl	8008ea4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a7e:	2b40      	cmp	r3, #64	@ 0x40
 8007a80:	d146      	bne.n	8007b10 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	3308      	adds	r3, #8
 8007a88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007a90:	e853 3f00 	ldrex	r3, [r3]
 8007a94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007a98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007a9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007aa0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	3308      	adds	r3, #8
 8007aaa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007aae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007ab2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007aba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007abe:	e841 2300 	strex	r3, r2, [r1]
 8007ac2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007ac6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d1d9      	bne.n	8007a82 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d017      	beq.n	8007b08 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ade:	4a15      	ldr	r2, [pc, #84]	@ (8007b34 <HAL_UART_IRQHandler+0x2c0>)
 8007ae0:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ae8:	4618      	mov	r0, r3
 8007aea:	f7fa fead 	bl	8002848 <HAL_DMA_Abort_IT>
 8007aee:	4603      	mov	r3, r0
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d019      	beq.n	8007b28 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007afa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007afc:	687a      	ldr	r2, [r7, #4]
 8007afe:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007b02:	4610      	mov	r0, r2
 8007b04:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b06:	e00f      	b.n	8007b28 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007b08:	6878      	ldr	r0, [r7, #4]
 8007b0a:	f000 fa93 	bl	8008034 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b0e:	e00b      	b.n	8007b28 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	f000 fa8f 	bl	8008034 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b16:	e007      	b.n	8007b28 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	f000 fa8b 	bl	8008034 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2200      	movs	r2, #0
 8007b22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007b26:	e26f      	b.n	8008008 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b28:	bf00      	nop
    return;
 8007b2a:	e26d      	b.n	8008008 <HAL_UART_IRQHandler+0x794>
 8007b2c:	10000001 	.word	0x10000001
 8007b30:	04000120 	.word	0x04000120
 8007b34:	08008f71 	.word	0x08008f71

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	f040 8203 	bne.w	8007f48 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007b42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b46:	f003 0310 	and.w	r3, r3, #16
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	f000 81fc 	beq.w	8007f48 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007b50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b54:	f003 0310 	and.w	r3, r3, #16
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	f000 81f5 	beq.w	8007f48 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	2210      	movs	r2, #16
 8007b64:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	689b      	ldr	r3, [r3, #8]
 8007b6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b70:	2b40      	cmp	r3, #64	@ 0x40
 8007b72:	f040 816d 	bne.w	8007e50 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4aa4      	ldr	r2, [pc, #656]	@ (8007e10 <HAL_UART_IRQHandler+0x59c>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d068      	beq.n	8007c56 <HAL_UART_IRQHandler+0x3e2>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	4aa1      	ldr	r2, [pc, #644]	@ (8007e14 <HAL_UART_IRQHandler+0x5a0>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d061      	beq.n	8007c56 <HAL_UART_IRQHandler+0x3e2>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4a9f      	ldr	r2, [pc, #636]	@ (8007e18 <HAL_UART_IRQHandler+0x5a4>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d05a      	beq.n	8007c56 <HAL_UART_IRQHandler+0x3e2>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4a9c      	ldr	r2, [pc, #624]	@ (8007e1c <HAL_UART_IRQHandler+0x5a8>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d053      	beq.n	8007c56 <HAL_UART_IRQHandler+0x3e2>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a9a      	ldr	r2, [pc, #616]	@ (8007e20 <HAL_UART_IRQHandler+0x5ac>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d04c      	beq.n	8007c56 <HAL_UART_IRQHandler+0x3e2>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4a97      	ldr	r2, [pc, #604]	@ (8007e24 <HAL_UART_IRQHandler+0x5b0>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d045      	beq.n	8007c56 <HAL_UART_IRQHandler+0x3e2>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	4a95      	ldr	r2, [pc, #596]	@ (8007e28 <HAL_UART_IRQHandler+0x5b4>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d03e      	beq.n	8007c56 <HAL_UART_IRQHandler+0x3e2>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a92      	ldr	r2, [pc, #584]	@ (8007e2c <HAL_UART_IRQHandler+0x5b8>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d037      	beq.n	8007c56 <HAL_UART_IRQHandler+0x3e2>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	4a90      	ldr	r2, [pc, #576]	@ (8007e30 <HAL_UART_IRQHandler+0x5bc>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d030      	beq.n	8007c56 <HAL_UART_IRQHandler+0x3e2>
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4a8d      	ldr	r2, [pc, #564]	@ (8007e34 <HAL_UART_IRQHandler+0x5c0>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d029      	beq.n	8007c56 <HAL_UART_IRQHandler+0x3e2>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4a8b      	ldr	r2, [pc, #556]	@ (8007e38 <HAL_UART_IRQHandler+0x5c4>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d022      	beq.n	8007c56 <HAL_UART_IRQHandler+0x3e2>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4a88      	ldr	r2, [pc, #544]	@ (8007e3c <HAL_UART_IRQHandler+0x5c8>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d01b      	beq.n	8007c56 <HAL_UART_IRQHandler+0x3e2>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4a86      	ldr	r2, [pc, #536]	@ (8007e40 <HAL_UART_IRQHandler+0x5cc>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d014      	beq.n	8007c56 <HAL_UART_IRQHandler+0x3e2>
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	4a83      	ldr	r2, [pc, #524]	@ (8007e44 <HAL_UART_IRQHandler+0x5d0>)
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d00d      	beq.n	8007c56 <HAL_UART_IRQHandler+0x3e2>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4a81      	ldr	r2, [pc, #516]	@ (8007e48 <HAL_UART_IRQHandler+0x5d4>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d006      	beq.n	8007c56 <HAL_UART_IRQHandler+0x3e2>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	4a7e      	ldr	r2, [pc, #504]	@ (8007e4c <HAL_UART_IRQHandler+0x5d8>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d106      	bne.n	8007c64 <HAL_UART_IRQHandler+0x3f0>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	685b      	ldr	r3, [r3, #4]
 8007c60:	b29b      	uxth	r3, r3
 8007c62:	e005      	b.n	8007c70 <HAL_UART_IRQHandler+0x3fc>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	b29b      	uxth	r3, r3
 8007c70:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007c74:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	f000 80ad 	beq.w	8007dd8 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007c84:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	f080 80a5 	bcs.w	8007dd8 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007c94:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c9e:	69db      	ldr	r3, [r3, #28]
 8007ca0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ca4:	f000 8087 	beq.w	8007db6 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007cb4:	e853 3f00 	ldrex	r3, [r3]
 8007cb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007cbc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007cc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007cc4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	461a      	mov	r2, r3
 8007cce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007cd2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007cd6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cda:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007cde:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007ce2:	e841 2300 	strex	r3, r2, [r1]
 8007ce6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007cea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d1da      	bne.n	8007ca8 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	3308      	adds	r3, #8
 8007cf8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cfa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007cfc:	e853 3f00 	ldrex	r3, [r3]
 8007d00:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007d02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d04:	f023 0301 	bic.w	r3, r3, #1
 8007d08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	3308      	adds	r3, #8
 8007d12:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007d16:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007d1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d1c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007d1e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007d22:	e841 2300 	strex	r3, r2, [r1]
 8007d26:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007d28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d1e1      	bne.n	8007cf2 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	3308      	adds	r3, #8
 8007d34:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d36:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007d38:	e853 3f00 	ldrex	r3, [r3]
 8007d3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007d3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	3308      	adds	r3, #8
 8007d4e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007d52:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007d54:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d56:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007d58:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007d5a:	e841 2300 	strex	r3, r2, [r1]
 8007d5e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007d60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d1e3      	bne.n	8007d2e <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2220      	movs	r2, #32
 8007d6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2200      	movs	r2, #0
 8007d72:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d7c:	e853 3f00 	ldrex	r3, [r3]
 8007d80:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007d82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d84:	f023 0310 	bic.w	r3, r3, #16
 8007d88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	461a      	mov	r2, r3
 8007d92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d96:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007d98:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d9a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007d9c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007d9e:	e841 2300 	strex	r3, r2, [r1]
 8007da2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007da4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d1e4      	bne.n	8007d74 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007db0:	4618      	mov	r0, r3
 8007db2:	f7fa fa2b 	bl	800220c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2202      	movs	r2, #2
 8007dba:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007dc8:	b29b      	uxth	r3, r3
 8007dca:	1ad3      	subs	r3, r2, r3
 8007dcc:	b29b      	uxth	r3, r3
 8007dce:	4619      	mov	r1, r3
 8007dd0:	6878      	ldr	r0, [r7, #4]
 8007dd2:	f000 f939 	bl	8008048 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007dd6:	e119      	b.n	800800c <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007dde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007de2:	429a      	cmp	r2, r3
 8007de4:	f040 8112 	bne.w	800800c <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007dee:	69db      	ldr	r3, [r3, #28]
 8007df0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007df4:	f040 810a 	bne.w	800800c <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2202      	movs	r2, #2
 8007dfc:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007e04:	4619      	mov	r1, r3
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	f000 f91e 	bl	8008048 <HAL_UARTEx_RxEventCallback>
      return;
 8007e0c:	e0fe      	b.n	800800c <HAL_UART_IRQHandler+0x798>
 8007e0e:	bf00      	nop
 8007e10:	40020010 	.word	0x40020010
 8007e14:	40020028 	.word	0x40020028
 8007e18:	40020040 	.word	0x40020040
 8007e1c:	40020058 	.word	0x40020058
 8007e20:	40020070 	.word	0x40020070
 8007e24:	40020088 	.word	0x40020088
 8007e28:	400200a0 	.word	0x400200a0
 8007e2c:	400200b8 	.word	0x400200b8
 8007e30:	40020410 	.word	0x40020410
 8007e34:	40020428 	.word	0x40020428
 8007e38:	40020440 	.word	0x40020440
 8007e3c:	40020458 	.word	0x40020458
 8007e40:	40020470 	.word	0x40020470
 8007e44:	40020488 	.word	0x40020488
 8007e48:	400204a0 	.word	0x400204a0
 8007e4c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007e5c:	b29b      	uxth	r3, r3
 8007e5e:	1ad3      	subs	r3, r2, r3
 8007e60:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007e6a:	b29b      	uxth	r3, r3
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	f000 80cf 	beq.w	8008010 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8007e72:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	f000 80ca 	beq.w	8008010 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e84:	e853 3f00 	ldrex	r3, [r3]
 8007e88:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007e8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e90:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	461a      	mov	r2, r3
 8007e9a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007e9e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ea0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ea2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ea4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ea6:	e841 2300 	strex	r3, r2, [r1]
 8007eaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007eac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d1e4      	bne.n	8007e7c <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	3308      	adds	r3, #8
 8007eb8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ebc:	e853 3f00 	ldrex	r3, [r3]
 8007ec0:	623b      	str	r3, [r7, #32]
   return(result);
 8007ec2:	6a3a      	ldr	r2, [r7, #32]
 8007ec4:	4b55      	ldr	r3, [pc, #340]	@ (800801c <HAL_UART_IRQHandler+0x7a8>)
 8007ec6:	4013      	ands	r3, r2
 8007ec8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	3308      	adds	r3, #8
 8007ed2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007ed6:	633a      	str	r2, [r7, #48]	@ 0x30
 8007ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007edc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ede:	e841 2300 	strex	r3, r2, [r1]
 8007ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d1e3      	bne.n	8007eb2 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2220      	movs	r2, #32
 8007eee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2200      	movs	r2, #0
 8007efc:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	e853 3f00 	ldrex	r3, [r3]
 8007f0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	f023 0310 	bic.w	r3, r3, #16
 8007f12:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	461a      	mov	r2, r3
 8007f1c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007f20:	61fb      	str	r3, [r7, #28]
 8007f22:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f24:	69b9      	ldr	r1, [r7, #24]
 8007f26:	69fa      	ldr	r2, [r7, #28]
 8007f28:	e841 2300 	strex	r3, r2, [r1]
 8007f2c:	617b      	str	r3, [r7, #20]
   return(result);
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d1e4      	bne.n	8007efe <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2202      	movs	r2, #2
 8007f38:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007f3a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007f3e:	4619      	mov	r1, r3
 8007f40:	6878      	ldr	r0, [r7, #4]
 8007f42:	f000 f881 	bl	8008048 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007f46:	e063      	b.n	8008010 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007f48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f4c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d00e      	beq.n	8007f72 <HAL_UART_IRQHandler+0x6fe>
 8007f54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f58:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d008      	beq.n	8007f72 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007f68:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f001 f83d 	bl	8008fea <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007f70:	e051      	b.n	8008016 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007f72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d014      	beq.n	8007fa8 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007f7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d105      	bne.n	8007f96 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007f8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d008      	beq.n	8007fa8 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d03a      	beq.n	8008014 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	4798      	blx	r3
    }
    return;
 8007fa6:	e035      	b.n	8008014 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007fa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d009      	beq.n	8007fc8 <HAL_UART_IRQHandler+0x754>
 8007fb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d003      	beq.n	8007fc8 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f000 ffe7 	bl	8008f94 <UART_EndTransmit_IT>
    return;
 8007fc6:	e026      	b.n	8008016 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007fc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fcc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d009      	beq.n	8007fe8 <HAL_UART_IRQHandler+0x774>
 8007fd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fd8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d003      	beq.n	8007fe8 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f001 f816 	bl	8009012 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007fe6:	e016      	b.n	8008016 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007fe8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d010      	beq.n	8008016 <HAL_UART_IRQHandler+0x7a2>
 8007ff4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	da0c      	bge.n	8008016 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007ffc:	6878      	ldr	r0, [r7, #4]
 8007ffe:	f000 fffe 	bl	8008ffe <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008002:	e008      	b.n	8008016 <HAL_UART_IRQHandler+0x7a2>
      return;
 8008004:	bf00      	nop
 8008006:	e006      	b.n	8008016 <HAL_UART_IRQHandler+0x7a2>
    return;
 8008008:	bf00      	nop
 800800a:	e004      	b.n	8008016 <HAL_UART_IRQHandler+0x7a2>
      return;
 800800c:	bf00      	nop
 800800e:	e002      	b.n	8008016 <HAL_UART_IRQHandler+0x7a2>
      return;
 8008010:	bf00      	nop
 8008012:	e000      	b.n	8008016 <HAL_UART_IRQHandler+0x7a2>
    return;
 8008014:	bf00      	nop
  }
}
 8008016:	37e8      	adds	r7, #232	@ 0xe8
 8008018:	46bd      	mov	sp, r7
 800801a:	bd80      	pop	{r7, pc}
 800801c:	effffffe 	.word	0xeffffffe

08008020 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008020:	b480      	push	{r7}
 8008022:	b083      	sub	sp, #12
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008028:	bf00      	nop
 800802a:	370c      	adds	r7, #12
 800802c:	46bd      	mov	sp, r7
 800802e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008032:	4770      	bx	lr

08008034 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008034:	b480      	push	{r7}
 8008036:	b083      	sub	sp, #12
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800803c:	bf00      	nop
 800803e:	370c      	adds	r7, #12
 8008040:	46bd      	mov	sp, r7
 8008042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008046:	4770      	bx	lr

08008048 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008048:	b480      	push	{r7}
 800804a:	b083      	sub	sp, #12
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
 8008050:	460b      	mov	r3, r1
 8008052:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008054:	bf00      	nop
 8008056:	370c      	adds	r7, #12
 8008058:	46bd      	mov	sp, r7
 800805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805e:	4770      	bx	lr

08008060 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008060:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008064:	b092      	sub	sp, #72	@ 0x48
 8008066:	af00      	add	r7, sp, #0
 8008068:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800806a:	2300      	movs	r3, #0
 800806c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	689a      	ldr	r2, [r3, #8]
 8008074:	697b      	ldr	r3, [r7, #20]
 8008076:	691b      	ldr	r3, [r3, #16]
 8008078:	431a      	orrs	r2, r3
 800807a:	697b      	ldr	r3, [r7, #20]
 800807c:	695b      	ldr	r3, [r3, #20]
 800807e:	431a      	orrs	r2, r3
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	69db      	ldr	r3, [r3, #28]
 8008084:	4313      	orrs	r3, r2
 8008086:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008088:	697b      	ldr	r3, [r7, #20]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	4bbe      	ldr	r3, [pc, #760]	@ (8008388 <UART_SetConfig+0x328>)
 8008090:	4013      	ands	r3, r2
 8008092:	697a      	ldr	r2, [r7, #20]
 8008094:	6812      	ldr	r2, [r2, #0]
 8008096:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008098:	430b      	orrs	r3, r1
 800809a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800809c:	697b      	ldr	r3, [r7, #20]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80080a6:	697b      	ldr	r3, [r7, #20]
 80080a8:	68da      	ldr	r2, [r3, #12]
 80080aa:	697b      	ldr	r3, [r7, #20]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	430a      	orrs	r2, r1
 80080b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80080b2:	697b      	ldr	r3, [r7, #20]
 80080b4:	699b      	ldr	r3, [r3, #24]
 80080b6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80080b8:	697b      	ldr	r3, [r7, #20]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4ab3      	ldr	r2, [pc, #716]	@ (800838c <UART_SetConfig+0x32c>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d004      	beq.n	80080cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	6a1b      	ldr	r3, [r3, #32]
 80080c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80080c8:	4313      	orrs	r3, r2
 80080ca:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	689a      	ldr	r2, [r3, #8]
 80080d2:	4baf      	ldr	r3, [pc, #700]	@ (8008390 <UART_SetConfig+0x330>)
 80080d4:	4013      	ands	r3, r2
 80080d6:	697a      	ldr	r2, [r7, #20]
 80080d8:	6812      	ldr	r2, [r2, #0]
 80080da:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80080dc:	430b      	orrs	r3, r1
 80080de:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80080e0:	697b      	ldr	r3, [r7, #20]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080e6:	f023 010f 	bic.w	r1, r3, #15
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80080ee:	697b      	ldr	r3, [r7, #20]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	430a      	orrs	r2, r1
 80080f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	4aa6      	ldr	r2, [pc, #664]	@ (8008394 <UART_SetConfig+0x334>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d177      	bne.n	80081f0 <UART_SetConfig+0x190>
 8008100:	4ba5      	ldr	r3, [pc, #660]	@ (8008398 <UART_SetConfig+0x338>)
 8008102:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008104:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008108:	2b28      	cmp	r3, #40	@ 0x28
 800810a:	d86d      	bhi.n	80081e8 <UART_SetConfig+0x188>
 800810c:	a201      	add	r2, pc, #4	@ (adr r2, 8008114 <UART_SetConfig+0xb4>)
 800810e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008112:	bf00      	nop
 8008114:	080081b9 	.word	0x080081b9
 8008118:	080081e9 	.word	0x080081e9
 800811c:	080081e9 	.word	0x080081e9
 8008120:	080081e9 	.word	0x080081e9
 8008124:	080081e9 	.word	0x080081e9
 8008128:	080081e9 	.word	0x080081e9
 800812c:	080081e9 	.word	0x080081e9
 8008130:	080081e9 	.word	0x080081e9
 8008134:	080081c1 	.word	0x080081c1
 8008138:	080081e9 	.word	0x080081e9
 800813c:	080081e9 	.word	0x080081e9
 8008140:	080081e9 	.word	0x080081e9
 8008144:	080081e9 	.word	0x080081e9
 8008148:	080081e9 	.word	0x080081e9
 800814c:	080081e9 	.word	0x080081e9
 8008150:	080081e9 	.word	0x080081e9
 8008154:	080081c9 	.word	0x080081c9
 8008158:	080081e9 	.word	0x080081e9
 800815c:	080081e9 	.word	0x080081e9
 8008160:	080081e9 	.word	0x080081e9
 8008164:	080081e9 	.word	0x080081e9
 8008168:	080081e9 	.word	0x080081e9
 800816c:	080081e9 	.word	0x080081e9
 8008170:	080081e9 	.word	0x080081e9
 8008174:	080081d1 	.word	0x080081d1
 8008178:	080081e9 	.word	0x080081e9
 800817c:	080081e9 	.word	0x080081e9
 8008180:	080081e9 	.word	0x080081e9
 8008184:	080081e9 	.word	0x080081e9
 8008188:	080081e9 	.word	0x080081e9
 800818c:	080081e9 	.word	0x080081e9
 8008190:	080081e9 	.word	0x080081e9
 8008194:	080081d9 	.word	0x080081d9
 8008198:	080081e9 	.word	0x080081e9
 800819c:	080081e9 	.word	0x080081e9
 80081a0:	080081e9 	.word	0x080081e9
 80081a4:	080081e9 	.word	0x080081e9
 80081a8:	080081e9 	.word	0x080081e9
 80081ac:	080081e9 	.word	0x080081e9
 80081b0:	080081e9 	.word	0x080081e9
 80081b4:	080081e1 	.word	0x080081e1
 80081b8:	2301      	movs	r3, #1
 80081ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081be:	e222      	b.n	8008606 <UART_SetConfig+0x5a6>
 80081c0:	2304      	movs	r3, #4
 80081c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081c6:	e21e      	b.n	8008606 <UART_SetConfig+0x5a6>
 80081c8:	2308      	movs	r3, #8
 80081ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081ce:	e21a      	b.n	8008606 <UART_SetConfig+0x5a6>
 80081d0:	2310      	movs	r3, #16
 80081d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081d6:	e216      	b.n	8008606 <UART_SetConfig+0x5a6>
 80081d8:	2320      	movs	r3, #32
 80081da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081de:	e212      	b.n	8008606 <UART_SetConfig+0x5a6>
 80081e0:	2340      	movs	r3, #64	@ 0x40
 80081e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081e6:	e20e      	b.n	8008606 <UART_SetConfig+0x5a6>
 80081e8:	2380      	movs	r3, #128	@ 0x80
 80081ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081ee:	e20a      	b.n	8008606 <UART_SetConfig+0x5a6>
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a69      	ldr	r2, [pc, #420]	@ (800839c <UART_SetConfig+0x33c>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d130      	bne.n	800825c <UART_SetConfig+0x1fc>
 80081fa:	4b67      	ldr	r3, [pc, #412]	@ (8008398 <UART_SetConfig+0x338>)
 80081fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081fe:	f003 0307 	and.w	r3, r3, #7
 8008202:	2b05      	cmp	r3, #5
 8008204:	d826      	bhi.n	8008254 <UART_SetConfig+0x1f4>
 8008206:	a201      	add	r2, pc, #4	@ (adr r2, 800820c <UART_SetConfig+0x1ac>)
 8008208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800820c:	08008225 	.word	0x08008225
 8008210:	0800822d 	.word	0x0800822d
 8008214:	08008235 	.word	0x08008235
 8008218:	0800823d 	.word	0x0800823d
 800821c:	08008245 	.word	0x08008245
 8008220:	0800824d 	.word	0x0800824d
 8008224:	2300      	movs	r3, #0
 8008226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800822a:	e1ec      	b.n	8008606 <UART_SetConfig+0x5a6>
 800822c:	2304      	movs	r3, #4
 800822e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008232:	e1e8      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008234:	2308      	movs	r3, #8
 8008236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800823a:	e1e4      	b.n	8008606 <UART_SetConfig+0x5a6>
 800823c:	2310      	movs	r3, #16
 800823e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008242:	e1e0      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008244:	2320      	movs	r3, #32
 8008246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800824a:	e1dc      	b.n	8008606 <UART_SetConfig+0x5a6>
 800824c:	2340      	movs	r3, #64	@ 0x40
 800824e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008252:	e1d8      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008254:	2380      	movs	r3, #128	@ 0x80
 8008256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800825a:	e1d4      	b.n	8008606 <UART_SetConfig+0x5a6>
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4a4f      	ldr	r2, [pc, #316]	@ (80083a0 <UART_SetConfig+0x340>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d130      	bne.n	80082c8 <UART_SetConfig+0x268>
 8008266:	4b4c      	ldr	r3, [pc, #304]	@ (8008398 <UART_SetConfig+0x338>)
 8008268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800826a:	f003 0307 	and.w	r3, r3, #7
 800826e:	2b05      	cmp	r3, #5
 8008270:	d826      	bhi.n	80082c0 <UART_SetConfig+0x260>
 8008272:	a201      	add	r2, pc, #4	@ (adr r2, 8008278 <UART_SetConfig+0x218>)
 8008274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008278:	08008291 	.word	0x08008291
 800827c:	08008299 	.word	0x08008299
 8008280:	080082a1 	.word	0x080082a1
 8008284:	080082a9 	.word	0x080082a9
 8008288:	080082b1 	.word	0x080082b1
 800828c:	080082b9 	.word	0x080082b9
 8008290:	2300      	movs	r3, #0
 8008292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008296:	e1b6      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008298:	2304      	movs	r3, #4
 800829a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800829e:	e1b2      	b.n	8008606 <UART_SetConfig+0x5a6>
 80082a0:	2308      	movs	r3, #8
 80082a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082a6:	e1ae      	b.n	8008606 <UART_SetConfig+0x5a6>
 80082a8:	2310      	movs	r3, #16
 80082aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082ae:	e1aa      	b.n	8008606 <UART_SetConfig+0x5a6>
 80082b0:	2320      	movs	r3, #32
 80082b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082b6:	e1a6      	b.n	8008606 <UART_SetConfig+0x5a6>
 80082b8:	2340      	movs	r3, #64	@ 0x40
 80082ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082be:	e1a2      	b.n	8008606 <UART_SetConfig+0x5a6>
 80082c0:	2380      	movs	r3, #128	@ 0x80
 80082c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082c6:	e19e      	b.n	8008606 <UART_SetConfig+0x5a6>
 80082c8:	697b      	ldr	r3, [r7, #20]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	4a35      	ldr	r2, [pc, #212]	@ (80083a4 <UART_SetConfig+0x344>)
 80082ce:	4293      	cmp	r3, r2
 80082d0:	d130      	bne.n	8008334 <UART_SetConfig+0x2d4>
 80082d2:	4b31      	ldr	r3, [pc, #196]	@ (8008398 <UART_SetConfig+0x338>)
 80082d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082d6:	f003 0307 	and.w	r3, r3, #7
 80082da:	2b05      	cmp	r3, #5
 80082dc:	d826      	bhi.n	800832c <UART_SetConfig+0x2cc>
 80082de:	a201      	add	r2, pc, #4	@ (adr r2, 80082e4 <UART_SetConfig+0x284>)
 80082e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082e4:	080082fd 	.word	0x080082fd
 80082e8:	08008305 	.word	0x08008305
 80082ec:	0800830d 	.word	0x0800830d
 80082f0:	08008315 	.word	0x08008315
 80082f4:	0800831d 	.word	0x0800831d
 80082f8:	08008325 	.word	0x08008325
 80082fc:	2300      	movs	r3, #0
 80082fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008302:	e180      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008304:	2304      	movs	r3, #4
 8008306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800830a:	e17c      	b.n	8008606 <UART_SetConfig+0x5a6>
 800830c:	2308      	movs	r3, #8
 800830e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008312:	e178      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008314:	2310      	movs	r3, #16
 8008316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800831a:	e174      	b.n	8008606 <UART_SetConfig+0x5a6>
 800831c:	2320      	movs	r3, #32
 800831e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008322:	e170      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008324:	2340      	movs	r3, #64	@ 0x40
 8008326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800832a:	e16c      	b.n	8008606 <UART_SetConfig+0x5a6>
 800832c:	2380      	movs	r3, #128	@ 0x80
 800832e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008332:	e168      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008334:	697b      	ldr	r3, [r7, #20]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a1b      	ldr	r2, [pc, #108]	@ (80083a8 <UART_SetConfig+0x348>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d142      	bne.n	80083c4 <UART_SetConfig+0x364>
 800833e:	4b16      	ldr	r3, [pc, #88]	@ (8008398 <UART_SetConfig+0x338>)
 8008340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008342:	f003 0307 	and.w	r3, r3, #7
 8008346:	2b05      	cmp	r3, #5
 8008348:	d838      	bhi.n	80083bc <UART_SetConfig+0x35c>
 800834a:	a201      	add	r2, pc, #4	@ (adr r2, 8008350 <UART_SetConfig+0x2f0>)
 800834c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008350:	08008369 	.word	0x08008369
 8008354:	08008371 	.word	0x08008371
 8008358:	08008379 	.word	0x08008379
 800835c:	08008381 	.word	0x08008381
 8008360:	080083ad 	.word	0x080083ad
 8008364:	080083b5 	.word	0x080083b5
 8008368:	2300      	movs	r3, #0
 800836a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800836e:	e14a      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008370:	2304      	movs	r3, #4
 8008372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008376:	e146      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008378:	2308      	movs	r3, #8
 800837a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800837e:	e142      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008380:	2310      	movs	r3, #16
 8008382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008386:	e13e      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008388:	cfff69f3 	.word	0xcfff69f3
 800838c:	58000c00 	.word	0x58000c00
 8008390:	11fff4ff 	.word	0x11fff4ff
 8008394:	40011000 	.word	0x40011000
 8008398:	58024400 	.word	0x58024400
 800839c:	40004400 	.word	0x40004400
 80083a0:	40004800 	.word	0x40004800
 80083a4:	40004c00 	.word	0x40004c00
 80083a8:	40005000 	.word	0x40005000
 80083ac:	2320      	movs	r3, #32
 80083ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083b2:	e128      	b.n	8008606 <UART_SetConfig+0x5a6>
 80083b4:	2340      	movs	r3, #64	@ 0x40
 80083b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083ba:	e124      	b.n	8008606 <UART_SetConfig+0x5a6>
 80083bc:	2380      	movs	r3, #128	@ 0x80
 80083be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083c2:	e120      	b.n	8008606 <UART_SetConfig+0x5a6>
 80083c4:	697b      	ldr	r3, [r7, #20]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	4acb      	ldr	r2, [pc, #812]	@ (80086f8 <UART_SetConfig+0x698>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d176      	bne.n	80084bc <UART_SetConfig+0x45c>
 80083ce:	4bcb      	ldr	r3, [pc, #812]	@ (80086fc <UART_SetConfig+0x69c>)
 80083d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80083d6:	2b28      	cmp	r3, #40	@ 0x28
 80083d8:	d86c      	bhi.n	80084b4 <UART_SetConfig+0x454>
 80083da:	a201      	add	r2, pc, #4	@ (adr r2, 80083e0 <UART_SetConfig+0x380>)
 80083dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083e0:	08008485 	.word	0x08008485
 80083e4:	080084b5 	.word	0x080084b5
 80083e8:	080084b5 	.word	0x080084b5
 80083ec:	080084b5 	.word	0x080084b5
 80083f0:	080084b5 	.word	0x080084b5
 80083f4:	080084b5 	.word	0x080084b5
 80083f8:	080084b5 	.word	0x080084b5
 80083fc:	080084b5 	.word	0x080084b5
 8008400:	0800848d 	.word	0x0800848d
 8008404:	080084b5 	.word	0x080084b5
 8008408:	080084b5 	.word	0x080084b5
 800840c:	080084b5 	.word	0x080084b5
 8008410:	080084b5 	.word	0x080084b5
 8008414:	080084b5 	.word	0x080084b5
 8008418:	080084b5 	.word	0x080084b5
 800841c:	080084b5 	.word	0x080084b5
 8008420:	08008495 	.word	0x08008495
 8008424:	080084b5 	.word	0x080084b5
 8008428:	080084b5 	.word	0x080084b5
 800842c:	080084b5 	.word	0x080084b5
 8008430:	080084b5 	.word	0x080084b5
 8008434:	080084b5 	.word	0x080084b5
 8008438:	080084b5 	.word	0x080084b5
 800843c:	080084b5 	.word	0x080084b5
 8008440:	0800849d 	.word	0x0800849d
 8008444:	080084b5 	.word	0x080084b5
 8008448:	080084b5 	.word	0x080084b5
 800844c:	080084b5 	.word	0x080084b5
 8008450:	080084b5 	.word	0x080084b5
 8008454:	080084b5 	.word	0x080084b5
 8008458:	080084b5 	.word	0x080084b5
 800845c:	080084b5 	.word	0x080084b5
 8008460:	080084a5 	.word	0x080084a5
 8008464:	080084b5 	.word	0x080084b5
 8008468:	080084b5 	.word	0x080084b5
 800846c:	080084b5 	.word	0x080084b5
 8008470:	080084b5 	.word	0x080084b5
 8008474:	080084b5 	.word	0x080084b5
 8008478:	080084b5 	.word	0x080084b5
 800847c:	080084b5 	.word	0x080084b5
 8008480:	080084ad 	.word	0x080084ad
 8008484:	2301      	movs	r3, #1
 8008486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800848a:	e0bc      	b.n	8008606 <UART_SetConfig+0x5a6>
 800848c:	2304      	movs	r3, #4
 800848e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008492:	e0b8      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008494:	2308      	movs	r3, #8
 8008496:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800849a:	e0b4      	b.n	8008606 <UART_SetConfig+0x5a6>
 800849c:	2310      	movs	r3, #16
 800849e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084a2:	e0b0      	b.n	8008606 <UART_SetConfig+0x5a6>
 80084a4:	2320      	movs	r3, #32
 80084a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084aa:	e0ac      	b.n	8008606 <UART_SetConfig+0x5a6>
 80084ac:	2340      	movs	r3, #64	@ 0x40
 80084ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084b2:	e0a8      	b.n	8008606 <UART_SetConfig+0x5a6>
 80084b4:	2380      	movs	r3, #128	@ 0x80
 80084b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084ba:	e0a4      	b.n	8008606 <UART_SetConfig+0x5a6>
 80084bc:	697b      	ldr	r3, [r7, #20]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a8f      	ldr	r2, [pc, #572]	@ (8008700 <UART_SetConfig+0x6a0>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d130      	bne.n	8008528 <UART_SetConfig+0x4c8>
 80084c6:	4b8d      	ldr	r3, [pc, #564]	@ (80086fc <UART_SetConfig+0x69c>)
 80084c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084ca:	f003 0307 	and.w	r3, r3, #7
 80084ce:	2b05      	cmp	r3, #5
 80084d0:	d826      	bhi.n	8008520 <UART_SetConfig+0x4c0>
 80084d2:	a201      	add	r2, pc, #4	@ (adr r2, 80084d8 <UART_SetConfig+0x478>)
 80084d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084d8:	080084f1 	.word	0x080084f1
 80084dc:	080084f9 	.word	0x080084f9
 80084e0:	08008501 	.word	0x08008501
 80084e4:	08008509 	.word	0x08008509
 80084e8:	08008511 	.word	0x08008511
 80084ec:	08008519 	.word	0x08008519
 80084f0:	2300      	movs	r3, #0
 80084f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084f6:	e086      	b.n	8008606 <UART_SetConfig+0x5a6>
 80084f8:	2304      	movs	r3, #4
 80084fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084fe:	e082      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008500:	2308      	movs	r3, #8
 8008502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008506:	e07e      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008508:	2310      	movs	r3, #16
 800850a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800850e:	e07a      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008510:	2320      	movs	r3, #32
 8008512:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008516:	e076      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008518:	2340      	movs	r3, #64	@ 0x40
 800851a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800851e:	e072      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008520:	2380      	movs	r3, #128	@ 0x80
 8008522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008526:	e06e      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008528:	697b      	ldr	r3, [r7, #20]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4a75      	ldr	r2, [pc, #468]	@ (8008704 <UART_SetConfig+0x6a4>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d130      	bne.n	8008594 <UART_SetConfig+0x534>
 8008532:	4b72      	ldr	r3, [pc, #456]	@ (80086fc <UART_SetConfig+0x69c>)
 8008534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008536:	f003 0307 	and.w	r3, r3, #7
 800853a:	2b05      	cmp	r3, #5
 800853c:	d826      	bhi.n	800858c <UART_SetConfig+0x52c>
 800853e:	a201      	add	r2, pc, #4	@ (adr r2, 8008544 <UART_SetConfig+0x4e4>)
 8008540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008544:	0800855d 	.word	0x0800855d
 8008548:	08008565 	.word	0x08008565
 800854c:	0800856d 	.word	0x0800856d
 8008550:	08008575 	.word	0x08008575
 8008554:	0800857d 	.word	0x0800857d
 8008558:	08008585 	.word	0x08008585
 800855c:	2300      	movs	r3, #0
 800855e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008562:	e050      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008564:	2304      	movs	r3, #4
 8008566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800856a:	e04c      	b.n	8008606 <UART_SetConfig+0x5a6>
 800856c:	2308      	movs	r3, #8
 800856e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008572:	e048      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008574:	2310      	movs	r3, #16
 8008576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800857a:	e044      	b.n	8008606 <UART_SetConfig+0x5a6>
 800857c:	2320      	movs	r3, #32
 800857e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008582:	e040      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008584:	2340      	movs	r3, #64	@ 0x40
 8008586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800858a:	e03c      	b.n	8008606 <UART_SetConfig+0x5a6>
 800858c:	2380      	movs	r3, #128	@ 0x80
 800858e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008592:	e038      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a5b      	ldr	r2, [pc, #364]	@ (8008708 <UART_SetConfig+0x6a8>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d130      	bne.n	8008600 <UART_SetConfig+0x5a0>
 800859e:	4b57      	ldr	r3, [pc, #348]	@ (80086fc <UART_SetConfig+0x69c>)
 80085a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085a2:	f003 0307 	and.w	r3, r3, #7
 80085a6:	2b05      	cmp	r3, #5
 80085a8:	d826      	bhi.n	80085f8 <UART_SetConfig+0x598>
 80085aa:	a201      	add	r2, pc, #4	@ (adr r2, 80085b0 <UART_SetConfig+0x550>)
 80085ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085b0:	080085c9 	.word	0x080085c9
 80085b4:	080085d1 	.word	0x080085d1
 80085b8:	080085d9 	.word	0x080085d9
 80085bc:	080085e1 	.word	0x080085e1
 80085c0:	080085e9 	.word	0x080085e9
 80085c4:	080085f1 	.word	0x080085f1
 80085c8:	2302      	movs	r3, #2
 80085ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085ce:	e01a      	b.n	8008606 <UART_SetConfig+0x5a6>
 80085d0:	2304      	movs	r3, #4
 80085d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085d6:	e016      	b.n	8008606 <UART_SetConfig+0x5a6>
 80085d8:	2308      	movs	r3, #8
 80085da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085de:	e012      	b.n	8008606 <UART_SetConfig+0x5a6>
 80085e0:	2310      	movs	r3, #16
 80085e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085e6:	e00e      	b.n	8008606 <UART_SetConfig+0x5a6>
 80085e8:	2320      	movs	r3, #32
 80085ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085ee:	e00a      	b.n	8008606 <UART_SetConfig+0x5a6>
 80085f0:	2340      	movs	r3, #64	@ 0x40
 80085f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085f6:	e006      	b.n	8008606 <UART_SetConfig+0x5a6>
 80085f8:	2380      	movs	r3, #128	@ 0x80
 80085fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085fe:	e002      	b.n	8008606 <UART_SetConfig+0x5a6>
 8008600:	2380      	movs	r3, #128	@ 0x80
 8008602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008606:	697b      	ldr	r3, [r7, #20]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a3f      	ldr	r2, [pc, #252]	@ (8008708 <UART_SetConfig+0x6a8>)
 800860c:	4293      	cmp	r3, r2
 800860e:	f040 80f8 	bne.w	8008802 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008612:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008616:	2b20      	cmp	r3, #32
 8008618:	dc46      	bgt.n	80086a8 <UART_SetConfig+0x648>
 800861a:	2b02      	cmp	r3, #2
 800861c:	f2c0 8082 	blt.w	8008724 <UART_SetConfig+0x6c4>
 8008620:	3b02      	subs	r3, #2
 8008622:	2b1e      	cmp	r3, #30
 8008624:	d87e      	bhi.n	8008724 <UART_SetConfig+0x6c4>
 8008626:	a201      	add	r2, pc, #4	@ (adr r2, 800862c <UART_SetConfig+0x5cc>)
 8008628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800862c:	080086af 	.word	0x080086af
 8008630:	08008725 	.word	0x08008725
 8008634:	080086b7 	.word	0x080086b7
 8008638:	08008725 	.word	0x08008725
 800863c:	08008725 	.word	0x08008725
 8008640:	08008725 	.word	0x08008725
 8008644:	080086c7 	.word	0x080086c7
 8008648:	08008725 	.word	0x08008725
 800864c:	08008725 	.word	0x08008725
 8008650:	08008725 	.word	0x08008725
 8008654:	08008725 	.word	0x08008725
 8008658:	08008725 	.word	0x08008725
 800865c:	08008725 	.word	0x08008725
 8008660:	08008725 	.word	0x08008725
 8008664:	080086d7 	.word	0x080086d7
 8008668:	08008725 	.word	0x08008725
 800866c:	08008725 	.word	0x08008725
 8008670:	08008725 	.word	0x08008725
 8008674:	08008725 	.word	0x08008725
 8008678:	08008725 	.word	0x08008725
 800867c:	08008725 	.word	0x08008725
 8008680:	08008725 	.word	0x08008725
 8008684:	08008725 	.word	0x08008725
 8008688:	08008725 	.word	0x08008725
 800868c:	08008725 	.word	0x08008725
 8008690:	08008725 	.word	0x08008725
 8008694:	08008725 	.word	0x08008725
 8008698:	08008725 	.word	0x08008725
 800869c:	08008725 	.word	0x08008725
 80086a0:	08008725 	.word	0x08008725
 80086a4:	08008717 	.word	0x08008717
 80086a8:	2b40      	cmp	r3, #64	@ 0x40
 80086aa:	d037      	beq.n	800871c <UART_SetConfig+0x6bc>
 80086ac:	e03a      	b.n	8008724 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80086ae:	f7fd fd6b 	bl	8006188 <HAL_RCCEx_GetD3PCLK1Freq>
 80086b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80086b4:	e03c      	b.n	8008730 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80086ba:	4618      	mov	r0, r3
 80086bc:	f7fd fd7a 	bl	80061b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80086c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086c4:	e034      	b.n	8008730 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80086c6:	f107 0318 	add.w	r3, r7, #24
 80086ca:	4618      	mov	r0, r3
 80086cc:	f7fd fec6 	bl	800645c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80086d0:	69fb      	ldr	r3, [r7, #28]
 80086d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086d4:	e02c      	b.n	8008730 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80086d6:	4b09      	ldr	r3, [pc, #36]	@ (80086fc <UART_SetConfig+0x69c>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f003 0320 	and.w	r3, r3, #32
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d016      	beq.n	8008710 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80086e2:	4b06      	ldr	r3, [pc, #24]	@ (80086fc <UART_SetConfig+0x69c>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	08db      	lsrs	r3, r3, #3
 80086e8:	f003 0303 	and.w	r3, r3, #3
 80086ec:	4a07      	ldr	r2, [pc, #28]	@ (800870c <UART_SetConfig+0x6ac>)
 80086ee:	fa22 f303 	lsr.w	r3, r2, r3
 80086f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80086f4:	e01c      	b.n	8008730 <UART_SetConfig+0x6d0>
 80086f6:	bf00      	nop
 80086f8:	40011400 	.word	0x40011400
 80086fc:	58024400 	.word	0x58024400
 8008700:	40007800 	.word	0x40007800
 8008704:	40007c00 	.word	0x40007c00
 8008708:	58000c00 	.word	0x58000c00
 800870c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8008710:	4b9d      	ldr	r3, [pc, #628]	@ (8008988 <UART_SetConfig+0x928>)
 8008712:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008714:	e00c      	b.n	8008730 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008716:	4b9d      	ldr	r3, [pc, #628]	@ (800898c <UART_SetConfig+0x92c>)
 8008718:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800871a:	e009      	b.n	8008730 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800871c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008720:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008722:	e005      	b.n	8008730 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8008724:	2300      	movs	r3, #0
 8008726:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008728:	2301      	movs	r3, #1
 800872a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800872e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008730:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008732:	2b00      	cmp	r3, #0
 8008734:	f000 81de 	beq.w	8008af4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800873c:	4a94      	ldr	r2, [pc, #592]	@ (8008990 <UART_SetConfig+0x930>)
 800873e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008742:	461a      	mov	r2, r3
 8008744:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008746:	fbb3 f3f2 	udiv	r3, r3, r2
 800874a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800874c:	697b      	ldr	r3, [r7, #20]
 800874e:	685a      	ldr	r2, [r3, #4]
 8008750:	4613      	mov	r3, r2
 8008752:	005b      	lsls	r3, r3, #1
 8008754:	4413      	add	r3, r2
 8008756:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008758:	429a      	cmp	r2, r3
 800875a:	d305      	bcc.n	8008768 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	685b      	ldr	r3, [r3, #4]
 8008760:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008762:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008764:	429a      	cmp	r2, r3
 8008766:	d903      	bls.n	8008770 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8008768:	2301      	movs	r3, #1
 800876a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800876e:	e1c1      	b.n	8008af4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008770:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008772:	2200      	movs	r2, #0
 8008774:	60bb      	str	r3, [r7, #8]
 8008776:	60fa      	str	r2, [r7, #12]
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800877c:	4a84      	ldr	r2, [pc, #528]	@ (8008990 <UART_SetConfig+0x930>)
 800877e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008782:	b29b      	uxth	r3, r3
 8008784:	2200      	movs	r2, #0
 8008786:	603b      	str	r3, [r7, #0]
 8008788:	607a      	str	r2, [r7, #4]
 800878a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800878e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008792:	f7f7 fdfd 	bl	8000390 <__aeabi_uldivmod>
 8008796:	4602      	mov	r2, r0
 8008798:	460b      	mov	r3, r1
 800879a:	4610      	mov	r0, r2
 800879c:	4619      	mov	r1, r3
 800879e:	f04f 0200 	mov.w	r2, #0
 80087a2:	f04f 0300 	mov.w	r3, #0
 80087a6:	020b      	lsls	r3, r1, #8
 80087a8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80087ac:	0202      	lsls	r2, r0, #8
 80087ae:	6979      	ldr	r1, [r7, #20]
 80087b0:	6849      	ldr	r1, [r1, #4]
 80087b2:	0849      	lsrs	r1, r1, #1
 80087b4:	2000      	movs	r0, #0
 80087b6:	460c      	mov	r4, r1
 80087b8:	4605      	mov	r5, r0
 80087ba:	eb12 0804 	adds.w	r8, r2, r4
 80087be:	eb43 0905 	adc.w	r9, r3, r5
 80087c2:	697b      	ldr	r3, [r7, #20]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	2200      	movs	r2, #0
 80087c8:	469a      	mov	sl, r3
 80087ca:	4693      	mov	fp, r2
 80087cc:	4652      	mov	r2, sl
 80087ce:	465b      	mov	r3, fp
 80087d0:	4640      	mov	r0, r8
 80087d2:	4649      	mov	r1, r9
 80087d4:	f7f7 fddc 	bl	8000390 <__aeabi_uldivmod>
 80087d8:	4602      	mov	r2, r0
 80087da:	460b      	mov	r3, r1
 80087dc:	4613      	mov	r3, r2
 80087de:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80087e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80087e6:	d308      	bcc.n	80087fa <UART_SetConfig+0x79a>
 80087e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80087ee:	d204      	bcs.n	80087fa <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80087f6:	60da      	str	r2, [r3, #12]
 80087f8:	e17c      	b.n	8008af4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80087fa:	2301      	movs	r3, #1
 80087fc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008800:	e178      	b.n	8008af4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008802:	697b      	ldr	r3, [r7, #20]
 8008804:	69db      	ldr	r3, [r3, #28]
 8008806:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800880a:	f040 80c5 	bne.w	8008998 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800880e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008812:	2b20      	cmp	r3, #32
 8008814:	dc48      	bgt.n	80088a8 <UART_SetConfig+0x848>
 8008816:	2b00      	cmp	r3, #0
 8008818:	db7b      	blt.n	8008912 <UART_SetConfig+0x8b2>
 800881a:	2b20      	cmp	r3, #32
 800881c:	d879      	bhi.n	8008912 <UART_SetConfig+0x8b2>
 800881e:	a201      	add	r2, pc, #4	@ (adr r2, 8008824 <UART_SetConfig+0x7c4>)
 8008820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008824:	080088af 	.word	0x080088af
 8008828:	080088b7 	.word	0x080088b7
 800882c:	08008913 	.word	0x08008913
 8008830:	08008913 	.word	0x08008913
 8008834:	080088bf 	.word	0x080088bf
 8008838:	08008913 	.word	0x08008913
 800883c:	08008913 	.word	0x08008913
 8008840:	08008913 	.word	0x08008913
 8008844:	080088cf 	.word	0x080088cf
 8008848:	08008913 	.word	0x08008913
 800884c:	08008913 	.word	0x08008913
 8008850:	08008913 	.word	0x08008913
 8008854:	08008913 	.word	0x08008913
 8008858:	08008913 	.word	0x08008913
 800885c:	08008913 	.word	0x08008913
 8008860:	08008913 	.word	0x08008913
 8008864:	080088df 	.word	0x080088df
 8008868:	08008913 	.word	0x08008913
 800886c:	08008913 	.word	0x08008913
 8008870:	08008913 	.word	0x08008913
 8008874:	08008913 	.word	0x08008913
 8008878:	08008913 	.word	0x08008913
 800887c:	08008913 	.word	0x08008913
 8008880:	08008913 	.word	0x08008913
 8008884:	08008913 	.word	0x08008913
 8008888:	08008913 	.word	0x08008913
 800888c:	08008913 	.word	0x08008913
 8008890:	08008913 	.word	0x08008913
 8008894:	08008913 	.word	0x08008913
 8008898:	08008913 	.word	0x08008913
 800889c:	08008913 	.word	0x08008913
 80088a0:	08008913 	.word	0x08008913
 80088a4:	08008905 	.word	0x08008905
 80088a8:	2b40      	cmp	r3, #64	@ 0x40
 80088aa:	d02e      	beq.n	800890a <UART_SetConfig+0x8aa>
 80088ac:	e031      	b.n	8008912 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80088ae:	f7fc fa35 	bl	8004d1c <HAL_RCC_GetPCLK1Freq>
 80088b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80088b4:	e033      	b.n	800891e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80088b6:	f7fc fa47 	bl	8004d48 <HAL_RCC_GetPCLK2Freq>
 80088ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80088bc:	e02f      	b.n	800891e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80088c2:	4618      	mov	r0, r3
 80088c4:	f7fd fc76 	bl	80061b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80088c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088cc:	e027      	b.n	800891e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80088ce:	f107 0318 	add.w	r3, r7, #24
 80088d2:	4618      	mov	r0, r3
 80088d4:	f7fd fdc2 	bl	800645c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80088d8:	69fb      	ldr	r3, [r7, #28]
 80088da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088dc:	e01f      	b.n	800891e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80088de:	4b2d      	ldr	r3, [pc, #180]	@ (8008994 <UART_SetConfig+0x934>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f003 0320 	and.w	r3, r3, #32
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d009      	beq.n	80088fe <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80088ea:	4b2a      	ldr	r3, [pc, #168]	@ (8008994 <UART_SetConfig+0x934>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	08db      	lsrs	r3, r3, #3
 80088f0:	f003 0303 	and.w	r3, r3, #3
 80088f4:	4a24      	ldr	r2, [pc, #144]	@ (8008988 <UART_SetConfig+0x928>)
 80088f6:	fa22 f303 	lsr.w	r3, r2, r3
 80088fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80088fc:	e00f      	b.n	800891e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80088fe:	4b22      	ldr	r3, [pc, #136]	@ (8008988 <UART_SetConfig+0x928>)
 8008900:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008902:	e00c      	b.n	800891e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008904:	4b21      	ldr	r3, [pc, #132]	@ (800898c <UART_SetConfig+0x92c>)
 8008906:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008908:	e009      	b.n	800891e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800890a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800890e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008910:	e005      	b.n	800891e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008912:	2300      	movs	r3, #0
 8008914:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008916:	2301      	movs	r3, #1
 8008918:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800891c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800891e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008920:	2b00      	cmp	r3, #0
 8008922:	f000 80e7 	beq.w	8008af4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800892a:	4a19      	ldr	r2, [pc, #100]	@ (8008990 <UART_SetConfig+0x930>)
 800892c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008930:	461a      	mov	r2, r3
 8008932:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008934:	fbb3 f3f2 	udiv	r3, r3, r2
 8008938:	005a      	lsls	r2, r3, #1
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	685b      	ldr	r3, [r3, #4]
 800893e:	085b      	lsrs	r3, r3, #1
 8008940:	441a      	add	r2, r3
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	fbb2 f3f3 	udiv	r3, r2, r3
 800894a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800894c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800894e:	2b0f      	cmp	r3, #15
 8008950:	d916      	bls.n	8008980 <UART_SetConfig+0x920>
 8008952:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008954:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008958:	d212      	bcs.n	8008980 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800895a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800895c:	b29b      	uxth	r3, r3
 800895e:	f023 030f 	bic.w	r3, r3, #15
 8008962:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008966:	085b      	lsrs	r3, r3, #1
 8008968:	b29b      	uxth	r3, r3
 800896a:	f003 0307 	and.w	r3, r3, #7
 800896e:	b29a      	uxth	r2, r3
 8008970:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008972:	4313      	orrs	r3, r2
 8008974:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800897c:	60da      	str	r2, [r3, #12]
 800897e:	e0b9      	b.n	8008af4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008980:	2301      	movs	r3, #1
 8008982:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008986:	e0b5      	b.n	8008af4 <UART_SetConfig+0xa94>
 8008988:	03d09000 	.word	0x03d09000
 800898c:	003d0900 	.word	0x003d0900
 8008990:	0800be04 	.word	0x0800be04
 8008994:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8008998:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800899c:	2b20      	cmp	r3, #32
 800899e:	dc49      	bgt.n	8008a34 <UART_SetConfig+0x9d4>
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	db7c      	blt.n	8008a9e <UART_SetConfig+0xa3e>
 80089a4:	2b20      	cmp	r3, #32
 80089a6:	d87a      	bhi.n	8008a9e <UART_SetConfig+0xa3e>
 80089a8:	a201      	add	r2, pc, #4	@ (adr r2, 80089b0 <UART_SetConfig+0x950>)
 80089aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089ae:	bf00      	nop
 80089b0:	08008a3b 	.word	0x08008a3b
 80089b4:	08008a43 	.word	0x08008a43
 80089b8:	08008a9f 	.word	0x08008a9f
 80089bc:	08008a9f 	.word	0x08008a9f
 80089c0:	08008a4b 	.word	0x08008a4b
 80089c4:	08008a9f 	.word	0x08008a9f
 80089c8:	08008a9f 	.word	0x08008a9f
 80089cc:	08008a9f 	.word	0x08008a9f
 80089d0:	08008a5b 	.word	0x08008a5b
 80089d4:	08008a9f 	.word	0x08008a9f
 80089d8:	08008a9f 	.word	0x08008a9f
 80089dc:	08008a9f 	.word	0x08008a9f
 80089e0:	08008a9f 	.word	0x08008a9f
 80089e4:	08008a9f 	.word	0x08008a9f
 80089e8:	08008a9f 	.word	0x08008a9f
 80089ec:	08008a9f 	.word	0x08008a9f
 80089f0:	08008a6b 	.word	0x08008a6b
 80089f4:	08008a9f 	.word	0x08008a9f
 80089f8:	08008a9f 	.word	0x08008a9f
 80089fc:	08008a9f 	.word	0x08008a9f
 8008a00:	08008a9f 	.word	0x08008a9f
 8008a04:	08008a9f 	.word	0x08008a9f
 8008a08:	08008a9f 	.word	0x08008a9f
 8008a0c:	08008a9f 	.word	0x08008a9f
 8008a10:	08008a9f 	.word	0x08008a9f
 8008a14:	08008a9f 	.word	0x08008a9f
 8008a18:	08008a9f 	.word	0x08008a9f
 8008a1c:	08008a9f 	.word	0x08008a9f
 8008a20:	08008a9f 	.word	0x08008a9f
 8008a24:	08008a9f 	.word	0x08008a9f
 8008a28:	08008a9f 	.word	0x08008a9f
 8008a2c:	08008a9f 	.word	0x08008a9f
 8008a30:	08008a91 	.word	0x08008a91
 8008a34:	2b40      	cmp	r3, #64	@ 0x40
 8008a36:	d02e      	beq.n	8008a96 <UART_SetConfig+0xa36>
 8008a38:	e031      	b.n	8008a9e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a3a:	f7fc f96f 	bl	8004d1c <HAL_RCC_GetPCLK1Freq>
 8008a3e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008a40:	e033      	b.n	8008aaa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a42:	f7fc f981 	bl	8004d48 <HAL_RCC_GetPCLK2Freq>
 8008a46:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008a48:	e02f      	b.n	8008aaa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008a4e:	4618      	mov	r0, r3
 8008a50:	f7fd fbb0 	bl	80061b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a58:	e027      	b.n	8008aaa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a5a:	f107 0318 	add.w	r3, r7, #24
 8008a5e:	4618      	mov	r0, r3
 8008a60:	f7fd fcfc 	bl	800645c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008a64:	69fb      	ldr	r3, [r7, #28]
 8008a66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a68:	e01f      	b.n	8008aaa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008a6a:	4b2d      	ldr	r3, [pc, #180]	@ (8008b20 <UART_SetConfig+0xac0>)
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f003 0320 	and.w	r3, r3, #32
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d009      	beq.n	8008a8a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008a76:	4b2a      	ldr	r3, [pc, #168]	@ (8008b20 <UART_SetConfig+0xac0>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	08db      	lsrs	r3, r3, #3
 8008a7c:	f003 0303 	and.w	r3, r3, #3
 8008a80:	4a28      	ldr	r2, [pc, #160]	@ (8008b24 <UART_SetConfig+0xac4>)
 8008a82:	fa22 f303 	lsr.w	r3, r2, r3
 8008a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008a88:	e00f      	b.n	8008aaa <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8008a8a:	4b26      	ldr	r3, [pc, #152]	@ (8008b24 <UART_SetConfig+0xac4>)
 8008a8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a8e:	e00c      	b.n	8008aaa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008a90:	4b25      	ldr	r3, [pc, #148]	@ (8008b28 <UART_SetConfig+0xac8>)
 8008a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a94:	e009      	b.n	8008aaa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a9c:	e005      	b.n	8008aaa <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008aa2:	2301      	movs	r3, #1
 8008aa4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008aa8:	bf00      	nop
    }

    if (pclk != 0U)
 8008aaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d021      	beq.n	8008af4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ab0:	697b      	ldr	r3, [r7, #20]
 8008ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ab4:	4a1d      	ldr	r2, [pc, #116]	@ (8008b2c <UART_SetConfig+0xacc>)
 8008ab6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008aba:	461a      	mov	r2, r3
 8008abc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008abe:	fbb3 f2f2 	udiv	r2, r3, r2
 8008ac2:	697b      	ldr	r3, [r7, #20]
 8008ac4:	685b      	ldr	r3, [r3, #4]
 8008ac6:	085b      	lsrs	r3, r3, #1
 8008ac8:	441a      	add	r2, r3
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ad2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008ad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ad6:	2b0f      	cmp	r3, #15
 8008ad8:	d909      	bls.n	8008aee <UART_SetConfig+0xa8e>
 8008ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008adc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ae0:	d205      	bcs.n	8008aee <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ae4:	b29a      	uxth	r2, r3
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	60da      	str	r2, [r3, #12]
 8008aec:	e002      	b.n	8008af4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008aee:	2301      	movs	r3, #1
 8008af0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008af4:	697b      	ldr	r3, [r7, #20]
 8008af6:	2201      	movs	r2, #1
 8008af8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008afc:	697b      	ldr	r3, [r7, #20]
 8008afe:	2201      	movs	r2, #1
 8008b00:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	2200      	movs	r2, #0
 8008b08:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008b0a:	697b      	ldr	r3, [r7, #20]
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008b10:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008b14:	4618      	mov	r0, r3
 8008b16:	3748      	adds	r7, #72	@ 0x48
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008b1e:	bf00      	nop
 8008b20:	58024400 	.word	0x58024400
 8008b24:	03d09000 	.word	0x03d09000
 8008b28:	003d0900 	.word	0x003d0900
 8008b2c:	0800be04 	.word	0x0800be04

08008b30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b30:	b480      	push	{r7}
 8008b32:	b083      	sub	sp, #12
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b3c:	f003 0308 	and.w	r3, r3, #8
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d00a      	beq.n	8008b5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	685b      	ldr	r3, [r3, #4]
 8008b4a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	430a      	orrs	r2, r1
 8008b58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b5e:	f003 0301 	and.w	r3, r3, #1
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d00a      	beq.n	8008b7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	430a      	orrs	r2, r1
 8008b7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b80:	f003 0302 	and.w	r3, r3, #2
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d00a      	beq.n	8008b9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	685b      	ldr	r3, [r3, #4]
 8008b8e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	430a      	orrs	r2, r1
 8008b9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ba2:	f003 0304 	and.w	r3, r3, #4
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d00a      	beq.n	8008bc0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	685b      	ldr	r3, [r3, #4]
 8008bb0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	430a      	orrs	r2, r1
 8008bbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bc4:	f003 0310 	and.w	r3, r3, #16
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d00a      	beq.n	8008be2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	689b      	ldr	r3, [r3, #8]
 8008bd2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	430a      	orrs	r2, r1
 8008be0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008be6:	f003 0320 	and.w	r3, r3, #32
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d00a      	beq.n	8008c04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	689b      	ldr	r3, [r3, #8]
 8008bf4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	430a      	orrs	r2, r1
 8008c02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d01a      	beq.n	8008c46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	685b      	ldr	r3, [r3, #4]
 8008c16:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	430a      	orrs	r2, r1
 8008c24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c2e:	d10a      	bne.n	8008c46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	685b      	ldr	r3, [r3, #4]
 8008c36:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	430a      	orrs	r2, r1
 8008c44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d00a      	beq.n	8008c68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	430a      	orrs	r2, r1
 8008c66:	605a      	str	r2, [r3, #4]
  }
}
 8008c68:	bf00      	nop
 8008c6a:	370c      	adds	r7, #12
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c72:	4770      	bx	lr

08008c74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b098      	sub	sp, #96	@ 0x60
 8008c78:	af02      	add	r7, sp, #8
 8008c7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2200      	movs	r2, #0
 8008c80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008c84:	f7f9 f976 	bl	8001f74 <HAL_GetTick>
 8008c88:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f003 0308 	and.w	r3, r3, #8
 8008c94:	2b08      	cmp	r3, #8
 8008c96:	d12f      	bne.n	8008cf8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c98:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008c9c:	9300      	str	r3, [sp, #0]
 8008c9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f000 f88e 	bl	8008dc8 <UART_WaitOnFlagUntilTimeout>
 8008cac:	4603      	mov	r3, r0
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d022      	beq.n	8008cf8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cba:	e853 3f00 	ldrex	r3, [r3]
 8008cbe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008cc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cc2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008cc6:	653b      	str	r3, [r7, #80]	@ 0x50
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	461a      	mov	r2, r3
 8008cce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008cd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8008cd2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cd4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008cd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008cd8:	e841 2300 	strex	r3, r2, [r1]
 8008cdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008cde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d1e6      	bne.n	8008cb2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2220      	movs	r2, #32
 8008ce8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008cf4:	2303      	movs	r3, #3
 8008cf6:	e063      	b.n	8008dc0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f003 0304 	and.w	r3, r3, #4
 8008d02:	2b04      	cmp	r3, #4
 8008d04:	d149      	bne.n	8008d9a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d06:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008d0a:	9300      	str	r3, [sp, #0]
 8008d0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d0e:	2200      	movs	r2, #0
 8008d10:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	f000 f857 	bl	8008dc8 <UART_WaitOnFlagUntilTimeout>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d03c      	beq.n	8008d9a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d28:	e853 3f00 	ldrex	r3, [r3]
 8008d2c:	623b      	str	r3, [r7, #32]
   return(result);
 8008d2e:	6a3b      	ldr	r3, [r7, #32]
 8008d30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	461a      	mov	r2, r3
 8008d3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d3e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d40:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d46:	e841 2300 	strex	r3, r2, [r1]
 8008d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d1e6      	bne.n	8008d20 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	3308      	adds	r3, #8
 8008d58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	e853 3f00 	ldrex	r3, [r3]
 8008d60:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	f023 0301 	bic.w	r3, r3, #1
 8008d68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	3308      	adds	r3, #8
 8008d70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008d72:	61fa      	str	r2, [r7, #28]
 8008d74:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d76:	69b9      	ldr	r1, [r7, #24]
 8008d78:	69fa      	ldr	r2, [r7, #28]
 8008d7a:	e841 2300 	strex	r3, r2, [r1]
 8008d7e:	617b      	str	r3, [r7, #20]
   return(result);
 8008d80:	697b      	ldr	r3, [r7, #20]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d1e5      	bne.n	8008d52 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	2220      	movs	r2, #32
 8008d8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2200      	movs	r2, #0
 8008d92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d96:	2303      	movs	r3, #3
 8008d98:	e012      	b.n	8008dc0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2220      	movs	r2, #32
 8008d9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2220      	movs	r2, #32
 8008da6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2200      	movs	r2, #0
 8008dae:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2200      	movs	r2, #0
 8008db4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2200      	movs	r2, #0
 8008dba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008dbe:	2300      	movs	r3, #0
}
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	3758      	adds	r7, #88	@ 0x58
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	bd80      	pop	{r7, pc}

08008dc8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b084      	sub	sp, #16
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	60f8      	str	r0, [r7, #12]
 8008dd0:	60b9      	str	r1, [r7, #8]
 8008dd2:	603b      	str	r3, [r7, #0]
 8008dd4:	4613      	mov	r3, r2
 8008dd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008dd8:	e04f      	b.n	8008e7a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008dda:	69bb      	ldr	r3, [r7, #24]
 8008ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008de0:	d04b      	beq.n	8008e7a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008de2:	f7f9 f8c7 	bl	8001f74 <HAL_GetTick>
 8008de6:	4602      	mov	r2, r0
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	1ad3      	subs	r3, r2, r3
 8008dec:	69ba      	ldr	r2, [r7, #24]
 8008dee:	429a      	cmp	r2, r3
 8008df0:	d302      	bcc.n	8008df8 <UART_WaitOnFlagUntilTimeout+0x30>
 8008df2:	69bb      	ldr	r3, [r7, #24]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d101      	bne.n	8008dfc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008df8:	2303      	movs	r3, #3
 8008dfa:	e04e      	b.n	8008e9a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f003 0304 	and.w	r3, r3, #4
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d037      	beq.n	8008e7a <UART_WaitOnFlagUntilTimeout+0xb2>
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	2b80      	cmp	r3, #128	@ 0x80
 8008e0e:	d034      	beq.n	8008e7a <UART_WaitOnFlagUntilTimeout+0xb2>
 8008e10:	68bb      	ldr	r3, [r7, #8]
 8008e12:	2b40      	cmp	r3, #64	@ 0x40
 8008e14:	d031      	beq.n	8008e7a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	69db      	ldr	r3, [r3, #28]
 8008e1c:	f003 0308 	and.w	r3, r3, #8
 8008e20:	2b08      	cmp	r3, #8
 8008e22:	d110      	bne.n	8008e46 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	2208      	movs	r2, #8
 8008e2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e2c:	68f8      	ldr	r0, [r7, #12]
 8008e2e:	f000 f839 	bl	8008ea4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	2208      	movs	r2, #8
 8008e36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008e42:	2301      	movs	r3, #1
 8008e44:	e029      	b.n	8008e9a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	69db      	ldr	r3, [r3, #28]
 8008e4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008e50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008e54:	d111      	bne.n	8008e7a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008e5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e60:	68f8      	ldr	r0, [r7, #12]
 8008e62:	f000 f81f 	bl	8008ea4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	2220      	movs	r2, #32
 8008e6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	2200      	movs	r2, #0
 8008e72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008e76:	2303      	movs	r3, #3
 8008e78:	e00f      	b.n	8008e9a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	69da      	ldr	r2, [r3, #28]
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	4013      	ands	r3, r2
 8008e84:	68ba      	ldr	r2, [r7, #8]
 8008e86:	429a      	cmp	r2, r3
 8008e88:	bf0c      	ite	eq
 8008e8a:	2301      	moveq	r3, #1
 8008e8c:	2300      	movne	r3, #0
 8008e8e:	b2db      	uxtb	r3, r3
 8008e90:	461a      	mov	r2, r3
 8008e92:	79fb      	ldrb	r3, [r7, #7]
 8008e94:	429a      	cmp	r2, r3
 8008e96:	d0a0      	beq.n	8008dda <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e98:	2300      	movs	r3, #0
}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	3710      	adds	r7, #16
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}
	...

08008ea4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b095      	sub	sp, #84	@ 0x54
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008eb4:	e853 3f00 	ldrex	r3, [r3]
 8008eb8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ebc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ec0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	461a      	mov	r2, r3
 8008ec8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008eca:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ecc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ece:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008ed0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008ed2:	e841 2300 	strex	r3, r2, [r1]
 8008ed6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d1e6      	bne.n	8008eac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	3308      	adds	r3, #8
 8008ee4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee6:	6a3b      	ldr	r3, [r7, #32]
 8008ee8:	e853 3f00 	ldrex	r3, [r3]
 8008eec:	61fb      	str	r3, [r7, #28]
   return(result);
 8008eee:	69fa      	ldr	r2, [r7, #28]
 8008ef0:	4b1e      	ldr	r3, [pc, #120]	@ (8008f6c <UART_EndRxTransfer+0xc8>)
 8008ef2:	4013      	ands	r3, r2
 8008ef4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	3308      	adds	r3, #8
 8008efc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008efe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008f00:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f02:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f06:	e841 2300 	strex	r3, r2, [r1]
 8008f0a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d1e5      	bne.n	8008ede <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f16:	2b01      	cmp	r3, #1
 8008f18:	d118      	bne.n	8008f4c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	e853 3f00 	ldrex	r3, [r3]
 8008f26:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	f023 0310 	bic.w	r3, r3, #16
 8008f2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	461a      	mov	r2, r3
 8008f36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008f38:	61bb      	str	r3, [r7, #24]
 8008f3a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f3c:	6979      	ldr	r1, [r7, #20]
 8008f3e:	69ba      	ldr	r2, [r7, #24]
 8008f40:	e841 2300 	strex	r3, r2, [r1]
 8008f44:	613b      	str	r3, [r7, #16]
   return(result);
 8008f46:	693b      	ldr	r3, [r7, #16]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d1e6      	bne.n	8008f1a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2220      	movs	r2, #32
 8008f50:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2200      	movs	r2, #0
 8008f58:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008f60:	bf00      	nop
 8008f62:	3754      	adds	r7, #84	@ 0x54
 8008f64:	46bd      	mov	sp, r7
 8008f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6a:	4770      	bx	lr
 8008f6c:	effffffe 	.word	0xeffffffe

08008f70 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b084      	sub	sp, #16
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f7c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	2200      	movs	r2, #0
 8008f82:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008f86:	68f8      	ldr	r0, [r7, #12]
 8008f88:	f7ff f854 	bl	8008034 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f8c:	bf00      	nop
 8008f8e:	3710      	adds	r7, #16
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}

08008f94 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b088      	sub	sp, #32
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	e853 3f00 	ldrex	r3, [r3]
 8008fa8:	60bb      	str	r3, [r7, #8]
   return(result);
 8008faa:	68bb      	ldr	r3, [r7, #8]
 8008fac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008fb0:	61fb      	str	r3, [r7, #28]
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	461a      	mov	r2, r3
 8008fb8:	69fb      	ldr	r3, [r7, #28]
 8008fba:	61bb      	str	r3, [r7, #24]
 8008fbc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fbe:	6979      	ldr	r1, [r7, #20]
 8008fc0:	69ba      	ldr	r2, [r7, #24]
 8008fc2:	e841 2300 	strex	r3, r2, [r1]
 8008fc6:	613b      	str	r3, [r7, #16]
   return(result);
 8008fc8:	693b      	ldr	r3, [r7, #16]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d1e6      	bne.n	8008f9c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2220      	movs	r2, #32
 8008fd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2200      	movs	r2, #0
 8008fda:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008fdc:	6878      	ldr	r0, [r7, #4]
 8008fde:	f7ff f81f 	bl	8008020 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008fe2:	bf00      	nop
 8008fe4:	3720      	adds	r7, #32
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	bd80      	pop	{r7, pc}

08008fea <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008fea:	b480      	push	{r7}
 8008fec:	b083      	sub	sp, #12
 8008fee:	af00      	add	r7, sp, #0
 8008ff0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008ff2:	bf00      	nop
 8008ff4:	370c      	adds	r7, #12
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffc:	4770      	bx	lr

08008ffe <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008ffe:	b480      	push	{r7}
 8009000:	b083      	sub	sp, #12
 8009002:	af00      	add	r7, sp, #0
 8009004:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009006:	bf00      	nop
 8009008:	370c      	adds	r7, #12
 800900a:	46bd      	mov	sp, r7
 800900c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009010:	4770      	bx	lr

08009012 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009012:	b480      	push	{r7}
 8009014:	b083      	sub	sp, #12
 8009016:	af00      	add	r7, sp, #0
 8009018:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800901a:	bf00      	nop
 800901c:	370c      	adds	r7, #12
 800901e:	46bd      	mov	sp, r7
 8009020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009024:	4770      	bx	lr

08009026 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009026:	b480      	push	{r7}
 8009028:	b085      	sub	sp, #20
 800902a:	af00      	add	r7, sp, #0
 800902c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009034:	2b01      	cmp	r3, #1
 8009036:	d101      	bne.n	800903c <HAL_UARTEx_DisableFifoMode+0x16>
 8009038:	2302      	movs	r3, #2
 800903a:	e027      	b.n	800908c <HAL_UARTEx_DisableFifoMode+0x66>
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2201      	movs	r2, #1
 8009040:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2224      	movs	r2, #36	@ 0x24
 8009048:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	681a      	ldr	r2, [r3, #0]
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f022 0201 	bic.w	r2, r2, #1
 8009062:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800906a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2200      	movs	r2, #0
 8009070:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	68fa      	ldr	r2, [r7, #12]
 8009078:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2220      	movs	r2, #32
 800907e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	2200      	movs	r2, #0
 8009086:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800908a:	2300      	movs	r3, #0
}
 800908c:	4618      	mov	r0, r3
 800908e:	3714      	adds	r7, #20
 8009090:	46bd      	mov	sp, r7
 8009092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009096:	4770      	bx	lr

08009098 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b084      	sub	sp, #16
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
 80090a0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80090a8:	2b01      	cmp	r3, #1
 80090aa:	d101      	bne.n	80090b0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80090ac:	2302      	movs	r3, #2
 80090ae:	e02d      	b.n	800910c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2201      	movs	r2, #1
 80090b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2224      	movs	r2, #36	@ 0x24
 80090bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	681a      	ldr	r2, [r3, #0]
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f022 0201 	bic.w	r2, r2, #1
 80090d6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	689b      	ldr	r3, [r3, #8]
 80090de:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	683a      	ldr	r2, [r7, #0]
 80090e8:	430a      	orrs	r2, r1
 80090ea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f000 f84f 	bl	8009190 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	68fa      	ldr	r2, [r7, #12]
 80090f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2220      	movs	r2, #32
 80090fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2200      	movs	r2, #0
 8009106:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800910a:	2300      	movs	r3, #0
}
 800910c:	4618      	mov	r0, r3
 800910e:	3710      	adds	r7, #16
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}

08009114 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b084      	sub	sp, #16
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
 800911c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009124:	2b01      	cmp	r3, #1
 8009126:	d101      	bne.n	800912c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009128:	2302      	movs	r3, #2
 800912a:	e02d      	b.n	8009188 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2201      	movs	r2, #1
 8009130:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2224      	movs	r2, #36	@ 0x24
 8009138:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	681a      	ldr	r2, [r3, #0]
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f022 0201 	bic.w	r2, r2, #1
 8009152:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	689b      	ldr	r3, [r3, #8]
 800915a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	683a      	ldr	r2, [r7, #0]
 8009164:	430a      	orrs	r2, r1
 8009166:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009168:	6878      	ldr	r0, [r7, #4]
 800916a:	f000 f811 	bl	8009190 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	68fa      	ldr	r2, [r7, #12]
 8009174:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2220      	movs	r2, #32
 800917a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2200      	movs	r2, #0
 8009182:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009186:	2300      	movs	r3, #0
}
 8009188:	4618      	mov	r0, r3
 800918a:	3710      	adds	r7, #16
 800918c:	46bd      	mov	sp, r7
 800918e:	bd80      	pop	{r7, pc}

08009190 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009190:	b480      	push	{r7}
 8009192:	b085      	sub	sp, #20
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800919c:	2b00      	cmp	r3, #0
 800919e:	d108      	bne.n	80091b2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2201      	movs	r2, #1
 80091a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2201      	movs	r2, #1
 80091ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80091b0:	e031      	b.n	8009216 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80091b2:	2310      	movs	r3, #16
 80091b4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80091b6:	2310      	movs	r3, #16
 80091b8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	689b      	ldr	r3, [r3, #8]
 80091c0:	0e5b      	lsrs	r3, r3, #25
 80091c2:	b2db      	uxtb	r3, r3
 80091c4:	f003 0307 	and.w	r3, r3, #7
 80091c8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	689b      	ldr	r3, [r3, #8]
 80091d0:	0f5b      	lsrs	r3, r3, #29
 80091d2:	b2db      	uxtb	r3, r3
 80091d4:	f003 0307 	and.w	r3, r3, #7
 80091d8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80091da:	7bbb      	ldrb	r3, [r7, #14]
 80091dc:	7b3a      	ldrb	r2, [r7, #12]
 80091de:	4911      	ldr	r1, [pc, #68]	@ (8009224 <UARTEx_SetNbDataToProcess+0x94>)
 80091e0:	5c8a      	ldrb	r2, [r1, r2]
 80091e2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80091e6:	7b3a      	ldrb	r2, [r7, #12]
 80091e8:	490f      	ldr	r1, [pc, #60]	@ (8009228 <UARTEx_SetNbDataToProcess+0x98>)
 80091ea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80091ec:	fb93 f3f2 	sdiv	r3, r3, r2
 80091f0:	b29a      	uxth	r2, r3
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80091f8:	7bfb      	ldrb	r3, [r7, #15]
 80091fa:	7b7a      	ldrb	r2, [r7, #13]
 80091fc:	4909      	ldr	r1, [pc, #36]	@ (8009224 <UARTEx_SetNbDataToProcess+0x94>)
 80091fe:	5c8a      	ldrb	r2, [r1, r2]
 8009200:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009204:	7b7a      	ldrb	r2, [r7, #13]
 8009206:	4908      	ldr	r1, [pc, #32]	@ (8009228 <UARTEx_SetNbDataToProcess+0x98>)
 8009208:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800920a:	fb93 f3f2 	sdiv	r3, r3, r2
 800920e:	b29a      	uxth	r2, r3
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009216:	bf00      	nop
 8009218:	3714      	adds	r7, #20
 800921a:	46bd      	mov	sp, r7
 800921c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009220:	4770      	bx	lr
 8009222:	bf00      	nop
 8009224:	0800be1c 	.word	0x0800be1c
 8009228:	0800be24 	.word	0x0800be24

0800922c <__cvt>:
 800922c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800922e:	ed2d 8b02 	vpush	{d8}
 8009232:	eeb0 8b40 	vmov.f64	d8, d0
 8009236:	b085      	sub	sp, #20
 8009238:	4617      	mov	r7, r2
 800923a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800923c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800923e:	ee18 2a90 	vmov	r2, s17
 8009242:	f025 0520 	bic.w	r5, r5, #32
 8009246:	2a00      	cmp	r2, #0
 8009248:	bfb6      	itet	lt
 800924a:	222d      	movlt	r2, #45	@ 0x2d
 800924c:	2200      	movge	r2, #0
 800924e:	eeb1 8b40 	vneglt.f64	d8, d0
 8009252:	2d46      	cmp	r5, #70	@ 0x46
 8009254:	460c      	mov	r4, r1
 8009256:	701a      	strb	r2, [r3, #0]
 8009258:	d004      	beq.n	8009264 <__cvt+0x38>
 800925a:	2d45      	cmp	r5, #69	@ 0x45
 800925c:	d100      	bne.n	8009260 <__cvt+0x34>
 800925e:	3401      	adds	r4, #1
 8009260:	2102      	movs	r1, #2
 8009262:	e000      	b.n	8009266 <__cvt+0x3a>
 8009264:	2103      	movs	r1, #3
 8009266:	ab03      	add	r3, sp, #12
 8009268:	9301      	str	r3, [sp, #4]
 800926a:	ab02      	add	r3, sp, #8
 800926c:	9300      	str	r3, [sp, #0]
 800926e:	4622      	mov	r2, r4
 8009270:	4633      	mov	r3, r6
 8009272:	eeb0 0b48 	vmov.f64	d0, d8
 8009276:	f000 fe3b 	bl	8009ef0 <_dtoa_r>
 800927a:	2d47      	cmp	r5, #71	@ 0x47
 800927c:	d114      	bne.n	80092a8 <__cvt+0x7c>
 800927e:	07fb      	lsls	r3, r7, #31
 8009280:	d50a      	bpl.n	8009298 <__cvt+0x6c>
 8009282:	1902      	adds	r2, r0, r4
 8009284:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800928c:	bf08      	it	eq
 800928e:	9203      	streq	r2, [sp, #12]
 8009290:	2130      	movs	r1, #48	@ 0x30
 8009292:	9b03      	ldr	r3, [sp, #12]
 8009294:	4293      	cmp	r3, r2
 8009296:	d319      	bcc.n	80092cc <__cvt+0xa0>
 8009298:	9b03      	ldr	r3, [sp, #12]
 800929a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800929c:	1a1b      	subs	r3, r3, r0
 800929e:	6013      	str	r3, [r2, #0]
 80092a0:	b005      	add	sp, #20
 80092a2:	ecbd 8b02 	vpop	{d8}
 80092a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092a8:	2d46      	cmp	r5, #70	@ 0x46
 80092aa:	eb00 0204 	add.w	r2, r0, r4
 80092ae:	d1e9      	bne.n	8009284 <__cvt+0x58>
 80092b0:	7803      	ldrb	r3, [r0, #0]
 80092b2:	2b30      	cmp	r3, #48	@ 0x30
 80092b4:	d107      	bne.n	80092c6 <__cvt+0x9a>
 80092b6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80092ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092be:	bf1c      	itt	ne
 80092c0:	f1c4 0401 	rsbne	r4, r4, #1
 80092c4:	6034      	strne	r4, [r6, #0]
 80092c6:	6833      	ldr	r3, [r6, #0]
 80092c8:	441a      	add	r2, r3
 80092ca:	e7db      	b.n	8009284 <__cvt+0x58>
 80092cc:	1c5c      	adds	r4, r3, #1
 80092ce:	9403      	str	r4, [sp, #12]
 80092d0:	7019      	strb	r1, [r3, #0]
 80092d2:	e7de      	b.n	8009292 <__cvt+0x66>

080092d4 <__exponent>:
 80092d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80092d6:	2900      	cmp	r1, #0
 80092d8:	bfba      	itte	lt
 80092da:	4249      	neglt	r1, r1
 80092dc:	232d      	movlt	r3, #45	@ 0x2d
 80092de:	232b      	movge	r3, #43	@ 0x2b
 80092e0:	2909      	cmp	r1, #9
 80092e2:	7002      	strb	r2, [r0, #0]
 80092e4:	7043      	strb	r3, [r0, #1]
 80092e6:	dd29      	ble.n	800933c <__exponent+0x68>
 80092e8:	f10d 0307 	add.w	r3, sp, #7
 80092ec:	461d      	mov	r5, r3
 80092ee:	270a      	movs	r7, #10
 80092f0:	461a      	mov	r2, r3
 80092f2:	fbb1 f6f7 	udiv	r6, r1, r7
 80092f6:	fb07 1416 	mls	r4, r7, r6, r1
 80092fa:	3430      	adds	r4, #48	@ 0x30
 80092fc:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009300:	460c      	mov	r4, r1
 8009302:	2c63      	cmp	r4, #99	@ 0x63
 8009304:	f103 33ff 	add.w	r3, r3, #4294967295
 8009308:	4631      	mov	r1, r6
 800930a:	dcf1      	bgt.n	80092f0 <__exponent+0x1c>
 800930c:	3130      	adds	r1, #48	@ 0x30
 800930e:	1e94      	subs	r4, r2, #2
 8009310:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009314:	1c41      	adds	r1, r0, #1
 8009316:	4623      	mov	r3, r4
 8009318:	42ab      	cmp	r3, r5
 800931a:	d30a      	bcc.n	8009332 <__exponent+0x5e>
 800931c:	f10d 0309 	add.w	r3, sp, #9
 8009320:	1a9b      	subs	r3, r3, r2
 8009322:	42ac      	cmp	r4, r5
 8009324:	bf88      	it	hi
 8009326:	2300      	movhi	r3, #0
 8009328:	3302      	adds	r3, #2
 800932a:	4403      	add	r3, r0
 800932c:	1a18      	subs	r0, r3, r0
 800932e:	b003      	add	sp, #12
 8009330:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009332:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009336:	f801 6f01 	strb.w	r6, [r1, #1]!
 800933a:	e7ed      	b.n	8009318 <__exponent+0x44>
 800933c:	2330      	movs	r3, #48	@ 0x30
 800933e:	3130      	adds	r1, #48	@ 0x30
 8009340:	7083      	strb	r3, [r0, #2]
 8009342:	70c1      	strb	r1, [r0, #3]
 8009344:	1d03      	adds	r3, r0, #4
 8009346:	e7f1      	b.n	800932c <__exponent+0x58>

08009348 <_printf_float>:
 8009348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800934c:	b08d      	sub	sp, #52	@ 0x34
 800934e:	460c      	mov	r4, r1
 8009350:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009354:	4616      	mov	r6, r2
 8009356:	461f      	mov	r7, r3
 8009358:	4605      	mov	r5, r0
 800935a:	f000 fcbb 	bl	8009cd4 <_localeconv_r>
 800935e:	f8d0 b000 	ldr.w	fp, [r0]
 8009362:	4658      	mov	r0, fp
 8009364:	f7f7 f80c 	bl	8000380 <strlen>
 8009368:	2300      	movs	r3, #0
 800936a:	930a      	str	r3, [sp, #40]	@ 0x28
 800936c:	f8d8 3000 	ldr.w	r3, [r8]
 8009370:	f894 9018 	ldrb.w	r9, [r4, #24]
 8009374:	6822      	ldr	r2, [r4, #0]
 8009376:	9005      	str	r0, [sp, #20]
 8009378:	3307      	adds	r3, #7
 800937a:	f023 0307 	bic.w	r3, r3, #7
 800937e:	f103 0108 	add.w	r1, r3, #8
 8009382:	f8c8 1000 	str.w	r1, [r8]
 8009386:	ed93 0b00 	vldr	d0, [r3]
 800938a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80095e8 <_printf_float+0x2a0>
 800938e:	eeb0 7bc0 	vabs.f64	d7, d0
 8009392:	eeb4 7b46 	vcmp.f64	d7, d6
 8009396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800939a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800939e:	dd24      	ble.n	80093ea <_printf_float+0xa2>
 80093a0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80093a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093a8:	d502      	bpl.n	80093b0 <_printf_float+0x68>
 80093aa:	232d      	movs	r3, #45	@ 0x2d
 80093ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80093b0:	498f      	ldr	r1, [pc, #572]	@ (80095f0 <_printf_float+0x2a8>)
 80093b2:	4b90      	ldr	r3, [pc, #576]	@ (80095f4 <_printf_float+0x2ac>)
 80093b4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80093b8:	bf8c      	ite	hi
 80093ba:	4688      	movhi	r8, r1
 80093bc:	4698      	movls	r8, r3
 80093be:	f022 0204 	bic.w	r2, r2, #4
 80093c2:	2303      	movs	r3, #3
 80093c4:	6123      	str	r3, [r4, #16]
 80093c6:	6022      	str	r2, [r4, #0]
 80093c8:	f04f 0a00 	mov.w	sl, #0
 80093cc:	9700      	str	r7, [sp, #0]
 80093ce:	4633      	mov	r3, r6
 80093d0:	aa0b      	add	r2, sp, #44	@ 0x2c
 80093d2:	4621      	mov	r1, r4
 80093d4:	4628      	mov	r0, r5
 80093d6:	f000 f9d1 	bl	800977c <_printf_common>
 80093da:	3001      	adds	r0, #1
 80093dc:	f040 8089 	bne.w	80094f2 <_printf_float+0x1aa>
 80093e0:	f04f 30ff 	mov.w	r0, #4294967295
 80093e4:	b00d      	add	sp, #52	@ 0x34
 80093e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093ea:	eeb4 0b40 	vcmp.f64	d0, d0
 80093ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093f2:	d709      	bvc.n	8009408 <_printf_float+0xc0>
 80093f4:	ee10 3a90 	vmov	r3, s1
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	bfbc      	itt	lt
 80093fc:	232d      	movlt	r3, #45	@ 0x2d
 80093fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009402:	497d      	ldr	r1, [pc, #500]	@ (80095f8 <_printf_float+0x2b0>)
 8009404:	4b7d      	ldr	r3, [pc, #500]	@ (80095fc <_printf_float+0x2b4>)
 8009406:	e7d5      	b.n	80093b4 <_printf_float+0x6c>
 8009408:	6863      	ldr	r3, [r4, #4]
 800940a:	1c59      	adds	r1, r3, #1
 800940c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8009410:	d139      	bne.n	8009486 <_printf_float+0x13e>
 8009412:	2306      	movs	r3, #6
 8009414:	6063      	str	r3, [r4, #4]
 8009416:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800941a:	2300      	movs	r3, #0
 800941c:	6022      	str	r2, [r4, #0]
 800941e:	9303      	str	r3, [sp, #12]
 8009420:	ab0a      	add	r3, sp, #40	@ 0x28
 8009422:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8009426:	ab09      	add	r3, sp, #36	@ 0x24
 8009428:	9300      	str	r3, [sp, #0]
 800942a:	6861      	ldr	r1, [r4, #4]
 800942c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009430:	4628      	mov	r0, r5
 8009432:	f7ff fefb 	bl	800922c <__cvt>
 8009436:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800943a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800943c:	4680      	mov	r8, r0
 800943e:	d129      	bne.n	8009494 <_printf_float+0x14c>
 8009440:	1cc8      	adds	r0, r1, #3
 8009442:	db02      	blt.n	800944a <_printf_float+0x102>
 8009444:	6863      	ldr	r3, [r4, #4]
 8009446:	4299      	cmp	r1, r3
 8009448:	dd41      	ble.n	80094ce <_printf_float+0x186>
 800944a:	f1a9 0902 	sub.w	r9, r9, #2
 800944e:	fa5f f989 	uxtb.w	r9, r9
 8009452:	3901      	subs	r1, #1
 8009454:	464a      	mov	r2, r9
 8009456:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800945a:	9109      	str	r1, [sp, #36]	@ 0x24
 800945c:	f7ff ff3a 	bl	80092d4 <__exponent>
 8009460:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009462:	1813      	adds	r3, r2, r0
 8009464:	2a01      	cmp	r2, #1
 8009466:	4682      	mov	sl, r0
 8009468:	6123      	str	r3, [r4, #16]
 800946a:	dc02      	bgt.n	8009472 <_printf_float+0x12a>
 800946c:	6822      	ldr	r2, [r4, #0]
 800946e:	07d2      	lsls	r2, r2, #31
 8009470:	d501      	bpl.n	8009476 <_printf_float+0x12e>
 8009472:	3301      	adds	r3, #1
 8009474:	6123      	str	r3, [r4, #16]
 8009476:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800947a:	2b00      	cmp	r3, #0
 800947c:	d0a6      	beq.n	80093cc <_printf_float+0x84>
 800947e:	232d      	movs	r3, #45	@ 0x2d
 8009480:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009484:	e7a2      	b.n	80093cc <_printf_float+0x84>
 8009486:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800948a:	d1c4      	bne.n	8009416 <_printf_float+0xce>
 800948c:	2b00      	cmp	r3, #0
 800948e:	d1c2      	bne.n	8009416 <_printf_float+0xce>
 8009490:	2301      	movs	r3, #1
 8009492:	e7bf      	b.n	8009414 <_printf_float+0xcc>
 8009494:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8009498:	d9db      	bls.n	8009452 <_printf_float+0x10a>
 800949a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800949e:	d118      	bne.n	80094d2 <_printf_float+0x18a>
 80094a0:	2900      	cmp	r1, #0
 80094a2:	6863      	ldr	r3, [r4, #4]
 80094a4:	dd0b      	ble.n	80094be <_printf_float+0x176>
 80094a6:	6121      	str	r1, [r4, #16]
 80094a8:	b913      	cbnz	r3, 80094b0 <_printf_float+0x168>
 80094aa:	6822      	ldr	r2, [r4, #0]
 80094ac:	07d0      	lsls	r0, r2, #31
 80094ae:	d502      	bpl.n	80094b6 <_printf_float+0x16e>
 80094b0:	3301      	adds	r3, #1
 80094b2:	440b      	add	r3, r1
 80094b4:	6123      	str	r3, [r4, #16]
 80094b6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80094b8:	f04f 0a00 	mov.w	sl, #0
 80094bc:	e7db      	b.n	8009476 <_printf_float+0x12e>
 80094be:	b913      	cbnz	r3, 80094c6 <_printf_float+0x17e>
 80094c0:	6822      	ldr	r2, [r4, #0]
 80094c2:	07d2      	lsls	r2, r2, #31
 80094c4:	d501      	bpl.n	80094ca <_printf_float+0x182>
 80094c6:	3302      	adds	r3, #2
 80094c8:	e7f4      	b.n	80094b4 <_printf_float+0x16c>
 80094ca:	2301      	movs	r3, #1
 80094cc:	e7f2      	b.n	80094b4 <_printf_float+0x16c>
 80094ce:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80094d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094d4:	4299      	cmp	r1, r3
 80094d6:	db05      	blt.n	80094e4 <_printf_float+0x19c>
 80094d8:	6823      	ldr	r3, [r4, #0]
 80094da:	6121      	str	r1, [r4, #16]
 80094dc:	07d8      	lsls	r0, r3, #31
 80094de:	d5ea      	bpl.n	80094b6 <_printf_float+0x16e>
 80094e0:	1c4b      	adds	r3, r1, #1
 80094e2:	e7e7      	b.n	80094b4 <_printf_float+0x16c>
 80094e4:	2900      	cmp	r1, #0
 80094e6:	bfd4      	ite	le
 80094e8:	f1c1 0202 	rsble	r2, r1, #2
 80094ec:	2201      	movgt	r2, #1
 80094ee:	4413      	add	r3, r2
 80094f0:	e7e0      	b.n	80094b4 <_printf_float+0x16c>
 80094f2:	6823      	ldr	r3, [r4, #0]
 80094f4:	055a      	lsls	r2, r3, #21
 80094f6:	d407      	bmi.n	8009508 <_printf_float+0x1c0>
 80094f8:	6923      	ldr	r3, [r4, #16]
 80094fa:	4642      	mov	r2, r8
 80094fc:	4631      	mov	r1, r6
 80094fe:	4628      	mov	r0, r5
 8009500:	47b8      	blx	r7
 8009502:	3001      	adds	r0, #1
 8009504:	d12a      	bne.n	800955c <_printf_float+0x214>
 8009506:	e76b      	b.n	80093e0 <_printf_float+0x98>
 8009508:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800950c:	f240 80e0 	bls.w	80096d0 <_printf_float+0x388>
 8009510:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8009514:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009518:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800951c:	d133      	bne.n	8009586 <_printf_float+0x23e>
 800951e:	4a38      	ldr	r2, [pc, #224]	@ (8009600 <_printf_float+0x2b8>)
 8009520:	2301      	movs	r3, #1
 8009522:	4631      	mov	r1, r6
 8009524:	4628      	mov	r0, r5
 8009526:	47b8      	blx	r7
 8009528:	3001      	adds	r0, #1
 800952a:	f43f af59 	beq.w	80093e0 <_printf_float+0x98>
 800952e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009532:	4543      	cmp	r3, r8
 8009534:	db02      	blt.n	800953c <_printf_float+0x1f4>
 8009536:	6823      	ldr	r3, [r4, #0]
 8009538:	07d8      	lsls	r0, r3, #31
 800953a:	d50f      	bpl.n	800955c <_printf_float+0x214>
 800953c:	9b05      	ldr	r3, [sp, #20]
 800953e:	465a      	mov	r2, fp
 8009540:	4631      	mov	r1, r6
 8009542:	4628      	mov	r0, r5
 8009544:	47b8      	blx	r7
 8009546:	3001      	adds	r0, #1
 8009548:	f43f af4a 	beq.w	80093e0 <_printf_float+0x98>
 800954c:	f04f 0900 	mov.w	r9, #0
 8009550:	f108 38ff 	add.w	r8, r8, #4294967295
 8009554:	f104 0a1a 	add.w	sl, r4, #26
 8009558:	45c8      	cmp	r8, r9
 800955a:	dc09      	bgt.n	8009570 <_printf_float+0x228>
 800955c:	6823      	ldr	r3, [r4, #0]
 800955e:	079b      	lsls	r3, r3, #30
 8009560:	f100 8107 	bmi.w	8009772 <_printf_float+0x42a>
 8009564:	68e0      	ldr	r0, [r4, #12]
 8009566:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009568:	4298      	cmp	r0, r3
 800956a:	bfb8      	it	lt
 800956c:	4618      	movlt	r0, r3
 800956e:	e739      	b.n	80093e4 <_printf_float+0x9c>
 8009570:	2301      	movs	r3, #1
 8009572:	4652      	mov	r2, sl
 8009574:	4631      	mov	r1, r6
 8009576:	4628      	mov	r0, r5
 8009578:	47b8      	blx	r7
 800957a:	3001      	adds	r0, #1
 800957c:	f43f af30 	beq.w	80093e0 <_printf_float+0x98>
 8009580:	f109 0901 	add.w	r9, r9, #1
 8009584:	e7e8      	b.n	8009558 <_printf_float+0x210>
 8009586:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009588:	2b00      	cmp	r3, #0
 800958a:	dc3b      	bgt.n	8009604 <_printf_float+0x2bc>
 800958c:	4a1c      	ldr	r2, [pc, #112]	@ (8009600 <_printf_float+0x2b8>)
 800958e:	2301      	movs	r3, #1
 8009590:	4631      	mov	r1, r6
 8009592:	4628      	mov	r0, r5
 8009594:	47b8      	blx	r7
 8009596:	3001      	adds	r0, #1
 8009598:	f43f af22 	beq.w	80093e0 <_printf_float+0x98>
 800959c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80095a0:	ea59 0303 	orrs.w	r3, r9, r3
 80095a4:	d102      	bne.n	80095ac <_printf_float+0x264>
 80095a6:	6823      	ldr	r3, [r4, #0]
 80095a8:	07d9      	lsls	r1, r3, #31
 80095aa:	d5d7      	bpl.n	800955c <_printf_float+0x214>
 80095ac:	9b05      	ldr	r3, [sp, #20]
 80095ae:	465a      	mov	r2, fp
 80095b0:	4631      	mov	r1, r6
 80095b2:	4628      	mov	r0, r5
 80095b4:	47b8      	blx	r7
 80095b6:	3001      	adds	r0, #1
 80095b8:	f43f af12 	beq.w	80093e0 <_printf_float+0x98>
 80095bc:	f04f 0a00 	mov.w	sl, #0
 80095c0:	f104 0b1a 	add.w	fp, r4, #26
 80095c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095c6:	425b      	negs	r3, r3
 80095c8:	4553      	cmp	r3, sl
 80095ca:	dc01      	bgt.n	80095d0 <_printf_float+0x288>
 80095cc:	464b      	mov	r3, r9
 80095ce:	e794      	b.n	80094fa <_printf_float+0x1b2>
 80095d0:	2301      	movs	r3, #1
 80095d2:	465a      	mov	r2, fp
 80095d4:	4631      	mov	r1, r6
 80095d6:	4628      	mov	r0, r5
 80095d8:	47b8      	blx	r7
 80095da:	3001      	adds	r0, #1
 80095dc:	f43f af00 	beq.w	80093e0 <_printf_float+0x98>
 80095e0:	f10a 0a01 	add.w	sl, sl, #1
 80095e4:	e7ee      	b.n	80095c4 <_printf_float+0x27c>
 80095e6:	bf00      	nop
 80095e8:	ffffffff 	.word	0xffffffff
 80095ec:	7fefffff 	.word	0x7fefffff
 80095f0:	0800be30 	.word	0x0800be30
 80095f4:	0800be2c 	.word	0x0800be2c
 80095f8:	0800be38 	.word	0x0800be38
 80095fc:	0800be34 	.word	0x0800be34
 8009600:	0800be3c 	.word	0x0800be3c
 8009604:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009606:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800960a:	4553      	cmp	r3, sl
 800960c:	bfa8      	it	ge
 800960e:	4653      	movge	r3, sl
 8009610:	2b00      	cmp	r3, #0
 8009612:	4699      	mov	r9, r3
 8009614:	dc37      	bgt.n	8009686 <_printf_float+0x33e>
 8009616:	2300      	movs	r3, #0
 8009618:	9307      	str	r3, [sp, #28]
 800961a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800961e:	f104 021a 	add.w	r2, r4, #26
 8009622:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009624:	9907      	ldr	r1, [sp, #28]
 8009626:	9306      	str	r3, [sp, #24]
 8009628:	eba3 0309 	sub.w	r3, r3, r9
 800962c:	428b      	cmp	r3, r1
 800962e:	dc31      	bgt.n	8009694 <_printf_float+0x34c>
 8009630:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009632:	459a      	cmp	sl, r3
 8009634:	dc3b      	bgt.n	80096ae <_printf_float+0x366>
 8009636:	6823      	ldr	r3, [r4, #0]
 8009638:	07da      	lsls	r2, r3, #31
 800963a:	d438      	bmi.n	80096ae <_printf_float+0x366>
 800963c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800963e:	ebaa 0903 	sub.w	r9, sl, r3
 8009642:	9b06      	ldr	r3, [sp, #24]
 8009644:	ebaa 0303 	sub.w	r3, sl, r3
 8009648:	4599      	cmp	r9, r3
 800964a:	bfa8      	it	ge
 800964c:	4699      	movge	r9, r3
 800964e:	f1b9 0f00 	cmp.w	r9, #0
 8009652:	dc34      	bgt.n	80096be <_printf_float+0x376>
 8009654:	f04f 0800 	mov.w	r8, #0
 8009658:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800965c:	f104 0b1a 	add.w	fp, r4, #26
 8009660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009662:	ebaa 0303 	sub.w	r3, sl, r3
 8009666:	eba3 0309 	sub.w	r3, r3, r9
 800966a:	4543      	cmp	r3, r8
 800966c:	f77f af76 	ble.w	800955c <_printf_float+0x214>
 8009670:	2301      	movs	r3, #1
 8009672:	465a      	mov	r2, fp
 8009674:	4631      	mov	r1, r6
 8009676:	4628      	mov	r0, r5
 8009678:	47b8      	blx	r7
 800967a:	3001      	adds	r0, #1
 800967c:	f43f aeb0 	beq.w	80093e0 <_printf_float+0x98>
 8009680:	f108 0801 	add.w	r8, r8, #1
 8009684:	e7ec      	b.n	8009660 <_printf_float+0x318>
 8009686:	4642      	mov	r2, r8
 8009688:	4631      	mov	r1, r6
 800968a:	4628      	mov	r0, r5
 800968c:	47b8      	blx	r7
 800968e:	3001      	adds	r0, #1
 8009690:	d1c1      	bne.n	8009616 <_printf_float+0x2ce>
 8009692:	e6a5      	b.n	80093e0 <_printf_float+0x98>
 8009694:	2301      	movs	r3, #1
 8009696:	4631      	mov	r1, r6
 8009698:	4628      	mov	r0, r5
 800969a:	9206      	str	r2, [sp, #24]
 800969c:	47b8      	blx	r7
 800969e:	3001      	adds	r0, #1
 80096a0:	f43f ae9e 	beq.w	80093e0 <_printf_float+0x98>
 80096a4:	9b07      	ldr	r3, [sp, #28]
 80096a6:	9a06      	ldr	r2, [sp, #24]
 80096a8:	3301      	adds	r3, #1
 80096aa:	9307      	str	r3, [sp, #28]
 80096ac:	e7b9      	b.n	8009622 <_printf_float+0x2da>
 80096ae:	9b05      	ldr	r3, [sp, #20]
 80096b0:	465a      	mov	r2, fp
 80096b2:	4631      	mov	r1, r6
 80096b4:	4628      	mov	r0, r5
 80096b6:	47b8      	blx	r7
 80096b8:	3001      	adds	r0, #1
 80096ba:	d1bf      	bne.n	800963c <_printf_float+0x2f4>
 80096bc:	e690      	b.n	80093e0 <_printf_float+0x98>
 80096be:	9a06      	ldr	r2, [sp, #24]
 80096c0:	464b      	mov	r3, r9
 80096c2:	4442      	add	r2, r8
 80096c4:	4631      	mov	r1, r6
 80096c6:	4628      	mov	r0, r5
 80096c8:	47b8      	blx	r7
 80096ca:	3001      	adds	r0, #1
 80096cc:	d1c2      	bne.n	8009654 <_printf_float+0x30c>
 80096ce:	e687      	b.n	80093e0 <_printf_float+0x98>
 80096d0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80096d4:	f1b9 0f01 	cmp.w	r9, #1
 80096d8:	dc01      	bgt.n	80096de <_printf_float+0x396>
 80096da:	07db      	lsls	r3, r3, #31
 80096dc:	d536      	bpl.n	800974c <_printf_float+0x404>
 80096de:	2301      	movs	r3, #1
 80096e0:	4642      	mov	r2, r8
 80096e2:	4631      	mov	r1, r6
 80096e4:	4628      	mov	r0, r5
 80096e6:	47b8      	blx	r7
 80096e8:	3001      	adds	r0, #1
 80096ea:	f43f ae79 	beq.w	80093e0 <_printf_float+0x98>
 80096ee:	9b05      	ldr	r3, [sp, #20]
 80096f0:	465a      	mov	r2, fp
 80096f2:	4631      	mov	r1, r6
 80096f4:	4628      	mov	r0, r5
 80096f6:	47b8      	blx	r7
 80096f8:	3001      	adds	r0, #1
 80096fa:	f43f ae71 	beq.w	80093e0 <_printf_float+0x98>
 80096fe:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8009702:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800970a:	f109 39ff 	add.w	r9, r9, #4294967295
 800970e:	d018      	beq.n	8009742 <_printf_float+0x3fa>
 8009710:	464b      	mov	r3, r9
 8009712:	f108 0201 	add.w	r2, r8, #1
 8009716:	4631      	mov	r1, r6
 8009718:	4628      	mov	r0, r5
 800971a:	47b8      	blx	r7
 800971c:	3001      	adds	r0, #1
 800971e:	d10c      	bne.n	800973a <_printf_float+0x3f2>
 8009720:	e65e      	b.n	80093e0 <_printf_float+0x98>
 8009722:	2301      	movs	r3, #1
 8009724:	465a      	mov	r2, fp
 8009726:	4631      	mov	r1, r6
 8009728:	4628      	mov	r0, r5
 800972a:	47b8      	blx	r7
 800972c:	3001      	adds	r0, #1
 800972e:	f43f ae57 	beq.w	80093e0 <_printf_float+0x98>
 8009732:	f108 0801 	add.w	r8, r8, #1
 8009736:	45c8      	cmp	r8, r9
 8009738:	dbf3      	blt.n	8009722 <_printf_float+0x3da>
 800973a:	4653      	mov	r3, sl
 800973c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009740:	e6dc      	b.n	80094fc <_printf_float+0x1b4>
 8009742:	f04f 0800 	mov.w	r8, #0
 8009746:	f104 0b1a 	add.w	fp, r4, #26
 800974a:	e7f4      	b.n	8009736 <_printf_float+0x3ee>
 800974c:	2301      	movs	r3, #1
 800974e:	4642      	mov	r2, r8
 8009750:	e7e1      	b.n	8009716 <_printf_float+0x3ce>
 8009752:	2301      	movs	r3, #1
 8009754:	464a      	mov	r2, r9
 8009756:	4631      	mov	r1, r6
 8009758:	4628      	mov	r0, r5
 800975a:	47b8      	blx	r7
 800975c:	3001      	adds	r0, #1
 800975e:	f43f ae3f 	beq.w	80093e0 <_printf_float+0x98>
 8009762:	f108 0801 	add.w	r8, r8, #1
 8009766:	68e3      	ldr	r3, [r4, #12]
 8009768:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800976a:	1a5b      	subs	r3, r3, r1
 800976c:	4543      	cmp	r3, r8
 800976e:	dcf0      	bgt.n	8009752 <_printf_float+0x40a>
 8009770:	e6f8      	b.n	8009564 <_printf_float+0x21c>
 8009772:	f04f 0800 	mov.w	r8, #0
 8009776:	f104 0919 	add.w	r9, r4, #25
 800977a:	e7f4      	b.n	8009766 <_printf_float+0x41e>

0800977c <_printf_common>:
 800977c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009780:	4616      	mov	r6, r2
 8009782:	4698      	mov	r8, r3
 8009784:	688a      	ldr	r2, [r1, #8]
 8009786:	690b      	ldr	r3, [r1, #16]
 8009788:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800978c:	4293      	cmp	r3, r2
 800978e:	bfb8      	it	lt
 8009790:	4613      	movlt	r3, r2
 8009792:	6033      	str	r3, [r6, #0]
 8009794:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009798:	4607      	mov	r7, r0
 800979a:	460c      	mov	r4, r1
 800979c:	b10a      	cbz	r2, 80097a2 <_printf_common+0x26>
 800979e:	3301      	adds	r3, #1
 80097a0:	6033      	str	r3, [r6, #0]
 80097a2:	6823      	ldr	r3, [r4, #0]
 80097a4:	0699      	lsls	r1, r3, #26
 80097a6:	bf42      	ittt	mi
 80097a8:	6833      	ldrmi	r3, [r6, #0]
 80097aa:	3302      	addmi	r3, #2
 80097ac:	6033      	strmi	r3, [r6, #0]
 80097ae:	6825      	ldr	r5, [r4, #0]
 80097b0:	f015 0506 	ands.w	r5, r5, #6
 80097b4:	d106      	bne.n	80097c4 <_printf_common+0x48>
 80097b6:	f104 0a19 	add.w	sl, r4, #25
 80097ba:	68e3      	ldr	r3, [r4, #12]
 80097bc:	6832      	ldr	r2, [r6, #0]
 80097be:	1a9b      	subs	r3, r3, r2
 80097c0:	42ab      	cmp	r3, r5
 80097c2:	dc26      	bgt.n	8009812 <_printf_common+0x96>
 80097c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80097c8:	6822      	ldr	r2, [r4, #0]
 80097ca:	3b00      	subs	r3, #0
 80097cc:	bf18      	it	ne
 80097ce:	2301      	movne	r3, #1
 80097d0:	0692      	lsls	r2, r2, #26
 80097d2:	d42b      	bmi.n	800982c <_printf_common+0xb0>
 80097d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80097d8:	4641      	mov	r1, r8
 80097da:	4638      	mov	r0, r7
 80097dc:	47c8      	blx	r9
 80097de:	3001      	adds	r0, #1
 80097e0:	d01e      	beq.n	8009820 <_printf_common+0xa4>
 80097e2:	6823      	ldr	r3, [r4, #0]
 80097e4:	6922      	ldr	r2, [r4, #16]
 80097e6:	f003 0306 	and.w	r3, r3, #6
 80097ea:	2b04      	cmp	r3, #4
 80097ec:	bf02      	ittt	eq
 80097ee:	68e5      	ldreq	r5, [r4, #12]
 80097f0:	6833      	ldreq	r3, [r6, #0]
 80097f2:	1aed      	subeq	r5, r5, r3
 80097f4:	68a3      	ldr	r3, [r4, #8]
 80097f6:	bf0c      	ite	eq
 80097f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80097fc:	2500      	movne	r5, #0
 80097fe:	4293      	cmp	r3, r2
 8009800:	bfc4      	itt	gt
 8009802:	1a9b      	subgt	r3, r3, r2
 8009804:	18ed      	addgt	r5, r5, r3
 8009806:	2600      	movs	r6, #0
 8009808:	341a      	adds	r4, #26
 800980a:	42b5      	cmp	r5, r6
 800980c:	d11a      	bne.n	8009844 <_printf_common+0xc8>
 800980e:	2000      	movs	r0, #0
 8009810:	e008      	b.n	8009824 <_printf_common+0xa8>
 8009812:	2301      	movs	r3, #1
 8009814:	4652      	mov	r2, sl
 8009816:	4641      	mov	r1, r8
 8009818:	4638      	mov	r0, r7
 800981a:	47c8      	blx	r9
 800981c:	3001      	adds	r0, #1
 800981e:	d103      	bne.n	8009828 <_printf_common+0xac>
 8009820:	f04f 30ff 	mov.w	r0, #4294967295
 8009824:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009828:	3501      	adds	r5, #1
 800982a:	e7c6      	b.n	80097ba <_printf_common+0x3e>
 800982c:	18e1      	adds	r1, r4, r3
 800982e:	1c5a      	adds	r2, r3, #1
 8009830:	2030      	movs	r0, #48	@ 0x30
 8009832:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009836:	4422      	add	r2, r4
 8009838:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800983c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009840:	3302      	adds	r3, #2
 8009842:	e7c7      	b.n	80097d4 <_printf_common+0x58>
 8009844:	2301      	movs	r3, #1
 8009846:	4622      	mov	r2, r4
 8009848:	4641      	mov	r1, r8
 800984a:	4638      	mov	r0, r7
 800984c:	47c8      	blx	r9
 800984e:	3001      	adds	r0, #1
 8009850:	d0e6      	beq.n	8009820 <_printf_common+0xa4>
 8009852:	3601      	adds	r6, #1
 8009854:	e7d9      	b.n	800980a <_printf_common+0x8e>
	...

08009858 <_printf_i>:
 8009858:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800985c:	7e0f      	ldrb	r7, [r1, #24]
 800985e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009860:	2f78      	cmp	r7, #120	@ 0x78
 8009862:	4691      	mov	r9, r2
 8009864:	4680      	mov	r8, r0
 8009866:	460c      	mov	r4, r1
 8009868:	469a      	mov	sl, r3
 800986a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800986e:	d807      	bhi.n	8009880 <_printf_i+0x28>
 8009870:	2f62      	cmp	r7, #98	@ 0x62
 8009872:	d80a      	bhi.n	800988a <_printf_i+0x32>
 8009874:	2f00      	cmp	r7, #0
 8009876:	f000 80d1 	beq.w	8009a1c <_printf_i+0x1c4>
 800987a:	2f58      	cmp	r7, #88	@ 0x58
 800987c:	f000 80b8 	beq.w	80099f0 <_printf_i+0x198>
 8009880:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009884:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009888:	e03a      	b.n	8009900 <_printf_i+0xa8>
 800988a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800988e:	2b15      	cmp	r3, #21
 8009890:	d8f6      	bhi.n	8009880 <_printf_i+0x28>
 8009892:	a101      	add	r1, pc, #4	@ (adr r1, 8009898 <_printf_i+0x40>)
 8009894:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009898:	080098f1 	.word	0x080098f1
 800989c:	08009905 	.word	0x08009905
 80098a0:	08009881 	.word	0x08009881
 80098a4:	08009881 	.word	0x08009881
 80098a8:	08009881 	.word	0x08009881
 80098ac:	08009881 	.word	0x08009881
 80098b0:	08009905 	.word	0x08009905
 80098b4:	08009881 	.word	0x08009881
 80098b8:	08009881 	.word	0x08009881
 80098bc:	08009881 	.word	0x08009881
 80098c0:	08009881 	.word	0x08009881
 80098c4:	08009a03 	.word	0x08009a03
 80098c8:	0800992f 	.word	0x0800992f
 80098cc:	080099bd 	.word	0x080099bd
 80098d0:	08009881 	.word	0x08009881
 80098d4:	08009881 	.word	0x08009881
 80098d8:	08009a25 	.word	0x08009a25
 80098dc:	08009881 	.word	0x08009881
 80098e0:	0800992f 	.word	0x0800992f
 80098e4:	08009881 	.word	0x08009881
 80098e8:	08009881 	.word	0x08009881
 80098ec:	080099c5 	.word	0x080099c5
 80098f0:	6833      	ldr	r3, [r6, #0]
 80098f2:	1d1a      	adds	r2, r3, #4
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	6032      	str	r2, [r6, #0]
 80098f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80098fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009900:	2301      	movs	r3, #1
 8009902:	e09c      	b.n	8009a3e <_printf_i+0x1e6>
 8009904:	6833      	ldr	r3, [r6, #0]
 8009906:	6820      	ldr	r0, [r4, #0]
 8009908:	1d19      	adds	r1, r3, #4
 800990a:	6031      	str	r1, [r6, #0]
 800990c:	0606      	lsls	r6, r0, #24
 800990e:	d501      	bpl.n	8009914 <_printf_i+0xbc>
 8009910:	681d      	ldr	r5, [r3, #0]
 8009912:	e003      	b.n	800991c <_printf_i+0xc4>
 8009914:	0645      	lsls	r5, r0, #25
 8009916:	d5fb      	bpl.n	8009910 <_printf_i+0xb8>
 8009918:	f9b3 5000 	ldrsh.w	r5, [r3]
 800991c:	2d00      	cmp	r5, #0
 800991e:	da03      	bge.n	8009928 <_printf_i+0xd0>
 8009920:	232d      	movs	r3, #45	@ 0x2d
 8009922:	426d      	negs	r5, r5
 8009924:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009928:	4858      	ldr	r0, [pc, #352]	@ (8009a8c <_printf_i+0x234>)
 800992a:	230a      	movs	r3, #10
 800992c:	e011      	b.n	8009952 <_printf_i+0xfa>
 800992e:	6821      	ldr	r1, [r4, #0]
 8009930:	6833      	ldr	r3, [r6, #0]
 8009932:	0608      	lsls	r0, r1, #24
 8009934:	f853 5b04 	ldr.w	r5, [r3], #4
 8009938:	d402      	bmi.n	8009940 <_printf_i+0xe8>
 800993a:	0649      	lsls	r1, r1, #25
 800993c:	bf48      	it	mi
 800993e:	b2ad      	uxthmi	r5, r5
 8009940:	2f6f      	cmp	r7, #111	@ 0x6f
 8009942:	4852      	ldr	r0, [pc, #328]	@ (8009a8c <_printf_i+0x234>)
 8009944:	6033      	str	r3, [r6, #0]
 8009946:	bf14      	ite	ne
 8009948:	230a      	movne	r3, #10
 800994a:	2308      	moveq	r3, #8
 800994c:	2100      	movs	r1, #0
 800994e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009952:	6866      	ldr	r6, [r4, #4]
 8009954:	60a6      	str	r6, [r4, #8]
 8009956:	2e00      	cmp	r6, #0
 8009958:	db05      	blt.n	8009966 <_printf_i+0x10e>
 800995a:	6821      	ldr	r1, [r4, #0]
 800995c:	432e      	orrs	r6, r5
 800995e:	f021 0104 	bic.w	r1, r1, #4
 8009962:	6021      	str	r1, [r4, #0]
 8009964:	d04b      	beq.n	80099fe <_printf_i+0x1a6>
 8009966:	4616      	mov	r6, r2
 8009968:	fbb5 f1f3 	udiv	r1, r5, r3
 800996c:	fb03 5711 	mls	r7, r3, r1, r5
 8009970:	5dc7      	ldrb	r7, [r0, r7]
 8009972:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009976:	462f      	mov	r7, r5
 8009978:	42bb      	cmp	r3, r7
 800997a:	460d      	mov	r5, r1
 800997c:	d9f4      	bls.n	8009968 <_printf_i+0x110>
 800997e:	2b08      	cmp	r3, #8
 8009980:	d10b      	bne.n	800999a <_printf_i+0x142>
 8009982:	6823      	ldr	r3, [r4, #0]
 8009984:	07df      	lsls	r7, r3, #31
 8009986:	d508      	bpl.n	800999a <_printf_i+0x142>
 8009988:	6923      	ldr	r3, [r4, #16]
 800998a:	6861      	ldr	r1, [r4, #4]
 800998c:	4299      	cmp	r1, r3
 800998e:	bfde      	ittt	le
 8009990:	2330      	movle	r3, #48	@ 0x30
 8009992:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009996:	f106 36ff 	addle.w	r6, r6, #4294967295
 800999a:	1b92      	subs	r2, r2, r6
 800999c:	6122      	str	r2, [r4, #16]
 800999e:	f8cd a000 	str.w	sl, [sp]
 80099a2:	464b      	mov	r3, r9
 80099a4:	aa03      	add	r2, sp, #12
 80099a6:	4621      	mov	r1, r4
 80099a8:	4640      	mov	r0, r8
 80099aa:	f7ff fee7 	bl	800977c <_printf_common>
 80099ae:	3001      	adds	r0, #1
 80099b0:	d14a      	bne.n	8009a48 <_printf_i+0x1f0>
 80099b2:	f04f 30ff 	mov.w	r0, #4294967295
 80099b6:	b004      	add	sp, #16
 80099b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099bc:	6823      	ldr	r3, [r4, #0]
 80099be:	f043 0320 	orr.w	r3, r3, #32
 80099c2:	6023      	str	r3, [r4, #0]
 80099c4:	4832      	ldr	r0, [pc, #200]	@ (8009a90 <_printf_i+0x238>)
 80099c6:	2778      	movs	r7, #120	@ 0x78
 80099c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80099cc:	6823      	ldr	r3, [r4, #0]
 80099ce:	6831      	ldr	r1, [r6, #0]
 80099d0:	061f      	lsls	r7, r3, #24
 80099d2:	f851 5b04 	ldr.w	r5, [r1], #4
 80099d6:	d402      	bmi.n	80099de <_printf_i+0x186>
 80099d8:	065f      	lsls	r7, r3, #25
 80099da:	bf48      	it	mi
 80099dc:	b2ad      	uxthmi	r5, r5
 80099de:	6031      	str	r1, [r6, #0]
 80099e0:	07d9      	lsls	r1, r3, #31
 80099e2:	bf44      	itt	mi
 80099e4:	f043 0320 	orrmi.w	r3, r3, #32
 80099e8:	6023      	strmi	r3, [r4, #0]
 80099ea:	b11d      	cbz	r5, 80099f4 <_printf_i+0x19c>
 80099ec:	2310      	movs	r3, #16
 80099ee:	e7ad      	b.n	800994c <_printf_i+0xf4>
 80099f0:	4826      	ldr	r0, [pc, #152]	@ (8009a8c <_printf_i+0x234>)
 80099f2:	e7e9      	b.n	80099c8 <_printf_i+0x170>
 80099f4:	6823      	ldr	r3, [r4, #0]
 80099f6:	f023 0320 	bic.w	r3, r3, #32
 80099fa:	6023      	str	r3, [r4, #0]
 80099fc:	e7f6      	b.n	80099ec <_printf_i+0x194>
 80099fe:	4616      	mov	r6, r2
 8009a00:	e7bd      	b.n	800997e <_printf_i+0x126>
 8009a02:	6833      	ldr	r3, [r6, #0]
 8009a04:	6825      	ldr	r5, [r4, #0]
 8009a06:	6961      	ldr	r1, [r4, #20]
 8009a08:	1d18      	adds	r0, r3, #4
 8009a0a:	6030      	str	r0, [r6, #0]
 8009a0c:	062e      	lsls	r6, r5, #24
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	d501      	bpl.n	8009a16 <_printf_i+0x1be>
 8009a12:	6019      	str	r1, [r3, #0]
 8009a14:	e002      	b.n	8009a1c <_printf_i+0x1c4>
 8009a16:	0668      	lsls	r0, r5, #25
 8009a18:	d5fb      	bpl.n	8009a12 <_printf_i+0x1ba>
 8009a1a:	8019      	strh	r1, [r3, #0]
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	6123      	str	r3, [r4, #16]
 8009a20:	4616      	mov	r6, r2
 8009a22:	e7bc      	b.n	800999e <_printf_i+0x146>
 8009a24:	6833      	ldr	r3, [r6, #0]
 8009a26:	1d1a      	adds	r2, r3, #4
 8009a28:	6032      	str	r2, [r6, #0]
 8009a2a:	681e      	ldr	r6, [r3, #0]
 8009a2c:	6862      	ldr	r2, [r4, #4]
 8009a2e:	2100      	movs	r1, #0
 8009a30:	4630      	mov	r0, r6
 8009a32:	f7f6 fc55 	bl	80002e0 <memchr>
 8009a36:	b108      	cbz	r0, 8009a3c <_printf_i+0x1e4>
 8009a38:	1b80      	subs	r0, r0, r6
 8009a3a:	6060      	str	r0, [r4, #4]
 8009a3c:	6863      	ldr	r3, [r4, #4]
 8009a3e:	6123      	str	r3, [r4, #16]
 8009a40:	2300      	movs	r3, #0
 8009a42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a46:	e7aa      	b.n	800999e <_printf_i+0x146>
 8009a48:	6923      	ldr	r3, [r4, #16]
 8009a4a:	4632      	mov	r2, r6
 8009a4c:	4649      	mov	r1, r9
 8009a4e:	4640      	mov	r0, r8
 8009a50:	47d0      	blx	sl
 8009a52:	3001      	adds	r0, #1
 8009a54:	d0ad      	beq.n	80099b2 <_printf_i+0x15a>
 8009a56:	6823      	ldr	r3, [r4, #0]
 8009a58:	079b      	lsls	r3, r3, #30
 8009a5a:	d413      	bmi.n	8009a84 <_printf_i+0x22c>
 8009a5c:	68e0      	ldr	r0, [r4, #12]
 8009a5e:	9b03      	ldr	r3, [sp, #12]
 8009a60:	4298      	cmp	r0, r3
 8009a62:	bfb8      	it	lt
 8009a64:	4618      	movlt	r0, r3
 8009a66:	e7a6      	b.n	80099b6 <_printf_i+0x15e>
 8009a68:	2301      	movs	r3, #1
 8009a6a:	4632      	mov	r2, r6
 8009a6c:	4649      	mov	r1, r9
 8009a6e:	4640      	mov	r0, r8
 8009a70:	47d0      	blx	sl
 8009a72:	3001      	adds	r0, #1
 8009a74:	d09d      	beq.n	80099b2 <_printf_i+0x15a>
 8009a76:	3501      	adds	r5, #1
 8009a78:	68e3      	ldr	r3, [r4, #12]
 8009a7a:	9903      	ldr	r1, [sp, #12]
 8009a7c:	1a5b      	subs	r3, r3, r1
 8009a7e:	42ab      	cmp	r3, r5
 8009a80:	dcf2      	bgt.n	8009a68 <_printf_i+0x210>
 8009a82:	e7eb      	b.n	8009a5c <_printf_i+0x204>
 8009a84:	2500      	movs	r5, #0
 8009a86:	f104 0619 	add.w	r6, r4, #25
 8009a8a:	e7f5      	b.n	8009a78 <_printf_i+0x220>
 8009a8c:	0800be3e 	.word	0x0800be3e
 8009a90:	0800be4f 	.word	0x0800be4f

08009a94 <std>:
 8009a94:	2300      	movs	r3, #0
 8009a96:	b510      	push	{r4, lr}
 8009a98:	4604      	mov	r4, r0
 8009a9a:	e9c0 3300 	strd	r3, r3, [r0]
 8009a9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009aa2:	6083      	str	r3, [r0, #8]
 8009aa4:	8181      	strh	r1, [r0, #12]
 8009aa6:	6643      	str	r3, [r0, #100]	@ 0x64
 8009aa8:	81c2      	strh	r2, [r0, #14]
 8009aaa:	6183      	str	r3, [r0, #24]
 8009aac:	4619      	mov	r1, r3
 8009aae:	2208      	movs	r2, #8
 8009ab0:	305c      	adds	r0, #92	@ 0x5c
 8009ab2:	f000 f906 	bl	8009cc2 <memset>
 8009ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8009aec <std+0x58>)
 8009ab8:	6263      	str	r3, [r4, #36]	@ 0x24
 8009aba:	4b0d      	ldr	r3, [pc, #52]	@ (8009af0 <std+0x5c>)
 8009abc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009abe:	4b0d      	ldr	r3, [pc, #52]	@ (8009af4 <std+0x60>)
 8009ac0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8009af8 <std+0x64>)
 8009ac4:	6323      	str	r3, [r4, #48]	@ 0x30
 8009ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8009afc <std+0x68>)
 8009ac8:	6224      	str	r4, [r4, #32]
 8009aca:	429c      	cmp	r4, r3
 8009acc:	d006      	beq.n	8009adc <std+0x48>
 8009ace:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009ad2:	4294      	cmp	r4, r2
 8009ad4:	d002      	beq.n	8009adc <std+0x48>
 8009ad6:	33d0      	adds	r3, #208	@ 0xd0
 8009ad8:	429c      	cmp	r4, r3
 8009ada:	d105      	bne.n	8009ae8 <std+0x54>
 8009adc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009ae0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ae4:	f000 b96a 	b.w	8009dbc <__retarget_lock_init_recursive>
 8009ae8:	bd10      	pop	{r4, pc}
 8009aea:	bf00      	nop
 8009aec:	08009c3d 	.word	0x08009c3d
 8009af0:	08009c5f 	.word	0x08009c5f
 8009af4:	08009c97 	.word	0x08009c97
 8009af8:	08009cbb 	.word	0x08009cbb
 8009afc:	240005a8 	.word	0x240005a8

08009b00 <stdio_exit_handler>:
 8009b00:	4a02      	ldr	r2, [pc, #8]	@ (8009b0c <stdio_exit_handler+0xc>)
 8009b02:	4903      	ldr	r1, [pc, #12]	@ (8009b10 <stdio_exit_handler+0x10>)
 8009b04:	4803      	ldr	r0, [pc, #12]	@ (8009b14 <stdio_exit_handler+0x14>)
 8009b06:	f000 b869 	b.w	8009bdc <_fwalk_sglue>
 8009b0a:	bf00      	nop
 8009b0c:	24000100 	.word	0x24000100
 8009b10:	0800b62d 	.word	0x0800b62d
 8009b14:	24000110 	.word	0x24000110

08009b18 <cleanup_stdio>:
 8009b18:	6841      	ldr	r1, [r0, #4]
 8009b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8009b4c <cleanup_stdio+0x34>)
 8009b1c:	4299      	cmp	r1, r3
 8009b1e:	b510      	push	{r4, lr}
 8009b20:	4604      	mov	r4, r0
 8009b22:	d001      	beq.n	8009b28 <cleanup_stdio+0x10>
 8009b24:	f001 fd82 	bl	800b62c <_fflush_r>
 8009b28:	68a1      	ldr	r1, [r4, #8]
 8009b2a:	4b09      	ldr	r3, [pc, #36]	@ (8009b50 <cleanup_stdio+0x38>)
 8009b2c:	4299      	cmp	r1, r3
 8009b2e:	d002      	beq.n	8009b36 <cleanup_stdio+0x1e>
 8009b30:	4620      	mov	r0, r4
 8009b32:	f001 fd7b 	bl	800b62c <_fflush_r>
 8009b36:	68e1      	ldr	r1, [r4, #12]
 8009b38:	4b06      	ldr	r3, [pc, #24]	@ (8009b54 <cleanup_stdio+0x3c>)
 8009b3a:	4299      	cmp	r1, r3
 8009b3c:	d004      	beq.n	8009b48 <cleanup_stdio+0x30>
 8009b3e:	4620      	mov	r0, r4
 8009b40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b44:	f001 bd72 	b.w	800b62c <_fflush_r>
 8009b48:	bd10      	pop	{r4, pc}
 8009b4a:	bf00      	nop
 8009b4c:	240005a8 	.word	0x240005a8
 8009b50:	24000610 	.word	0x24000610
 8009b54:	24000678 	.word	0x24000678

08009b58 <global_stdio_init.part.0>:
 8009b58:	b510      	push	{r4, lr}
 8009b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8009b88 <global_stdio_init.part.0+0x30>)
 8009b5c:	4c0b      	ldr	r4, [pc, #44]	@ (8009b8c <global_stdio_init.part.0+0x34>)
 8009b5e:	4a0c      	ldr	r2, [pc, #48]	@ (8009b90 <global_stdio_init.part.0+0x38>)
 8009b60:	601a      	str	r2, [r3, #0]
 8009b62:	4620      	mov	r0, r4
 8009b64:	2200      	movs	r2, #0
 8009b66:	2104      	movs	r1, #4
 8009b68:	f7ff ff94 	bl	8009a94 <std>
 8009b6c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009b70:	2201      	movs	r2, #1
 8009b72:	2109      	movs	r1, #9
 8009b74:	f7ff ff8e 	bl	8009a94 <std>
 8009b78:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009b7c:	2202      	movs	r2, #2
 8009b7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b82:	2112      	movs	r1, #18
 8009b84:	f7ff bf86 	b.w	8009a94 <std>
 8009b88:	240006e0 	.word	0x240006e0
 8009b8c:	240005a8 	.word	0x240005a8
 8009b90:	08009b01 	.word	0x08009b01

08009b94 <__sfp_lock_acquire>:
 8009b94:	4801      	ldr	r0, [pc, #4]	@ (8009b9c <__sfp_lock_acquire+0x8>)
 8009b96:	f000 b912 	b.w	8009dbe <__retarget_lock_acquire_recursive>
 8009b9a:	bf00      	nop
 8009b9c:	240006e9 	.word	0x240006e9

08009ba0 <__sfp_lock_release>:
 8009ba0:	4801      	ldr	r0, [pc, #4]	@ (8009ba8 <__sfp_lock_release+0x8>)
 8009ba2:	f000 b90d 	b.w	8009dc0 <__retarget_lock_release_recursive>
 8009ba6:	bf00      	nop
 8009ba8:	240006e9 	.word	0x240006e9

08009bac <__sinit>:
 8009bac:	b510      	push	{r4, lr}
 8009bae:	4604      	mov	r4, r0
 8009bb0:	f7ff fff0 	bl	8009b94 <__sfp_lock_acquire>
 8009bb4:	6a23      	ldr	r3, [r4, #32]
 8009bb6:	b11b      	cbz	r3, 8009bc0 <__sinit+0x14>
 8009bb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bbc:	f7ff bff0 	b.w	8009ba0 <__sfp_lock_release>
 8009bc0:	4b04      	ldr	r3, [pc, #16]	@ (8009bd4 <__sinit+0x28>)
 8009bc2:	6223      	str	r3, [r4, #32]
 8009bc4:	4b04      	ldr	r3, [pc, #16]	@ (8009bd8 <__sinit+0x2c>)
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d1f5      	bne.n	8009bb8 <__sinit+0xc>
 8009bcc:	f7ff ffc4 	bl	8009b58 <global_stdio_init.part.0>
 8009bd0:	e7f2      	b.n	8009bb8 <__sinit+0xc>
 8009bd2:	bf00      	nop
 8009bd4:	08009b19 	.word	0x08009b19
 8009bd8:	240006e0 	.word	0x240006e0

08009bdc <_fwalk_sglue>:
 8009bdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009be0:	4607      	mov	r7, r0
 8009be2:	4688      	mov	r8, r1
 8009be4:	4614      	mov	r4, r2
 8009be6:	2600      	movs	r6, #0
 8009be8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009bec:	f1b9 0901 	subs.w	r9, r9, #1
 8009bf0:	d505      	bpl.n	8009bfe <_fwalk_sglue+0x22>
 8009bf2:	6824      	ldr	r4, [r4, #0]
 8009bf4:	2c00      	cmp	r4, #0
 8009bf6:	d1f7      	bne.n	8009be8 <_fwalk_sglue+0xc>
 8009bf8:	4630      	mov	r0, r6
 8009bfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bfe:	89ab      	ldrh	r3, [r5, #12]
 8009c00:	2b01      	cmp	r3, #1
 8009c02:	d907      	bls.n	8009c14 <_fwalk_sglue+0x38>
 8009c04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009c08:	3301      	adds	r3, #1
 8009c0a:	d003      	beq.n	8009c14 <_fwalk_sglue+0x38>
 8009c0c:	4629      	mov	r1, r5
 8009c0e:	4638      	mov	r0, r7
 8009c10:	47c0      	blx	r8
 8009c12:	4306      	orrs	r6, r0
 8009c14:	3568      	adds	r5, #104	@ 0x68
 8009c16:	e7e9      	b.n	8009bec <_fwalk_sglue+0x10>

08009c18 <iprintf>:
 8009c18:	b40f      	push	{r0, r1, r2, r3}
 8009c1a:	b507      	push	{r0, r1, r2, lr}
 8009c1c:	4906      	ldr	r1, [pc, #24]	@ (8009c38 <iprintf+0x20>)
 8009c1e:	ab04      	add	r3, sp, #16
 8009c20:	6808      	ldr	r0, [r1, #0]
 8009c22:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c26:	6881      	ldr	r1, [r0, #8]
 8009c28:	9301      	str	r3, [sp, #4]
 8009c2a:	f001 fb63 	bl	800b2f4 <_vfiprintf_r>
 8009c2e:	b003      	add	sp, #12
 8009c30:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c34:	b004      	add	sp, #16
 8009c36:	4770      	bx	lr
 8009c38:	2400010c 	.word	0x2400010c

08009c3c <__sread>:
 8009c3c:	b510      	push	{r4, lr}
 8009c3e:	460c      	mov	r4, r1
 8009c40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c44:	f000 f86c 	bl	8009d20 <_read_r>
 8009c48:	2800      	cmp	r0, #0
 8009c4a:	bfab      	itete	ge
 8009c4c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009c4e:	89a3      	ldrhlt	r3, [r4, #12]
 8009c50:	181b      	addge	r3, r3, r0
 8009c52:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009c56:	bfac      	ite	ge
 8009c58:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009c5a:	81a3      	strhlt	r3, [r4, #12]
 8009c5c:	bd10      	pop	{r4, pc}

08009c5e <__swrite>:
 8009c5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c62:	461f      	mov	r7, r3
 8009c64:	898b      	ldrh	r3, [r1, #12]
 8009c66:	05db      	lsls	r3, r3, #23
 8009c68:	4605      	mov	r5, r0
 8009c6a:	460c      	mov	r4, r1
 8009c6c:	4616      	mov	r6, r2
 8009c6e:	d505      	bpl.n	8009c7c <__swrite+0x1e>
 8009c70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c74:	2302      	movs	r3, #2
 8009c76:	2200      	movs	r2, #0
 8009c78:	f000 f840 	bl	8009cfc <_lseek_r>
 8009c7c:	89a3      	ldrh	r3, [r4, #12]
 8009c7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c82:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009c86:	81a3      	strh	r3, [r4, #12]
 8009c88:	4632      	mov	r2, r6
 8009c8a:	463b      	mov	r3, r7
 8009c8c:	4628      	mov	r0, r5
 8009c8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c92:	f000 b857 	b.w	8009d44 <_write_r>

08009c96 <__sseek>:
 8009c96:	b510      	push	{r4, lr}
 8009c98:	460c      	mov	r4, r1
 8009c9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c9e:	f000 f82d 	bl	8009cfc <_lseek_r>
 8009ca2:	1c43      	adds	r3, r0, #1
 8009ca4:	89a3      	ldrh	r3, [r4, #12]
 8009ca6:	bf15      	itete	ne
 8009ca8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009caa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009cae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009cb2:	81a3      	strheq	r3, [r4, #12]
 8009cb4:	bf18      	it	ne
 8009cb6:	81a3      	strhne	r3, [r4, #12]
 8009cb8:	bd10      	pop	{r4, pc}

08009cba <__sclose>:
 8009cba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cbe:	f000 b80d 	b.w	8009cdc <_close_r>

08009cc2 <memset>:
 8009cc2:	4402      	add	r2, r0
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	d100      	bne.n	8009ccc <memset+0xa>
 8009cca:	4770      	bx	lr
 8009ccc:	f803 1b01 	strb.w	r1, [r3], #1
 8009cd0:	e7f9      	b.n	8009cc6 <memset+0x4>
	...

08009cd4 <_localeconv_r>:
 8009cd4:	4800      	ldr	r0, [pc, #0]	@ (8009cd8 <_localeconv_r+0x4>)
 8009cd6:	4770      	bx	lr
 8009cd8:	2400024c 	.word	0x2400024c

08009cdc <_close_r>:
 8009cdc:	b538      	push	{r3, r4, r5, lr}
 8009cde:	4d06      	ldr	r5, [pc, #24]	@ (8009cf8 <_close_r+0x1c>)
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	4604      	mov	r4, r0
 8009ce4:	4608      	mov	r0, r1
 8009ce6:	602b      	str	r3, [r5, #0]
 8009ce8:	f7f8 f828 	bl	8001d3c <_close>
 8009cec:	1c43      	adds	r3, r0, #1
 8009cee:	d102      	bne.n	8009cf6 <_close_r+0x1a>
 8009cf0:	682b      	ldr	r3, [r5, #0]
 8009cf2:	b103      	cbz	r3, 8009cf6 <_close_r+0x1a>
 8009cf4:	6023      	str	r3, [r4, #0]
 8009cf6:	bd38      	pop	{r3, r4, r5, pc}
 8009cf8:	240006e4 	.word	0x240006e4

08009cfc <_lseek_r>:
 8009cfc:	b538      	push	{r3, r4, r5, lr}
 8009cfe:	4d07      	ldr	r5, [pc, #28]	@ (8009d1c <_lseek_r+0x20>)
 8009d00:	4604      	mov	r4, r0
 8009d02:	4608      	mov	r0, r1
 8009d04:	4611      	mov	r1, r2
 8009d06:	2200      	movs	r2, #0
 8009d08:	602a      	str	r2, [r5, #0]
 8009d0a:	461a      	mov	r2, r3
 8009d0c:	f7f8 f83d 	bl	8001d8a <_lseek>
 8009d10:	1c43      	adds	r3, r0, #1
 8009d12:	d102      	bne.n	8009d1a <_lseek_r+0x1e>
 8009d14:	682b      	ldr	r3, [r5, #0]
 8009d16:	b103      	cbz	r3, 8009d1a <_lseek_r+0x1e>
 8009d18:	6023      	str	r3, [r4, #0]
 8009d1a:	bd38      	pop	{r3, r4, r5, pc}
 8009d1c:	240006e4 	.word	0x240006e4

08009d20 <_read_r>:
 8009d20:	b538      	push	{r3, r4, r5, lr}
 8009d22:	4d07      	ldr	r5, [pc, #28]	@ (8009d40 <_read_r+0x20>)
 8009d24:	4604      	mov	r4, r0
 8009d26:	4608      	mov	r0, r1
 8009d28:	4611      	mov	r1, r2
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	602a      	str	r2, [r5, #0]
 8009d2e:	461a      	mov	r2, r3
 8009d30:	f7f7 ffcb 	bl	8001cca <_read>
 8009d34:	1c43      	adds	r3, r0, #1
 8009d36:	d102      	bne.n	8009d3e <_read_r+0x1e>
 8009d38:	682b      	ldr	r3, [r5, #0]
 8009d3a:	b103      	cbz	r3, 8009d3e <_read_r+0x1e>
 8009d3c:	6023      	str	r3, [r4, #0]
 8009d3e:	bd38      	pop	{r3, r4, r5, pc}
 8009d40:	240006e4 	.word	0x240006e4

08009d44 <_write_r>:
 8009d44:	b538      	push	{r3, r4, r5, lr}
 8009d46:	4d07      	ldr	r5, [pc, #28]	@ (8009d64 <_write_r+0x20>)
 8009d48:	4604      	mov	r4, r0
 8009d4a:	4608      	mov	r0, r1
 8009d4c:	4611      	mov	r1, r2
 8009d4e:	2200      	movs	r2, #0
 8009d50:	602a      	str	r2, [r5, #0]
 8009d52:	461a      	mov	r2, r3
 8009d54:	f7f7 ffd6 	bl	8001d04 <_write>
 8009d58:	1c43      	adds	r3, r0, #1
 8009d5a:	d102      	bne.n	8009d62 <_write_r+0x1e>
 8009d5c:	682b      	ldr	r3, [r5, #0]
 8009d5e:	b103      	cbz	r3, 8009d62 <_write_r+0x1e>
 8009d60:	6023      	str	r3, [r4, #0]
 8009d62:	bd38      	pop	{r3, r4, r5, pc}
 8009d64:	240006e4 	.word	0x240006e4

08009d68 <__errno>:
 8009d68:	4b01      	ldr	r3, [pc, #4]	@ (8009d70 <__errno+0x8>)
 8009d6a:	6818      	ldr	r0, [r3, #0]
 8009d6c:	4770      	bx	lr
 8009d6e:	bf00      	nop
 8009d70:	2400010c 	.word	0x2400010c

08009d74 <__libc_init_array>:
 8009d74:	b570      	push	{r4, r5, r6, lr}
 8009d76:	4d0d      	ldr	r5, [pc, #52]	@ (8009dac <__libc_init_array+0x38>)
 8009d78:	4c0d      	ldr	r4, [pc, #52]	@ (8009db0 <__libc_init_array+0x3c>)
 8009d7a:	1b64      	subs	r4, r4, r5
 8009d7c:	10a4      	asrs	r4, r4, #2
 8009d7e:	2600      	movs	r6, #0
 8009d80:	42a6      	cmp	r6, r4
 8009d82:	d109      	bne.n	8009d98 <__libc_init_array+0x24>
 8009d84:	4d0b      	ldr	r5, [pc, #44]	@ (8009db4 <__libc_init_array+0x40>)
 8009d86:	4c0c      	ldr	r4, [pc, #48]	@ (8009db8 <__libc_init_array+0x44>)
 8009d88:	f001 fe7e 	bl	800ba88 <_init>
 8009d8c:	1b64      	subs	r4, r4, r5
 8009d8e:	10a4      	asrs	r4, r4, #2
 8009d90:	2600      	movs	r6, #0
 8009d92:	42a6      	cmp	r6, r4
 8009d94:	d105      	bne.n	8009da2 <__libc_init_array+0x2e>
 8009d96:	bd70      	pop	{r4, r5, r6, pc}
 8009d98:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d9c:	4798      	blx	r3
 8009d9e:	3601      	adds	r6, #1
 8009da0:	e7ee      	b.n	8009d80 <__libc_init_array+0xc>
 8009da2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009da6:	4798      	blx	r3
 8009da8:	3601      	adds	r6, #1
 8009daa:	e7f2      	b.n	8009d92 <__libc_init_array+0x1e>
 8009dac:	0800c1ac 	.word	0x0800c1ac
 8009db0:	0800c1ac 	.word	0x0800c1ac
 8009db4:	0800c1ac 	.word	0x0800c1ac
 8009db8:	0800c1b0 	.word	0x0800c1b0

08009dbc <__retarget_lock_init_recursive>:
 8009dbc:	4770      	bx	lr

08009dbe <__retarget_lock_acquire_recursive>:
 8009dbe:	4770      	bx	lr

08009dc0 <__retarget_lock_release_recursive>:
 8009dc0:	4770      	bx	lr

08009dc2 <memcpy>:
 8009dc2:	440a      	add	r2, r1
 8009dc4:	4291      	cmp	r1, r2
 8009dc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8009dca:	d100      	bne.n	8009dce <memcpy+0xc>
 8009dcc:	4770      	bx	lr
 8009dce:	b510      	push	{r4, lr}
 8009dd0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009dd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009dd8:	4291      	cmp	r1, r2
 8009dda:	d1f9      	bne.n	8009dd0 <memcpy+0xe>
 8009ddc:	bd10      	pop	{r4, pc}

08009dde <quorem>:
 8009dde:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009de2:	6903      	ldr	r3, [r0, #16]
 8009de4:	690c      	ldr	r4, [r1, #16]
 8009de6:	42a3      	cmp	r3, r4
 8009de8:	4607      	mov	r7, r0
 8009dea:	db7e      	blt.n	8009eea <quorem+0x10c>
 8009dec:	3c01      	subs	r4, #1
 8009dee:	f101 0814 	add.w	r8, r1, #20
 8009df2:	00a3      	lsls	r3, r4, #2
 8009df4:	f100 0514 	add.w	r5, r0, #20
 8009df8:	9300      	str	r3, [sp, #0]
 8009dfa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009dfe:	9301      	str	r3, [sp, #4]
 8009e00:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009e04:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009e08:	3301      	adds	r3, #1
 8009e0a:	429a      	cmp	r2, r3
 8009e0c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009e10:	fbb2 f6f3 	udiv	r6, r2, r3
 8009e14:	d32e      	bcc.n	8009e74 <quorem+0x96>
 8009e16:	f04f 0a00 	mov.w	sl, #0
 8009e1a:	46c4      	mov	ip, r8
 8009e1c:	46ae      	mov	lr, r5
 8009e1e:	46d3      	mov	fp, sl
 8009e20:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009e24:	b298      	uxth	r0, r3
 8009e26:	fb06 a000 	mla	r0, r6, r0, sl
 8009e2a:	0c02      	lsrs	r2, r0, #16
 8009e2c:	0c1b      	lsrs	r3, r3, #16
 8009e2e:	fb06 2303 	mla	r3, r6, r3, r2
 8009e32:	f8de 2000 	ldr.w	r2, [lr]
 8009e36:	b280      	uxth	r0, r0
 8009e38:	b292      	uxth	r2, r2
 8009e3a:	1a12      	subs	r2, r2, r0
 8009e3c:	445a      	add	r2, fp
 8009e3e:	f8de 0000 	ldr.w	r0, [lr]
 8009e42:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009e46:	b29b      	uxth	r3, r3
 8009e48:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009e4c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009e50:	b292      	uxth	r2, r2
 8009e52:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009e56:	45e1      	cmp	r9, ip
 8009e58:	f84e 2b04 	str.w	r2, [lr], #4
 8009e5c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009e60:	d2de      	bcs.n	8009e20 <quorem+0x42>
 8009e62:	9b00      	ldr	r3, [sp, #0]
 8009e64:	58eb      	ldr	r3, [r5, r3]
 8009e66:	b92b      	cbnz	r3, 8009e74 <quorem+0x96>
 8009e68:	9b01      	ldr	r3, [sp, #4]
 8009e6a:	3b04      	subs	r3, #4
 8009e6c:	429d      	cmp	r5, r3
 8009e6e:	461a      	mov	r2, r3
 8009e70:	d32f      	bcc.n	8009ed2 <quorem+0xf4>
 8009e72:	613c      	str	r4, [r7, #16]
 8009e74:	4638      	mov	r0, r7
 8009e76:	f001 f90b 	bl	800b090 <__mcmp>
 8009e7a:	2800      	cmp	r0, #0
 8009e7c:	db25      	blt.n	8009eca <quorem+0xec>
 8009e7e:	4629      	mov	r1, r5
 8009e80:	2000      	movs	r0, #0
 8009e82:	f858 2b04 	ldr.w	r2, [r8], #4
 8009e86:	f8d1 c000 	ldr.w	ip, [r1]
 8009e8a:	fa1f fe82 	uxth.w	lr, r2
 8009e8e:	fa1f f38c 	uxth.w	r3, ip
 8009e92:	eba3 030e 	sub.w	r3, r3, lr
 8009e96:	4403      	add	r3, r0
 8009e98:	0c12      	lsrs	r2, r2, #16
 8009e9a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009e9e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009ea2:	b29b      	uxth	r3, r3
 8009ea4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009ea8:	45c1      	cmp	r9, r8
 8009eaa:	f841 3b04 	str.w	r3, [r1], #4
 8009eae:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009eb2:	d2e6      	bcs.n	8009e82 <quorem+0xa4>
 8009eb4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009eb8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009ebc:	b922      	cbnz	r2, 8009ec8 <quorem+0xea>
 8009ebe:	3b04      	subs	r3, #4
 8009ec0:	429d      	cmp	r5, r3
 8009ec2:	461a      	mov	r2, r3
 8009ec4:	d30b      	bcc.n	8009ede <quorem+0x100>
 8009ec6:	613c      	str	r4, [r7, #16]
 8009ec8:	3601      	adds	r6, #1
 8009eca:	4630      	mov	r0, r6
 8009ecc:	b003      	add	sp, #12
 8009ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ed2:	6812      	ldr	r2, [r2, #0]
 8009ed4:	3b04      	subs	r3, #4
 8009ed6:	2a00      	cmp	r2, #0
 8009ed8:	d1cb      	bne.n	8009e72 <quorem+0x94>
 8009eda:	3c01      	subs	r4, #1
 8009edc:	e7c6      	b.n	8009e6c <quorem+0x8e>
 8009ede:	6812      	ldr	r2, [r2, #0]
 8009ee0:	3b04      	subs	r3, #4
 8009ee2:	2a00      	cmp	r2, #0
 8009ee4:	d1ef      	bne.n	8009ec6 <quorem+0xe8>
 8009ee6:	3c01      	subs	r4, #1
 8009ee8:	e7ea      	b.n	8009ec0 <quorem+0xe2>
 8009eea:	2000      	movs	r0, #0
 8009eec:	e7ee      	b.n	8009ecc <quorem+0xee>
	...

08009ef0 <_dtoa_r>:
 8009ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ef4:	ed2d 8b02 	vpush	{d8}
 8009ef8:	69c7      	ldr	r7, [r0, #28]
 8009efa:	b091      	sub	sp, #68	@ 0x44
 8009efc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009f00:	ec55 4b10 	vmov	r4, r5, d0
 8009f04:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8009f06:	9107      	str	r1, [sp, #28]
 8009f08:	4681      	mov	r9, r0
 8009f0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f0c:	930d      	str	r3, [sp, #52]	@ 0x34
 8009f0e:	b97f      	cbnz	r7, 8009f30 <_dtoa_r+0x40>
 8009f10:	2010      	movs	r0, #16
 8009f12:	f000 fd95 	bl	800aa40 <malloc>
 8009f16:	4602      	mov	r2, r0
 8009f18:	f8c9 001c 	str.w	r0, [r9, #28]
 8009f1c:	b920      	cbnz	r0, 8009f28 <_dtoa_r+0x38>
 8009f1e:	4ba0      	ldr	r3, [pc, #640]	@ (800a1a0 <_dtoa_r+0x2b0>)
 8009f20:	21ef      	movs	r1, #239	@ 0xef
 8009f22:	48a0      	ldr	r0, [pc, #640]	@ (800a1a4 <_dtoa_r+0x2b4>)
 8009f24:	f001 fc4e 	bl	800b7c4 <__assert_func>
 8009f28:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009f2c:	6007      	str	r7, [r0, #0]
 8009f2e:	60c7      	str	r7, [r0, #12]
 8009f30:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009f34:	6819      	ldr	r1, [r3, #0]
 8009f36:	b159      	cbz	r1, 8009f50 <_dtoa_r+0x60>
 8009f38:	685a      	ldr	r2, [r3, #4]
 8009f3a:	604a      	str	r2, [r1, #4]
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	4093      	lsls	r3, r2
 8009f40:	608b      	str	r3, [r1, #8]
 8009f42:	4648      	mov	r0, r9
 8009f44:	f000 fe72 	bl	800ac2c <_Bfree>
 8009f48:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	601a      	str	r2, [r3, #0]
 8009f50:	1e2b      	subs	r3, r5, #0
 8009f52:	bfbb      	ittet	lt
 8009f54:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009f58:	9303      	strlt	r3, [sp, #12]
 8009f5a:	2300      	movge	r3, #0
 8009f5c:	2201      	movlt	r2, #1
 8009f5e:	bfac      	ite	ge
 8009f60:	6033      	strge	r3, [r6, #0]
 8009f62:	6032      	strlt	r2, [r6, #0]
 8009f64:	4b90      	ldr	r3, [pc, #576]	@ (800a1a8 <_dtoa_r+0x2b8>)
 8009f66:	9e03      	ldr	r6, [sp, #12]
 8009f68:	43b3      	bics	r3, r6
 8009f6a:	d110      	bne.n	8009f8e <_dtoa_r+0x9e>
 8009f6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009f6e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009f72:	6013      	str	r3, [r2, #0]
 8009f74:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8009f78:	4323      	orrs	r3, r4
 8009f7a:	f000 84e6 	beq.w	800a94a <_dtoa_r+0xa5a>
 8009f7e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009f80:	4f8a      	ldr	r7, [pc, #552]	@ (800a1ac <_dtoa_r+0x2bc>)
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	f000 84e8 	beq.w	800a958 <_dtoa_r+0xa68>
 8009f88:	1cfb      	adds	r3, r7, #3
 8009f8a:	f000 bce3 	b.w	800a954 <_dtoa_r+0xa64>
 8009f8e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8009f92:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f9a:	d10a      	bne.n	8009fb2 <_dtoa_r+0xc2>
 8009f9c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	6013      	str	r3, [r2, #0]
 8009fa2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009fa4:	b113      	cbz	r3, 8009fac <_dtoa_r+0xbc>
 8009fa6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8009fa8:	4b81      	ldr	r3, [pc, #516]	@ (800a1b0 <_dtoa_r+0x2c0>)
 8009faa:	6013      	str	r3, [r2, #0]
 8009fac:	4f81      	ldr	r7, [pc, #516]	@ (800a1b4 <_dtoa_r+0x2c4>)
 8009fae:	f000 bcd3 	b.w	800a958 <_dtoa_r+0xa68>
 8009fb2:	aa0e      	add	r2, sp, #56	@ 0x38
 8009fb4:	a90f      	add	r1, sp, #60	@ 0x3c
 8009fb6:	4648      	mov	r0, r9
 8009fb8:	eeb0 0b48 	vmov.f64	d0, d8
 8009fbc:	f001 f918 	bl	800b1f0 <__d2b>
 8009fc0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8009fc4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009fc6:	9001      	str	r0, [sp, #4]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d045      	beq.n	800a058 <_dtoa_r+0x168>
 8009fcc:	eeb0 7b48 	vmov.f64	d7, d8
 8009fd0:	ee18 1a90 	vmov	r1, s17
 8009fd4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8009fd8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8009fdc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8009fe0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8009fe4:	2500      	movs	r5, #0
 8009fe6:	ee07 1a90 	vmov	s15, r1
 8009fea:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8009fee:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800a188 <_dtoa_r+0x298>
 8009ff2:	ee37 7b46 	vsub.f64	d7, d7, d6
 8009ff6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800a190 <_dtoa_r+0x2a0>
 8009ffa:	eea7 6b05 	vfma.f64	d6, d7, d5
 8009ffe:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800a198 <_dtoa_r+0x2a8>
 800a002:	ee07 3a90 	vmov	s15, r3
 800a006:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800a00a:	eeb0 7b46 	vmov.f64	d7, d6
 800a00e:	eea4 7b05 	vfma.f64	d7, d4, d5
 800a012:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a016:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a01a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a01e:	ee16 8a90 	vmov	r8, s13
 800a022:	d508      	bpl.n	800a036 <_dtoa_r+0x146>
 800a024:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a028:	eeb4 6b47 	vcmp.f64	d6, d7
 800a02c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a030:	bf18      	it	ne
 800a032:	f108 38ff 	addne.w	r8, r8, #4294967295
 800a036:	f1b8 0f16 	cmp.w	r8, #22
 800a03a:	d82b      	bhi.n	800a094 <_dtoa_r+0x1a4>
 800a03c:	495e      	ldr	r1, [pc, #376]	@ (800a1b8 <_dtoa_r+0x2c8>)
 800a03e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800a042:	ed91 7b00 	vldr	d7, [r1]
 800a046:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800a04a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a04e:	d501      	bpl.n	800a054 <_dtoa_r+0x164>
 800a050:	f108 38ff 	add.w	r8, r8, #4294967295
 800a054:	2100      	movs	r1, #0
 800a056:	e01e      	b.n	800a096 <_dtoa_r+0x1a6>
 800a058:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a05a:	4413      	add	r3, r2
 800a05c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800a060:	2920      	cmp	r1, #32
 800a062:	bfc1      	itttt	gt
 800a064:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800a068:	408e      	lslgt	r6, r1
 800a06a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800a06e:	fa24 f101 	lsrgt.w	r1, r4, r1
 800a072:	bfd6      	itet	le
 800a074:	f1c1 0120 	rsble	r1, r1, #32
 800a078:	4331      	orrgt	r1, r6
 800a07a:	fa04 f101 	lslle.w	r1, r4, r1
 800a07e:	ee07 1a90 	vmov	s15, r1
 800a082:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a086:	3b01      	subs	r3, #1
 800a088:	ee17 1a90 	vmov	r1, s15
 800a08c:	2501      	movs	r5, #1
 800a08e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800a092:	e7a8      	b.n	8009fe6 <_dtoa_r+0xf6>
 800a094:	2101      	movs	r1, #1
 800a096:	1ad2      	subs	r2, r2, r3
 800a098:	1e53      	subs	r3, r2, #1
 800a09a:	9306      	str	r3, [sp, #24]
 800a09c:	bf45      	ittet	mi
 800a09e:	f1c2 0301 	rsbmi	r3, r2, #1
 800a0a2:	9304      	strmi	r3, [sp, #16]
 800a0a4:	2300      	movpl	r3, #0
 800a0a6:	2300      	movmi	r3, #0
 800a0a8:	bf4c      	ite	mi
 800a0aa:	9306      	strmi	r3, [sp, #24]
 800a0ac:	9304      	strpl	r3, [sp, #16]
 800a0ae:	f1b8 0f00 	cmp.w	r8, #0
 800a0b2:	910c      	str	r1, [sp, #48]	@ 0x30
 800a0b4:	db18      	blt.n	800a0e8 <_dtoa_r+0x1f8>
 800a0b6:	9b06      	ldr	r3, [sp, #24]
 800a0b8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800a0bc:	4443      	add	r3, r8
 800a0be:	9306      	str	r3, [sp, #24]
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	9a07      	ldr	r2, [sp, #28]
 800a0c4:	2a09      	cmp	r2, #9
 800a0c6:	d845      	bhi.n	800a154 <_dtoa_r+0x264>
 800a0c8:	2a05      	cmp	r2, #5
 800a0ca:	bfc4      	itt	gt
 800a0cc:	3a04      	subgt	r2, #4
 800a0ce:	9207      	strgt	r2, [sp, #28]
 800a0d0:	9a07      	ldr	r2, [sp, #28]
 800a0d2:	f1a2 0202 	sub.w	r2, r2, #2
 800a0d6:	bfcc      	ite	gt
 800a0d8:	2400      	movgt	r4, #0
 800a0da:	2401      	movle	r4, #1
 800a0dc:	2a03      	cmp	r2, #3
 800a0de:	d844      	bhi.n	800a16a <_dtoa_r+0x27a>
 800a0e0:	e8df f002 	tbb	[pc, r2]
 800a0e4:	0b173634 	.word	0x0b173634
 800a0e8:	9b04      	ldr	r3, [sp, #16]
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	eba3 0308 	sub.w	r3, r3, r8
 800a0f0:	9304      	str	r3, [sp, #16]
 800a0f2:	920a      	str	r2, [sp, #40]	@ 0x28
 800a0f4:	f1c8 0300 	rsb	r3, r8, #0
 800a0f8:	e7e3      	b.n	800a0c2 <_dtoa_r+0x1d2>
 800a0fa:	2201      	movs	r2, #1
 800a0fc:	9208      	str	r2, [sp, #32]
 800a0fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a100:	eb08 0b02 	add.w	fp, r8, r2
 800a104:	f10b 0a01 	add.w	sl, fp, #1
 800a108:	4652      	mov	r2, sl
 800a10a:	2a01      	cmp	r2, #1
 800a10c:	bfb8      	it	lt
 800a10e:	2201      	movlt	r2, #1
 800a110:	e006      	b.n	800a120 <_dtoa_r+0x230>
 800a112:	2201      	movs	r2, #1
 800a114:	9208      	str	r2, [sp, #32]
 800a116:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a118:	2a00      	cmp	r2, #0
 800a11a:	dd29      	ble.n	800a170 <_dtoa_r+0x280>
 800a11c:	4693      	mov	fp, r2
 800a11e:	4692      	mov	sl, r2
 800a120:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800a124:	2100      	movs	r1, #0
 800a126:	2004      	movs	r0, #4
 800a128:	f100 0614 	add.w	r6, r0, #20
 800a12c:	4296      	cmp	r6, r2
 800a12e:	d926      	bls.n	800a17e <_dtoa_r+0x28e>
 800a130:	6079      	str	r1, [r7, #4]
 800a132:	4648      	mov	r0, r9
 800a134:	9305      	str	r3, [sp, #20]
 800a136:	f000 fd39 	bl	800abac <_Balloc>
 800a13a:	9b05      	ldr	r3, [sp, #20]
 800a13c:	4607      	mov	r7, r0
 800a13e:	2800      	cmp	r0, #0
 800a140:	d13e      	bne.n	800a1c0 <_dtoa_r+0x2d0>
 800a142:	4b1e      	ldr	r3, [pc, #120]	@ (800a1bc <_dtoa_r+0x2cc>)
 800a144:	4602      	mov	r2, r0
 800a146:	f240 11af 	movw	r1, #431	@ 0x1af
 800a14a:	e6ea      	b.n	8009f22 <_dtoa_r+0x32>
 800a14c:	2200      	movs	r2, #0
 800a14e:	e7e1      	b.n	800a114 <_dtoa_r+0x224>
 800a150:	2200      	movs	r2, #0
 800a152:	e7d3      	b.n	800a0fc <_dtoa_r+0x20c>
 800a154:	2401      	movs	r4, #1
 800a156:	2200      	movs	r2, #0
 800a158:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800a15c:	f04f 3bff 	mov.w	fp, #4294967295
 800a160:	2100      	movs	r1, #0
 800a162:	46da      	mov	sl, fp
 800a164:	2212      	movs	r2, #18
 800a166:	9109      	str	r1, [sp, #36]	@ 0x24
 800a168:	e7da      	b.n	800a120 <_dtoa_r+0x230>
 800a16a:	2201      	movs	r2, #1
 800a16c:	9208      	str	r2, [sp, #32]
 800a16e:	e7f5      	b.n	800a15c <_dtoa_r+0x26c>
 800a170:	f04f 0b01 	mov.w	fp, #1
 800a174:	46da      	mov	sl, fp
 800a176:	465a      	mov	r2, fp
 800a178:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800a17c:	e7d0      	b.n	800a120 <_dtoa_r+0x230>
 800a17e:	3101      	adds	r1, #1
 800a180:	0040      	lsls	r0, r0, #1
 800a182:	e7d1      	b.n	800a128 <_dtoa_r+0x238>
 800a184:	f3af 8000 	nop.w
 800a188:	636f4361 	.word	0x636f4361
 800a18c:	3fd287a7 	.word	0x3fd287a7
 800a190:	8b60c8b3 	.word	0x8b60c8b3
 800a194:	3fc68a28 	.word	0x3fc68a28
 800a198:	509f79fb 	.word	0x509f79fb
 800a19c:	3fd34413 	.word	0x3fd34413
 800a1a0:	0800be6d 	.word	0x0800be6d
 800a1a4:	0800be84 	.word	0x0800be84
 800a1a8:	7ff00000 	.word	0x7ff00000
 800a1ac:	0800be69 	.word	0x0800be69
 800a1b0:	0800be3d 	.word	0x0800be3d
 800a1b4:	0800be3c 	.word	0x0800be3c
 800a1b8:	0800bfd8 	.word	0x0800bfd8
 800a1bc:	0800bedc 	.word	0x0800bedc
 800a1c0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800a1c4:	f1ba 0f0e 	cmp.w	sl, #14
 800a1c8:	6010      	str	r0, [r2, #0]
 800a1ca:	d86e      	bhi.n	800a2aa <_dtoa_r+0x3ba>
 800a1cc:	2c00      	cmp	r4, #0
 800a1ce:	d06c      	beq.n	800a2aa <_dtoa_r+0x3ba>
 800a1d0:	f1b8 0f00 	cmp.w	r8, #0
 800a1d4:	f340 80b4 	ble.w	800a340 <_dtoa_r+0x450>
 800a1d8:	4ac8      	ldr	r2, [pc, #800]	@ (800a4fc <_dtoa_r+0x60c>)
 800a1da:	f008 010f 	and.w	r1, r8, #15
 800a1de:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a1e2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800a1e6:	ed92 7b00 	vldr	d7, [r2]
 800a1ea:	ea4f 1128 	mov.w	r1, r8, asr #4
 800a1ee:	f000 809b 	beq.w	800a328 <_dtoa_r+0x438>
 800a1f2:	4ac3      	ldr	r2, [pc, #780]	@ (800a500 <_dtoa_r+0x610>)
 800a1f4:	ed92 6b08 	vldr	d6, [r2, #32]
 800a1f8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800a1fc:	ed8d 6b02 	vstr	d6, [sp, #8]
 800a200:	f001 010f 	and.w	r1, r1, #15
 800a204:	2203      	movs	r2, #3
 800a206:	48be      	ldr	r0, [pc, #760]	@ (800a500 <_dtoa_r+0x610>)
 800a208:	2900      	cmp	r1, #0
 800a20a:	f040 808f 	bne.w	800a32c <_dtoa_r+0x43c>
 800a20e:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a212:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a216:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a21a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a21c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a220:	2900      	cmp	r1, #0
 800a222:	f000 80b3 	beq.w	800a38c <_dtoa_r+0x49c>
 800a226:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800a22a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a22e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a232:	f140 80ab 	bpl.w	800a38c <_dtoa_r+0x49c>
 800a236:	f1ba 0f00 	cmp.w	sl, #0
 800a23a:	f000 80a7 	beq.w	800a38c <_dtoa_r+0x49c>
 800a23e:	f1bb 0f00 	cmp.w	fp, #0
 800a242:	dd30      	ble.n	800a2a6 <_dtoa_r+0x3b6>
 800a244:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800a248:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a24c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a250:	f108 31ff 	add.w	r1, r8, #4294967295
 800a254:	9105      	str	r1, [sp, #20]
 800a256:	3201      	adds	r2, #1
 800a258:	465c      	mov	r4, fp
 800a25a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a25e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800a262:	ee07 2a90 	vmov	s15, r2
 800a266:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a26a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800a26e:	ee15 2a90 	vmov	r2, s11
 800a272:	ec51 0b15 	vmov	r0, r1, d5
 800a276:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800a27a:	2c00      	cmp	r4, #0
 800a27c:	f040 808a 	bne.w	800a394 <_dtoa_r+0x4a4>
 800a280:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800a284:	ee36 6b47 	vsub.f64	d6, d6, d7
 800a288:	ec41 0b17 	vmov	d7, r0, r1
 800a28c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a290:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a294:	f300 826a 	bgt.w	800a76c <_dtoa_r+0x87c>
 800a298:	eeb1 7b47 	vneg.f64	d7, d7
 800a29c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a2a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2a4:	d423      	bmi.n	800a2ee <_dtoa_r+0x3fe>
 800a2a6:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a2aa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a2ac:	2a00      	cmp	r2, #0
 800a2ae:	f2c0 8129 	blt.w	800a504 <_dtoa_r+0x614>
 800a2b2:	f1b8 0f0e 	cmp.w	r8, #14
 800a2b6:	f300 8125 	bgt.w	800a504 <_dtoa_r+0x614>
 800a2ba:	4b90      	ldr	r3, [pc, #576]	@ (800a4fc <_dtoa_r+0x60c>)
 800a2bc:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a2c0:	ed93 6b00 	vldr	d6, [r3]
 800a2c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	f280 80c8 	bge.w	800a45c <_dtoa_r+0x56c>
 800a2cc:	f1ba 0f00 	cmp.w	sl, #0
 800a2d0:	f300 80c4 	bgt.w	800a45c <_dtoa_r+0x56c>
 800a2d4:	d10b      	bne.n	800a2ee <_dtoa_r+0x3fe>
 800a2d6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800a2da:	ee26 6b07 	vmul.f64	d6, d6, d7
 800a2de:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a2e2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a2e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2ea:	f2c0 823c 	blt.w	800a766 <_dtoa_r+0x876>
 800a2ee:	2400      	movs	r4, #0
 800a2f0:	4625      	mov	r5, r4
 800a2f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2f4:	43db      	mvns	r3, r3
 800a2f6:	9305      	str	r3, [sp, #20]
 800a2f8:	463e      	mov	r6, r7
 800a2fa:	f04f 0800 	mov.w	r8, #0
 800a2fe:	4621      	mov	r1, r4
 800a300:	4648      	mov	r0, r9
 800a302:	f000 fc93 	bl	800ac2c <_Bfree>
 800a306:	2d00      	cmp	r5, #0
 800a308:	f000 80a2 	beq.w	800a450 <_dtoa_r+0x560>
 800a30c:	f1b8 0f00 	cmp.w	r8, #0
 800a310:	d005      	beq.n	800a31e <_dtoa_r+0x42e>
 800a312:	45a8      	cmp	r8, r5
 800a314:	d003      	beq.n	800a31e <_dtoa_r+0x42e>
 800a316:	4641      	mov	r1, r8
 800a318:	4648      	mov	r0, r9
 800a31a:	f000 fc87 	bl	800ac2c <_Bfree>
 800a31e:	4629      	mov	r1, r5
 800a320:	4648      	mov	r0, r9
 800a322:	f000 fc83 	bl	800ac2c <_Bfree>
 800a326:	e093      	b.n	800a450 <_dtoa_r+0x560>
 800a328:	2202      	movs	r2, #2
 800a32a:	e76c      	b.n	800a206 <_dtoa_r+0x316>
 800a32c:	07cc      	lsls	r4, r1, #31
 800a32e:	d504      	bpl.n	800a33a <_dtoa_r+0x44a>
 800a330:	ed90 6b00 	vldr	d6, [r0]
 800a334:	3201      	adds	r2, #1
 800a336:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a33a:	1049      	asrs	r1, r1, #1
 800a33c:	3008      	adds	r0, #8
 800a33e:	e763      	b.n	800a208 <_dtoa_r+0x318>
 800a340:	d022      	beq.n	800a388 <_dtoa_r+0x498>
 800a342:	f1c8 0100 	rsb	r1, r8, #0
 800a346:	4a6d      	ldr	r2, [pc, #436]	@ (800a4fc <_dtoa_r+0x60c>)
 800a348:	f001 000f 	and.w	r0, r1, #15
 800a34c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a350:	ed92 7b00 	vldr	d7, [r2]
 800a354:	ee28 7b07 	vmul.f64	d7, d8, d7
 800a358:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a35c:	4868      	ldr	r0, [pc, #416]	@ (800a500 <_dtoa_r+0x610>)
 800a35e:	1109      	asrs	r1, r1, #4
 800a360:	2400      	movs	r4, #0
 800a362:	2202      	movs	r2, #2
 800a364:	b929      	cbnz	r1, 800a372 <_dtoa_r+0x482>
 800a366:	2c00      	cmp	r4, #0
 800a368:	f43f af57 	beq.w	800a21a <_dtoa_r+0x32a>
 800a36c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a370:	e753      	b.n	800a21a <_dtoa_r+0x32a>
 800a372:	07ce      	lsls	r6, r1, #31
 800a374:	d505      	bpl.n	800a382 <_dtoa_r+0x492>
 800a376:	ed90 6b00 	vldr	d6, [r0]
 800a37a:	3201      	adds	r2, #1
 800a37c:	2401      	movs	r4, #1
 800a37e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a382:	1049      	asrs	r1, r1, #1
 800a384:	3008      	adds	r0, #8
 800a386:	e7ed      	b.n	800a364 <_dtoa_r+0x474>
 800a388:	2202      	movs	r2, #2
 800a38a:	e746      	b.n	800a21a <_dtoa_r+0x32a>
 800a38c:	f8cd 8014 	str.w	r8, [sp, #20]
 800a390:	4654      	mov	r4, sl
 800a392:	e762      	b.n	800a25a <_dtoa_r+0x36a>
 800a394:	4a59      	ldr	r2, [pc, #356]	@ (800a4fc <_dtoa_r+0x60c>)
 800a396:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800a39a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800a39e:	9a08      	ldr	r2, [sp, #32]
 800a3a0:	ec41 0b17 	vmov	d7, r0, r1
 800a3a4:	443c      	add	r4, r7
 800a3a6:	b34a      	cbz	r2, 800a3fc <_dtoa_r+0x50c>
 800a3a8:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800a3ac:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800a3b0:	463e      	mov	r6, r7
 800a3b2:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800a3b6:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800a3ba:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a3be:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a3c2:	ee14 2a90 	vmov	r2, s9
 800a3c6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a3ca:	3230      	adds	r2, #48	@ 0x30
 800a3cc:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a3d0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a3d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3d8:	f806 2b01 	strb.w	r2, [r6], #1
 800a3dc:	d438      	bmi.n	800a450 <_dtoa_r+0x560>
 800a3de:	ee32 5b46 	vsub.f64	d5, d2, d6
 800a3e2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800a3e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3ea:	d46e      	bmi.n	800a4ca <_dtoa_r+0x5da>
 800a3ec:	42a6      	cmp	r6, r4
 800a3ee:	f43f af5a 	beq.w	800a2a6 <_dtoa_r+0x3b6>
 800a3f2:	ee27 7b03 	vmul.f64	d7, d7, d3
 800a3f6:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a3fa:	e7e0      	b.n	800a3be <_dtoa_r+0x4ce>
 800a3fc:	4621      	mov	r1, r4
 800a3fe:	463e      	mov	r6, r7
 800a400:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a404:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800a408:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a40c:	ee14 2a90 	vmov	r2, s9
 800a410:	3230      	adds	r2, #48	@ 0x30
 800a412:	f806 2b01 	strb.w	r2, [r6], #1
 800a416:	42a6      	cmp	r6, r4
 800a418:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a41c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a420:	d119      	bne.n	800a456 <_dtoa_r+0x566>
 800a422:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800a426:	ee37 4b05 	vadd.f64	d4, d7, d5
 800a42a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800a42e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a432:	dc4a      	bgt.n	800a4ca <_dtoa_r+0x5da>
 800a434:	ee35 5b47 	vsub.f64	d5, d5, d7
 800a438:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800a43c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a440:	f57f af31 	bpl.w	800a2a6 <_dtoa_r+0x3b6>
 800a444:	460e      	mov	r6, r1
 800a446:	3901      	subs	r1, #1
 800a448:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a44c:	2b30      	cmp	r3, #48	@ 0x30
 800a44e:	d0f9      	beq.n	800a444 <_dtoa_r+0x554>
 800a450:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a454:	e027      	b.n	800a4a6 <_dtoa_r+0x5b6>
 800a456:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a45a:	e7d5      	b.n	800a408 <_dtoa_r+0x518>
 800a45c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a460:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800a464:	463e      	mov	r6, r7
 800a466:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800a46a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800a46e:	ee15 3a10 	vmov	r3, s10
 800a472:	3330      	adds	r3, #48	@ 0x30
 800a474:	f806 3b01 	strb.w	r3, [r6], #1
 800a478:	1bf3      	subs	r3, r6, r7
 800a47a:	459a      	cmp	sl, r3
 800a47c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800a480:	eea3 7b46 	vfms.f64	d7, d3, d6
 800a484:	d132      	bne.n	800a4ec <_dtoa_r+0x5fc>
 800a486:	ee37 7b07 	vadd.f64	d7, d7, d7
 800a48a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a48e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a492:	dc18      	bgt.n	800a4c6 <_dtoa_r+0x5d6>
 800a494:	eeb4 7b46 	vcmp.f64	d7, d6
 800a498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a49c:	d103      	bne.n	800a4a6 <_dtoa_r+0x5b6>
 800a49e:	ee15 3a10 	vmov	r3, s10
 800a4a2:	07db      	lsls	r3, r3, #31
 800a4a4:	d40f      	bmi.n	800a4c6 <_dtoa_r+0x5d6>
 800a4a6:	9901      	ldr	r1, [sp, #4]
 800a4a8:	4648      	mov	r0, r9
 800a4aa:	f000 fbbf 	bl	800ac2c <_Bfree>
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a4b2:	7033      	strb	r3, [r6, #0]
 800a4b4:	f108 0301 	add.w	r3, r8, #1
 800a4b8:	6013      	str	r3, [r2, #0]
 800a4ba:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	f000 824b 	beq.w	800a958 <_dtoa_r+0xa68>
 800a4c2:	601e      	str	r6, [r3, #0]
 800a4c4:	e248      	b.n	800a958 <_dtoa_r+0xa68>
 800a4c6:	f8cd 8014 	str.w	r8, [sp, #20]
 800a4ca:	4633      	mov	r3, r6
 800a4cc:	461e      	mov	r6, r3
 800a4ce:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a4d2:	2a39      	cmp	r2, #57	@ 0x39
 800a4d4:	d106      	bne.n	800a4e4 <_dtoa_r+0x5f4>
 800a4d6:	429f      	cmp	r7, r3
 800a4d8:	d1f8      	bne.n	800a4cc <_dtoa_r+0x5dc>
 800a4da:	9a05      	ldr	r2, [sp, #20]
 800a4dc:	3201      	adds	r2, #1
 800a4de:	9205      	str	r2, [sp, #20]
 800a4e0:	2230      	movs	r2, #48	@ 0x30
 800a4e2:	703a      	strb	r2, [r7, #0]
 800a4e4:	781a      	ldrb	r2, [r3, #0]
 800a4e6:	3201      	adds	r2, #1
 800a4e8:	701a      	strb	r2, [r3, #0]
 800a4ea:	e7b1      	b.n	800a450 <_dtoa_r+0x560>
 800a4ec:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a4f0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a4f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4f8:	d1b5      	bne.n	800a466 <_dtoa_r+0x576>
 800a4fa:	e7d4      	b.n	800a4a6 <_dtoa_r+0x5b6>
 800a4fc:	0800bfd8 	.word	0x0800bfd8
 800a500:	0800bfb0 	.word	0x0800bfb0
 800a504:	9908      	ldr	r1, [sp, #32]
 800a506:	2900      	cmp	r1, #0
 800a508:	f000 80e9 	beq.w	800a6de <_dtoa_r+0x7ee>
 800a50c:	9907      	ldr	r1, [sp, #28]
 800a50e:	2901      	cmp	r1, #1
 800a510:	f300 80cb 	bgt.w	800a6aa <_dtoa_r+0x7ba>
 800a514:	2d00      	cmp	r5, #0
 800a516:	f000 80c4 	beq.w	800a6a2 <_dtoa_r+0x7b2>
 800a51a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a51e:	9e04      	ldr	r6, [sp, #16]
 800a520:	461c      	mov	r4, r3
 800a522:	9305      	str	r3, [sp, #20]
 800a524:	9b04      	ldr	r3, [sp, #16]
 800a526:	4413      	add	r3, r2
 800a528:	9304      	str	r3, [sp, #16]
 800a52a:	9b06      	ldr	r3, [sp, #24]
 800a52c:	2101      	movs	r1, #1
 800a52e:	4413      	add	r3, r2
 800a530:	4648      	mov	r0, r9
 800a532:	9306      	str	r3, [sp, #24]
 800a534:	f000 fc2e 	bl	800ad94 <__i2b>
 800a538:	9b05      	ldr	r3, [sp, #20]
 800a53a:	4605      	mov	r5, r0
 800a53c:	b166      	cbz	r6, 800a558 <_dtoa_r+0x668>
 800a53e:	9a06      	ldr	r2, [sp, #24]
 800a540:	2a00      	cmp	r2, #0
 800a542:	dd09      	ble.n	800a558 <_dtoa_r+0x668>
 800a544:	42b2      	cmp	r2, r6
 800a546:	9904      	ldr	r1, [sp, #16]
 800a548:	bfa8      	it	ge
 800a54a:	4632      	movge	r2, r6
 800a54c:	1a89      	subs	r1, r1, r2
 800a54e:	9104      	str	r1, [sp, #16]
 800a550:	9906      	ldr	r1, [sp, #24]
 800a552:	1ab6      	subs	r6, r6, r2
 800a554:	1a8a      	subs	r2, r1, r2
 800a556:	9206      	str	r2, [sp, #24]
 800a558:	b30b      	cbz	r3, 800a59e <_dtoa_r+0x6ae>
 800a55a:	9a08      	ldr	r2, [sp, #32]
 800a55c:	2a00      	cmp	r2, #0
 800a55e:	f000 80c5 	beq.w	800a6ec <_dtoa_r+0x7fc>
 800a562:	2c00      	cmp	r4, #0
 800a564:	f000 80bf 	beq.w	800a6e6 <_dtoa_r+0x7f6>
 800a568:	4629      	mov	r1, r5
 800a56a:	4622      	mov	r2, r4
 800a56c:	4648      	mov	r0, r9
 800a56e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a570:	f000 fcc8 	bl	800af04 <__pow5mult>
 800a574:	9a01      	ldr	r2, [sp, #4]
 800a576:	4601      	mov	r1, r0
 800a578:	4605      	mov	r5, r0
 800a57a:	4648      	mov	r0, r9
 800a57c:	f000 fc20 	bl	800adc0 <__multiply>
 800a580:	9901      	ldr	r1, [sp, #4]
 800a582:	9005      	str	r0, [sp, #20]
 800a584:	4648      	mov	r0, r9
 800a586:	f000 fb51 	bl	800ac2c <_Bfree>
 800a58a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a58c:	1b1b      	subs	r3, r3, r4
 800a58e:	f000 80b0 	beq.w	800a6f2 <_dtoa_r+0x802>
 800a592:	9905      	ldr	r1, [sp, #20]
 800a594:	461a      	mov	r2, r3
 800a596:	4648      	mov	r0, r9
 800a598:	f000 fcb4 	bl	800af04 <__pow5mult>
 800a59c:	9001      	str	r0, [sp, #4]
 800a59e:	2101      	movs	r1, #1
 800a5a0:	4648      	mov	r0, r9
 800a5a2:	f000 fbf7 	bl	800ad94 <__i2b>
 800a5a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5a8:	4604      	mov	r4, r0
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	f000 81da 	beq.w	800a964 <_dtoa_r+0xa74>
 800a5b0:	461a      	mov	r2, r3
 800a5b2:	4601      	mov	r1, r0
 800a5b4:	4648      	mov	r0, r9
 800a5b6:	f000 fca5 	bl	800af04 <__pow5mult>
 800a5ba:	9b07      	ldr	r3, [sp, #28]
 800a5bc:	2b01      	cmp	r3, #1
 800a5be:	4604      	mov	r4, r0
 800a5c0:	f300 80a0 	bgt.w	800a704 <_dtoa_r+0x814>
 800a5c4:	9b02      	ldr	r3, [sp, #8]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	f040 8096 	bne.w	800a6f8 <_dtoa_r+0x808>
 800a5cc:	9b03      	ldr	r3, [sp, #12]
 800a5ce:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800a5d2:	2a00      	cmp	r2, #0
 800a5d4:	f040 8092 	bne.w	800a6fc <_dtoa_r+0x80c>
 800a5d8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a5dc:	0d12      	lsrs	r2, r2, #20
 800a5de:	0512      	lsls	r2, r2, #20
 800a5e0:	2a00      	cmp	r2, #0
 800a5e2:	f000 808d 	beq.w	800a700 <_dtoa_r+0x810>
 800a5e6:	9b04      	ldr	r3, [sp, #16]
 800a5e8:	3301      	adds	r3, #1
 800a5ea:	9304      	str	r3, [sp, #16]
 800a5ec:	9b06      	ldr	r3, [sp, #24]
 800a5ee:	3301      	adds	r3, #1
 800a5f0:	9306      	str	r3, [sp, #24]
 800a5f2:	2301      	movs	r3, #1
 800a5f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a5f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	f000 81b9 	beq.w	800a970 <_dtoa_r+0xa80>
 800a5fe:	6922      	ldr	r2, [r4, #16]
 800a600:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a604:	6910      	ldr	r0, [r2, #16]
 800a606:	f000 fb79 	bl	800acfc <__hi0bits>
 800a60a:	f1c0 0020 	rsb	r0, r0, #32
 800a60e:	9b06      	ldr	r3, [sp, #24]
 800a610:	4418      	add	r0, r3
 800a612:	f010 001f 	ands.w	r0, r0, #31
 800a616:	f000 8081 	beq.w	800a71c <_dtoa_r+0x82c>
 800a61a:	f1c0 0220 	rsb	r2, r0, #32
 800a61e:	2a04      	cmp	r2, #4
 800a620:	dd73      	ble.n	800a70a <_dtoa_r+0x81a>
 800a622:	9b04      	ldr	r3, [sp, #16]
 800a624:	f1c0 001c 	rsb	r0, r0, #28
 800a628:	4403      	add	r3, r0
 800a62a:	9304      	str	r3, [sp, #16]
 800a62c:	9b06      	ldr	r3, [sp, #24]
 800a62e:	4406      	add	r6, r0
 800a630:	4403      	add	r3, r0
 800a632:	9306      	str	r3, [sp, #24]
 800a634:	9b04      	ldr	r3, [sp, #16]
 800a636:	2b00      	cmp	r3, #0
 800a638:	dd05      	ble.n	800a646 <_dtoa_r+0x756>
 800a63a:	9901      	ldr	r1, [sp, #4]
 800a63c:	461a      	mov	r2, r3
 800a63e:	4648      	mov	r0, r9
 800a640:	f000 fcba 	bl	800afb8 <__lshift>
 800a644:	9001      	str	r0, [sp, #4]
 800a646:	9b06      	ldr	r3, [sp, #24]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	dd05      	ble.n	800a658 <_dtoa_r+0x768>
 800a64c:	4621      	mov	r1, r4
 800a64e:	461a      	mov	r2, r3
 800a650:	4648      	mov	r0, r9
 800a652:	f000 fcb1 	bl	800afb8 <__lshift>
 800a656:	4604      	mov	r4, r0
 800a658:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d060      	beq.n	800a720 <_dtoa_r+0x830>
 800a65e:	9801      	ldr	r0, [sp, #4]
 800a660:	4621      	mov	r1, r4
 800a662:	f000 fd15 	bl	800b090 <__mcmp>
 800a666:	2800      	cmp	r0, #0
 800a668:	da5a      	bge.n	800a720 <_dtoa_r+0x830>
 800a66a:	f108 33ff 	add.w	r3, r8, #4294967295
 800a66e:	9305      	str	r3, [sp, #20]
 800a670:	9901      	ldr	r1, [sp, #4]
 800a672:	2300      	movs	r3, #0
 800a674:	220a      	movs	r2, #10
 800a676:	4648      	mov	r0, r9
 800a678:	f000 fafa 	bl	800ac70 <__multadd>
 800a67c:	9b08      	ldr	r3, [sp, #32]
 800a67e:	9001      	str	r0, [sp, #4]
 800a680:	2b00      	cmp	r3, #0
 800a682:	f000 8177 	beq.w	800a974 <_dtoa_r+0xa84>
 800a686:	4629      	mov	r1, r5
 800a688:	2300      	movs	r3, #0
 800a68a:	220a      	movs	r2, #10
 800a68c:	4648      	mov	r0, r9
 800a68e:	f000 faef 	bl	800ac70 <__multadd>
 800a692:	f1bb 0f00 	cmp.w	fp, #0
 800a696:	4605      	mov	r5, r0
 800a698:	dc6e      	bgt.n	800a778 <_dtoa_r+0x888>
 800a69a:	9b07      	ldr	r3, [sp, #28]
 800a69c:	2b02      	cmp	r3, #2
 800a69e:	dc48      	bgt.n	800a732 <_dtoa_r+0x842>
 800a6a0:	e06a      	b.n	800a778 <_dtoa_r+0x888>
 800a6a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a6a4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a6a8:	e739      	b.n	800a51e <_dtoa_r+0x62e>
 800a6aa:	f10a 34ff 	add.w	r4, sl, #4294967295
 800a6ae:	42a3      	cmp	r3, r4
 800a6b0:	db07      	blt.n	800a6c2 <_dtoa_r+0x7d2>
 800a6b2:	f1ba 0f00 	cmp.w	sl, #0
 800a6b6:	eba3 0404 	sub.w	r4, r3, r4
 800a6ba:	db0b      	blt.n	800a6d4 <_dtoa_r+0x7e4>
 800a6bc:	9e04      	ldr	r6, [sp, #16]
 800a6be:	4652      	mov	r2, sl
 800a6c0:	e72f      	b.n	800a522 <_dtoa_r+0x632>
 800a6c2:	1ae2      	subs	r2, r4, r3
 800a6c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a6c6:	9e04      	ldr	r6, [sp, #16]
 800a6c8:	4413      	add	r3, r2
 800a6ca:	930a      	str	r3, [sp, #40]	@ 0x28
 800a6cc:	4652      	mov	r2, sl
 800a6ce:	4623      	mov	r3, r4
 800a6d0:	2400      	movs	r4, #0
 800a6d2:	e726      	b.n	800a522 <_dtoa_r+0x632>
 800a6d4:	9a04      	ldr	r2, [sp, #16]
 800a6d6:	eba2 060a 	sub.w	r6, r2, sl
 800a6da:	2200      	movs	r2, #0
 800a6dc:	e721      	b.n	800a522 <_dtoa_r+0x632>
 800a6de:	9e04      	ldr	r6, [sp, #16]
 800a6e0:	9d08      	ldr	r5, [sp, #32]
 800a6e2:	461c      	mov	r4, r3
 800a6e4:	e72a      	b.n	800a53c <_dtoa_r+0x64c>
 800a6e6:	9a01      	ldr	r2, [sp, #4]
 800a6e8:	9205      	str	r2, [sp, #20]
 800a6ea:	e752      	b.n	800a592 <_dtoa_r+0x6a2>
 800a6ec:	9901      	ldr	r1, [sp, #4]
 800a6ee:	461a      	mov	r2, r3
 800a6f0:	e751      	b.n	800a596 <_dtoa_r+0x6a6>
 800a6f2:	9b05      	ldr	r3, [sp, #20]
 800a6f4:	9301      	str	r3, [sp, #4]
 800a6f6:	e752      	b.n	800a59e <_dtoa_r+0x6ae>
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	e77b      	b.n	800a5f4 <_dtoa_r+0x704>
 800a6fc:	9b02      	ldr	r3, [sp, #8]
 800a6fe:	e779      	b.n	800a5f4 <_dtoa_r+0x704>
 800a700:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a702:	e778      	b.n	800a5f6 <_dtoa_r+0x706>
 800a704:	2300      	movs	r3, #0
 800a706:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a708:	e779      	b.n	800a5fe <_dtoa_r+0x70e>
 800a70a:	d093      	beq.n	800a634 <_dtoa_r+0x744>
 800a70c:	9b04      	ldr	r3, [sp, #16]
 800a70e:	321c      	adds	r2, #28
 800a710:	4413      	add	r3, r2
 800a712:	9304      	str	r3, [sp, #16]
 800a714:	9b06      	ldr	r3, [sp, #24]
 800a716:	4416      	add	r6, r2
 800a718:	4413      	add	r3, r2
 800a71a:	e78a      	b.n	800a632 <_dtoa_r+0x742>
 800a71c:	4602      	mov	r2, r0
 800a71e:	e7f5      	b.n	800a70c <_dtoa_r+0x81c>
 800a720:	f1ba 0f00 	cmp.w	sl, #0
 800a724:	f8cd 8014 	str.w	r8, [sp, #20]
 800a728:	46d3      	mov	fp, sl
 800a72a:	dc21      	bgt.n	800a770 <_dtoa_r+0x880>
 800a72c:	9b07      	ldr	r3, [sp, #28]
 800a72e:	2b02      	cmp	r3, #2
 800a730:	dd1e      	ble.n	800a770 <_dtoa_r+0x880>
 800a732:	f1bb 0f00 	cmp.w	fp, #0
 800a736:	f47f addc 	bne.w	800a2f2 <_dtoa_r+0x402>
 800a73a:	4621      	mov	r1, r4
 800a73c:	465b      	mov	r3, fp
 800a73e:	2205      	movs	r2, #5
 800a740:	4648      	mov	r0, r9
 800a742:	f000 fa95 	bl	800ac70 <__multadd>
 800a746:	4601      	mov	r1, r0
 800a748:	4604      	mov	r4, r0
 800a74a:	9801      	ldr	r0, [sp, #4]
 800a74c:	f000 fca0 	bl	800b090 <__mcmp>
 800a750:	2800      	cmp	r0, #0
 800a752:	f77f adce 	ble.w	800a2f2 <_dtoa_r+0x402>
 800a756:	463e      	mov	r6, r7
 800a758:	2331      	movs	r3, #49	@ 0x31
 800a75a:	f806 3b01 	strb.w	r3, [r6], #1
 800a75e:	9b05      	ldr	r3, [sp, #20]
 800a760:	3301      	adds	r3, #1
 800a762:	9305      	str	r3, [sp, #20]
 800a764:	e5c9      	b.n	800a2fa <_dtoa_r+0x40a>
 800a766:	f8cd 8014 	str.w	r8, [sp, #20]
 800a76a:	4654      	mov	r4, sl
 800a76c:	4625      	mov	r5, r4
 800a76e:	e7f2      	b.n	800a756 <_dtoa_r+0x866>
 800a770:	9b08      	ldr	r3, [sp, #32]
 800a772:	2b00      	cmp	r3, #0
 800a774:	f000 8102 	beq.w	800a97c <_dtoa_r+0xa8c>
 800a778:	2e00      	cmp	r6, #0
 800a77a:	dd05      	ble.n	800a788 <_dtoa_r+0x898>
 800a77c:	4629      	mov	r1, r5
 800a77e:	4632      	mov	r2, r6
 800a780:	4648      	mov	r0, r9
 800a782:	f000 fc19 	bl	800afb8 <__lshift>
 800a786:	4605      	mov	r5, r0
 800a788:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d058      	beq.n	800a840 <_dtoa_r+0x950>
 800a78e:	6869      	ldr	r1, [r5, #4]
 800a790:	4648      	mov	r0, r9
 800a792:	f000 fa0b 	bl	800abac <_Balloc>
 800a796:	4606      	mov	r6, r0
 800a798:	b928      	cbnz	r0, 800a7a6 <_dtoa_r+0x8b6>
 800a79a:	4b82      	ldr	r3, [pc, #520]	@ (800a9a4 <_dtoa_r+0xab4>)
 800a79c:	4602      	mov	r2, r0
 800a79e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a7a2:	f7ff bbbe 	b.w	8009f22 <_dtoa_r+0x32>
 800a7a6:	692a      	ldr	r2, [r5, #16]
 800a7a8:	3202      	adds	r2, #2
 800a7aa:	0092      	lsls	r2, r2, #2
 800a7ac:	f105 010c 	add.w	r1, r5, #12
 800a7b0:	300c      	adds	r0, #12
 800a7b2:	f7ff fb06 	bl	8009dc2 <memcpy>
 800a7b6:	2201      	movs	r2, #1
 800a7b8:	4631      	mov	r1, r6
 800a7ba:	4648      	mov	r0, r9
 800a7bc:	f000 fbfc 	bl	800afb8 <__lshift>
 800a7c0:	1c7b      	adds	r3, r7, #1
 800a7c2:	9304      	str	r3, [sp, #16]
 800a7c4:	eb07 030b 	add.w	r3, r7, fp
 800a7c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7ca:	9b02      	ldr	r3, [sp, #8]
 800a7cc:	f003 0301 	and.w	r3, r3, #1
 800a7d0:	46a8      	mov	r8, r5
 800a7d2:	9308      	str	r3, [sp, #32]
 800a7d4:	4605      	mov	r5, r0
 800a7d6:	9b04      	ldr	r3, [sp, #16]
 800a7d8:	9801      	ldr	r0, [sp, #4]
 800a7da:	4621      	mov	r1, r4
 800a7dc:	f103 3bff 	add.w	fp, r3, #4294967295
 800a7e0:	f7ff fafd 	bl	8009dde <quorem>
 800a7e4:	4641      	mov	r1, r8
 800a7e6:	9002      	str	r0, [sp, #8]
 800a7e8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800a7ec:	9801      	ldr	r0, [sp, #4]
 800a7ee:	f000 fc4f 	bl	800b090 <__mcmp>
 800a7f2:	462a      	mov	r2, r5
 800a7f4:	9006      	str	r0, [sp, #24]
 800a7f6:	4621      	mov	r1, r4
 800a7f8:	4648      	mov	r0, r9
 800a7fa:	f000 fc65 	bl	800b0c8 <__mdiff>
 800a7fe:	68c2      	ldr	r2, [r0, #12]
 800a800:	4606      	mov	r6, r0
 800a802:	b9fa      	cbnz	r2, 800a844 <_dtoa_r+0x954>
 800a804:	4601      	mov	r1, r0
 800a806:	9801      	ldr	r0, [sp, #4]
 800a808:	f000 fc42 	bl	800b090 <__mcmp>
 800a80c:	4602      	mov	r2, r0
 800a80e:	4631      	mov	r1, r6
 800a810:	4648      	mov	r0, r9
 800a812:	920a      	str	r2, [sp, #40]	@ 0x28
 800a814:	f000 fa0a 	bl	800ac2c <_Bfree>
 800a818:	9b07      	ldr	r3, [sp, #28]
 800a81a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a81c:	9e04      	ldr	r6, [sp, #16]
 800a81e:	ea42 0103 	orr.w	r1, r2, r3
 800a822:	9b08      	ldr	r3, [sp, #32]
 800a824:	4319      	orrs	r1, r3
 800a826:	d10f      	bne.n	800a848 <_dtoa_r+0x958>
 800a828:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800a82c:	d028      	beq.n	800a880 <_dtoa_r+0x990>
 800a82e:	9b06      	ldr	r3, [sp, #24]
 800a830:	2b00      	cmp	r3, #0
 800a832:	dd02      	ble.n	800a83a <_dtoa_r+0x94a>
 800a834:	9b02      	ldr	r3, [sp, #8]
 800a836:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800a83a:	f88b a000 	strb.w	sl, [fp]
 800a83e:	e55e      	b.n	800a2fe <_dtoa_r+0x40e>
 800a840:	4628      	mov	r0, r5
 800a842:	e7bd      	b.n	800a7c0 <_dtoa_r+0x8d0>
 800a844:	2201      	movs	r2, #1
 800a846:	e7e2      	b.n	800a80e <_dtoa_r+0x91e>
 800a848:	9b06      	ldr	r3, [sp, #24]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	db04      	blt.n	800a858 <_dtoa_r+0x968>
 800a84e:	9907      	ldr	r1, [sp, #28]
 800a850:	430b      	orrs	r3, r1
 800a852:	9908      	ldr	r1, [sp, #32]
 800a854:	430b      	orrs	r3, r1
 800a856:	d120      	bne.n	800a89a <_dtoa_r+0x9aa>
 800a858:	2a00      	cmp	r2, #0
 800a85a:	ddee      	ble.n	800a83a <_dtoa_r+0x94a>
 800a85c:	9901      	ldr	r1, [sp, #4]
 800a85e:	2201      	movs	r2, #1
 800a860:	4648      	mov	r0, r9
 800a862:	f000 fba9 	bl	800afb8 <__lshift>
 800a866:	4621      	mov	r1, r4
 800a868:	9001      	str	r0, [sp, #4]
 800a86a:	f000 fc11 	bl	800b090 <__mcmp>
 800a86e:	2800      	cmp	r0, #0
 800a870:	dc03      	bgt.n	800a87a <_dtoa_r+0x98a>
 800a872:	d1e2      	bne.n	800a83a <_dtoa_r+0x94a>
 800a874:	f01a 0f01 	tst.w	sl, #1
 800a878:	d0df      	beq.n	800a83a <_dtoa_r+0x94a>
 800a87a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800a87e:	d1d9      	bne.n	800a834 <_dtoa_r+0x944>
 800a880:	2339      	movs	r3, #57	@ 0x39
 800a882:	f88b 3000 	strb.w	r3, [fp]
 800a886:	4633      	mov	r3, r6
 800a888:	461e      	mov	r6, r3
 800a88a:	3b01      	subs	r3, #1
 800a88c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a890:	2a39      	cmp	r2, #57	@ 0x39
 800a892:	d052      	beq.n	800a93a <_dtoa_r+0xa4a>
 800a894:	3201      	adds	r2, #1
 800a896:	701a      	strb	r2, [r3, #0]
 800a898:	e531      	b.n	800a2fe <_dtoa_r+0x40e>
 800a89a:	2a00      	cmp	r2, #0
 800a89c:	dd07      	ble.n	800a8ae <_dtoa_r+0x9be>
 800a89e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800a8a2:	d0ed      	beq.n	800a880 <_dtoa_r+0x990>
 800a8a4:	f10a 0301 	add.w	r3, sl, #1
 800a8a8:	f88b 3000 	strb.w	r3, [fp]
 800a8ac:	e527      	b.n	800a2fe <_dtoa_r+0x40e>
 800a8ae:	9b04      	ldr	r3, [sp, #16]
 800a8b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a8b2:	f803 ac01 	strb.w	sl, [r3, #-1]
 800a8b6:	4293      	cmp	r3, r2
 800a8b8:	d029      	beq.n	800a90e <_dtoa_r+0xa1e>
 800a8ba:	9901      	ldr	r1, [sp, #4]
 800a8bc:	2300      	movs	r3, #0
 800a8be:	220a      	movs	r2, #10
 800a8c0:	4648      	mov	r0, r9
 800a8c2:	f000 f9d5 	bl	800ac70 <__multadd>
 800a8c6:	45a8      	cmp	r8, r5
 800a8c8:	9001      	str	r0, [sp, #4]
 800a8ca:	f04f 0300 	mov.w	r3, #0
 800a8ce:	f04f 020a 	mov.w	r2, #10
 800a8d2:	4641      	mov	r1, r8
 800a8d4:	4648      	mov	r0, r9
 800a8d6:	d107      	bne.n	800a8e8 <_dtoa_r+0x9f8>
 800a8d8:	f000 f9ca 	bl	800ac70 <__multadd>
 800a8dc:	4680      	mov	r8, r0
 800a8de:	4605      	mov	r5, r0
 800a8e0:	9b04      	ldr	r3, [sp, #16]
 800a8e2:	3301      	adds	r3, #1
 800a8e4:	9304      	str	r3, [sp, #16]
 800a8e6:	e776      	b.n	800a7d6 <_dtoa_r+0x8e6>
 800a8e8:	f000 f9c2 	bl	800ac70 <__multadd>
 800a8ec:	4629      	mov	r1, r5
 800a8ee:	4680      	mov	r8, r0
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	220a      	movs	r2, #10
 800a8f4:	4648      	mov	r0, r9
 800a8f6:	f000 f9bb 	bl	800ac70 <__multadd>
 800a8fa:	4605      	mov	r5, r0
 800a8fc:	e7f0      	b.n	800a8e0 <_dtoa_r+0x9f0>
 800a8fe:	f1bb 0f00 	cmp.w	fp, #0
 800a902:	bfcc      	ite	gt
 800a904:	465e      	movgt	r6, fp
 800a906:	2601      	movle	r6, #1
 800a908:	443e      	add	r6, r7
 800a90a:	f04f 0800 	mov.w	r8, #0
 800a90e:	9901      	ldr	r1, [sp, #4]
 800a910:	2201      	movs	r2, #1
 800a912:	4648      	mov	r0, r9
 800a914:	f000 fb50 	bl	800afb8 <__lshift>
 800a918:	4621      	mov	r1, r4
 800a91a:	9001      	str	r0, [sp, #4]
 800a91c:	f000 fbb8 	bl	800b090 <__mcmp>
 800a920:	2800      	cmp	r0, #0
 800a922:	dcb0      	bgt.n	800a886 <_dtoa_r+0x996>
 800a924:	d102      	bne.n	800a92c <_dtoa_r+0xa3c>
 800a926:	f01a 0f01 	tst.w	sl, #1
 800a92a:	d1ac      	bne.n	800a886 <_dtoa_r+0x996>
 800a92c:	4633      	mov	r3, r6
 800a92e:	461e      	mov	r6, r3
 800a930:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a934:	2a30      	cmp	r2, #48	@ 0x30
 800a936:	d0fa      	beq.n	800a92e <_dtoa_r+0xa3e>
 800a938:	e4e1      	b.n	800a2fe <_dtoa_r+0x40e>
 800a93a:	429f      	cmp	r7, r3
 800a93c:	d1a4      	bne.n	800a888 <_dtoa_r+0x998>
 800a93e:	9b05      	ldr	r3, [sp, #20]
 800a940:	3301      	adds	r3, #1
 800a942:	9305      	str	r3, [sp, #20]
 800a944:	2331      	movs	r3, #49	@ 0x31
 800a946:	703b      	strb	r3, [r7, #0]
 800a948:	e4d9      	b.n	800a2fe <_dtoa_r+0x40e>
 800a94a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a94c:	4f16      	ldr	r7, [pc, #88]	@ (800a9a8 <_dtoa_r+0xab8>)
 800a94e:	b11b      	cbz	r3, 800a958 <_dtoa_r+0xa68>
 800a950:	f107 0308 	add.w	r3, r7, #8
 800a954:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800a956:	6013      	str	r3, [r2, #0]
 800a958:	4638      	mov	r0, r7
 800a95a:	b011      	add	sp, #68	@ 0x44
 800a95c:	ecbd 8b02 	vpop	{d8}
 800a960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a964:	9b07      	ldr	r3, [sp, #28]
 800a966:	2b01      	cmp	r3, #1
 800a968:	f77f ae2c 	ble.w	800a5c4 <_dtoa_r+0x6d4>
 800a96c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a96e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a970:	2001      	movs	r0, #1
 800a972:	e64c      	b.n	800a60e <_dtoa_r+0x71e>
 800a974:	f1bb 0f00 	cmp.w	fp, #0
 800a978:	f77f aed8 	ble.w	800a72c <_dtoa_r+0x83c>
 800a97c:	463e      	mov	r6, r7
 800a97e:	9801      	ldr	r0, [sp, #4]
 800a980:	4621      	mov	r1, r4
 800a982:	f7ff fa2c 	bl	8009dde <quorem>
 800a986:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800a98a:	f806 ab01 	strb.w	sl, [r6], #1
 800a98e:	1bf2      	subs	r2, r6, r7
 800a990:	4593      	cmp	fp, r2
 800a992:	ddb4      	ble.n	800a8fe <_dtoa_r+0xa0e>
 800a994:	9901      	ldr	r1, [sp, #4]
 800a996:	2300      	movs	r3, #0
 800a998:	220a      	movs	r2, #10
 800a99a:	4648      	mov	r0, r9
 800a99c:	f000 f968 	bl	800ac70 <__multadd>
 800a9a0:	9001      	str	r0, [sp, #4]
 800a9a2:	e7ec      	b.n	800a97e <_dtoa_r+0xa8e>
 800a9a4:	0800bedc 	.word	0x0800bedc
 800a9a8:	0800be60 	.word	0x0800be60

0800a9ac <_free_r>:
 800a9ac:	b538      	push	{r3, r4, r5, lr}
 800a9ae:	4605      	mov	r5, r0
 800a9b0:	2900      	cmp	r1, #0
 800a9b2:	d041      	beq.n	800aa38 <_free_r+0x8c>
 800a9b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9b8:	1f0c      	subs	r4, r1, #4
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	bfb8      	it	lt
 800a9be:	18e4      	addlt	r4, r4, r3
 800a9c0:	f000 f8e8 	bl	800ab94 <__malloc_lock>
 800a9c4:	4a1d      	ldr	r2, [pc, #116]	@ (800aa3c <_free_r+0x90>)
 800a9c6:	6813      	ldr	r3, [r2, #0]
 800a9c8:	b933      	cbnz	r3, 800a9d8 <_free_r+0x2c>
 800a9ca:	6063      	str	r3, [r4, #4]
 800a9cc:	6014      	str	r4, [r2, #0]
 800a9ce:	4628      	mov	r0, r5
 800a9d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a9d4:	f000 b8e4 	b.w	800aba0 <__malloc_unlock>
 800a9d8:	42a3      	cmp	r3, r4
 800a9da:	d908      	bls.n	800a9ee <_free_r+0x42>
 800a9dc:	6820      	ldr	r0, [r4, #0]
 800a9de:	1821      	adds	r1, r4, r0
 800a9e0:	428b      	cmp	r3, r1
 800a9e2:	bf01      	itttt	eq
 800a9e4:	6819      	ldreq	r1, [r3, #0]
 800a9e6:	685b      	ldreq	r3, [r3, #4]
 800a9e8:	1809      	addeq	r1, r1, r0
 800a9ea:	6021      	streq	r1, [r4, #0]
 800a9ec:	e7ed      	b.n	800a9ca <_free_r+0x1e>
 800a9ee:	461a      	mov	r2, r3
 800a9f0:	685b      	ldr	r3, [r3, #4]
 800a9f2:	b10b      	cbz	r3, 800a9f8 <_free_r+0x4c>
 800a9f4:	42a3      	cmp	r3, r4
 800a9f6:	d9fa      	bls.n	800a9ee <_free_r+0x42>
 800a9f8:	6811      	ldr	r1, [r2, #0]
 800a9fa:	1850      	adds	r0, r2, r1
 800a9fc:	42a0      	cmp	r0, r4
 800a9fe:	d10b      	bne.n	800aa18 <_free_r+0x6c>
 800aa00:	6820      	ldr	r0, [r4, #0]
 800aa02:	4401      	add	r1, r0
 800aa04:	1850      	adds	r0, r2, r1
 800aa06:	4283      	cmp	r3, r0
 800aa08:	6011      	str	r1, [r2, #0]
 800aa0a:	d1e0      	bne.n	800a9ce <_free_r+0x22>
 800aa0c:	6818      	ldr	r0, [r3, #0]
 800aa0e:	685b      	ldr	r3, [r3, #4]
 800aa10:	6053      	str	r3, [r2, #4]
 800aa12:	4408      	add	r0, r1
 800aa14:	6010      	str	r0, [r2, #0]
 800aa16:	e7da      	b.n	800a9ce <_free_r+0x22>
 800aa18:	d902      	bls.n	800aa20 <_free_r+0x74>
 800aa1a:	230c      	movs	r3, #12
 800aa1c:	602b      	str	r3, [r5, #0]
 800aa1e:	e7d6      	b.n	800a9ce <_free_r+0x22>
 800aa20:	6820      	ldr	r0, [r4, #0]
 800aa22:	1821      	adds	r1, r4, r0
 800aa24:	428b      	cmp	r3, r1
 800aa26:	bf04      	itt	eq
 800aa28:	6819      	ldreq	r1, [r3, #0]
 800aa2a:	685b      	ldreq	r3, [r3, #4]
 800aa2c:	6063      	str	r3, [r4, #4]
 800aa2e:	bf04      	itt	eq
 800aa30:	1809      	addeq	r1, r1, r0
 800aa32:	6021      	streq	r1, [r4, #0]
 800aa34:	6054      	str	r4, [r2, #4]
 800aa36:	e7ca      	b.n	800a9ce <_free_r+0x22>
 800aa38:	bd38      	pop	{r3, r4, r5, pc}
 800aa3a:	bf00      	nop
 800aa3c:	240006f0 	.word	0x240006f0

0800aa40 <malloc>:
 800aa40:	4b02      	ldr	r3, [pc, #8]	@ (800aa4c <malloc+0xc>)
 800aa42:	4601      	mov	r1, r0
 800aa44:	6818      	ldr	r0, [r3, #0]
 800aa46:	f000 b825 	b.w	800aa94 <_malloc_r>
 800aa4a:	bf00      	nop
 800aa4c:	2400010c 	.word	0x2400010c

0800aa50 <sbrk_aligned>:
 800aa50:	b570      	push	{r4, r5, r6, lr}
 800aa52:	4e0f      	ldr	r6, [pc, #60]	@ (800aa90 <sbrk_aligned+0x40>)
 800aa54:	460c      	mov	r4, r1
 800aa56:	6831      	ldr	r1, [r6, #0]
 800aa58:	4605      	mov	r5, r0
 800aa5a:	b911      	cbnz	r1, 800aa62 <sbrk_aligned+0x12>
 800aa5c:	f000 fea2 	bl	800b7a4 <_sbrk_r>
 800aa60:	6030      	str	r0, [r6, #0]
 800aa62:	4621      	mov	r1, r4
 800aa64:	4628      	mov	r0, r5
 800aa66:	f000 fe9d 	bl	800b7a4 <_sbrk_r>
 800aa6a:	1c43      	adds	r3, r0, #1
 800aa6c:	d103      	bne.n	800aa76 <sbrk_aligned+0x26>
 800aa6e:	f04f 34ff 	mov.w	r4, #4294967295
 800aa72:	4620      	mov	r0, r4
 800aa74:	bd70      	pop	{r4, r5, r6, pc}
 800aa76:	1cc4      	adds	r4, r0, #3
 800aa78:	f024 0403 	bic.w	r4, r4, #3
 800aa7c:	42a0      	cmp	r0, r4
 800aa7e:	d0f8      	beq.n	800aa72 <sbrk_aligned+0x22>
 800aa80:	1a21      	subs	r1, r4, r0
 800aa82:	4628      	mov	r0, r5
 800aa84:	f000 fe8e 	bl	800b7a4 <_sbrk_r>
 800aa88:	3001      	adds	r0, #1
 800aa8a:	d1f2      	bne.n	800aa72 <sbrk_aligned+0x22>
 800aa8c:	e7ef      	b.n	800aa6e <sbrk_aligned+0x1e>
 800aa8e:	bf00      	nop
 800aa90:	240006ec 	.word	0x240006ec

0800aa94 <_malloc_r>:
 800aa94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa98:	1ccd      	adds	r5, r1, #3
 800aa9a:	f025 0503 	bic.w	r5, r5, #3
 800aa9e:	3508      	adds	r5, #8
 800aaa0:	2d0c      	cmp	r5, #12
 800aaa2:	bf38      	it	cc
 800aaa4:	250c      	movcc	r5, #12
 800aaa6:	2d00      	cmp	r5, #0
 800aaa8:	4606      	mov	r6, r0
 800aaaa:	db01      	blt.n	800aab0 <_malloc_r+0x1c>
 800aaac:	42a9      	cmp	r1, r5
 800aaae:	d904      	bls.n	800aaba <_malloc_r+0x26>
 800aab0:	230c      	movs	r3, #12
 800aab2:	6033      	str	r3, [r6, #0]
 800aab4:	2000      	movs	r0, #0
 800aab6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aaba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ab90 <_malloc_r+0xfc>
 800aabe:	f000 f869 	bl	800ab94 <__malloc_lock>
 800aac2:	f8d8 3000 	ldr.w	r3, [r8]
 800aac6:	461c      	mov	r4, r3
 800aac8:	bb44      	cbnz	r4, 800ab1c <_malloc_r+0x88>
 800aaca:	4629      	mov	r1, r5
 800aacc:	4630      	mov	r0, r6
 800aace:	f7ff ffbf 	bl	800aa50 <sbrk_aligned>
 800aad2:	1c43      	adds	r3, r0, #1
 800aad4:	4604      	mov	r4, r0
 800aad6:	d158      	bne.n	800ab8a <_malloc_r+0xf6>
 800aad8:	f8d8 4000 	ldr.w	r4, [r8]
 800aadc:	4627      	mov	r7, r4
 800aade:	2f00      	cmp	r7, #0
 800aae0:	d143      	bne.n	800ab6a <_malloc_r+0xd6>
 800aae2:	2c00      	cmp	r4, #0
 800aae4:	d04b      	beq.n	800ab7e <_malloc_r+0xea>
 800aae6:	6823      	ldr	r3, [r4, #0]
 800aae8:	4639      	mov	r1, r7
 800aaea:	4630      	mov	r0, r6
 800aaec:	eb04 0903 	add.w	r9, r4, r3
 800aaf0:	f000 fe58 	bl	800b7a4 <_sbrk_r>
 800aaf4:	4581      	cmp	r9, r0
 800aaf6:	d142      	bne.n	800ab7e <_malloc_r+0xea>
 800aaf8:	6821      	ldr	r1, [r4, #0]
 800aafa:	1a6d      	subs	r5, r5, r1
 800aafc:	4629      	mov	r1, r5
 800aafe:	4630      	mov	r0, r6
 800ab00:	f7ff ffa6 	bl	800aa50 <sbrk_aligned>
 800ab04:	3001      	adds	r0, #1
 800ab06:	d03a      	beq.n	800ab7e <_malloc_r+0xea>
 800ab08:	6823      	ldr	r3, [r4, #0]
 800ab0a:	442b      	add	r3, r5
 800ab0c:	6023      	str	r3, [r4, #0]
 800ab0e:	f8d8 3000 	ldr.w	r3, [r8]
 800ab12:	685a      	ldr	r2, [r3, #4]
 800ab14:	bb62      	cbnz	r2, 800ab70 <_malloc_r+0xdc>
 800ab16:	f8c8 7000 	str.w	r7, [r8]
 800ab1a:	e00f      	b.n	800ab3c <_malloc_r+0xa8>
 800ab1c:	6822      	ldr	r2, [r4, #0]
 800ab1e:	1b52      	subs	r2, r2, r5
 800ab20:	d420      	bmi.n	800ab64 <_malloc_r+0xd0>
 800ab22:	2a0b      	cmp	r2, #11
 800ab24:	d917      	bls.n	800ab56 <_malloc_r+0xc2>
 800ab26:	1961      	adds	r1, r4, r5
 800ab28:	42a3      	cmp	r3, r4
 800ab2a:	6025      	str	r5, [r4, #0]
 800ab2c:	bf18      	it	ne
 800ab2e:	6059      	strne	r1, [r3, #4]
 800ab30:	6863      	ldr	r3, [r4, #4]
 800ab32:	bf08      	it	eq
 800ab34:	f8c8 1000 	streq.w	r1, [r8]
 800ab38:	5162      	str	r2, [r4, r5]
 800ab3a:	604b      	str	r3, [r1, #4]
 800ab3c:	4630      	mov	r0, r6
 800ab3e:	f000 f82f 	bl	800aba0 <__malloc_unlock>
 800ab42:	f104 000b 	add.w	r0, r4, #11
 800ab46:	1d23      	adds	r3, r4, #4
 800ab48:	f020 0007 	bic.w	r0, r0, #7
 800ab4c:	1ac2      	subs	r2, r0, r3
 800ab4e:	bf1c      	itt	ne
 800ab50:	1a1b      	subne	r3, r3, r0
 800ab52:	50a3      	strne	r3, [r4, r2]
 800ab54:	e7af      	b.n	800aab6 <_malloc_r+0x22>
 800ab56:	6862      	ldr	r2, [r4, #4]
 800ab58:	42a3      	cmp	r3, r4
 800ab5a:	bf0c      	ite	eq
 800ab5c:	f8c8 2000 	streq.w	r2, [r8]
 800ab60:	605a      	strne	r2, [r3, #4]
 800ab62:	e7eb      	b.n	800ab3c <_malloc_r+0xa8>
 800ab64:	4623      	mov	r3, r4
 800ab66:	6864      	ldr	r4, [r4, #4]
 800ab68:	e7ae      	b.n	800aac8 <_malloc_r+0x34>
 800ab6a:	463c      	mov	r4, r7
 800ab6c:	687f      	ldr	r7, [r7, #4]
 800ab6e:	e7b6      	b.n	800aade <_malloc_r+0x4a>
 800ab70:	461a      	mov	r2, r3
 800ab72:	685b      	ldr	r3, [r3, #4]
 800ab74:	42a3      	cmp	r3, r4
 800ab76:	d1fb      	bne.n	800ab70 <_malloc_r+0xdc>
 800ab78:	2300      	movs	r3, #0
 800ab7a:	6053      	str	r3, [r2, #4]
 800ab7c:	e7de      	b.n	800ab3c <_malloc_r+0xa8>
 800ab7e:	230c      	movs	r3, #12
 800ab80:	6033      	str	r3, [r6, #0]
 800ab82:	4630      	mov	r0, r6
 800ab84:	f000 f80c 	bl	800aba0 <__malloc_unlock>
 800ab88:	e794      	b.n	800aab4 <_malloc_r+0x20>
 800ab8a:	6005      	str	r5, [r0, #0]
 800ab8c:	e7d6      	b.n	800ab3c <_malloc_r+0xa8>
 800ab8e:	bf00      	nop
 800ab90:	240006f0 	.word	0x240006f0

0800ab94 <__malloc_lock>:
 800ab94:	4801      	ldr	r0, [pc, #4]	@ (800ab9c <__malloc_lock+0x8>)
 800ab96:	f7ff b912 	b.w	8009dbe <__retarget_lock_acquire_recursive>
 800ab9a:	bf00      	nop
 800ab9c:	240006e8 	.word	0x240006e8

0800aba0 <__malloc_unlock>:
 800aba0:	4801      	ldr	r0, [pc, #4]	@ (800aba8 <__malloc_unlock+0x8>)
 800aba2:	f7ff b90d 	b.w	8009dc0 <__retarget_lock_release_recursive>
 800aba6:	bf00      	nop
 800aba8:	240006e8 	.word	0x240006e8

0800abac <_Balloc>:
 800abac:	b570      	push	{r4, r5, r6, lr}
 800abae:	69c6      	ldr	r6, [r0, #28]
 800abb0:	4604      	mov	r4, r0
 800abb2:	460d      	mov	r5, r1
 800abb4:	b976      	cbnz	r6, 800abd4 <_Balloc+0x28>
 800abb6:	2010      	movs	r0, #16
 800abb8:	f7ff ff42 	bl	800aa40 <malloc>
 800abbc:	4602      	mov	r2, r0
 800abbe:	61e0      	str	r0, [r4, #28]
 800abc0:	b920      	cbnz	r0, 800abcc <_Balloc+0x20>
 800abc2:	4b18      	ldr	r3, [pc, #96]	@ (800ac24 <_Balloc+0x78>)
 800abc4:	4818      	ldr	r0, [pc, #96]	@ (800ac28 <_Balloc+0x7c>)
 800abc6:	216b      	movs	r1, #107	@ 0x6b
 800abc8:	f000 fdfc 	bl	800b7c4 <__assert_func>
 800abcc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800abd0:	6006      	str	r6, [r0, #0]
 800abd2:	60c6      	str	r6, [r0, #12]
 800abd4:	69e6      	ldr	r6, [r4, #28]
 800abd6:	68f3      	ldr	r3, [r6, #12]
 800abd8:	b183      	cbz	r3, 800abfc <_Balloc+0x50>
 800abda:	69e3      	ldr	r3, [r4, #28]
 800abdc:	68db      	ldr	r3, [r3, #12]
 800abde:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800abe2:	b9b8      	cbnz	r0, 800ac14 <_Balloc+0x68>
 800abe4:	2101      	movs	r1, #1
 800abe6:	fa01 f605 	lsl.w	r6, r1, r5
 800abea:	1d72      	adds	r2, r6, #5
 800abec:	0092      	lsls	r2, r2, #2
 800abee:	4620      	mov	r0, r4
 800abf0:	f000 fe06 	bl	800b800 <_calloc_r>
 800abf4:	b160      	cbz	r0, 800ac10 <_Balloc+0x64>
 800abf6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800abfa:	e00e      	b.n	800ac1a <_Balloc+0x6e>
 800abfc:	2221      	movs	r2, #33	@ 0x21
 800abfe:	2104      	movs	r1, #4
 800ac00:	4620      	mov	r0, r4
 800ac02:	f000 fdfd 	bl	800b800 <_calloc_r>
 800ac06:	69e3      	ldr	r3, [r4, #28]
 800ac08:	60f0      	str	r0, [r6, #12]
 800ac0a:	68db      	ldr	r3, [r3, #12]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d1e4      	bne.n	800abda <_Balloc+0x2e>
 800ac10:	2000      	movs	r0, #0
 800ac12:	bd70      	pop	{r4, r5, r6, pc}
 800ac14:	6802      	ldr	r2, [r0, #0]
 800ac16:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ac20:	e7f7      	b.n	800ac12 <_Balloc+0x66>
 800ac22:	bf00      	nop
 800ac24:	0800be6d 	.word	0x0800be6d
 800ac28:	0800beed 	.word	0x0800beed

0800ac2c <_Bfree>:
 800ac2c:	b570      	push	{r4, r5, r6, lr}
 800ac2e:	69c6      	ldr	r6, [r0, #28]
 800ac30:	4605      	mov	r5, r0
 800ac32:	460c      	mov	r4, r1
 800ac34:	b976      	cbnz	r6, 800ac54 <_Bfree+0x28>
 800ac36:	2010      	movs	r0, #16
 800ac38:	f7ff ff02 	bl	800aa40 <malloc>
 800ac3c:	4602      	mov	r2, r0
 800ac3e:	61e8      	str	r0, [r5, #28]
 800ac40:	b920      	cbnz	r0, 800ac4c <_Bfree+0x20>
 800ac42:	4b09      	ldr	r3, [pc, #36]	@ (800ac68 <_Bfree+0x3c>)
 800ac44:	4809      	ldr	r0, [pc, #36]	@ (800ac6c <_Bfree+0x40>)
 800ac46:	218f      	movs	r1, #143	@ 0x8f
 800ac48:	f000 fdbc 	bl	800b7c4 <__assert_func>
 800ac4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ac50:	6006      	str	r6, [r0, #0]
 800ac52:	60c6      	str	r6, [r0, #12]
 800ac54:	b13c      	cbz	r4, 800ac66 <_Bfree+0x3a>
 800ac56:	69eb      	ldr	r3, [r5, #28]
 800ac58:	6862      	ldr	r2, [r4, #4]
 800ac5a:	68db      	ldr	r3, [r3, #12]
 800ac5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ac60:	6021      	str	r1, [r4, #0]
 800ac62:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ac66:	bd70      	pop	{r4, r5, r6, pc}
 800ac68:	0800be6d 	.word	0x0800be6d
 800ac6c:	0800beed 	.word	0x0800beed

0800ac70 <__multadd>:
 800ac70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac74:	690d      	ldr	r5, [r1, #16]
 800ac76:	4607      	mov	r7, r0
 800ac78:	460c      	mov	r4, r1
 800ac7a:	461e      	mov	r6, r3
 800ac7c:	f101 0c14 	add.w	ip, r1, #20
 800ac80:	2000      	movs	r0, #0
 800ac82:	f8dc 3000 	ldr.w	r3, [ip]
 800ac86:	b299      	uxth	r1, r3
 800ac88:	fb02 6101 	mla	r1, r2, r1, r6
 800ac8c:	0c1e      	lsrs	r6, r3, #16
 800ac8e:	0c0b      	lsrs	r3, r1, #16
 800ac90:	fb02 3306 	mla	r3, r2, r6, r3
 800ac94:	b289      	uxth	r1, r1
 800ac96:	3001      	adds	r0, #1
 800ac98:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ac9c:	4285      	cmp	r5, r0
 800ac9e:	f84c 1b04 	str.w	r1, [ip], #4
 800aca2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800aca6:	dcec      	bgt.n	800ac82 <__multadd+0x12>
 800aca8:	b30e      	cbz	r6, 800acee <__multadd+0x7e>
 800acaa:	68a3      	ldr	r3, [r4, #8]
 800acac:	42ab      	cmp	r3, r5
 800acae:	dc19      	bgt.n	800ace4 <__multadd+0x74>
 800acb0:	6861      	ldr	r1, [r4, #4]
 800acb2:	4638      	mov	r0, r7
 800acb4:	3101      	adds	r1, #1
 800acb6:	f7ff ff79 	bl	800abac <_Balloc>
 800acba:	4680      	mov	r8, r0
 800acbc:	b928      	cbnz	r0, 800acca <__multadd+0x5a>
 800acbe:	4602      	mov	r2, r0
 800acc0:	4b0c      	ldr	r3, [pc, #48]	@ (800acf4 <__multadd+0x84>)
 800acc2:	480d      	ldr	r0, [pc, #52]	@ (800acf8 <__multadd+0x88>)
 800acc4:	21ba      	movs	r1, #186	@ 0xba
 800acc6:	f000 fd7d 	bl	800b7c4 <__assert_func>
 800acca:	6922      	ldr	r2, [r4, #16]
 800accc:	3202      	adds	r2, #2
 800acce:	f104 010c 	add.w	r1, r4, #12
 800acd2:	0092      	lsls	r2, r2, #2
 800acd4:	300c      	adds	r0, #12
 800acd6:	f7ff f874 	bl	8009dc2 <memcpy>
 800acda:	4621      	mov	r1, r4
 800acdc:	4638      	mov	r0, r7
 800acde:	f7ff ffa5 	bl	800ac2c <_Bfree>
 800ace2:	4644      	mov	r4, r8
 800ace4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ace8:	3501      	adds	r5, #1
 800acea:	615e      	str	r6, [r3, #20]
 800acec:	6125      	str	r5, [r4, #16]
 800acee:	4620      	mov	r0, r4
 800acf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acf4:	0800bedc 	.word	0x0800bedc
 800acf8:	0800beed 	.word	0x0800beed

0800acfc <__hi0bits>:
 800acfc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ad00:	4603      	mov	r3, r0
 800ad02:	bf36      	itet	cc
 800ad04:	0403      	lslcc	r3, r0, #16
 800ad06:	2000      	movcs	r0, #0
 800ad08:	2010      	movcc	r0, #16
 800ad0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ad0e:	bf3c      	itt	cc
 800ad10:	021b      	lslcc	r3, r3, #8
 800ad12:	3008      	addcc	r0, #8
 800ad14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad18:	bf3c      	itt	cc
 800ad1a:	011b      	lslcc	r3, r3, #4
 800ad1c:	3004      	addcc	r0, #4
 800ad1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad22:	bf3c      	itt	cc
 800ad24:	009b      	lslcc	r3, r3, #2
 800ad26:	3002      	addcc	r0, #2
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	db05      	blt.n	800ad38 <__hi0bits+0x3c>
 800ad2c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ad30:	f100 0001 	add.w	r0, r0, #1
 800ad34:	bf08      	it	eq
 800ad36:	2020      	moveq	r0, #32
 800ad38:	4770      	bx	lr

0800ad3a <__lo0bits>:
 800ad3a:	6803      	ldr	r3, [r0, #0]
 800ad3c:	4602      	mov	r2, r0
 800ad3e:	f013 0007 	ands.w	r0, r3, #7
 800ad42:	d00b      	beq.n	800ad5c <__lo0bits+0x22>
 800ad44:	07d9      	lsls	r1, r3, #31
 800ad46:	d421      	bmi.n	800ad8c <__lo0bits+0x52>
 800ad48:	0798      	lsls	r0, r3, #30
 800ad4a:	bf49      	itett	mi
 800ad4c:	085b      	lsrmi	r3, r3, #1
 800ad4e:	089b      	lsrpl	r3, r3, #2
 800ad50:	2001      	movmi	r0, #1
 800ad52:	6013      	strmi	r3, [r2, #0]
 800ad54:	bf5c      	itt	pl
 800ad56:	6013      	strpl	r3, [r2, #0]
 800ad58:	2002      	movpl	r0, #2
 800ad5a:	4770      	bx	lr
 800ad5c:	b299      	uxth	r1, r3
 800ad5e:	b909      	cbnz	r1, 800ad64 <__lo0bits+0x2a>
 800ad60:	0c1b      	lsrs	r3, r3, #16
 800ad62:	2010      	movs	r0, #16
 800ad64:	b2d9      	uxtb	r1, r3
 800ad66:	b909      	cbnz	r1, 800ad6c <__lo0bits+0x32>
 800ad68:	3008      	adds	r0, #8
 800ad6a:	0a1b      	lsrs	r3, r3, #8
 800ad6c:	0719      	lsls	r1, r3, #28
 800ad6e:	bf04      	itt	eq
 800ad70:	091b      	lsreq	r3, r3, #4
 800ad72:	3004      	addeq	r0, #4
 800ad74:	0799      	lsls	r1, r3, #30
 800ad76:	bf04      	itt	eq
 800ad78:	089b      	lsreq	r3, r3, #2
 800ad7a:	3002      	addeq	r0, #2
 800ad7c:	07d9      	lsls	r1, r3, #31
 800ad7e:	d403      	bmi.n	800ad88 <__lo0bits+0x4e>
 800ad80:	085b      	lsrs	r3, r3, #1
 800ad82:	f100 0001 	add.w	r0, r0, #1
 800ad86:	d003      	beq.n	800ad90 <__lo0bits+0x56>
 800ad88:	6013      	str	r3, [r2, #0]
 800ad8a:	4770      	bx	lr
 800ad8c:	2000      	movs	r0, #0
 800ad8e:	4770      	bx	lr
 800ad90:	2020      	movs	r0, #32
 800ad92:	4770      	bx	lr

0800ad94 <__i2b>:
 800ad94:	b510      	push	{r4, lr}
 800ad96:	460c      	mov	r4, r1
 800ad98:	2101      	movs	r1, #1
 800ad9a:	f7ff ff07 	bl	800abac <_Balloc>
 800ad9e:	4602      	mov	r2, r0
 800ada0:	b928      	cbnz	r0, 800adae <__i2b+0x1a>
 800ada2:	4b05      	ldr	r3, [pc, #20]	@ (800adb8 <__i2b+0x24>)
 800ada4:	4805      	ldr	r0, [pc, #20]	@ (800adbc <__i2b+0x28>)
 800ada6:	f240 1145 	movw	r1, #325	@ 0x145
 800adaa:	f000 fd0b 	bl	800b7c4 <__assert_func>
 800adae:	2301      	movs	r3, #1
 800adb0:	6144      	str	r4, [r0, #20]
 800adb2:	6103      	str	r3, [r0, #16]
 800adb4:	bd10      	pop	{r4, pc}
 800adb6:	bf00      	nop
 800adb8:	0800bedc 	.word	0x0800bedc
 800adbc:	0800beed 	.word	0x0800beed

0800adc0 <__multiply>:
 800adc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adc4:	4617      	mov	r7, r2
 800adc6:	690a      	ldr	r2, [r1, #16]
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	429a      	cmp	r2, r3
 800adcc:	bfa8      	it	ge
 800adce:	463b      	movge	r3, r7
 800add0:	4689      	mov	r9, r1
 800add2:	bfa4      	itt	ge
 800add4:	460f      	movge	r7, r1
 800add6:	4699      	movge	r9, r3
 800add8:	693d      	ldr	r5, [r7, #16]
 800adda:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800adde:	68bb      	ldr	r3, [r7, #8]
 800ade0:	6879      	ldr	r1, [r7, #4]
 800ade2:	eb05 060a 	add.w	r6, r5, sl
 800ade6:	42b3      	cmp	r3, r6
 800ade8:	b085      	sub	sp, #20
 800adea:	bfb8      	it	lt
 800adec:	3101      	addlt	r1, #1
 800adee:	f7ff fedd 	bl	800abac <_Balloc>
 800adf2:	b930      	cbnz	r0, 800ae02 <__multiply+0x42>
 800adf4:	4602      	mov	r2, r0
 800adf6:	4b41      	ldr	r3, [pc, #260]	@ (800aefc <__multiply+0x13c>)
 800adf8:	4841      	ldr	r0, [pc, #260]	@ (800af00 <__multiply+0x140>)
 800adfa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800adfe:	f000 fce1 	bl	800b7c4 <__assert_func>
 800ae02:	f100 0414 	add.w	r4, r0, #20
 800ae06:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ae0a:	4623      	mov	r3, r4
 800ae0c:	2200      	movs	r2, #0
 800ae0e:	4573      	cmp	r3, lr
 800ae10:	d320      	bcc.n	800ae54 <__multiply+0x94>
 800ae12:	f107 0814 	add.w	r8, r7, #20
 800ae16:	f109 0114 	add.w	r1, r9, #20
 800ae1a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ae1e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ae22:	9302      	str	r3, [sp, #8]
 800ae24:	1beb      	subs	r3, r5, r7
 800ae26:	3b15      	subs	r3, #21
 800ae28:	f023 0303 	bic.w	r3, r3, #3
 800ae2c:	3304      	adds	r3, #4
 800ae2e:	3715      	adds	r7, #21
 800ae30:	42bd      	cmp	r5, r7
 800ae32:	bf38      	it	cc
 800ae34:	2304      	movcc	r3, #4
 800ae36:	9301      	str	r3, [sp, #4]
 800ae38:	9b02      	ldr	r3, [sp, #8]
 800ae3a:	9103      	str	r1, [sp, #12]
 800ae3c:	428b      	cmp	r3, r1
 800ae3e:	d80c      	bhi.n	800ae5a <__multiply+0x9a>
 800ae40:	2e00      	cmp	r6, #0
 800ae42:	dd03      	ble.n	800ae4c <__multiply+0x8c>
 800ae44:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d055      	beq.n	800aef8 <__multiply+0x138>
 800ae4c:	6106      	str	r6, [r0, #16]
 800ae4e:	b005      	add	sp, #20
 800ae50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae54:	f843 2b04 	str.w	r2, [r3], #4
 800ae58:	e7d9      	b.n	800ae0e <__multiply+0x4e>
 800ae5a:	f8b1 a000 	ldrh.w	sl, [r1]
 800ae5e:	f1ba 0f00 	cmp.w	sl, #0
 800ae62:	d01f      	beq.n	800aea4 <__multiply+0xe4>
 800ae64:	46c4      	mov	ip, r8
 800ae66:	46a1      	mov	r9, r4
 800ae68:	2700      	movs	r7, #0
 800ae6a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ae6e:	f8d9 3000 	ldr.w	r3, [r9]
 800ae72:	fa1f fb82 	uxth.w	fp, r2
 800ae76:	b29b      	uxth	r3, r3
 800ae78:	fb0a 330b 	mla	r3, sl, fp, r3
 800ae7c:	443b      	add	r3, r7
 800ae7e:	f8d9 7000 	ldr.w	r7, [r9]
 800ae82:	0c12      	lsrs	r2, r2, #16
 800ae84:	0c3f      	lsrs	r7, r7, #16
 800ae86:	fb0a 7202 	mla	r2, sl, r2, r7
 800ae8a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ae8e:	b29b      	uxth	r3, r3
 800ae90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae94:	4565      	cmp	r5, ip
 800ae96:	f849 3b04 	str.w	r3, [r9], #4
 800ae9a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ae9e:	d8e4      	bhi.n	800ae6a <__multiply+0xaa>
 800aea0:	9b01      	ldr	r3, [sp, #4]
 800aea2:	50e7      	str	r7, [r4, r3]
 800aea4:	9b03      	ldr	r3, [sp, #12]
 800aea6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800aeaa:	3104      	adds	r1, #4
 800aeac:	f1b9 0f00 	cmp.w	r9, #0
 800aeb0:	d020      	beq.n	800aef4 <__multiply+0x134>
 800aeb2:	6823      	ldr	r3, [r4, #0]
 800aeb4:	4647      	mov	r7, r8
 800aeb6:	46a4      	mov	ip, r4
 800aeb8:	f04f 0a00 	mov.w	sl, #0
 800aebc:	f8b7 b000 	ldrh.w	fp, [r7]
 800aec0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800aec4:	fb09 220b 	mla	r2, r9, fp, r2
 800aec8:	4452      	add	r2, sl
 800aeca:	b29b      	uxth	r3, r3
 800aecc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aed0:	f84c 3b04 	str.w	r3, [ip], #4
 800aed4:	f857 3b04 	ldr.w	r3, [r7], #4
 800aed8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aedc:	f8bc 3000 	ldrh.w	r3, [ip]
 800aee0:	fb09 330a 	mla	r3, r9, sl, r3
 800aee4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800aee8:	42bd      	cmp	r5, r7
 800aeea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aeee:	d8e5      	bhi.n	800aebc <__multiply+0xfc>
 800aef0:	9a01      	ldr	r2, [sp, #4]
 800aef2:	50a3      	str	r3, [r4, r2]
 800aef4:	3404      	adds	r4, #4
 800aef6:	e79f      	b.n	800ae38 <__multiply+0x78>
 800aef8:	3e01      	subs	r6, #1
 800aefa:	e7a1      	b.n	800ae40 <__multiply+0x80>
 800aefc:	0800bedc 	.word	0x0800bedc
 800af00:	0800beed 	.word	0x0800beed

0800af04 <__pow5mult>:
 800af04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af08:	4615      	mov	r5, r2
 800af0a:	f012 0203 	ands.w	r2, r2, #3
 800af0e:	4607      	mov	r7, r0
 800af10:	460e      	mov	r6, r1
 800af12:	d007      	beq.n	800af24 <__pow5mult+0x20>
 800af14:	4c25      	ldr	r4, [pc, #148]	@ (800afac <__pow5mult+0xa8>)
 800af16:	3a01      	subs	r2, #1
 800af18:	2300      	movs	r3, #0
 800af1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800af1e:	f7ff fea7 	bl	800ac70 <__multadd>
 800af22:	4606      	mov	r6, r0
 800af24:	10ad      	asrs	r5, r5, #2
 800af26:	d03d      	beq.n	800afa4 <__pow5mult+0xa0>
 800af28:	69fc      	ldr	r4, [r7, #28]
 800af2a:	b97c      	cbnz	r4, 800af4c <__pow5mult+0x48>
 800af2c:	2010      	movs	r0, #16
 800af2e:	f7ff fd87 	bl	800aa40 <malloc>
 800af32:	4602      	mov	r2, r0
 800af34:	61f8      	str	r0, [r7, #28]
 800af36:	b928      	cbnz	r0, 800af44 <__pow5mult+0x40>
 800af38:	4b1d      	ldr	r3, [pc, #116]	@ (800afb0 <__pow5mult+0xac>)
 800af3a:	481e      	ldr	r0, [pc, #120]	@ (800afb4 <__pow5mult+0xb0>)
 800af3c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800af40:	f000 fc40 	bl	800b7c4 <__assert_func>
 800af44:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800af48:	6004      	str	r4, [r0, #0]
 800af4a:	60c4      	str	r4, [r0, #12]
 800af4c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800af50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800af54:	b94c      	cbnz	r4, 800af6a <__pow5mult+0x66>
 800af56:	f240 2171 	movw	r1, #625	@ 0x271
 800af5a:	4638      	mov	r0, r7
 800af5c:	f7ff ff1a 	bl	800ad94 <__i2b>
 800af60:	2300      	movs	r3, #0
 800af62:	f8c8 0008 	str.w	r0, [r8, #8]
 800af66:	4604      	mov	r4, r0
 800af68:	6003      	str	r3, [r0, #0]
 800af6a:	f04f 0900 	mov.w	r9, #0
 800af6e:	07eb      	lsls	r3, r5, #31
 800af70:	d50a      	bpl.n	800af88 <__pow5mult+0x84>
 800af72:	4631      	mov	r1, r6
 800af74:	4622      	mov	r2, r4
 800af76:	4638      	mov	r0, r7
 800af78:	f7ff ff22 	bl	800adc0 <__multiply>
 800af7c:	4631      	mov	r1, r6
 800af7e:	4680      	mov	r8, r0
 800af80:	4638      	mov	r0, r7
 800af82:	f7ff fe53 	bl	800ac2c <_Bfree>
 800af86:	4646      	mov	r6, r8
 800af88:	106d      	asrs	r5, r5, #1
 800af8a:	d00b      	beq.n	800afa4 <__pow5mult+0xa0>
 800af8c:	6820      	ldr	r0, [r4, #0]
 800af8e:	b938      	cbnz	r0, 800afa0 <__pow5mult+0x9c>
 800af90:	4622      	mov	r2, r4
 800af92:	4621      	mov	r1, r4
 800af94:	4638      	mov	r0, r7
 800af96:	f7ff ff13 	bl	800adc0 <__multiply>
 800af9a:	6020      	str	r0, [r4, #0]
 800af9c:	f8c0 9000 	str.w	r9, [r0]
 800afa0:	4604      	mov	r4, r0
 800afa2:	e7e4      	b.n	800af6e <__pow5mult+0x6a>
 800afa4:	4630      	mov	r0, r6
 800afa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afaa:	bf00      	nop
 800afac:	0800bfa0 	.word	0x0800bfa0
 800afb0:	0800be6d 	.word	0x0800be6d
 800afb4:	0800beed 	.word	0x0800beed

0800afb8 <__lshift>:
 800afb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afbc:	460c      	mov	r4, r1
 800afbe:	6849      	ldr	r1, [r1, #4]
 800afc0:	6923      	ldr	r3, [r4, #16]
 800afc2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800afc6:	68a3      	ldr	r3, [r4, #8]
 800afc8:	4607      	mov	r7, r0
 800afca:	4691      	mov	r9, r2
 800afcc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800afd0:	f108 0601 	add.w	r6, r8, #1
 800afd4:	42b3      	cmp	r3, r6
 800afd6:	db0b      	blt.n	800aff0 <__lshift+0x38>
 800afd8:	4638      	mov	r0, r7
 800afda:	f7ff fde7 	bl	800abac <_Balloc>
 800afde:	4605      	mov	r5, r0
 800afe0:	b948      	cbnz	r0, 800aff6 <__lshift+0x3e>
 800afe2:	4602      	mov	r2, r0
 800afe4:	4b28      	ldr	r3, [pc, #160]	@ (800b088 <__lshift+0xd0>)
 800afe6:	4829      	ldr	r0, [pc, #164]	@ (800b08c <__lshift+0xd4>)
 800afe8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800afec:	f000 fbea 	bl	800b7c4 <__assert_func>
 800aff0:	3101      	adds	r1, #1
 800aff2:	005b      	lsls	r3, r3, #1
 800aff4:	e7ee      	b.n	800afd4 <__lshift+0x1c>
 800aff6:	2300      	movs	r3, #0
 800aff8:	f100 0114 	add.w	r1, r0, #20
 800affc:	f100 0210 	add.w	r2, r0, #16
 800b000:	4618      	mov	r0, r3
 800b002:	4553      	cmp	r3, sl
 800b004:	db33      	blt.n	800b06e <__lshift+0xb6>
 800b006:	6920      	ldr	r0, [r4, #16]
 800b008:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b00c:	f104 0314 	add.w	r3, r4, #20
 800b010:	f019 091f 	ands.w	r9, r9, #31
 800b014:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b018:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b01c:	d02b      	beq.n	800b076 <__lshift+0xbe>
 800b01e:	f1c9 0e20 	rsb	lr, r9, #32
 800b022:	468a      	mov	sl, r1
 800b024:	2200      	movs	r2, #0
 800b026:	6818      	ldr	r0, [r3, #0]
 800b028:	fa00 f009 	lsl.w	r0, r0, r9
 800b02c:	4310      	orrs	r0, r2
 800b02e:	f84a 0b04 	str.w	r0, [sl], #4
 800b032:	f853 2b04 	ldr.w	r2, [r3], #4
 800b036:	459c      	cmp	ip, r3
 800b038:	fa22 f20e 	lsr.w	r2, r2, lr
 800b03c:	d8f3      	bhi.n	800b026 <__lshift+0x6e>
 800b03e:	ebac 0304 	sub.w	r3, ip, r4
 800b042:	3b15      	subs	r3, #21
 800b044:	f023 0303 	bic.w	r3, r3, #3
 800b048:	3304      	adds	r3, #4
 800b04a:	f104 0015 	add.w	r0, r4, #21
 800b04e:	4560      	cmp	r0, ip
 800b050:	bf88      	it	hi
 800b052:	2304      	movhi	r3, #4
 800b054:	50ca      	str	r2, [r1, r3]
 800b056:	b10a      	cbz	r2, 800b05c <__lshift+0xa4>
 800b058:	f108 0602 	add.w	r6, r8, #2
 800b05c:	3e01      	subs	r6, #1
 800b05e:	4638      	mov	r0, r7
 800b060:	612e      	str	r6, [r5, #16]
 800b062:	4621      	mov	r1, r4
 800b064:	f7ff fde2 	bl	800ac2c <_Bfree>
 800b068:	4628      	mov	r0, r5
 800b06a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b06e:	f842 0f04 	str.w	r0, [r2, #4]!
 800b072:	3301      	adds	r3, #1
 800b074:	e7c5      	b.n	800b002 <__lshift+0x4a>
 800b076:	3904      	subs	r1, #4
 800b078:	f853 2b04 	ldr.w	r2, [r3], #4
 800b07c:	f841 2f04 	str.w	r2, [r1, #4]!
 800b080:	459c      	cmp	ip, r3
 800b082:	d8f9      	bhi.n	800b078 <__lshift+0xc0>
 800b084:	e7ea      	b.n	800b05c <__lshift+0xa4>
 800b086:	bf00      	nop
 800b088:	0800bedc 	.word	0x0800bedc
 800b08c:	0800beed 	.word	0x0800beed

0800b090 <__mcmp>:
 800b090:	690a      	ldr	r2, [r1, #16]
 800b092:	4603      	mov	r3, r0
 800b094:	6900      	ldr	r0, [r0, #16]
 800b096:	1a80      	subs	r0, r0, r2
 800b098:	b530      	push	{r4, r5, lr}
 800b09a:	d10e      	bne.n	800b0ba <__mcmp+0x2a>
 800b09c:	3314      	adds	r3, #20
 800b09e:	3114      	adds	r1, #20
 800b0a0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b0a4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b0a8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b0ac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b0b0:	4295      	cmp	r5, r2
 800b0b2:	d003      	beq.n	800b0bc <__mcmp+0x2c>
 800b0b4:	d205      	bcs.n	800b0c2 <__mcmp+0x32>
 800b0b6:	f04f 30ff 	mov.w	r0, #4294967295
 800b0ba:	bd30      	pop	{r4, r5, pc}
 800b0bc:	42a3      	cmp	r3, r4
 800b0be:	d3f3      	bcc.n	800b0a8 <__mcmp+0x18>
 800b0c0:	e7fb      	b.n	800b0ba <__mcmp+0x2a>
 800b0c2:	2001      	movs	r0, #1
 800b0c4:	e7f9      	b.n	800b0ba <__mcmp+0x2a>
	...

0800b0c8 <__mdiff>:
 800b0c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0cc:	4689      	mov	r9, r1
 800b0ce:	4606      	mov	r6, r0
 800b0d0:	4611      	mov	r1, r2
 800b0d2:	4648      	mov	r0, r9
 800b0d4:	4614      	mov	r4, r2
 800b0d6:	f7ff ffdb 	bl	800b090 <__mcmp>
 800b0da:	1e05      	subs	r5, r0, #0
 800b0dc:	d112      	bne.n	800b104 <__mdiff+0x3c>
 800b0de:	4629      	mov	r1, r5
 800b0e0:	4630      	mov	r0, r6
 800b0e2:	f7ff fd63 	bl	800abac <_Balloc>
 800b0e6:	4602      	mov	r2, r0
 800b0e8:	b928      	cbnz	r0, 800b0f6 <__mdiff+0x2e>
 800b0ea:	4b3f      	ldr	r3, [pc, #252]	@ (800b1e8 <__mdiff+0x120>)
 800b0ec:	f240 2137 	movw	r1, #567	@ 0x237
 800b0f0:	483e      	ldr	r0, [pc, #248]	@ (800b1ec <__mdiff+0x124>)
 800b0f2:	f000 fb67 	bl	800b7c4 <__assert_func>
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b0fc:	4610      	mov	r0, r2
 800b0fe:	b003      	add	sp, #12
 800b100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b104:	bfbc      	itt	lt
 800b106:	464b      	movlt	r3, r9
 800b108:	46a1      	movlt	r9, r4
 800b10a:	4630      	mov	r0, r6
 800b10c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b110:	bfba      	itte	lt
 800b112:	461c      	movlt	r4, r3
 800b114:	2501      	movlt	r5, #1
 800b116:	2500      	movge	r5, #0
 800b118:	f7ff fd48 	bl	800abac <_Balloc>
 800b11c:	4602      	mov	r2, r0
 800b11e:	b918      	cbnz	r0, 800b128 <__mdiff+0x60>
 800b120:	4b31      	ldr	r3, [pc, #196]	@ (800b1e8 <__mdiff+0x120>)
 800b122:	f240 2145 	movw	r1, #581	@ 0x245
 800b126:	e7e3      	b.n	800b0f0 <__mdiff+0x28>
 800b128:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b12c:	6926      	ldr	r6, [r4, #16]
 800b12e:	60c5      	str	r5, [r0, #12]
 800b130:	f109 0310 	add.w	r3, r9, #16
 800b134:	f109 0514 	add.w	r5, r9, #20
 800b138:	f104 0e14 	add.w	lr, r4, #20
 800b13c:	f100 0b14 	add.w	fp, r0, #20
 800b140:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b144:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b148:	9301      	str	r3, [sp, #4]
 800b14a:	46d9      	mov	r9, fp
 800b14c:	f04f 0c00 	mov.w	ip, #0
 800b150:	9b01      	ldr	r3, [sp, #4]
 800b152:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b156:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b15a:	9301      	str	r3, [sp, #4]
 800b15c:	fa1f f38a 	uxth.w	r3, sl
 800b160:	4619      	mov	r1, r3
 800b162:	b283      	uxth	r3, r0
 800b164:	1acb      	subs	r3, r1, r3
 800b166:	0c00      	lsrs	r0, r0, #16
 800b168:	4463      	add	r3, ip
 800b16a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b16e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b172:	b29b      	uxth	r3, r3
 800b174:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b178:	4576      	cmp	r6, lr
 800b17a:	f849 3b04 	str.w	r3, [r9], #4
 800b17e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b182:	d8e5      	bhi.n	800b150 <__mdiff+0x88>
 800b184:	1b33      	subs	r3, r6, r4
 800b186:	3b15      	subs	r3, #21
 800b188:	f023 0303 	bic.w	r3, r3, #3
 800b18c:	3415      	adds	r4, #21
 800b18e:	3304      	adds	r3, #4
 800b190:	42a6      	cmp	r6, r4
 800b192:	bf38      	it	cc
 800b194:	2304      	movcc	r3, #4
 800b196:	441d      	add	r5, r3
 800b198:	445b      	add	r3, fp
 800b19a:	461e      	mov	r6, r3
 800b19c:	462c      	mov	r4, r5
 800b19e:	4544      	cmp	r4, r8
 800b1a0:	d30e      	bcc.n	800b1c0 <__mdiff+0xf8>
 800b1a2:	f108 0103 	add.w	r1, r8, #3
 800b1a6:	1b49      	subs	r1, r1, r5
 800b1a8:	f021 0103 	bic.w	r1, r1, #3
 800b1ac:	3d03      	subs	r5, #3
 800b1ae:	45a8      	cmp	r8, r5
 800b1b0:	bf38      	it	cc
 800b1b2:	2100      	movcc	r1, #0
 800b1b4:	440b      	add	r3, r1
 800b1b6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b1ba:	b191      	cbz	r1, 800b1e2 <__mdiff+0x11a>
 800b1bc:	6117      	str	r7, [r2, #16]
 800b1be:	e79d      	b.n	800b0fc <__mdiff+0x34>
 800b1c0:	f854 1b04 	ldr.w	r1, [r4], #4
 800b1c4:	46e6      	mov	lr, ip
 800b1c6:	0c08      	lsrs	r0, r1, #16
 800b1c8:	fa1c fc81 	uxtah	ip, ip, r1
 800b1cc:	4471      	add	r1, lr
 800b1ce:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b1d2:	b289      	uxth	r1, r1
 800b1d4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b1d8:	f846 1b04 	str.w	r1, [r6], #4
 800b1dc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b1e0:	e7dd      	b.n	800b19e <__mdiff+0xd6>
 800b1e2:	3f01      	subs	r7, #1
 800b1e4:	e7e7      	b.n	800b1b6 <__mdiff+0xee>
 800b1e6:	bf00      	nop
 800b1e8:	0800bedc 	.word	0x0800bedc
 800b1ec:	0800beed 	.word	0x0800beed

0800b1f0 <__d2b>:
 800b1f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b1f4:	460f      	mov	r7, r1
 800b1f6:	2101      	movs	r1, #1
 800b1f8:	ec59 8b10 	vmov	r8, r9, d0
 800b1fc:	4616      	mov	r6, r2
 800b1fe:	f7ff fcd5 	bl	800abac <_Balloc>
 800b202:	4604      	mov	r4, r0
 800b204:	b930      	cbnz	r0, 800b214 <__d2b+0x24>
 800b206:	4602      	mov	r2, r0
 800b208:	4b23      	ldr	r3, [pc, #140]	@ (800b298 <__d2b+0xa8>)
 800b20a:	4824      	ldr	r0, [pc, #144]	@ (800b29c <__d2b+0xac>)
 800b20c:	f240 310f 	movw	r1, #783	@ 0x30f
 800b210:	f000 fad8 	bl	800b7c4 <__assert_func>
 800b214:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b218:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b21c:	b10d      	cbz	r5, 800b222 <__d2b+0x32>
 800b21e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b222:	9301      	str	r3, [sp, #4]
 800b224:	f1b8 0300 	subs.w	r3, r8, #0
 800b228:	d023      	beq.n	800b272 <__d2b+0x82>
 800b22a:	4668      	mov	r0, sp
 800b22c:	9300      	str	r3, [sp, #0]
 800b22e:	f7ff fd84 	bl	800ad3a <__lo0bits>
 800b232:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b236:	b1d0      	cbz	r0, 800b26e <__d2b+0x7e>
 800b238:	f1c0 0320 	rsb	r3, r0, #32
 800b23c:	fa02 f303 	lsl.w	r3, r2, r3
 800b240:	430b      	orrs	r3, r1
 800b242:	40c2      	lsrs	r2, r0
 800b244:	6163      	str	r3, [r4, #20]
 800b246:	9201      	str	r2, [sp, #4]
 800b248:	9b01      	ldr	r3, [sp, #4]
 800b24a:	61a3      	str	r3, [r4, #24]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	bf0c      	ite	eq
 800b250:	2201      	moveq	r2, #1
 800b252:	2202      	movne	r2, #2
 800b254:	6122      	str	r2, [r4, #16]
 800b256:	b1a5      	cbz	r5, 800b282 <__d2b+0x92>
 800b258:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b25c:	4405      	add	r5, r0
 800b25e:	603d      	str	r5, [r7, #0]
 800b260:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b264:	6030      	str	r0, [r6, #0]
 800b266:	4620      	mov	r0, r4
 800b268:	b003      	add	sp, #12
 800b26a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b26e:	6161      	str	r1, [r4, #20]
 800b270:	e7ea      	b.n	800b248 <__d2b+0x58>
 800b272:	a801      	add	r0, sp, #4
 800b274:	f7ff fd61 	bl	800ad3a <__lo0bits>
 800b278:	9b01      	ldr	r3, [sp, #4]
 800b27a:	6163      	str	r3, [r4, #20]
 800b27c:	3020      	adds	r0, #32
 800b27e:	2201      	movs	r2, #1
 800b280:	e7e8      	b.n	800b254 <__d2b+0x64>
 800b282:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b286:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b28a:	6038      	str	r0, [r7, #0]
 800b28c:	6918      	ldr	r0, [r3, #16]
 800b28e:	f7ff fd35 	bl	800acfc <__hi0bits>
 800b292:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b296:	e7e5      	b.n	800b264 <__d2b+0x74>
 800b298:	0800bedc 	.word	0x0800bedc
 800b29c:	0800beed 	.word	0x0800beed

0800b2a0 <__sfputc_r>:
 800b2a0:	6893      	ldr	r3, [r2, #8]
 800b2a2:	3b01      	subs	r3, #1
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	b410      	push	{r4}
 800b2a8:	6093      	str	r3, [r2, #8]
 800b2aa:	da08      	bge.n	800b2be <__sfputc_r+0x1e>
 800b2ac:	6994      	ldr	r4, [r2, #24]
 800b2ae:	42a3      	cmp	r3, r4
 800b2b0:	db01      	blt.n	800b2b6 <__sfputc_r+0x16>
 800b2b2:	290a      	cmp	r1, #10
 800b2b4:	d103      	bne.n	800b2be <__sfputc_r+0x1e>
 800b2b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b2ba:	f000 b9df 	b.w	800b67c <__swbuf_r>
 800b2be:	6813      	ldr	r3, [r2, #0]
 800b2c0:	1c58      	adds	r0, r3, #1
 800b2c2:	6010      	str	r0, [r2, #0]
 800b2c4:	7019      	strb	r1, [r3, #0]
 800b2c6:	4608      	mov	r0, r1
 800b2c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b2cc:	4770      	bx	lr

0800b2ce <__sfputs_r>:
 800b2ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2d0:	4606      	mov	r6, r0
 800b2d2:	460f      	mov	r7, r1
 800b2d4:	4614      	mov	r4, r2
 800b2d6:	18d5      	adds	r5, r2, r3
 800b2d8:	42ac      	cmp	r4, r5
 800b2da:	d101      	bne.n	800b2e0 <__sfputs_r+0x12>
 800b2dc:	2000      	movs	r0, #0
 800b2de:	e007      	b.n	800b2f0 <__sfputs_r+0x22>
 800b2e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2e4:	463a      	mov	r2, r7
 800b2e6:	4630      	mov	r0, r6
 800b2e8:	f7ff ffda 	bl	800b2a0 <__sfputc_r>
 800b2ec:	1c43      	adds	r3, r0, #1
 800b2ee:	d1f3      	bne.n	800b2d8 <__sfputs_r+0xa>
 800b2f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b2f4 <_vfiprintf_r>:
 800b2f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2f8:	460d      	mov	r5, r1
 800b2fa:	b09d      	sub	sp, #116	@ 0x74
 800b2fc:	4614      	mov	r4, r2
 800b2fe:	4698      	mov	r8, r3
 800b300:	4606      	mov	r6, r0
 800b302:	b118      	cbz	r0, 800b30c <_vfiprintf_r+0x18>
 800b304:	6a03      	ldr	r3, [r0, #32]
 800b306:	b90b      	cbnz	r3, 800b30c <_vfiprintf_r+0x18>
 800b308:	f7fe fc50 	bl	8009bac <__sinit>
 800b30c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b30e:	07d9      	lsls	r1, r3, #31
 800b310:	d405      	bmi.n	800b31e <_vfiprintf_r+0x2a>
 800b312:	89ab      	ldrh	r3, [r5, #12]
 800b314:	059a      	lsls	r2, r3, #22
 800b316:	d402      	bmi.n	800b31e <_vfiprintf_r+0x2a>
 800b318:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b31a:	f7fe fd50 	bl	8009dbe <__retarget_lock_acquire_recursive>
 800b31e:	89ab      	ldrh	r3, [r5, #12]
 800b320:	071b      	lsls	r3, r3, #28
 800b322:	d501      	bpl.n	800b328 <_vfiprintf_r+0x34>
 800b324:	692b      	ldr	r3, [r5, #16]
 800b326:	b99b      	cbnz	r3, 800b350 <_vfiprintf_r+0x5c>
 800b328:	4629      	mov	r1, r5
 800b32a:	4630      	mov	r0, r6
 800b32c:	f000 f9e4 	bl	800b6f8 <__swsetup_r>
 800b330:	b170      	cbz	r0, 800b350 <_vfiprintf_r+0x5c>
 800b332:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b334:	07dc      	lsls	r4, r3, #31
 800b336:	d504      	bpl.n	800b342 <_vfiprintf_r+0x4e>
 800b338:	f04f 30ff 	mov.w	r0, #4294967295
 800b33c:	b01d      	add	sp, #116	@ 0x74
 800b33e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b342:	89ab      	ldrh	r3, [r5, #12]
 800b344:	0598      	lsls	r0, r3, #22
 800b346:	d4f7      	bmi.n	800b338 <_vfiprintf_r+0x44>
 800b348:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b34a:	f7fe fd39 	bl	8009dc0 <__retarget_lock_release_recursive>
 800b34e:	e7f3      	b.n	800b338 <_vfiprintf_r+0x44>
 800b350:	2300      	movs	r3, #0
 800b352:	9309      	str	r3, [sp, #36]	@ 0x24
 800b354:	2320      	movs	r3, #32
 800b356:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b35a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b35e:	2330      	movs	r3, #48	@ 0x30
 800b360:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b510 <_vfiprintf_r+0x21c>
 800b364:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b368:	f04f 0901 	mov.w	r9, #1
 800b36c:	4623      	mov	r3, r4
 800b36e:	469a      	mov	sl, r3
 800b370:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b374:	b10a      	cbz	r2, 800b37a <_vfiprintf_r+0x86>
 800b376:	2a25      	cmp	r2, #37	@ 0x25
 800b378:	d1f9      	bne.n	800b36e <_vfiprintf_r+0x7a>
 800b37a:	ebba 0b04 	subs.w	fp, sl, r4
 800b37e:	d00b      	beq.n	800b398 <_vfiprintf_r+0xa4>
 800b380:	465b      	mov	r3, fp
 800b382:	4622      	mov	r2, r4
 800b384:	4629      	mov	r1, r5
 800b386:	4630      	mov	r0, r6
 800b388:	f7ff ffa1 	bl	800b2ce <__sfputs_r>
 800b38c:	3001      	adds	r0, #1
 800b38e:	f000 80a7 	beq.w	800b4e0 <_vfiprintf_r+0x1ec>
 800b392:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b394:	445a      	add	r2, fp
 800b396:	9209      	str	r2, [sp, #36]	@ 0x24
 800b398:	f89a 3000 	ldrb.w	r3, [sl]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	f000 809f 	beq.w	800b4e0 <_vfiprintf_r+0x1ec>
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	f04f 32ff 	mov.w	r2, #4294967295
 800b3a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b3ac:	f10a 0a01 	add.w	sl, sl, #1
 800b3b0:	9304      	str	r3, [sp, #16]
 800b3b2:	9307      	str	r3, [sp, #28]
 800b3b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b3b8:	931a      	str	r3, [sp, #104]	@ 0x68
 800b3ba:	4654      	mov	r4, sl
 800b3bc:	2205      	movs	r2, #5
 800b3be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3c2:	4853      	ldr	r0, [pc, #332]	@ (800b510 <_vfiprintf_r+0x21c>)
 800b3c4:	f7f4 ff8c 	bl	80002e0 <memchr>
 800b3c8:	9a04      	ldr	r2, [sp, #16]
 800b3ca:	b9d8      	cbnz	r0, 800b404 <_vfiprintf_r+0x110>
 800b3cc:	06d1      	lsls	r1, r2, #27
 800b3ce:	bf44      	itt	mi
 800b3d0:	2320      	movmi	r3, #32
 800b3d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3d6:	0713      	lsls	r3, r2, #28
 800b3d8:	bf44      	itt	mi
 800b3da:	232b      	movmi	r3, #43	@ 0x2b
 800b3dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3e0:	f89a 3000 	ldrb.w	r3, [sl]
 800b3e4:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3e6:	d015      	beq.n	800b414 <_vfiprintf_r+0x120>
 800b3e8:	9a07      	ldr	r2, [sp, #28]
 800b3ea:	4654      	mov	r4, sl
 800b3ec:	2000      	movs	r0, #0
 800b3ee:	f04f 0c0a 	mov.w	ip, #10
 800b3f2:	4621      	mov	r1, r4
 800b3f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3f8:	3b30      	subs	r3, #48	@ 0x30
 800b3fa:	2b09      	cmp	r3, #9
 800b3fc:	d94b      	bls.n	800b496 <_vfiprintf_r+0x1a2>
 800b3fe:	b1b0      	cbz	r0, 800b42e <_vfiprintf_r+0x13a>
 800b400:	9207      	str	r2, [sp, #28]
 800b402:	e014      	b.n	800b42e <_vfiprintf_r+0x13a>
 800b404:	eba0 0308 	sub.w	r3, r0, r8
 800b408:	fa09 f303 	lsl.w	r3, r9, r3
 800b40c:	4313      	orrs	r3, r2
 800b40e:	9304      	str	r3, [sp, #16]
 800b410:	46a2      	mov	sl, r4
 800b412:	e7d2      	b.n	800b3ba <_vfiprintf_r+0xc6>
 800b414:	9b03      	ldr	r3, [sp, #12]
 800b416:	1d19      	adds	r1, r3, #4
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	9103      	str	r1, [sp, #12]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	bfbb      	ittet	lt
 800b420:	425b      	neglt	r3, r3
 800b422:	f042 0202 	orrlt.w	r2, r2, #2
 800b426:	9307      	strge	r3, [sp, #28]
 800b428:	9307      	strlt	r3, [sp, #28]
 800b42a:	bfb8      	it	lt
 800b42c:	9204      	strlt	r2, [sp, #16]
 800b42e:	7823      	ldrb	r3, [r4, #0]
 800b430:	2b2e      	cmp	r3, #46	@ 0x2e
 800b432:	d10a      	bne.n	800b44a <_vfiprintf_r+0x156>
 800b434:	7863      	ldrb	r3, [r4, #1]
 800b436:	2b2a      	cmp	r3, #42	@ 0x2a
 800b438:	d132      	bne.n	800b4a0 <_vfiprintf_r+0x1ac>
 800b43a:	9b03      	ldr	r3, [sp, #12]
 800b43c:	1d1a      	adds	r2, r3, #4
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	9203      	str	r2, [sp, #12]
 800b442:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b446:	3402      	adds	r4, #2
 800b448:	9305      	str	r3, [sp, #20]
 800b44a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b520 <_vfiprintf_r+0x22c>
 800b44e:	7821      	ldrb	r1, [r4, #0]
 800b450:	2203      	movs	r2, #3
 800b452:	4650      	mov	r0, sl
 800b454:	f7f4 ff44 	bl	80002e0 <memchr>
 800b458:	b138      	cbz	r0, 800b46a <_vfiprintf_r+0x176>
 800b45a:	9b04      	ldr	r3, [sp, #16]
 800b45c:	eba0 000a 	sub.w	r0, r0, sl
 800b460:	2240      	movs	r2, #64	@ 0x40
 800b462:	4082      	lsls	r2, r0
 800b464:	4313      	orrs	r3, r2
 800b466:	3401      	adds	r4, #1
 800b468:	9304      	str	r3, [sp, #16]
 800b46a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b46e:	4829      	ldr	r0, [pc, #164]	@ (800b514 <_vfiprintf_r+0x220>)
 800b470:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b474:	2206      	movs	r2, #6
 800b476:	f7f4 ff33 	bl	80002e0 <memchr>
 800b47a:	2800      	cmp	r0, #0
 800b47c:	d03f      	beq.n	800b4fe <_vfiprintf_r+0x20a>
 800b47e:	4b26      	ldr	r3, [pc, #152]	@ (800b518 <_vfiprintf_r+0x224>)
 800b480:	bb1b      	cbnz	r3, 800b4ca <_vfiprintf_r+0x1d6>
 800b482:	9b03      	ldr	r3, [sp, #12]
 800b484:	3307      	adds	r3, #7
 800b486:	f023 0307 	bic.w	r3, r3, #7
 800b48a:	3308      	adds	r3, #8
 800b48c:	9303      	str	r3, [sp, #12]
 800b48e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b490:	443b      	add	r3, r7
 800b492:	9309      	str	r3, [sp, #36]	@ 0x24
 800b494:	e76a      	b.n	800b36c <_vfiprintf_r+0x78>
 800b496:	fb0c 3202 	mla	r2, ip, r2, r3
 800b49a:	460c      	mov	r4, r1
 800b49c:	2001      	movs	r0, #1
 800b49e:	e7a8      	b.n	800b3f2 <_vfiprintf_r+0xfe>
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	3401      	adds	r4, #1
 800b4a4:	9305      	str	r3, [sp, #20]
 800b4a6:	4619      	mov	r1, r3
 800b4a8:	f04f 0c0a 	mov.w	ip, #10
 800b4ac:	4620      	mov	r0, r4
 800b4ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b4b2:	3a30      	subs	r2, #48	@ 0x30
 800b4b4:	2a09      	cmp	r2, #9
 800b4b6:	d903      	bls.n	800b4c0 <_vfiprintf_r+0x1cc>
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d0c6      	beq.n	800b44a <_vfiprintf_r+0x156>
 800b4bc:	9105      	str	r1, [sp, #20]
 800b4be:	e7c4      	b.n	800b44a <_vfiprintf_r+0x156>
 800b4c0:	fb0c 2101 	mla	r1, ip, r1, r2
 800b4c4:	4604      	mov	r4, r0
 800b4c6:	2301      	movs	r3, #1
 800b4c8:	e7f0      	b.n	800b4ac <_vfiprintf_r+0x1b8>
 800b4ca:	ab03      	add	r3, sp, #12
 800b4cc:	9300      	str	r3, [sp, #0]
 800b4ce:	462a      	mov	r2, r5
 800b4d0:	4b12      	ldr	r3, [pc, #72]	@ (800b51c <_vfiprintf_r+0x228>)
 800b4d2:	a904      	add	r1, sp, #16
 800b4d4:	4630      	mov	r0, r6
 800b4d6:	f7fd ff37 	bl	8009348 <_printf_float>
 800b4da:	4607      	mov	r7, r0
 800b4dc:	1c78      	adds	r0, r7, #1
 800b4de:	d1d6      	bne.n	800b48e <_vfiprintf_r+0x19a>
 800b4e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b4e2:	07d9      	lsls	r1, r3, #31
 800b4e4:	d405      	bmi.n	800b4f2 <_vfiprintf_r+0x1fe>
 800b4e6:	89ab      	ldrh	r3, [r5, #12]
 800b4e8:	059a      	lsls	r2, r3, #22
 800b4ea:	d402      	bmi.n	800b4f2 <_vfiprintf_r+0x1fe>
 800b4ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b4ee:	f7fe fc67 	bl	8009dc0 <__retarget_lock_release_recursive>
 800b4f2:	89ab      	ldrh	r3, [r5, #12]
 800b4f4:	065b      	lsls	r3, r3, #25
 800b4f6:	f53f af1f 	bmi.w	800b338 <_vfiprintf_r+0x44>
 800b4fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b4fc:	e71e      	b.n	800b33c <_vfiprintf_r+0x48>
 800b4fe:	ab03      	add	r3, sp, #12
 800b500:	9300      	str	r3, [sp, #0]
 800b502:	462a      	mov	r2, r5
 800b504:	4b05      	ldr	r3, [pc, #20]	@ (800b51c <_vfiprintf_r+0x228>)
 800b506:	a904      	add	r1, sp, #16
 800b508:	4630      	mov	r0, r6
 800b50a:	f7fe f9a5 	bl	8009858 <_printf_i>
 800b50e:	e7e4      	b.n	800b4da <_vfiprintf_r+0x1e6>
 800b510:	0800bf46 	.word	0x0800bf46
 800b514:	0800bf50 	.word	0x0800bf50
 800b518:	08009349 	.word	0x08009349
 800b51c:	0800b2cf 	.word	0x0800b2cf
 800b520:	0800bf4c 	.word	0x0800bf4c

0800b524 <__sflush_r>:
 800b524:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b52c:	0716      	lsls	r6, r2, #28
 800b52e:	4605      	mov	r5, r0
 800b530:	460c      	mov	r4, r1
 800b532:	d454      	bmi.n	800b5de <__sflush_r+0xba>
 800b534:	684b      	ldr	r3, [r1, #4]
 800b536:	2b00      	cmp	r3, #0
 800b538:	dc02      	bgt.n	800b540 <__sflush_r+0x1c>
 800b53a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	dd48      	ble.n	800b5d2 <__sflush_r+0xae>
 800b540:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b542:	2e00      	cmp	r6, #0
 800b544:	d045      	beq.n	800b5d2 <__sflush_r+0xae>
 800b546:	2300      	movs	r3, #0
 800b548:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b54c:	682f      	ldr	r7, [r5, #0]
 800b54e:	6a21      	ldr	r1, [r4, #32]
 800b550:	602b      	str	r3, [r5, #0]
 800b552:	d030      	beq.n	800b5b6 <__sflush_r+0x92>
 800b554:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b556:	89a3      	ldrh	r3, [r4, #12]
 800b558:	0759      	lsls	r1, r3, #29
 800b55a:	d505      	bpl.n	800b568 <__sflush_r+0x44>
 800b55c:	6863      	ldr	r3, [r4, #4]
 800b55e:	1ad2      	subs	r2, r2, r3
 800b560:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b562:	b10b      	cbz	r3, 800b568 <__sflush_r+0x44>
 800b564:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b566:	1ad2      	subs	r2, r2, r3
 800b568:	2300      	movs	r3, #0
 800b56a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b56c:	6a21      	ldr	r1, [r4, #32]
 800b56e:	4628      	mov	r0, r5
 800b570:	47b0      	blx	r6
 800b572:	1c43      	adds	r3, r0, #1
 800b574:	89a3      	ldrh	r3, [r4, #12]
 800b576:	d106      	bne.n	800b586 <__sflush_r+0x62>
 800b578:	6829      	ldr	r1, [r5, #0]
 800b57a:	291d      	cmp	r1, #29
 800b57c:	d82b      	bhi.n	800b5d6 <__sflush_r+0xb2>
 800b57e:	4a2a      	ldr	r2, [pc, #168]	@ (800b628 <__sflush_r+0x104>)
 800b580:	40ca      	lsrs	r2, r1
 800b582:	07d6      	lsls	r6, r2, #31
 800b584:	d527      	bpl.n	800b5d6 <__sflush_r+0xb2>
 800b586:	2200      	movs	r2, #0
 800b588:	6062      	str	r2, [r4, #4]
 800b58a:	04d9      	lsls	r1, r3, #19
 800b58c:	6922      	ldr	r2, [r4, #16]
 800b58e:	6022      	str	r2, [r4, #0]
 800b590:	d504      	bpl.n	800b59c <__sflush_r+0x78>
 800b592:	1c42      	adds	r2, r0, #1
 800b594:	d101      	bne.n	800b59a <__sflush_r+0x76>
 800b596:	682b      	ldr	r3, [r5, #0]
 800b598:	b903      	cbnz	r3, 800b59c <__sflush_r+0x78>
 800b59a:	6560      	str	r0, [r4, #84]	@ 0x54
 800b59c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b59e:	602f      	str	r7, [r5, #0]
 800b5a0:	b1b9      	cbz	r1, 800b5d2 <__sflush_r+0xae>
 800b5a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b5a6:	4299      	cmp	r1, r3
 800b5a8:	d002      	beq.n	800b5b0 <__sflush_r+0x8c>
 800b5aa:	4628      	mov	r0, r5
 800b5ac:	f7ff f9fe 	bl	800a9ac <_free_r>
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	6363      	str	r3, [r4, #52]	@ 0x34
 800b5b4:	e00d      	b.n	800b5d2 <__sflush_r+0xae>
 800b5b6:	2301      	movs	r3, #1
 800b5b8:	4628      	mov	r0, r5
 800b5ba:	47b0      	blx	r6
 800b5bc:	4602      	mov	r2, r0
 800b5be:	1c50      	adds	r0, r2, #1
 800b5c0:	d1c9      	bne.n	800b556 <__sflush_r+0x32>
 800b5c2:	682b      	ldr	r3, [r5, #0]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d0c6      	beq.n	800b556 <__sflush_r+0x32>
 800b5c8:	2b1d      	cmp	r3, #29
 800b5ca:	d001      	beq.n	800b5d0 <__sflush_r+0xac>
 800b5cc:	2b16      	cmp	r3, #22
 800b5ce:	d11e      	bne.n	800b60e <__sflush_r+0xea>
 800b5d0:	602f      	str	r7, [r5, #0]
 800b5d2:	2000      	movs	r0, #0
 800b5d4:	e022      	b.n	800b61c <__sflush_r+0xf8>
 800b5d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b5da:	b21b      	sxth	r3, r3
 800b5dc:	e01b      	b.n	800b616 <__sflush_r+0xf2>
 800b5de:	690f      	ldr	r7, [r1, #16]
 800b5e0:	2f00      	cmp	r7, #0
 800b5e2:	d0f6      	beq.n	800b5d2 <__sflush_r+0xae>
 800b5e4:	0793      	lsls	r3, r2, #30
 800b5e6:	680e      	ldr	r6, [r1, #0]
 800b5e8:	bf08      	it	eq
 800b5ea:	694b      	ldreq	r3, [r1, #20]
 800b5ec:	600f      	str	r7, [r1, #0]
 800b5ee:	bf18      	it	ne
 800b5f0:	2300      	movne	r3, #0
 800b5f2:	eba6 0807 	sub.w	r8, r6, r7
 800b5f6:	608b      	str	r3, [r1, #8]
 800b5f8:	f1b8 0f00 	cmp.w	r8, #0
 800b5fc:	dde9      	ble.n	800b5d2 <__sflush_r+0xae>
 800b5fe:	6a21      	ldr	r1, [r4, #32]
 800b600:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b602:	4643      	mov	r3, r8
 800b604:	463a      	mov	r2, r7
 800b606:	4628      	mov	r0, r5
 800b608:	47b0      	blx	r6
 800b60a:	2800      	cmp	r0, #0
 800b60c:	dc08      	bgt.n	800b620 <__sflush_r+0xfc>
 800b60e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b612:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b616:	81a3      	strh	r3, [r4, #12]
 800b618:	f04f 30ff 	mov.w	r0, #4294967295
 800b61c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b620:	4407      	add	r7, r0
 800b622:	eba8 0800 	sub.w	r8, r8, r0
 800b626:	e7e7      	b.n	800b5f8 <__sflush_r+0xd4>
 800b628:	20400001 	.word	0x20400001

0800b62c <_fflush_r>:
 800b62c:	b538      	push	{r3, r4, r5, lr}
 800b62e:	690b      	ldr	r3, [r1, #16]
 800b630:	4605      	mov	r5, r0
 800b632:	460c      	mov	r4, r1
 800b634:	b913      	cbnz	r3, 800b63c <_fflush_r+0x10>
 800b636:	2500      	movs	r5, #0
 800b638:	4628      	mov	r0, r5
 800b63a:	bd38      	pop	{r3, r4, r5, pc}
 800b63c:	b118      	cbz	r0, 800b646 <_fflush_r+0x1a>
 800b63e:	6a03      	ldr	r3, [r0, #32]
 800b640:	b90b      	cbnz	r3, 800b646 <_fflush_r+0x1a>
 800b642:	f7fe fab3 	bl	8009bac <__sinit>
 800b646:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d0f3      	beq.n	800b636 <_fflush_r+0xa>
 800b64e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b650:	07d0      	lsls	r0, r2, #31
 800b652:	d404      	bmi.n	800b65e <_fflush_r+0x32>
 800b654:	0599      	lsls	r1, r3, #22
 800b656:	d402      	bmi.n	800b65e <_fflush_r+0x32>
 800b658:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b65a:	f7fe fbb0 	bl	8009dbe <__retarget_lock_acquire_recursive>
 800b65e:	4628      	mov	r0, r5
 800b660:	4621      	mov	r1, r4
 800b662:	f7ff ff5f 	bl	800b524 <__sflush_r>
 800b666:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b668:	07da      	lsls	r2, r3, #31
 800b66a:	4605      	mov	r5, r0
 800b66c:	d4e4      	bmi.n	800b638 <_fflush_r+0xc>
 800b66e:	89a3      	ldrh	r3, [r4, #12]
 800b670:	059b      	lsls	r3, r3, #22
 800b672:	d4e1      	bmi.n	800b638 <_fflush_r+0xc>
 800b674:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b676:	f7fe fba3 	bl	8009dc0 <__retarget_lock_release_recursive>
 800b67a:	e7dd      	b.n	800b638 <_fflush_r+0xc>

0800b67c <__swbuf_r>:
 800b67c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b67e:	460e      	mov	r6, r1
 800b680:	4614      	mov	r4, r2
 800b682:	4605      	mov	r5, r0
 800b684:	b118      	cbz	r0, 800b68e <__swbuf_r+0x12>
 800b686:	6a03      	ldr	r3, [r0, #32]
 800b688:	b90b      	cbnz	r3, 800b68e <__swbuf_r+0x12>
 800b68a:	f7fe fa8f 	bl	8009bac <__sinit>
 800b68e:	69a3      	ldr	r3, [r4, #24]
 800b690:	60a3      	str	r3, [r4, #8]
 800b692:	89a3      	ldrh	r3, [r4, #12]
 800b694:	071a      	lsls	r2, r3, #28
 800b696:	d501      	bpl.n	800b69c <__swbuf_r+0x20>
 800b698:	6923      	ldr	r3, [r4, #16]
 800b69a:	b943      	cbnz	r3, 800b6ae <__swbuf_r+0x32>
 800b69c:	4621      	mov	r1, r4
 800b69e:	4628      	mov	r0, r5
 800b6a0:	f000 f82a 	bl	800b6f8 <__swsetup_r>
 800b6a4:	b118      	cbz	r0, 800b6ae <__swbuf_r+0x32>
 800b6a6:	f04f 37ff 	mov.w	r7, #4294967295
 800b6aa:	4638      	mov	r0, r7
 800b6ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b6ae:	6823      	ldr	r3, [r4, #0]
 800b6b0:	6922      	ldr	r2, [r4, #16]
 800b6b2:	1a98      	subs	r0, r3, r2
 800b6b4:	6963      	ldr	r3, [r4, #20]
 800b6b6:	b2f6      	uxtb	r6, r6
 800b6b8:	4283      	cmp	r3, r0
 800b6ba:	4637      	mov	r7, r6
 800b6bc:	dc05      	bgt.n	800b6ca <__swbuf_r+0x4e>
 800b6be:	4621      	mov	r1, r4
 800b6c0:	4628      	mov	r0, r5
 800b6c2:	f7ff ffb3 	bl	800b62c <_fflush_r>
 800b6c6:	2800      	cmp	r0, #0
 800b6c8:	d1ed      	bne.n	800b6a6 <__swbuf_r+0x2a>
 800b6ca:	68a3      	ldr	r3, [r4, #8]
 800b6cc:	3b01      	subs	r3, #1
 800b6ce:	60a3      	str	r3, [r4, #8]
 800b6d0:	6823      	ldr	r3, [r4, #0]
 800b6d2:	1c5a      	adds	r2, r3, #1
 800b6d4:	6022      	str	r2, [r4, #0]
 800b6d6:	701e      	strb	r6, [r3, #0]
 800b6d8:	6962      	ldr	r2, [r4, #20]
 800b6da:	1c43      	adds	r3, r0, #1
 800b6dc:	429a      	cmp	r2, r3
 800b6de:	d004      	beq.n	800b6ea <__swbuf_r+0x6e>
 800b6e0:	89a3      	ldrh	r3, [r4, #12]
 800b6e2:	07db      	lsls	r3, r3, #31
 800b6e4:	d5e1      	bpl.n	800b6aa <__swbuf_r+0x2e>
 800b6e6:	2e0a      	cmp	r6, #10
 800b6e8:	d1df      	bne.n	800b6aa <__swbuf_r+0x2e>
 800b6ea:	4621      	mov	r1, r4
 800b6ec:	4628      	mov	r0, r5
 800b6ee:	f7ff ff9d 	bl	800b62c <_fflush_r>
 800b6f2:	2800      	cmp	r0, #0
 800b6f4:	d0d9      	beq.n	800b6aa <__swbuf_r+0x2e>
 800b6f6:	e7d6      	b.n	800b6a6 <__swbuf_r+0x2a>

0800b6f8 <__swsetup_r>:
 800b6f8:	b538      	push	{r3, r4, r5, lr}
 800b6fa:	4b29      	ldr	r3, [pc, #164]	@ (800b7a0 <__swsetup_r+0xa8>)
 800b6fc:	4605      	mov	r5, r0
 800b6fe:	6818      	ldr	r0, [r3, #0]
 800b700:	460c      	mov	r4, r1
 800b702:	b118      	cbz	r0, 800b70c <__swsetup_r+0x14>
 800b704:	6a03      	ldr	r3, [r0, #32]
 800b706:	b90b      	cbnz	r3, 800b70c <__swsetup_r+0x14>
 800b708:	f7fe fa50 	bl	8009bac <__sinit>
 800b70c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b710:	0719      	lsls	r1, r3, #28
 800b712:	d422      	bmi.n	800b75a <__swsetup_r+0x62>
 800b714:	06da      	lsls	r2, r3, #27
 800b716:	d407      	bmi.n	800b728 <__swsetup_r+0x30>
 800b718:	2209      	movs	r2, #9
 800b71a:	602a      	str	r2, [r5, #0]
 800b71c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b720:	81a3      	strh	r3, [r4, #12]
 800b722:	f04f 30ff 	mov.w	r0, #4294967295
 800b726:	e033      	b.n	800b790 <__swsetup_r+0x98>
 800b728:	0758      	lsls	r0, r3, #29
 800b72a:	d512      	bpl.n	800b752 <__swsetup_r+0x5a>
 800b72c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b72e:	b141      	cbz	r1, 800b742 <__swsetup_r+0x4a>
 800b730:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b734:	4299      	cmp	r1, r3
 800b736:	d002      	beq.n	800b73e <__swsetup_r+0x46>
 800b738:	4628      	mov	r0, r5
 800b73a:	f7ff f937 	bl	800a9ac <_free_r>
 800b73e:	2300      	movs	r3, #0
 800b740:	6363      	str	r3, [r4, #52]	@ 0x34
 800b742:	89a3      	ldrh	r3, [r4, #12]
 800b744:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b748:	81a3      	strh	r3, [r4, #12]
 800b74a:	2300      	movs	r3, #0
 800b74c:	6063      	str	r3, [r4, #4]
 800b74e:	6923      	ldr	r3, [r4, #16]
 800b750:	6023      	str	r3, [r4, #0]
 800b752:	89a3      	ldrh	r3, [r4, #12]
 800b754:	f043 0308 	orr.w	r3, r3, #8
 800b758:	81a3      	strh	r3, [r4, #12]
 800b75a:	6923      	ldr	r3, [r4, #16]
 800b75c:	b94b      	cbnz	r3, 800b772 <__swsetup_r+0x7a>
 800b75e:	89a3      	ldrh	r3, [r4, #12]
 800b760:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b764:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b768:	d003      	beq.n	800b772 <__swsetup_r+0x7a>
 800b76a:	4621      	mov	r1, r4
 800b76c:	4628      	mov	r0, r5
 800b76e:	f000 f8b3 	bl	800b8d8 <__smakebuf_r>
 800b772:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b776:	f013 0201 	ands.w	r2, r3, #1
 800b77a:	d00a      	beq.n	800b792 <__swsetup_r+0x9a>
 800b77c:	2200      	movs	r2, #0
 800b77e:	60a2      	str	r2, [r4, #8]
 800b780:	6962      	ldr	r2, [r4, #20]
 800b782:	4252      	negs	r2, r2
 800b784:	61a2      	str	r2, [r4, #24]
 800b786:	6922      	ldr	r2, [r4, #16]
 800b788:	b942      	cbnz	r2, 800b79c <__swsetup_r+0xa4>
 800b78a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b78e:	d1c5      	bne.n	800b71c <__swsetup_r+0x24>
 800b790:	bd38      	pop	{r3, r4, r5, pc}
 800b792:	0799      	lsls	r1, r3, #30
 800b794:	bf58      	it	pl
 800b796:	6962      	ldrpl	r2, [r4, #20]
 800b798:	60a2      	str	r2, [r4, #8]
 800b79a:	e7f4      	b.n	800b786 <__swsetup_r+0x8e>
 800b79c:	2000      	movs	r0, #0
 800b79e:	e7f7      	b.n	800b790 <__swsetup_r+0x98>
 800b7a0:	2400010c 	.word	0x2400010c

0800b7a4 <_sbrk_r>:
 800b7a4:	b538      	push	{r3, r4, r5, lr}
 800b7a6:	4d06      	ldr	r5, [pc, #24]	@ (800b7c0 <_sbrk_r+0x1c>)
 800b7a8:	2300      	movs	r3, #0
 800b7aa:	4604      	mov	r4, r0
 800b7ac:	4608      	mov	r0, r1
 800b7ae:	602b      	str	r3, [r5, #0]
 800b7b0:	f7f6 faf8 	bl	8001da4 <_sbrk>
 800b7b4:	1c43      	adds	r3, r0, #1
 800b7b6:	d102      	bne.n	800b7be <_sbrk_r+0x1a>
 800b7b8:	682b      	ldr	r3, [r5, #0]
 800b7ba:	b103      	cbz	r3, 800b7be <_sbrk_r+0x1a>
 800b7bc:	6023      	str	r3, [r4, #0]
 800b7be:	bd38      	pop	{r3, r4, r5, pc}
 800b7c0:	240006e4 	.word	0x240006e4

0800b7c4 <__assert_func>:
 800b7c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b7c6:	4614      	mov	r4, r2
 800b7c8:	461a      	mov	r2, r3
 800b7ca:	4b09      	ldr	r3, [pc, #36]	@ (800b7f0 <__assert_func+0x2c>)
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	4605      	mov	r5, r0
 800b7d0:	68d8      	ldr	r0, [r3, #12]
 800b7d2:	b14c      	cbz	r4, 800b7e8 <__assert_func+0x24>
 800b7d4:	4b07      	ldr	r3, [pc, #28]	@ (800b7f4 <__assert_func+0x30>)
 800b7d6:	9100      	str	r1, [sp, #0]
 800b7d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b7dc:	4906      	ldr	r1, [pc, #24]	@ (800b7f8 <__assert_func+0x34>)
 800b7de:	462b      	mov	r3, r5
 800b7e0:	f000 f842 	bl	800b868 <fiprintf>
 800b7e4:	f000 f8d6 	bl	800b994 <abort>
 800b7e8:	4b04      	ldr	r3, [pc, #16]	@ (800b7fc <__assert_func+0x38>)
 800b7ea:	461c      	mov	r4, r3
 800b7ec:	e7f3      	b.n	800b7d6 <__assert_func+0x12>
 800b7ee:	bf00      	nop
 800b7f0:	2400010c 	.word	0x2400010c
 800b7f4:	0800bf61 	.word	0x0800bf61
 800b7f8:	0800bf6e 	.word	0x0800bf6e
 800b7fc:	0800bf9c 	.word	0x0800bf9c

0800b800 <_calloc_r>:
 800b800:	b570      	push	{r4, r5, r6, lr}
 800b802:	fba1 5402 	umull	r5, r4, r1, r2
 800b806:	b934      	cbnz	r4, 800b816 <_calloc_r+0x16>
 800b808:	4629      	mov	r1, r5
 800b80a:	f7ff f943 	bl	800aa94 <_malloc_r>
 800b80e:	4606      	mov	r6, r0
 800b810:	b928      	cbnz	r0, 800b81e <_calloc_r+0x1e>
 800b812:	4630      	mov	r0, r6
 800b814:	bd70      	pop	{r4, r5, r6, pc}
 800b816:	220c      	movs	r2, #12
 800b818:	6002      	str	r2, [r0, #0]
 800b81a:	2600      	movs	r6, #0
 800b81c:	e7f9      	b.n	800b812 <_calloc_r+0x12>
 800b81e:	462a      	mov	r2, r5
 800b820:	4621      	mov	r1, r4
 800b822:	f7fe fa4e 	bl	8009cc2 <memset>
 800b826:	e7f4      	b.n	800b812 <_calloc_r+0x12>

0800b828 <__ascii_mbtowc>:
 800b828:	b082      	sub	sp, #8
 800b82a:	b901      	cbnz	r1, 800b82e <__ascii_mbtowc+0x6>
 800b82c:	a901      	add	r1, sp, #4
 800b82e:	b142      	cbz	r2, 800b842 <__ascii_mbtowc+0x1a>
 800b830:	b14b      	cbz	r3, 800b846 <__ascii_mbtowc+0x1e>
 800b832:	7813      	ldrb	r3, [r2, #0]
 800b834:	600b      	str	r3, [r1, #0]
 800b836:	7812      	ldrb	r2, [r2, #0]
 800b838:	1e10      	subs	r0, r2, #0
 800b83a:	bf18      	it	ne
 800b83c:	2001      	movne	r0, #1
 800b83e:	b002      	add	sp, #8
 800b840:	4770      	bx	lr
 800b842:	4610      	mov	r0, r2
 800b844:	e7fb      	b.n	800b83e <__ascii_mbtowc+0x16>
 800b846:	f06f 0001 	mvn.w	r0, #1
 800b84a:	e7f8      	b.n	800b83e <__ascii_mbtowc+0x16>

0800b84c <__ascii_wctomb>:
 800b84c:	4603      	mov	r3, r0
 800b84e:	4608      	mov	r0, r1
 800b850:	b141      	cbz	r1, 800b864 <__ascii_wctomb+0x18>
 800b852:	2aff      	cmp	r2, #255	@ 0xff
 800b854:	d904      	bls.n	800b860 <__ascii_wctomb+0x14>
 800b856:	228a      	movs	r2, #138	@ 0x8a
 800b858:	601a      	str	r2, [r3, #0]
 800b85a:	f04f 30ff 	mov.w	r0, #4294967295
 800b85e:	4770      	bx	lr
 800b860:	700a      	strb	r2, [r1, #0]
 800b862:	2001      	movs	r0, #1
 800b864:	4770      	bx	lr
	...

0800b868 <fiprintf>:
 800b868:	b40e      	push	{r1, r2, r3}
 800b86a:	b503      	push	{r0, r1, lr}
 800b86c:	4601      	mov	r1, r0
 800b86e:	ab03      	add	r3, sp, #12
 800b870:	4805      	ldr	r0, [pc, #20]	@ (800b888 <fiprintf+0x20>)
 800b872:	f853 2b04 	ldr.w	r2, [r3], #4
 800b876:	6800      	ldr	r0, [r0, #0]
 800b878:	9301      	str	r3, [sp, #4]
 800b87a:	f7ff fd3b 	bl	800b2f4 <_vfiprintf_r>
 800b87e:	b002      	add	sp, #8
 800b880:	f85d eb04 	ldr.w	lr, [sp], #4
 800b884:	b003      	add	sp, #12
 800b886:	4770      	bx	lr
 800b888:	2400010c 	.word	0x2400010c

0800b88c <__swhatbuf_r>:
 800b88c:	b570      	push	{r4, r5, r6, lr}
 800b88e:	460c      	mov	r4, r1
 800b890:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b894:	2900      	cmp	r1, #0
 800b896:	b096      	sub	sp, #88	@ 0x58
 800b898:	4615      	mov	r5, r2
 800b89a:	461e      	mov	r6, r3
 800b89c:	da0d      	bge.n	800b8ba <__swhatbuf_r+0x2e>
 800b89e:	89a3      	ldrh	r3, [r4, #12]
 800b8a0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b8a4:	f04f 0100 	mov.w	r1, #0
 800b8a8:	bf14      	ite	ne
 800b8aa:	2340      	movne	r3, #64	@ 0x40
 800b8ac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b8b0:	2000      	movs	r0, #0
 800b8b2:	6031      	str	r1, [r6, #0]
 800b8b4:	602b      	str	r3, [r5, #0]
 800b8b6:	b016      	add	sp, #88	@ 0x58
 800b8b8:	bd70      	pop	{r4, r5, r6, pc}
 800b8ba:	466a      	mov	r2, sp
 800b8bc:	f000 f848 	bl	800b950 <_fstat_r>
 800b8c0:	2800      	cmp	r0, #0
 800b8c2:	dbec      	blt.n	800b89e <__swhatbuf_r+0x12>
 800b8c4:	9901      	ldr	r1, [sp, #4]
 800b8c6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b8ca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b8ce:	4259      	negs	r1, r3
 800b8d0:	4159      	adcs	r1, r3
 800b8d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b8d6:	e7eb      	b.n	800b8b0 <__swhatbuf_r+0x24>

0800b8d8 <__smakebuf_r>:
 800b8d8:	898b      	ldrh	r3, [r1, #12]
 800b8da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b8dc:	079d      	lsls	r5, r3, #30
 800b8de:	4606      	mov	r6, r0
 800b8e0:	460c      	mov	r4, r1
 800b8e2:	d507      	bpl.n	800b8f4 <__smakebuf_r+0x1c>
 800b8e4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b8e8:	6023      	str	r3, [r4, #0]
 800b8ea:	6123      	str	r3, [r4, #16]
 800b8ec:	2301      	movs	r3, #1
 800b8ee:	6163      	str	r3, [r4, #20]
 800b8f0:	b003      	add	sp, #12
 800b8f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8f4:	ab01      	add	r3, sp, #4
 800b8f6:	466a      	mov	r2, sp
 800b8f8:	f7ff ffc8 	bl	800b88c <__swhatbuf_r>
 800b8fc:	9f00      	ldr	r7, [sp, #0]
 800b8fe:	4605      	mov	r5, r0
 800b900:	4639      	mov	r1, r7
 800b902:	4630      	mov	r0, r6
 800b904:	f7ff f8c6 	bl	800aa94 <_malloc_r>
 800b908:	b948      	cbnz	r0, 800b91e <__smakebuf_r+0x46>
 800b90a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b90e:	059a      	lsls	r2, r3, #22
 800b910:	d4ee      	bmi.n	800b8f0 <__smakebuf_r+0x18>
 800b912:	f023 0303 	bic.w	r3, r3, #3
 800b916:	f043 0302 	orr.w	r3, r3, #2
 800b91a:	81a3      	strh	r3, [r4, #12]
 800b91c:	e7e2      	b.n	800b8e4 <__smakebuf_r+0xc>
 800b91e:	89a3      	ldrh	r3, [r4, #12]
 800b920:	6020      	str	r0, [r4, #0]
 800b922:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b926:	81a3      	strh	r3, [r4, #12]
 800b928:	9b01      	ldr	r3, [sp, #4]
 800b92a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b92e:	b15b      	cbz	r3, 800b948 <__smakebuf_r+0x70>
 800b930:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b934:	4630      	mov	r0, r6
 800b936:	f000 f81d 	bl	800b974 <_isatty_r>
 800b93a:	b128      	cbz	r0, 800b948 <__smakebuf_r+0x70>
 800b93c:	89a3      	ldrh	r3, [r4, #12]
 800b93e:	f023 0303 	bic.w	r3, r3, #3
 800b942:	f043 0301 	orr.w	r3, r3, #1
 800b946:	81a3      	strh	r3, [r4, #12]
 800b948:	89a3      	ldrh	r3, [r4, #12]
 800b94a:	431d      	orrs	r5, r3
 800b94c:	81a5      	strh	r5, [r4, #12]
 800b94e:	e7cf      	b.n	800b8f0 <__smakebuf_r+0x18>

0800b950 <_fstat_r>:
 800b950:	b538      	push	{r3, r4, r5, lr}
 800b952:	4d07      	ldr	r5, [pc, #28]	@ (800b970 <_fstat_r+0x20>)
 800b954:	2300      	movs	r3, #0
 800b956:	4604      	mov	r4, r0
 800b958:	4608      	mov	r0, r1
 800b95a:	4611      	mov	r1, r2
 800b95c:	602b      	str	r3, [r5, #0]
 800b95e:	f7f6 f9f9 	bl	8001d54 <_fstat>
 800b962:	1c43      	adds	r3, r0, #1
 800b964:	d102      	bne.n	800b96c <_fstat_r+0x1c>
 800b966:	682b      	ldr	r3, [r5, #0]
 800b968:	b103      	cbz	r3, 800b96c <_fstat_r+0x1c>
 800b96a:	6023      	str	r3, [r4, #0]
 800b96c:	bd38      	pop	{r3, r4, r5, pc}
 800b96e:	bf00      	nop
 800b970:	240006e4 	.word	0x240006e4

0800b974 <_isatty_r>:
 800b974:	b538      	push	{r3, r4, r5, lr}
 800b976:	4d06      	ldr	r5, [pc, #24]	@ (800b990 <_isatty_r+0x1c>)
 800b978:	2300      	movs	r3, #0
 800b97a:	4604      	mov	r4, r0
 800b97c:	4608      	mov	r0, r1
 800b97e:	602b      	str	r3, [r5, #0]
 800b980:	f7f6 f9f8 	bl	8001d74 <_isatty>
 800b984:	1c43      	adds	r3, r0, #1
 800b986:	d102      	bne.n	800b98e <_isatty_r+0x1a>
 800b988:	682b      	ldr	r3, [r5, #0]
 800b98a:	b103      	cbz	r3, 800b98e <_isatty_r+0x1a>
 800b98c:	6023      	str	r3, [r4, #0]
 800b98e:	bd38      	pop	{r3, r4, r5, pc}
 800b990:	240006e4 	.word	0x240006e4

0800b994 <abort>:
 800b994:	b508      	push	{r3, lr}
 800b996:	2006      	movs	r0, #6
 800b998:	f000 f82c 	bl	800b9f4 <raise>
 800b99c:	2001      	movs	r0, #1
 800b99e:	f7f6 f989 	bl	8001cb4 <_exit>

0800b9a2 <_raise_r>:
 800b9a2:	291f      	cmp	r1, #31
 800b9a4:	b538      	push	{r3, r4, r5, lr}
 800b9a6:	4605      	mov	r5, r0
 800b9a8:	460c      	mov	r4, r1
 800b9aa:	d904      	bls.n	800b9b6 <_raise_r+0x14>
 800b9ac:	2316      	movs	r3, #22
 800b9ae:	6003      	str	r3, [r0, #0]
 800b9b0:	f04f 30ff 	mov.w	r0, #4294967295
 800b9b4:	bd38      	pop	{r3, r4, r5, pc}
 800b9b6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b9b8:	b112      	cbz	r2, 800b9c0 <_raise_r+0x1e>
 800b9ba:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b9be:	b94b      	cbnz	r3, 800b9d4 <_raise_r+0x32>
 800b9c0:	4628      	mov	r0, r5
 800b9c2:	f000 f831 	bl	800ba28 <_getpid_r>
 800b9c6:	4622      	mov	r2, r4
 800b9c8:	4601      	mov	r1, r0
 800b9ca:	4628      	mov	r0, r5
 800b9cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b9d0:	f000 b818 	b.w	800ba04 <_kill_r>
 800b9d4:	2b01      	cmp	r3, #1
 800b9d6:	d00a      	beq.n	800b9ee <_raise_r+0x4c>
 800b9d8:	1c59      	adds	r1, r3, #1
 800b9da:	d103      	bne.n	800b9e4 <_raise_r+0x42>
 800b9dc:	2316      	movs	r3, #22
 800b9de:	6003      	str	r3, [r0, #0]
 800b9e0:	2001      	movs	r0, #1
 800b9e2:	e7e7      	b.n	800b9b4 <_raise_r+0x12>
 800b9e4:	2100      	movs	r1, #0
 800b9e6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b9ea:	4620      	mov	r0, r4
 800b9ec:	4798      	blx	r3
 800b9ee:	2000      	movs	r0, #0
 800b9f0:	e7e0      	b.n	800b9b4 <_raise_r+0x12>
	...

0800b9f4 <raise>:
 800b9f4:	4b02      	ldr	r3, [pc, #8]	@ (800ba00 <raise+0xc>)
 800b9f6:	4601      	mov	r1, r0
 800b9f8:	6818      	ldr	r0, [r3, #0]
 800b9fa:	f7ff bfd2 	b.w	800b9a2 <_raise_r>
 800b9fe:	bf00      	nop
 800ba00:	2400010c 	.word	0x2400010c

0800ba04 <_kill_r>:
 800ba04:	b538      	push	{r3, r4, r5, lr}
 800ba06:	4d07      	ldr	r5, [pc, #28]	@ (800ba24 <_kill_r+0x20>)
 800ba08:	2300      	movs	r3, #0
 800ba0a:	4604      	mov	r4, r0
 800ba0c:	4608      	mov	r0, r1
 800ba0e:	4611      	mov	r1, r2
 800ba10:	602b      	str	r3, [r5, #0]
 800ba12:	f7f6 f93f 	bl	8001c94 <_kill>
 800ba16:	1c43      	adds	r3, r0, #1
 800ba18:	d102      	bne.n	800ba20 <_kill_r+0x1c>
 800ba1a:	682b      	ldr	r3, [r5, #0]
 800ba1c:	b103      	cbz	r3, 800ba20 <_kill_r+0x1c>
 800ba1e:	6023      	str	r3, [r4, #0]
 800ba20:	bd38      	pop	{r3, r4, r5, pc}
 800ba22:	bf00      	nop
 800ba24:	240006e4 	.word	0x240006e4

0800ba28 <_getpid_r>:
 800ba28:	f7f6 b92c 	b.w	8001c84 <_getpid>

0800ba2c <lroundf>:
 800ba2c:	ee10 1a10 	vmov	r1, s0
 800ba30:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 800ba34:	2900      	cmp	r1, #0
 800ba36:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 800ba3a:	bfac      	ite	ge
 800ba3c:	2001      	movge	r0, #1
 800ba3e:	f04f 30ff 	movlt.w	r0, #4294967295
 800ba42:	2a1e      	cmp	r2, #30
 800ba44:	dc1a      	bgt.n	800ba7c <lroundf+0x50>
 800ba46:	2a00      	cmp	r2, #0
 800ba48:	da03      	bge.n	800ba52 <lroundf+0x26>
 800ba4a:	3201      	adds	r2, #1
 800ba4c:	bf18      	it	ne
 800ba4e:	2000      	movne	r0, #0
 800ba50:	4770      	bx	lr
 800ba52:	2a16      	cmp	r2, #22
 800ba54:	bfd8      	it	le
 800ba56:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 800ba5a:	f3c1 0116 	ubfx	r1, r1, #0, #23
 800ba5e:	bfd8      	it	le
 800ba60:	4113      	asrle	r3, r2
 800ba62:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800ba66:	bfcd      	iteet	gt
 800ba68:	3b96      	subgt	r3, #150	@ 0x96
 800ba6a:	185b      	addle	r3, r3, r1
 800ba6c:	f1c2 0217 	rsble	r2, r2, #23
 800ba70:	fa01 f303 	lslgt.w	r3, r1, r3
 800ba74:	bfd8      	it	le
 800ba76:	40d3      	lsrle	r3, r2
 800ba78:	4358      	muls	r0, r3
 800ba7a:	4770      	bx	lr
 800ba7c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800ba80:	ee17 0a90 	vmov	r0, s15
 800ba84:	4770      	bx	lr
	...

0800ba88 <_init>:
 800ba88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba8a:	bf00      	nop
 800ba8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba8e:	bc08      	pop	{r3}
 800ba90:	469e      	mov	lr, r3
 800ba92:	4770      	bx	lr

0800ba94 <_fini>:
 800ba94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba96:	bf00      	nop
 800ba98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba9a:	bc08      	pop	{r3}
 800ba9c:	469e      	mov	lr, r3
 800ba9e:	4770      	bx	lr
