<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - lab2_proc/../vc/TestMem_2ports4B.v</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">lab2_proc/../vc</a> - TestMem_2ports4B.v<span style="font-size: 80%;"> (source / <a href="TestMem_2ports4B.v.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">80</td>
            <td class="headerCovTableEntry">144</td>
            <td class="headerCovTableEntryLo">55.6 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2023-10-16 20:31:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : //========================================================================</a>
<a name="2"><span class="lineNum">       2 </span>            : // Verilog Components: Test Memory</a>
<a name="3"><span class="lineNum">       3 </span>            : //========================================================================</a>
<a name="4"><span class="lineNum">       4 </span>            : // This is dual-ported test memory that handles a limited subset of</a>
<a name="5"><span class="lineNum">       5 </span>            : // memory request messages and returns memory response messages.</a>
<a name="6"><span class="lineNum">       6 </span>            : </a>
<a name="7"><span class="lineNum">       7 </span>            : `ifndef VC_TEST_MEM_2PORTS4B_V</a>
<a name="8"><span class="lineNum">       8 </span>            : `define VC_TEST_MEM_2PORTS4B_V</a>
<a name="9"><span class="lineNum">       9 </span>            : </a>
<a name="10"><span class="lineNum">      10 </span>            : `include &quot;vc/mem-msgs.v&quot;</a>
<a name="11"><span class="lineNum">      11 </span>            : `include &quot;vc/queues.v&quot;</a>
<a name="12"><span class="lineNum">      12 </span>            : `include &quot;vc/assert.v&quot;</a>
<a name="13"><span class="lineNum">      13 </span>            : `include &quot;vc/trace.v&quot;</a>
<a name="14"><span class="lineNum">      14 </span>            : module vc_MemReqMsgUnpack#(</a>
<a name="15"><span class="lineNum">      15 </span>            :   parameter p_opaque_nbits ,</a>
<a name="16"><span class="lineNum">      16 </span>            :   parameter p_addr_nbits,</a>
<a name="17"><span class="lineNum">      17 </span>            :   parameter p_data_nbits,</a>
<a name="18"><span class="lineNum">      18 </span>            :   parameter c_req_nbits  = $bits(mem_req_4B_t),</a>
<a name="19"><span class="lineNum">      19 </span>            :   parameter c_req_type_nbits    = 3,</a>
<a name="20"><span class="lineNum">      20 </span>            :   parameter c_req_opaque_nbits  = p_opaque_nbits,</a>
<a name="21"><span class="lineNum">      21 </span>            :   parameter c_req_addr_nbits    = p_addr_nbits,</a>
<a name="22"><span class="lineNum">      22 </span>            :   parameter c_req_len_nbits     = 2,</a>
<a name="23"><span class="lineNum">      23 </span>            :   parameter c_req_data_nbits    = p_data_nbits</a>
<a name="24"><span class="lineNum">      24 </span>            :   ) </a>
<a name="25"><span class="lineNum">      25 </span>            :   (</a>
<a name="26"><span class="lineNum">      26 </span><span class="lineCov">        629 :     input logic [c_req_nbits-1:0] msg,</span></a>
<a name="27"><span class="lineNum">      27 </span><span class="lineNoCov">          0 :     output logic [c_req_type_nbits-1:0] type_ ,</span></a>
<a name="28"><span class="lineNum">      28 </span><span class="lineNoCov">          0 :     output logic [c_req_opaque_nbits-1:0] opaque ,</span></a>
<a name="29"><span class="lineNum">      29 </span><span class="lineCov">          6 :     output logic [c_req_addr_nbits-1:0] addr ,</span></a>
<a name="30"><span class="lineNum">      30 </span><span class="lineNoCov">          0 :     output logic [c_req_len_nbits-1:0] len ,</span></a>
<a name="31"><span class="lineNum">      31 </span><span class="lineCov">         51 :     output logic [c_req_data_nbits-1:0] data </span></a>
<a name="32"><span class="lineNum">      32 </span>            :   );</a>
<a name="33"><span class="lineNum">      33 </span>            :   typedef struct packed {</a>
<a name="34"><span class="lineNum">      34 </span>            :     logic [c_req_type_nbits-1:0] type_;</a>
<a name="35"><span class="lineNum">      35 </span>            :     logic [c_req_opaque_nbits-1:0] opaque;</a>
<a name="36"><span class="lineNum">      36 </span>            :     logic [c_req_addr_nbits-1:0] addr;</a>
<a name="37"><span class="lineNum">      37 </span>            :     logic [c_req_len_nbits-1:0] len; </a>
<a name="38"><span class="lineNum">      38 </span>            :     logic [c_req_data_nbits-1:0] data ;</a>
<a name="39"><span class="lineNum">      39 </span>            :   } mem_req; </a>
<a name="40"><span class="lineNum">      40 </span><span class="lineNoCov">          0 :  mem_req req;</span></a>
<a name="41"><span class="lineNum">      41 </span>            :  assign req=msg ;</a>
<a name="42"><span class="lineNum">      42 </span>            :  assign type_=req.type_;</a>
<a name="43"><span class="lineNum">      43 </span>            :  assign opaque=req.opaque;</a>
<a name="44"><span class="lineNum">      44 </span>            :  assign addr=req.addr;</a>
<a name="45"><span class="lineNum">      45 </span>            :  assign len=req.len;</a>
<a name="46"><span class="lineNum">      46 </span>            :  assign data=req.data;</a>
<a name="47"><span class="lineNum">      47 </span>            :  </a>
<a name="48"><span class="lineNum">      48 </span>            : </a>
<a name="49"><span class="lineNum">      49 </span>            : endmodule</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            : module vc_MemRespMsgPack#(</a>
<a name="52"><span class="lineNum">      52 </span>            :   parameter p_opaque_nbits ,</a>
<a name="53"><span class="lineNum">      53 </span>            :   parameter p_addr_nbits,</a>
<a name="54"><span class="lineNum">      54 </span>            :   parameter p_data_nbits,</a>
<a name="55"><span class="lineNum">      55 </span>            :   parameter c_resp_nbits  = $bits(mem_resp_4B_t),</a>
<a name="56"><span class="lineNum">      56 </span>            :   parameter c_resp_type_nbits    = 3,</a>
<a name="57"><span class="lineNum">      57 </span>            :   parameter c_resp_opaque_nbits  = p_opaque_nbits,</a>
<a name="58"><span class="lineNum">      58 </span>            :   parameter c_resp_addr_nbits    = p_addr_nbits,</a>
<a name="59"><span class="lineNum">      59 </span>            :   parameter c_resp_len_nbits     = 2,</a>
<a name="60"><span class="lineNum">      60 </span>            :   parameter c_resp_data_nbits    = p_data_nbits</a>
<a name="61"><span class="lineNum">      61 </span>            :   ) </a>
<a name="62"><span class="lineNum">      62 </span>            :   (</a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">       3239 :     output logic [c_resp_nbits-1:0] msg,</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 :     input logic [c_resp_type_nbits-1:0] type_ ,</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :     input logic [c_resp_opaque_nbits-1:0] opaque ,</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :     input logic [c_resp_len_nbits-1:0] len ,</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineCov">        799 :     input logic [c_resp_data_nbits-1:0] data ,</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineNoCov">          0 :     input logic [1:0] test</span></a>
<a name="69"><span class="lineNum">      69 </span>            :   );</a>
<a name="70"><span class="lineNum">      70 </span>            :     typedef struct packed {</a>
<a name="71"><span class="lineNum">      71 </span>            :     logic [c_resp_type_nbits-1:0] type_;</a>
<a name="72"><span class="lineNum">      72 </span>            :     logic [c_resp_opaque_nbits-1:0] opaque;</a>
<a name="73"><span class="lineNum">      73 </span>            :     logic [1:0] test;</a>
<a name="74"><span class="lineNum">      74 </span>            :     logic [c_resp_len_nbits-1:0] len; </a>
<a name="75"><span class="lineNum">      75 </span>            :     logic [c_resp_data_nbits-1:0] data ;</a>
<a name="76"><span class="lineNum">      76 </span>            :   } mem_resp;</a>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 :   mem_resp resp; </span></a>
<a name="78"><span class="lineNum">      78 </span>            :  assign msg=resp;</a>
<a name="79"><span class="lineNum">      79 </span>            :  assign resp.type_=type_;</a>
<a name="80"><span class="lineNum">      80 </span>            :  assign resp.opaque=opaque;</a>
<a name="81"><span class="lineNum">      81 </span>            :  assign resp.len=len;</a>
<a name="82"><span class="lineNum">      82 </span>            :  assign resp.data=data;</a>
<a name="83"><span class="lineNum">      83 </span>            : endmodule</a>
<a name="84"><span class="lineNum">      84 </span>            : </a>
<a name="85"><span class="lineNum">      85 </span>            : //------------------------------------------------------------------------</a>
<a name="86"><span class="lineNum">      86 </span>            : // Test memory with two req/resp ports</a>
<a name="87"><span class="lineNum">      87 </span>            : //------------------------------------------------------------------------</a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span>            : module vc_TestMem_2ports4B</a>
<a name="90"><span class="lineNum">      90 </span>            : #(</a>
<a name="91"><span class="lineNum">      91 </span>            :   parameter p_mem_nbytes   = 1024, // size of physical memory in bytes</a>
<a name="92"><span class="lineNum">      92 </span>            :   parameter p_opaque_nbits = 8,    // mem message opaque field num bits</a>
<a name="93"><span class="lineNum">      93 </span>            :   parameter p_addr_nbits   = 32,   // mem message address num bits</a>
<a name="94"><span class="lineNum">      94 </span>            :   parameter p_data_nbits   = 32,   // mem message data num bits</a>
<a name="95"><span class="lineNum">      95 </span>            : </a>
<a name="96"><span class="lineNum">      96 </span>            :   // Shorter names for message type, not to be set from outside the module</a>
<a name="97"><span class="lineNum">      97 </span>            :   parameter o = p_opaque_nbits,</a>
<a name="98"><span class="lineNum">      98 </span>            :   parameter a = p_addr_nbits,</a>
<a name="99"><span class="lineNum">      99 </span>            :   parameter d = p_data_nbits,</a>
<a name="100"><span class="lineNum">     100 </span>            : </a>
<a name="101"><span class="lineNum">     101 </span>            :   // Local constants not meant to be set from outside the module</a>
<a name="102"><span class="lineNum">     102 </span>            :   parameter c_req_nbits  = $bits(mem_req_4B_t),</a>
<a name="103"><span class="lineNum">     103 </span>            :   parameter c_resp_nbits = $bits(mem_resp_4B_t)</a>
<a name="104"><span class="lineNum">     104 </span>            : )(</a>
<a name="105"><span class="lineNum">     105 </span><span class="lineCov">     118291 :   input  logic                    clk,</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineCov">        359 :   input  logic                    reset,</span></a>
<a name="107"><span class="lineNum">     107 </span>            : </a>
<a name="108"><span class="lineNum">     108 </span>            :   // clears the content of memory</a>
<a name="109"><span class="lineNum">     109 </span><span class="lineCov">        359 :   input  logic                    mem_clear,</span></a>
<a name="110"><span class="lineNum">     110 </span>            : </a>
<a name="111"><span class="lineNum">     111 </span>            :   // Memory request port 0 interface</a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span><span class="lineCov">       9026 :   input  logic                    memreq0_val,</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 :   output logic                    memreq0_rdy,</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :   input  logic [c_req_nbits-1:0]  memreq0_msg,</span></a>
<a name="116"><span class="lineNum">     116 </span>            : </a>
<a name="117"><span class="lineNum">     117 </span>            :   // Memory request port 1 interface</a>
<a name="118"><span class="lineNum">     118 </span>            : </a>
<a name="119"><span class="lineNum">     119 </span><span class="lineCov">       2586 :   input  logic                    memreq1_val,</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 :   output logic                    memreq1_rdy,</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineCov">        674 :   input  logic [c_req_nbits-1:0]  memreq1_msg,</span></a>
<a name="122"><span class="lineNum">     122 </span>            : </a>
<a name="123"><span class="lineNum">     123 </span>            :   // Memory response port 0 interface</a>
<a name="124"><span class="lineNum">     124 </span>            : </a>
<a name="125"><span class="lineNum">     125 </span><span class="lineCov">       6250 :   output logic                    memresp0_val,</span></a>
<a name="126"><span class="lineNum">     126 </span><span class="lineCov">       8766 :   input  logic                    memresp0_rdy,</span></a>
<a name="127"><span class="lineNum">     127 </span><span class="lineCov">       2462 :   output logic [c_resp_nbits-1:0] memresp0_msg,</span></a>
<a name="128"><span class="lineNum">     128 </span>            : </a>
<a name="129"><span class="lineNum">     129 </span>            :   // Memory response port 1 interface</a>
<a name="130"><span class="lineNum">     130 </span>            : </a>
<a name="131"><span class="lineNum">     131 </span><span class="lineCov">       2586 :   output logic                    memresp1_val,</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineCov">       2586 :   input  logic                    memresp1_rdy,</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">        767 :   output logic [c_resp_nbits-1:0] memresp1_msg</span></a>
<a name="134"><span class="lineNum">     134 </span>            : );</a>
<a name="135"><span class="lineNum">     135 </span>            : </a>
<a name="136"><span class="lineNum">     136 </span>            :   //----------------------------------------------------------------------</a>
<a name="137"><span class="lineNum">     137 </span>            :   // Local parameters</a>
<a name="138"><span class="lineNum">     138 </span>            :   //----------------------------------------------------------------------</a>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<a name="140"><span class="lineNum">     140 </span>            :   // Size of a physical address for the memory in bits</a>
<a name="141"><span class="lineNum">     141 </span>            : </a>
<a name="142"><span class="lineNum">     142 </span>            :   localparam c_physical_addr_nbits = $clog2(p_mem_nbytes);</a>
<a name="143"><span class="lineNum">     143 </span>            : </a>
<a name="144"><span class="lineNum">     144 </span>            :   // Size of data entry in bytes</a>
<a name="145"><span class="lineNum">     145 </span>            : </a>
<a name="146"><span class="lineNum">     146 </span>            :   localparam c_data_byte_nbits = (p_data_nbits/8);</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            :   // Number of data entries in memory</a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span>            :   localparam c_num_blocks = p_mem_nbytes/c_data_byte_nbits;</a>
<a name="151"><span class="lineNum">     151 </span>            : </a>
<a name="152"><span class="lineNum">     152 </span>            :   // Size of block address in bits</a>
<a name="153"><span class="lineNum">     153 </span>            : </a>
<a name="154"><span class="lineNum">     154 </span>            :   localparam c_physical_block_addr_nbits = $clog2(c_num_blocks);</a>
<a name="155"><span class="lineNum">     155 </span>            : </a>
<a name="156"><span class="lineNum">     156 </span>            :   // Size of block offset in bits</a>
<a name="157"><span class="lineNum">     157 </span>            : </a>
<a name="158"><span class="lineNum">     158 </span>            :   localparam c_block_offset_nbits = $clog2(c_data_byte_nbits);</a>
<a name="159"><span class="lineNum">     159 </span>            : </a>
<a name="160"><span class="lineNum">     160 </span>            :   // Shorthand for the message types</a>
<a name="161"><span class="lineNum">     161 </span>            : </a>
<a name="162"><span class="lineNum">     162 </span>            :   localparam c_read       = `VC_MEM_REQ_MSG_TYPE_READ;</a>
<a name="163"><span class="lineNum">     163 </span>            :   localparam c_write      = `VC_MEM_REQ_MSG_TYPE_WRITE;</a>
<a name="164"><span class="lineNum">     164 </span>            :   localparam c_write_init = `VC_MEM_REQ_MSG_TYPE_WRITE_INIT;</a>
<a name="165"><span class="lineNum">     165 </span>            :   localparam c_amo_add    = `VC_MEM_REQ_MSG_TYPE_AMO_ADD;</a>
<a name="166"><span class="lineNum">     166 </span>            :   localparam c_amo_and    = `VC_MEM_REQ_MSG_TYPE_AMO_AND;</a>
<a name="167"><span class="lineNum">     167 </span>            :   localparam c_amo_or     = `VC_MEM_REQ_MSG_TYPE_AMO_OR;</a>
<a name="168"><span class="lineNum">     168 </span>            : </a>
<a name="169"><span class="lineNum">     169 </span>            :   // Shorthand for the message field sizes</a>
<a name="170"><span class="lineNum">     170 </span>            : </a>
<a name="171"><span class="lineNum">     171 </span>            :   localparam c_req_type_nbits    = 3;</a>
<a name="172"><span class="lineNum">     172 </span>            :   localparam c_req_opaque_nbits  = o;</a>
<a name="173"><span class="lineNum">     173 </span>            :   localparam c_req_addr_nbits    = a;</a>
<a name="174"><span class="lineNum">     174 </span>            :   localparam c_req_len_nbits     = 2;</a>
<a name="175"><span class="lineNum">     175 </span>            :   localparam c_req_data_nbits    = d;</a>
<a name="176"><span class="lineNum">     176 </span>            : </a>
<a name="177"><span class="lineNum">     177 </span>            :   localparam c_resp_type_nbits   = 3;</a>
<a name="178"><span class="lineNum">     178 </span>            :   localparam c_resp_opaque_nbits = o;</a>
<a name="179"><span class="lineNum">     179 </span>            :   localparam c_resp_len_nbits    = 2;</a>
<a name="180"><span class="lineNum">     180 </span>            :   localparam c_resp_data_nbits   = d;</a>
<a name="181"><span class="lineNum">     181 </span>            : </a>
<a name="182"><span class="lineNum">     182 </span>            :   //----------------------------------------------------------------------</a>
<a name="183"><span class="lineNum">     183 </span>            :   // Memory request buffers</a>
<a name="184"><span class="lineNum">     184 </span>            :   //----------------------------------------------------------------------</a>
<a name="185"><span class="lineNum">     185 </span>            :   // We use pipe queues here since in general we want our larger modules</a>
<a name="186"><span class="lineNum">     186 </span>            :   // to use registered inputs, but we want to reduce the overhead of</a>
<a name="187"><span class="lineNum">     187 </span>            :   // having two elements which would be required for full throughput with</a>
<a name="188"><span class="lineNum">     188 </span>            :   // normal queues. By using a pipe queues at the inputs and a bypass</a>
<a name="189"><span class="lineNum">     189 </span>            :   // queue at the output we cut and combinational paths through the test</a>
<a name="190"><span class="lineNum">     190 </span>            :   // memory (helping to avoid combinational loops) and also preserve our</a>
<a name="191"><span class="lineNum">     191 </span>            :   // registered input policy.</a>
<a name="192"><span class="lineNum">     192 </span>            : </a>
<a name="193"><span class="lineNum">     193 </span><span class="lineCov">       9004 :   logic                   memreq0_val_M;</span></a>
<a name="194"><span class="lineNum">     194 </span><span class="lineCov">       2754 :   logic                   memreq0_rdy_M;</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 :   logic [c_req_nbits-1:0] memreq0_msg_M;</span></a>
<a name="196"><span class="lineNum">     196 </span>            : </a>
<a name="197"><span class="lineNum">     197 </span>            :   vc_Queue</a>
<a name="198"><span class="lineNum">     198 </span>            :   #(</a>
<a name="199"><span class="lineNum">     199 </span>            :     .p_type      (`VC_QUEUE_PIPE),</a>
<a name="200"><span class="lineNum">     200 </span>            :     .p_msg_nbits (c_req_nbits),</a>
<a name="201"><span class="lineNum">     201 </span>            :     .p_num_msgs  (1)</a>
<a name="202"><span class="lineNum">     202 </span>            :   )</a>
<a name="203"><span class="lineNum">     203 </span>            :   memreq0_queue</a>
<a name="204"><span class="lineNum">     204 </span>            :   (</a>
<a name="205"><span class="lineNum">     205 </span>            :     .clk     (clk),</a>
<a name="206"><span class="lineNum">     206 </span>            :     .reset   (reset),</a>
<a name="207"><span class="lineNum">     207 </span>            :     .enq_val (memreq0_val),</a>
<a name="208"><span class="lineNum">     208 </span>            :     .enq_rdy (memreq0_rdy),</a>
<a name="209"><span class="lineNum">     209 </span>            :     .enq_msg (memreq0_msg),</a>
<a name="210"><span class="lineNum">     210 </span>            :     .deq_val (memreq0_val_M),</a>
<a name="211"><span class="lineNum">     211 </span>            :     .deq_rdy (memreq0_rdy_M),</a>
<a name="212"><span class="lineNum">     212 </span>            :     .deq_msg (memreq0_msg_M),</a>
<a name="213"><span class="lineNum">     213 </span>            :     .num_free_entries()</a>
<a name="214"><span class="lineNum">     214 </span>            :   );</a>
<a name="215"><span class="lineNum">     215 </span>            : </a>
<a name="216"><span class="lineNum">     216 </span><span class="lineCov">       2586 :   logic                   memreq1_val_M;</span></a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :   logic                   memreq1_rdy_M;</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineCov">        629 :   logic [c_req_nbits-1:0] memreq1_msg_M;</span></a>
<a name="219"><span class="lineNum">     219 </span>            : </a>
<a name="220"><span class="lineNum">     220 </span>            :   vc_Queue</a>
<a name="221"><span class="lineNum">     221 </span>            :   #(</a>
<a name="222"><span class="lineNum">     222 </span>            :     .p_type      (`VC_QUEUE_PIPE),</a>
<a name="223"><span class="lineNum">     223 </span>            :     .p_msg_nbits (c_req_nbits),</a>
<a name="224"><span class="lineNum">     224 </span>            :     .p_num_msgs  (1)</a>
<a name="225"><span class="lineNum">     225 </span>            :   )</a>
<a name="226"><span class="lineNum">     226 </span>            :   memreq1_queue</a>
<a name="227"><span class="lineNum">     227 </span>            :   (</a>
<a name="228"><span class="lineNum">     228 </span>            :     .clk     (clk),</a>
<a name="229"><span class="lineNum">     229 </span>            :     .reset   (reset),</a>
<a name="230"><span class="lineNum">     230 </span>            :     .enq_val (memreq1_val),</a>
<a name="231"><span class="lineNum">     231 </span>            :     .enq_rdy (memreq1_rdy),</a>
<a name="232"><span class="lineNum">     232 </span>            :     .enq_msg (memreq1_msg),</a>
<a name="233"><span class="lineNum">     233 </span>            :     .deq_val (memreq1_val_M),</a>
<a name="234"><span class="lineNum">     234 </span>            :     .deq_rdy (memreq1_rdy_M),</a>
<a name="235"><span class="lineNum">     235 </span>            :     .deq_msg (memreq1_msg_M),</a>
<a name="236"><span class="lineNum">     236 </span>            :     .num_free_entries()</a>
<a name="237"><span class="lineNum">     237 </span>            :   );</a>
<a name="238"><span class="lineNum">     238 </span>            : </a>
<a name="239"><span class="lineNum">     239 </span>            :   //----------------------------------------------------------------------</a>
<a name="240"><span class="lineNum">     240 </span>            :   // Unpack the request messages</a>
<a name="241"><span class="lineNum">     241 </span>            :   //----------------------------------------------------------------------</a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :   logic [c_req_type_nbits-1:0]   memreq0_msg_type_M;</span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :   logic [c_req_opaque_nbits-1:0] memreq0_msg_opaque_M;</span></a>
<a name="245"><span class="lineNum">     245 </span><span class="lineCov">        359 :   logic [c_req_addr_nbits-1:0]   memreq0_msg_addr_M;</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :   logic [c_req_len_nbits-1:0]    memreq0_msg_len_M;</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 :   logic [c_req_data_nbits-1:0]   memreq0_msg_data_M;</span></a>
<a name="248"><span class="lineNum">     248 </span>            : </a>
<a name="249"><span class="lineNum">     249 </span>            :   vc_MemReqMsgUnpack#(o,a,d) memreq0_msg_unpack</a>
<a name="250"><span class="lineNum">     250 </span>            :   (</a>
<a name="251"><span class="lineNum">     251 </span>            :     .msg    (memreq0_msg_M),</a>
<a name="252"><span class="lineNum">     252 </span>            :     .type_  (memreq0_msg_type_M),</a>
<a name="253"><span class="lineNum">     253 </span>            :     .opaque (memreq0_msg_opaque_M),</a>
<a name="254"><span class="lineNum">     254 </span>            :     .addr   (memreq0_msg_addr_M),</a>
<a name="255"><span class="lineNum">     255 </span>            :     .len    (memreq0_msg_len_M),</a>
<a name="256"><span class="lineNum">     256 </span>            :     .data   (memreq0_msg_data_M)</a>
<a name="257"><span class="lineNum">     257 </span>            :   );</a>
<a name="258"><span class="lineNum">     258 </span>            : </a>
<a name="259"><span class="lineNum">     259 </span><span class="lineNoCov">          0 :   logic [c_req_type_nbits-1:0]   memreq1_msg_type_M;</span></a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :   logic [c_req_opaque_nbits-1:0] memreq1_msg_opaque_M;</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 :   logic [c_req_addr_nbits-1:0]   memreq1_msg_addr_M;</span></a>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 :   logic [c_req_len_nbits-1:0]    memreq1_msg_len_M;</span></a>
<a name="263"><span class="lineNum">     263 </span><span class="lineCov">         51 :   logic [c_req_data_nbits-1:0]   memreq1_msg_data_M;</span></a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span>            :   vc_MemReqMsgUnpack#(o,a,d) memreq1_msg_unpack</a>
<a name="266"><span class="lineNum">     266 </span>            :   (</a>
<a name="267"><span class="lineNum">     267 </span>            :     .msg    (memreq1_msg_M),</a>
<a name="268"><span class="lineNum">     268 </span>            :     .type_  (memreq1_msg_type_M),</a>
<a name="269"><span class="lineNum">     269 </span>            :     .opaque (memreq1_msg_opaque_M),</a>
<a name="270"><span class="lineNum">     270 </span>            :     .addr   (memreq1_msg_addr_M),</a>
<a name="271"><span class="lineNum">     271 </span>            :     .len    (memreq1_msg_len_M),</a>
<a name="272"><span class="lineNum">     272 </span>            :     .data   (memreq1_msg_data_M)</a>
<a name="273"><span class="lineNum">     273 </span>            :   );</a>
<a name="274"><span class="lineNum">     274 </span>            :   logic [p_data_nbits-1:0] m[c_num_blocks-1:0];</a>
<a name="275"><span class="lineNum">     275 </span>            :   logic [p_data_nbits-1:0] m_next[c_num_blocks-1:0];</a>
<a name="276"><span class="lineNum">     276 </span>            :   logic [p_data_nbits-1:0] m_load[c_num_blocks-1:0];</a>
<a name="277"><span class="lineNum">     277 </span>            : </a>
<a name="278"><span class="lineNum">     278 </span><span class="lineCov">          6 :   logic  [31:0] data_data;</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :   logic  [31:0] data_address;</span></a>
<a name="280"><span class="lineNum">     280 </span>            : </a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :   logic [c_req_addr_nbits-1:0] addr_M;</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :   logic [c_physical_block_addr_nbits-1:0] physical_block_addr;</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :   logic [c_physical_addr_nbits-1:0] physical_byte_addr;</span></a>
<a name="284"><span class="lineNum">     284 </span><span class="lineNoCov">          0 :   logic [c_block_offset_nbits-1:0] block_offset;</span></a>
<a name="285"><span class="lineNum">     285 </span>            : </a>
<a name="286"><span class="lineNum">     286 </span>            :   integer wr_i;</a>
<a name="287"><span class="lineNum">     287 </span><span class="lineCov">        359 :   task load (integer file_load);</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineCov">        359 :   begin</span></a>
<a name="289"><span class="lineNum">     289 </span>            :     //integer file_load = $fopen(filein, &quot;r&quot;); </a>
<a name="290"><span class="lineNum">     290 </span>            :     //  if (file_load == 0) begin</a>
<a name="291"><span class="lineNum">     291 </span>            :     //   $display(&quot;Fail to open file %s&quot;,filein);</a>
<a name="292"><span class="lineNum">     292 </span>            :     //   $finish;</a>
<a name="293"><span class="lineNum">     293 </span>            :     //  end</a>
<a name="294"><span class="lineNum">     294 </span><span class="lineCov">        359 :     $display(&quot;c_physical_addr_nbits is %d&quot;,c_physical_addr_nbits);</span></a>
<a name="295"><span class="lineNum">     295 </span><span class="lineCov">       3639 :     while (!$feof(file_load))begin</span></a>
<a name="296"><span class="lineNum">     296 </span><span class="lineCov">       3639 :       $fscanf(file_load, &quot;%x:%x\n&quot;, data_address,data_data); </span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineCov">       3639 :       data_data= {{data_data[07:00]},</span></a>
<a name="298"><span class="lineNum">     298 </span><span class="lineCov">       3639 :                        {data_data[15:08]},</span></a>
<a name="299"><span class="lineNum">     299 </span><span class="lineCov">       3639 :                        {data_data[23:16]},</span></a>
<a name="300"><span class="lineNum">     300 </span><span class="lineCov">       3639 :                        {data_data[31:24]}};</span></a>
<a name="301"><span class="lineNum">     301 </span>            :       //$display(&quot;%x:%x&quot;,data_address,data_data);</a>
<a name="302"><span class="lineNum">     302 </span>            :       /* verilator lint_off WIDTHTRUNC */</a>
<a name="303"><span class="lineNum">     303 </span>            :       //physical_byte_addr=data_address[c_physical_addr_nbits-1:0];</a>
<a name="304"><span class="lineNum">     304 </span><span class="lineCov">       3639 :       physical_block_addr= data_address/c_data_byte_nbits;</span></a>
<a name="305"><span class="lineNum">     305 </span><span class="lineCov">       3639 :       block_offset= data_address[c_block_offset_nbits-1:0];</span></a>
<a name="306"><span class="lineNum">     306 </span>            :       /* verilator lint_on WIDTHTRUNC */</a>
<a name="307"><span class="lineNum">     307 </span>            :       //$display(&quot;location:%x&quot;,physical_block_addr);</a>
<a name="308"><span class="lineNum">     308 </span><span class="lineCov">       3639 :       for (wr_i = 0; wr_i&lt;4;wr_i++) begin</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineCov">      14556 :         m_load[physical_block_addr][ (block_offset*8) + (wr_i*8) +: 8 ] = data_data[ (wr_i*8) +: 8 ];</span></a>
<a name="310"><span class="lineNum">     310 </span>            :       end</a>
<a name="311"><span class="lineNum">     311 </span>            :     end</a>
<a name="312"><span class="lineNum">     312 </span>            :     // for(wr_i=0; wr_i&lt;c_num_blocks;wr_i++)begin</a>
<a name="313"><span class="lineNum">     313 </span>            :     //     $display(&quot;%x:%x&quot;,wr_i,m_load[wr_i]);</a>
<a name="314"><span class="lineNum">     314 </span>            :     // end</a>
<a name="315"><span class="lineNum">     315 </span>            :   end</a>
<a name="316"><span class="lineNum">     316 </span>            :   endtask</a>
<a name="317"><span class="lineNum">     317 </span><span class="lineCov">        357 :   task dump (integer file_out);</span></a>
<a name="318"><span class="lineNum">     318 </span><span class="lineCov">        357 :   begin</span></a>
<a name="319"><span class="lineNum">     319 </span>            :     string ihex;</a>
<a name="320"><span class="lineNum">     320 </span>            :     //integer file_load = $fopen(filein, &quot;r&quot;); </a>
<a name="321"><span class="lineNum">     321 </span>            :     //  if (file_load == 0) begin</a>
<a name="322"><span class="lineNum">     322 </span>            :     //   $display(&quot;Fail to open file %s&quot;,filein);</a>
<a name="323"><span class="lineNum">     323 </span>            :     //   $finish;</a>
<a name="324"><span class="lineNum">     324 </span>            :     //  end</a>
<a name="325"><span class="lineNum">     325 </span>            :     // $display(&quot;c_physical_addr_nbits is %d&quot;,c_physical_addr_nbits);</a>
<a name="326"><span class="lineNum">     326 </span>            :     // while (!$feof(file_load))begin</a>
<a name="327"><span class="lineNum">     327 </span>            :     //   $fscanf(file_load, &quot;%x:%x\n&quot;, data_address,data_data); </a>
<a name="328"><span class="lineNum">     328 </span>            :     //   data_data= {{data_data[07:00]},</a>
<a name="329"><span class="lineNum">     329 </span>            :     //                    {data_data[15:08]},</a>
<a name="330"><span class="lineNum">     330 </span>            :     //                    {data_data[23:16]},</a>
<a name="331"><span class="lineNum">     331 </span>            :     //                    {data_data[31:24]}};</a>
<a name="332"><span class="lineNum">     332 </span>            :     //   //$display(&quot;%x:%x&quot;,data_address,data_data);</a>
<a name="333"><span class="lineNum">     333 </span>            :     //   /* verilator lint_off WIDTHTRUNC */</a>
<a name="334"><span class="lineNum">     334 </span>            :     //   //physical_byte_addr=data_address[c_physical_addr_nbits-1:0];</a>
<a name="335"><span class="lineNum">     335 </span>            :     //   physical_block_addr= data_address/c_data_byte_nbits;</a>
<a name="336"><span class="lineNum">     336 </span>            :     //   block_offset= data_address[c_block_offset_nbits-1:0];</a>
<a name="337"><span class="lineNum">     337 </span>            :     //   /* verilator lint_on WIDTHTRUNC */</a>
<a name="338"><span class="lineNum">     338 </span>            :     //   //$display(&quot;location:%x&quot;,physical_block_addr);</a>
<a name="339"><span class="lineNum">     339 </span>            :     //   for (wr_i = 0; wr_i&lt;4;wr_i++) begin</a>
<a name="340"><span class="lineNum">     340 </span>            :     //     m_load[physical_block_addr][ (block_offset*8) + (wr_i*8) +: 8 ] = data_data[ (wr_i*8) +: 8 ];</a>
<a name="341"><span class="lineNum">     341 </span>            :     //   end</a>
<a name="342"><span class="lineNum">     342 </span>            :     // end</a>
<a name="343"><span class="lineNum">     343 </span><span class="lineCov">        357 :     for(wr_i=0; wr_i&lt;c_num_blocks;wr_i++)begin</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineCov">       4231 :         if(m[wr_i]!=0) begin</span></a>
<a name="345"><span class="lineNum">     345 </span><span class="lineCov">       4231 :           data_data=m[wr_i];</span></a>
<a name="346"><span class="lineNum">     346 </span><span class="lineCov">       4231 :           data_data= {{data_data[07:00]},</span></a>
<a name="347"><span class="lineNum">     347 </span><span class="lineCov">       4231 :                        {data_data[15:08]},</span></a>
<a name="348"><span class="lineNum">     348 </span><span class="lineCov">       4231 :                        {data_data[23:16]},</span></a>
<a name="349"><span class="lineNum">     349 </span><span class="lineCov">       4231 :                        {data_data[31:24]}};</span></a>
<a name="350"><span class="lineNum">     350 </span><span class="lineCov">       4231 :         ihex = $sformatf(&quot;%x:%x&quot;,{{wr_i,2'b0}[31:0]},data_data);</span></a>
<a name="351"><span class="lineNum">     351 </span><span class="lineCov">       4231 :         $display(&quot;%s&quot;,ihex.toupper());</span></a>
<a name="352"><span class="lineNum">     352 </span><span class="lineCov">       4231 :         $fdisplay(file_out,&quot;%s&quot;,ihex.toupper());</span></a>
<a name="353"><span class="lineNum">     353 </span>            :         end</a>
<a name="354"><span class="lineNum">     354 </span>            :     end</a>
<a name="355"><span class="lineNum">     355 </span>            :   end</a>
<a name="356"><span class="lineNum">     356 </span>            :   endtask</a>
<a name="357"><span class="lineNum">     357 </span>            :   //----------------------------------------------------------------------</a>
<a name="358"><span class="lineNum">     358 </span>            :   // Actual memory array</a>
<a name="359"><span class="lineNum">     359 </span>            :   //----------------------------------------------------------------------</a>
<a name="360"><span class="lineNum">     360 </span>            : </a>
<a name="361"><span class="lineNum">     361 </span>            : </a>
<a name="362"><span class="lineNum">     362 </span>            :   //----------------------------------------------------------------------</a>
<a name="363"><span class="lineNum">     363 </span>            :   // Handle request and create response</a>
<a name="364"><span class="lineNum">     364 </span>            :   //----------------------------------------------------------------------</a>
<a name="365"><span class="lineNum">     365 </span>            : </a>
<a name="366"><span class="lineNum">     366 </span>            :   // Handle case where length is zero which actually represents a full</a>
<a name="367"><span class="lineNum">     367 </span>            :   // width access.</a>
<a name="368"><span class="lineNum">     368 </span>            : /* verilator lint_off WIDTHTRUNC */</a>
<a name="369"><span class="lineNum">     369 </span>            : /* verilator lint_off WIDTHEXPAND */</a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :   logic [c_req_len_nbits:0] memreq0_msg_len_modified_M;</span></a>
<a name="371"><span class="lineNum">     371 </span>            :   assign memreq0_msg_len_modified_M</a>
<a name="372"><span class="lineNum">     372 </span>            :     = ( memreq0_msg_len_M == 0 ) ? (c_req_data_nbits/8)</a>
<a name="373"><span class="lineNum">     373 </span>            :     :                              memreq0_msg_len_M;</a>
<a name="374"><span class="lineNum">     374 </span>            : </a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :   logic [c_req_len_nbits:0] memreq1_msg_len_modified_M;</span></a>
<a name="376"><span class="lineNum">     376 </span>            :   assign memreq1_msg_len_modified_M</a>
<a name="377"><span class="lineNum">     377 </span>            :     = ( memreq1_msg_len_M == 0 ) ? (c_req_data_nbits/8)</a>
<a name="378"><span class="lineNum">     378 </span>            :     :                              memreq1_msg_len_M;</a>
<a name="379"><span class="lineNum">     379 </span>            : /* verilator lint_on WIDTHTRUNC */</a>
<a name="380"><span class="lineNum">     380 </span>            : /* verilator lint_on WIDTHEXPAND */</a>
<a name="381"><span class="lineNum">     381 </span>            : </a>
<a name="382"><span class="lineNum">     382 </span>            :   // Caculate the physical byte address for the request. Notice that we</a>
<a name="383"><span class="lineNum">     383 </span>            :   // truncate the higher order bits that are beyond the size of the</a>
<a name="384"><span class="lineNum">     384 </span>            :   // physical memory.</a>
<a name="385"><span class="lineNum">     385 </span>            : </a>
<a name="386"><span class="lineNum">     386 </span><span class="lineCov">        359 :   logic [c_physical_addr_nbits-1:0] physical_byte_addr0_M;</span></a>
<a name="387"><span class="lineNum">     387 </span>            :   assign physical_byte_addr0_M = memreq0_msg_addr_M[c_physical_addr_nbits-1:0];</a>
<a name="388"><span class="lineNum">     388 </span>            : </a>
<a name="389"><span class="lineNum">     389 </span><span class="lineNoCov">          0 :   logic [c_physical_addr_nbits-1:0] physical_byte_addr1_M;</span></a>
<a name="390"><span class="lineNum">     390 </span>            :   assign physical_byte_addr1_M = memreq1_msg_addr_M[c_physical_addr_nbits-1:0];</a>
<a name="391"><span class="lineNum">     391 </span>            : </a>
<a name="392"><span class="lineNum">     392 </span>            :   // Calculate the block address and block offset</a>
<a name="393"><span class="lineNum">     393 </span>            :   /* verilator lint_off WIDTHTRUNC */</a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :   logic [c_physical_block_addr_nbits-1:0] physical_block_addr0_M;</span></a>
<a name="395"><span class="lineNum">     395 </span>            :   assign physical_block_addr0_M = physical_byte_addr0_M/c_data_byte_nbits;</a>
<a name="396"><span class="lineNum">     396 </span>            : </a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 :   logic [c_block_offset_nbits-1:0] block_offset0_M;</span></a>
<a name="398"><span class="lineNum">     398 </span>            :   assign block_offset0_M = physical_byte_addr0_M[c_block_offset_nbits-1:0];</a>
<a name="399"><span class="lineNum">     399 </span>            : </a>
<a name="400"><span class="lineNum">     400 </span><span class="lineCov">        744 :   logic [c_physical_block_addr_nbits-1:0] physical_block_addr1_M;</span></a>
<a name="401"><span class="lineNum">     401 </span>            :   assign physical_block_addr1_M = physical_byte_addr1_M/c_data_byte_nbits;</a>
<a name="402"><span class="lineNum">     402 </span>            : </a>
<a name="403"><span class="lineNum">     403 </span><span class="lineCov">         45 :   logic [c_block_offset_nbits-1:0] block_offset1_M;</span></a>
<a name="404"><span class="lineNum">     404 </span>            :   assign block_offset1_M = physical_byte_addr1_M[c_block_offset_nbits-1:0];</a>
<a name="405"><span class="lineNum">     405 </span>            :   /* verilator lint_on WIDTHTRUNC */</a>
<a name="406"><span class="lineNum">     406 </span>            :   // Read the data</a>
<a name="407"><span class="lineNum">     407 </span>            : </a>
<a name="408"><span class="lineNum">     408 </span><span class="lineCov">          6 :   logic [p_data_nbits-1:0] read_block0_M;</span></a>
<a name="409"><span class="lineNum">     409 </span>            :   assign read_block0_M = m[physical_block_addr0_M];</a>
<a name="410"><span class="lineNum">     410 </span>            : </a>
<a name="411"><span class="lineNum">     411 </span><span class="lineCov">          6 :   logic [c_resp_data_nbits-1:0] read_data0_M;</span></a>
<a name="412"><span class="lineNum">     412 </span>            :   assign read_data0_M = read_block0_M &gt;&gt; (block_offset0_M*8);</a>
<a name="413"><span class="lineNum">     413 </span>            : </a>
<a name="414"><span class="lineNum">     414 </span><span class="lineCov">         51 :   logic [p_data_nbits-1:0] read_block1_M;</span></a>
<a name="415"><span class="lineNum">     415 </span>            :   assign read_block1_M = m[physical_block_addr1_M];</a>
<a name="416"><span class="lineNum">     416 </span>            : </a>
<a name="417"><span class="lineNum">     417 </span><span class="lineCov">         51 :   logic [c_resp_data_nbits-1:0] read_data1_M;</span></a>
<a name="418"><span class="lineNum">     418 </span>            :   assign read_data1_M = read_block1_M &gt;&gt; (block_offset1_M*8);</a>
<a name="419"><span class="lineNum">     419 </span>            : </a>
<a name="420"><span class="lineNum">     420 </span>            :   // Write the data if required. This is a sequential always block so</a>
<a name="421"><span class="lineNum">     421 </span>            :   // that the write happens on the next edge.</a>
<a name="422"><span class="lineNum">     422 </span>            : </a>
<a name="423"><span class="lineNum">     423 </span><span class="lineNoCov">          0 :   logic write_en0_M;</span></a>
<a name="424"><span class="lineNum">     424 </span>            :   assign write_en0_M = memreq0_val_M &amp;&amp;</a>
<a name="425"><span class="lineNum">     425 </span>            :       ( memreq0_msg_type_M == c_write || memreq0_msg_type_M == c_write_init );</a>
<a name="426"><span class="lineNum">     426 </span>            : </a>
<a name="427"><span class="lineNum">     427 </span><span class="lineCov">       1074 :   logic write_en1_M;</span></a>
<a name="428"><span class="lineNum">     428 </span>            :   assign write_en1_M = memreq1_val_M &amp;&amp;</a>
<a name="429"><span class="lineNum">     429 </span>            :       ( memreq1_msg_type_M == c_write || memreq1_msg_type_M == c_write_init );</a>
<a name="430"><span class="lineNum">     430 </span>            : </a>
<a name="431"><span class="lineNum">     431 </span>            :   // Note: amos need to happen once, so we only enable the amo transaction</a>
<a name="432"><span class="lineNum">     432 </span>            :   // when both val and rdy is high</a>
<a name="433"><span class="lineNum">     433 </span>            : </a>
<a name="434"><span class="lineNum">     434 </span><span class="lineNoCov">          0 :   logic amo_en0_M;</span></a>
<a name="435"><span class="lineNum">     435 </span>            :   assign amo_en0_M = memreq0_val_M &amp;&amp; memreq0_rdy_M &amp;&amp;</a>
<a name="436"><span class="lineNum">     436 </span>            :                                   ( memreq0_msg_type_M == c_amo_and</a>
<a name="437"><span class="lineNum">     437 </span>            :                                  || memreq0_msg_type_M == c_amo_add</a>
<a name="438"><span class="lineNum">     438 </span>            :                                  || memreq0_msg_type_M == c_amo_or  );</a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 :   logic amo_en1_M;</span></a>
<a name="440"><span class="lineNum">     440 </span>            :   assign amo_en1_M = memreq1_val_M &amp;&amp; memreq1_rdy_M &amp;&amp;</a>
<a name="441"><span class="lineNum">     441 </span>            :                                   ( memreq1_msg_type_M == c_amo_and</a>
<a name="442"><span class="lineNum">     442 </span>            :                                  || memreq1_msg_type_M == c_amo_add</a>
<a name="443"><span class="lineNum">     443 </span>            :                                  || memreq1_msg_type_M == c_amo_or  );</a>
<a name="444"><span class="lineNum">     444 </span>            :   integer wr0_i;</a>
<a name="445"><span class="lineNum">     445 </span>            :   integer wr1_i;</a>
<a name="446"><span class="lineNum">     446 </span>            : </a>
<a name="447"><span class="lineNum">     447 </span>            :   // We use this variable to keep track of whether or not we have already</a>
<a name="448"><span class="lineNum">     448 </span>            :   // cleared the memory. Otherwise if the clear signal is high for</a>
<a name="449"><span class="lineNum">     449 </span>            :   // multiple cycles we will do the expensive reset multiple times. We</a>
<a name="450"><span class="lineNum">     450 </span>            :   // initialize this to one since by default when the simulation starts</a>
<a name="451"><span class="lineNum">     451 </span>            :   // the memory is already reset to 0's.</a>
<a name="452"><span class="lineNum">     452 </span>            : </a>
<a name="453"><span class="lineNum">     453 </span><span class="lineCov">        359 :   logic memory_cleared = 0;</span></a>
<a name="454"><span class="lineNum">     454 </span><span class="lineNoCov">          0 :   always_comb begin</span></a>
<a name="455"><span class="lineNum">     455 </span><span class="lineNoCov">          0 :     m_next=m;</span></a>
<a name="456"><span class="lineNum">     456 </span><span class="lineCov">       1436 :     if ( mem_clear ) begin</span></a>
<a name="457"><span class="lineNum">     457 </span><span class="lineCov">       5385 :       if ( !memory_cleared ) begin</span></a>
<a name="458"><span class="lineNum">     458 </span>            :         </a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 :         for ( wr0_i = 0; wr0_i &lt; c_num_blocks; wr0_i = wr0_i + 1 ) begin</span></a>
<a name="460"><span class="lineNum">     460 </span><span class="lineNoCov">          0 :           m_next[wr0_i] = {p_data_nbits{1'b0}};</span></a>
<a name="461"><span class="lineNum">     461 </span>            :         end</a>
<a name="462"><span class="lineNum">     462 </span>            :       end</a>
<a name="463"><span class="lineNum">     463 </span>            :     end</a>
<a name="464"><span class="lineNum">     464 </span><span class="lineNoCov">          0 :     else if (reset)begin</span></a>
<a name="465"><span class="lineNum">     465 </span>            :       //$display(&quot;Reset mem&quot;);</a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :       m_next=m_load;</span></a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 :     end else if ( !reset ) begin</span></a>
<a name="468"><span class="lineNum">     468 </span>            :       //$display(&quot;Mem tick %d, %d&quot;,write_en0_M,write_en1_M);</a>
<a name="469"><span class="lineNum">     469 </span><span class="lineCov">      54658 :       if ( write_en0_M ) begin</span></a>
<a name="470"><span class="lineNum">     470 </span>            :         //$display(&quot;Writing en0, %d&quot;,physical_block_addr0_M);</a>
<a name="471"><span class="lineNum">     471 </span><span class="lineNoCov">          0 :         for ( wr0_i = 0; wr0_i &lt; memreq0_msg_len_modified_M; wr0_i = wr0_i + 1 ) begin</span></a>
<a name="472"><span class="lineNum">     472 </span><span class="lineNoCov">          0 :           m_next[physical_block_addr0_M][ (block_offset0_M*8) + (wr0_i*8) +: 8 ] = memreq0_msg_data_M[ (wr0_i*8) +: 8 ];</span></a>
<a name="473"><span class="lineNum">     473 </span>            :         end</a>
<a name="474"><span class="lineNum">     474 </span>            :       end</a>
<a name="475"><span class="lineNum">     475 </span>            : </a>
<a name="476"><span class="lineNum">     476 </span><span class="lineCov">        687 :       if ( write_en1_M ) begin</span></a>
<a name="477"><span class="lineNum">     477 </span>            :         //$display(&quot;Writing en1, %d&quot;,physical_block_addr0_M);</a>
<a name="478"><span class="lineNum">     478 </span>            : </a>
<a name="479"><span class="lineNum">     479 </span><span class="lineCov">        687 :         for ( wr1_i = 0; wr1_i &lt; memreq1_msg_len_modified_M; wr1_i = wr1_i + 1 ) begin</span></a>
<a name="480"><span class="lineNum">     480 </span><span class="lineCov">       2748 :           m_next[physical_block_addr1_M][ (block_offset1_M*8) + (wr1_i*8) +: 8 ] = memreq1_msg_data_M[ (wr1_i*8) +: 8 ];</span></a>
<a name="481"><span class="lineNum">     481 </span>            :         end</a>
<a name="482"><span class="lineNum">     482 </span>            :       end</a>
<a name="483"><span class="lineNum">     483 </span>            : </a>
<a name="484"><span class="lineNum">     484 </span><span class="lineCov">      54658 :       if ( amo_en0_M ) begin</span></a>
<a name="485"><span class="lineNum">     485 </span><span class="lineNoCov">          0 :         case ( memreq0_msg_type_M )</span></a>
<a name="486"><span class="lineNum">     486 </span><span class="lineNoCov">          0 :           c_amo_add: m_next[physical_block_addr0_M] = memreq0_msg_data_M + read_data0_M;</span></a>
<a name="487"><span class="lineNum">     487 </span><span class="lineNoCov">          0 :           c_amo_and: m_next[physical_block_addr0_M] = memreq0_msg_data_M &amp; read_data0_M;</span></a>
<a name="488"><span class="lineNum">     488 </span><span class="lineNoCov">          0 :           c_amo_or : m_next[physical_block_addr0_M] = memreq0_msg_data_M | read_data0_M;</span></a>
<a name="489"><span class="lineNum">     489 </span><span class="lineNoCov">          0 :           default: begin end</span></a>
<a name="490"><span class="lineNum">     490 </span>            :         endcase</a>
<a name="491"><span class="lineNum">     491 </span>            :       end</a>
<a name="492"><span class="lineNum">     492 </span>            : </a>
<a name="493"><span class="lineNum">     493 </span><span class="lineCov">      54658 :       if ( amo_en1_M ) begin</span></a>
<a name="494"><span class="lineNum">     494 </span><span class="lineNoCov">          0 :         case ( memreq1_msg_type_M )</span></a>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 :           c_amo_add: m_next[physical_block_addr1_M] = memreq1_msg_data_M + read_data1_M;</span></a>
<a name="496"><span class="lineNum">     496 </span><span class="lineNoCov">          0 :           c_amo_and: m_next[physical_block_addr1_M] = memreq1_msg_data_M &amp; read_data1_M;</span></a>
<a name="497"><span class="lineNum">     497 </span><span class="lineNoCov">          0 :           c_amo_or : m_next[physical_block_addr1_M] = memreq1_msg_data_M | read_data1_M;</span></a>
<a name="498"><span class="lineNum">     498 </span><span class="lineNoCov">          0 :           default: begin end</span></a>
<a name="499"><span class="lineNum">     499 </span>            :         endcase</a>
<a name="500"><span class="lineNum">     500 </span>            :       end</a>
<a name="501"><span class="lineNum">     501 </span>            :     end</a>
<a name="502"><span class="lineNum">     502 </span>            : </a>
<a name="503"><span class="lineNum">     503 </span>            :   end</a>
<a name="504"><span class="lineNum">     504 </span><span class="lineCov">      58966 :   always_ff @( posedge clk ) begin</span></a>
<a name="505"><span class="lineNum">     505 </span>            : </a>
<a name="506"><span class="lineNum">     506 </span>            :     // We clear all of the test memory to 0's on mem_clear. As mentioned</a>
<a name="507"><span class="lineNum">     507 </span>            :     // above, this only happens if we clear a test memory more than once.</a>
<a name="508"><span class="lineNum">     508 </span>            :     // This is useful when we are reusing a memory for many tests to</a>
<a name="509"><span class="lineNum">     509 </span>            :     // avoid writes from one test &quot;leaking&quot; into a later test -- this</a>
<a name="510"><span class="lineNum">     510 </span>            :     // might possible cause a test to pass when it should not because the</a>
<a name="511"><span class="lineNum">     511 </span>            :     // test is using data from an older test.</a>
<a name="512"><span class="lineNum">     512 </span>            : </a>
<a name="513"><span class="lineNum">     513 </span><span class="lineCov">       4667 :     if ( mem_clear ) begin</span></a>
<a name="514"><span class="lineNum">     514 </span><span class="lineCov">       4667 :       if ( !memory_cleared ) begin</span></a>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 :         memory_cleared &lt;= 1;</span></a>
<a name="516"><span class="lineNum">     516 </span><span class="lineNoCov">          0 :         m &lt;=m_load;</span></a>
<a name="517"><span class="lineNum">     517 </span>            :       end</a>
<a name="518"><span class="lineNum">     518 </span><span class="lineCov">       4667 :       m &lt;=m_load;</span></a>
<a name="519"><span class="lineNum">     519 </span>            :     end</a>
<a name="520"><span class="lineNum">     520 </span>            : </a>
<a name="521"><span class="lineNum">     521 </span><span class="lineNoCov">          0 :     else if ( !reset ) begin</span></a>
<a name="522"><span class="lineNum">     522 </span><span class="lineCov">      54299 :       memory_cleared &lt;= 0;</span></a>
<a name="523"><span class="lineNum">     523 </span>            : </a>
<a name="524"><span class="lineNum">     524 </span><span class="lineCov">      54299 :       if ( write_en0_M ) begin</span></a>
<a name="525"><span class="lineNum">     525 </span><span class="lineNoCov">          0 :         m &lt;=m_next;</span></a>
<a name="526"><span class="lineNum">     526 </span>            :       end</a>
<a name="527"><span class="lineNum">     527 </span>            : </a>
<a name="528"><span class="lineNum">     528 </span><span class="lineCov">        687 :       if ( write_en1_M ) begin</span></a>
<a name="529"><span class="lineNum">     529 </span><span class="lineCov">        687 :         m &lt;=m_next;</span></a>
<a name="530"><span class="lineNum">     530 </span>            :       end</a>
<a name="531"><span class="lineNum">     531 </span>            : </a>
<a name="532"><span class="lineNum">     532 </span><span class="lineCov">      54299 :       if ( amo_en0_M ) begin</span></a>
<a name="533"><span class="lineNum">     533 </span><span class="lineNoCov">          0 :         m &lt;=m_next;</span></a>
<a name="534"><span class="lineNum">     534 </span>            :       end</a>
<a name="535"><span class="lineNum">     535 </span>            : </a>
<a name="536"><span class="lineNum">     536 </span><span class="lineCov">      54299 :       if ( amo_en1_M ) begin</span></a>
<a name="537"><span class="lineNum">     537 </span><span class="lineNoCov">          0 :         m &lt;=m_next;</span></a>
<a name="538"><span class="lineNum">     538 </span>            :       end</a>
<a name="539"><span class="lineNum">     539 </span>            :     end</a>
<a name="540"><span class="lineNum">     540 </span>            : </a>
<a name="541"><span class="lineNum">     541 </span>            :   end</a>
<a name="542"><span class="lineNum">     542 </span>            : </a>
<a name="543"><span class="lineNum">     543 </span>            :   //----------------------------------------------------------------------</a>
<a name="544"><span class="lineNum">     544 </span>            :   // Pack the response message</a>
<a name="545"><span class="lineNum">     545 </span>            :   //----------------------------------------------------------------------</a>
<a name="546"><span class="lineNum">     546 </span>            : </a>
<a name="547"><span class="lineNum">     547 </span><span class="lineCov">       2462 :   logic [c_resp_nbits-1:0] memresp0_msg_M;</span></a>
<a name="548"><span class="lineNum">     548 </span>            : </a>
<a name="549"><span class="lineNum">     549 </span>            :   vc_MemRespMsgPack#(o,a,d) memresp0_msg_pack</a>
<a name="550"><span class="lineNum">     550 </span>            :   (</a>
<a name="551"><span class="lineNum">     551 </span>            :     .type_  (memreq0_msg_type_M),</a>
<a name="552"><span class="lineNum">     552 </span>            :     .opaque (memreq0_msg_opaque_M),</a>
<a name="553"><span class="lineNum">     553 </span>            :     .test   (2'b0),</a>
<a name="554"><span class="lineNum">     554 </span>            :     .len    (memreq0_msg_len_M),</a>
<a name="555"><span class="lineNum">     555 </span>            :     .data   (read_data0_M),</a>
<a name="556"><span class="lineNum">     556 </span>            :     .msg    (memresp0_msg_M)</a>
<a name="557"><span class="lineNum">     557 </span>            :   );</a>
<a name="558"><span class="lineNum">     558 </span>            : </a>
<a name="559"><span class="lineNum">     559 </span><span class="lineCov">        767 :   logic [c_resp_nbits-1:0] memresp1_msg_M;</span></a>
<a name="560"><span class="lineNum">     560 </span>            : </a>
<a name="561"><span class="lineNum">     561 </span>            :   vc_MemRespMsgPack#(o,a,d) memresp1_msg_pack</a>
<a name="562"><span class="lineNum">     562 </span>            :   (</a>
<a name="563"><span class="lineNum">     563 </span>            :     .type_  (memreq1_msg_type_M),</a>
<a name="564"><span class="lineNum">     564 </span>            :     .opaque (memreq1_msg_opaque_M),</a>
<a name="565"><span class="lineNum">     565 </span>            :     .test   (2'b0),</a>
<a name="566"><span class="lineNum">     566 </span>            :     .len    (memreq1_msg_len_M),</a>
<a name="567"><span class="lineNum">     567 </span>            :     .data   (read_data1_M),</a>
<a name="568"><span class="lineNum">     568 </span>            :     .msg    (memresp1_msg_M)</a>
<a name="569"><span class="lineNum">     569 </span>            :   );</a>
<a name="570"><span class="lineNum">     570 </span>            : </a>
<a name="571"><span class="lineNum">     571 </span>            :   //----------------------------------------------------------------------</a>
<a name="572"><span class="lineNum">     572 </span>            :   // Memory response buffers</a>
<a name="573"><span class="lineNum">     573 </span>            :   //----------------------------------------------------------------------</a>
<a name="574"><span class="lineNum">     574 </span>            :   // We use bypass queues here since in general we want our larger</a>
<a name="575"><span class="lineNum">     575 </span>            :   // modules to use registered inputs. By using a pipe queues at the</a>
<a name="576"><span class="lineNum">     576 </span>            :   // inputs and a bypass queue at the output we cut and combinational</a>
<a name="577"><span class="lineNum">     577 </span>            :   // paths through the test memory (helping to avoid combinational loops)</a>
<a name="578"><span class="lineNum">     578 </span>            :   // and also preserve our registered input policy.</a>
<a name="579"><span class="lineNum">     579 </span>            : </a>
<a name="580"><span class="lineNum">     580 </span>            :   vc_Queue</a>
<a name="581"><span class="lineNum">     581 </span>            :   #(</a>
<a name="582"><span class="lineNum">     582 </span>            :     .p_type      (`VC_QUEUE_BYPASS),</a>
<a name="583"><span class="lineNum">     583 </span>            :     .p_msg_nbits (c_resp_nbits),</a>
<a name="584"><span class="lineNum">     584 </span>            :     .p_num_msgs  (1)</a>
<a name="585"><span class="lineNum">     585 </span>            :   )</a>
<a name="586"><span class="lineNum">     586 </span>            :   memresp0_queue</a>
<a name="587"><span class="lineNum">     587 </span>            :   (</a>
<a name="588"><span class="lineNum">     588 </span>            :     .clk     (clk),</a>
<a name="589"><span class="lineNum">     589 </span>            :     .reset   (reset),</a>
<a name="590"><span class="lineNum">     590 </span>            :     .enq_val (memreq0_val_M),</a>
<a name="591"><span class="lineNum">     591 </span>            :     .enq_rdy (memreq0_rdy_M),</a>
<a name="592"><span class="lineNum">     592 </span>            :     .enq_msg (memresp0_msg_M),</a>
<a name="593"><span class="lineNum">     593 </span>            :     .deq_val (memresp0_val),</a>
<a name="594"><span class="lineNum">     594 </span>            :     .deq_rdy (memresp0_rdy),</a>
<a name="595"><span class="lineNum">     595 </span>            :     .deq_msg (memresp0_msg),</a>
<a name="596"><span class="lineNum">     596 </span>            :     .num_free_entries()</a>
<a name="597"><span class="lineNum">     597 </span>            :   );</a>
<a name="598"><span class="lineNum">     598 </span>            : </a>
<a name="599"><span class="lineNum">     599 </span>            :   vc_Queue</a>
<a name="600"><span class="lineNum">     600 </span>            :   #(</a>
<a name="601"><span class="lineNum">     601 </span>            :     .p_type      (`VC_QUEUE_BYPASS),</a>
<a name="602"><span class="lineNum">     602 </span>            :     .p_msg_nbits (c_resp_nbits),</a>
<a name="603"><span class="lineNum">     603 </span>            :     .p_num_msgs  (1)</a>
<a name="604"><span class="lineNum">     604 </span>            :   )</a>
<a name="605"><span class="lineNum">     605 </span>            :   memresp1_queue</a>
<a name="606"><span class="lineNum">     606 </span>            :   (</a>
<a name="607"><span class="lineNum">     607 </span>            :     .clk     (clk),</a>
<a name="608"><span class="lineNum">     608 </span>            :     .reset   (reset),</a>
<a name="609"><span class="lineNum">     609 </span>            :     .enq_val (memreq1_val_M),</a>
<a name="610"><span class="lineNum">     610 </span>            :     .enq_rdy (memreq1_rdy_M),</a>
<a name="611"><span class="lineNum">     611 </span>            :     .enq_msg (memresp1_msg_M),</a>
<a name="612"><span class="lineNum">     612 </span>            :     .deq_val (memresp1_val),</a>
<a name="613"><span class="lineNum">     613 </span>            :     .deq_rdy (memresp1_rdy),</a>
<a name="614"><span class="lineNum">     614 </span>            :     .deq_msg (memresp1_msg),</a>
<a name="615"><span class="lineNum">     615 </span>            :     .num_free_entries()</a>
<a name="616"><span class="lineNum">     616 </span>            :   );</a>
<a name="617"><span class="lineNum">     617 </span>            : </a>
<a name="618"><span class="lineNum">     618 </span>            :   //----------------------------------------------------------------------</a>
<a name="619"><span class="lineNum">     619 </span>            :   // General assertions</a>
<a name="620"><span class="lineNum">     620 </span>            :   //----------------------------------------------------------------------</a>
<a name="621"><span class="lineNum">     621 </span>            : </a>
<a name="622"><span class="lineNum">     622 </span>            :   // val/rdy signals should never be x's</a>
<a name="623"><span class="lineNum">     623 </span>            : </a>
<a name="624"><span class="lineNum">     624 </span><span class="lineCov">      58966 :   always_ff @( posedge clk ) begin</span></a>
<a name="625"><span class="lineNum">     625 </span><span class="lineCov">       4667 :     if ( !reset ) begin</span></a>
<a name="626"><span class="lineNum">     626 </span><span class="lineNoCov">          0 :       `VC_ASSERT_NOT_X( memreq0_val  );</span></a>
<a name="627"><span class="lineNum">     627 </span><span class="lineNoCov">          0 :       `VC_ASSERT_NOT_X( memresp0_rdy );</span></a>
<a name="628"><span class="lineNum">     628 </span><span class="lineNoCov">          0 :       `VC_ASSERT_NOT_X( memreq1_val  );</span></a>
<a name="629"><span class="lineNum">     629 </span><span class="lineNoCov">          0 :       `VC_ASSERT_NOT_X( memresp1_rdy );</span></a>
<a name="630"><span class="lineNum">     630 </span>            :     end</a>
<a name="631"><span class="lineNum">     631 </span>            :   end</a>
<a name="632"><span class="lineNum">     632 </span>            : </a>
<a name="633"><span class="lineNum">     633 </span>            :   //----------------------------------------------------------------------</a>
<a name="634"><span class="lineNum">     634 </span>            :   // Line tracing</a>
<a name="635"><span class="lineNum">     635 </span>            :   //----------------------------------------------------------------------</a>
<a name="636"><span class="lineNum">     636 </span>            : </a>
<a name="637"><span class="lineNum">     637 </span>            :   vc_MemReqMsg4BTrace memreq0_trace</a>
<a name="638"><span class="lineNum">     638 </span>            :   (</a>
<a name="639"><span class="lineNum">     639 </span>            :     .clk   (clk),</a>
<a name="640"><span class="lineNum">     640 </span>            :     .reset (reset),</a>
<a name="641"><span class="lineNum">     641 </span>            :     .val   (memreq0_val),</a>
<a name="642"><span class="lineNum">     642 </span>            :     .rdy   (memreq0_rdy),</a>
<a name="643"><span class="lineNum">     643 </span>            :     .msg   (memreq0_msg)</a>
<a name="644"><span class="lineNum">     644 </span>            :   );</a>
<a name="645"><span class="lineNum">     645 </span>            : </a>
<a name="646"><span class="lineNum">     646 </span>            :   vc_MemReqMsg4BTrace memreq1_trace</a>
<a name="647"><span class="lineNum">     647 </span>            :   (</a>
<a name="648"><span class="lineNum">     648 </span>            :     .clk   (clk),</a>
<a name="649"><span class="lineNum">     649 </span>            :     .reset (reset),</a>
<a name="650"><span class="lineNum">     650 </span>            :     .val   (memreq1_val),</a>
<a name="651"><span class="lineNum">     651 </span>            :     .rdy   (memreq1_rdy),</a>
<a name="652"><span class="lineNum">     652 </span>            :     .msg   (memreq1_msg)</a>
<a name="653"><span class="lineNum">     653 </span>            :   );</a>
<a name="654"><span class="lineNum">     654 </span>            : </a>
<a name="655"><span class="lineNum">     655 </span>            :   vc_MemRespMsg4BTrace memresp0_trace</a>
<a name="656"><span class="lineNum">     656 </span>            :   (</a>
<a name="657"><span class="lineNum">     657 </span>            :     .clk   (clk),</a>
<a name="658"><span class="lineNum">     658 </span>            :     .reset (reset),</a>
<a name="659"><span class="lineNum">     659 </span>            :     .val   (memresp0_val),</a>
<a name="660"><span class="lineNum">     660 </span>            :     .rdy   (memresp0_rdy),</a>
<a name="661"><span class="lineNum">     661 </span>            :     .msg   (memresp0_msg)</a>
<a name="662"><span class="lineNum">     662 </span>            :   );</a>
<a name="663"><span class="lineNum">     663 </span>            : </a>
<a name="664"><span class="lineNum">     664 </span>            :   vc_MemRespMsg4BTrace memresp1_trace</a>
<a name="665"><span class="lineNum">     665 </span>            :   (</a>
<a name="666"><span class="lineNum">     666 </span>            :     .clk   (clk),</a>
<a name="667"><span class="lineNum">     667 </span>            :     .reset (reset),</a>
<a name="668"><span class="lineNum">     668 </span>            :     .val   (memresp1_val),</a>
<a name="669"><span class="lineNum">     669 </span>            :     .rdy   (memresp1_rdy),</a>
<a name="670"><span class="lineNum">     670 </span>            :     .msg   (memresp1_msg)</a>
<a name="671"><span class="lineNum">     671 </span>            :   );</a>
<a name="672"><span class="lineNum">     672 </span>            : </a>
<a name="673"><span class="lineNum">     673 </span>            :   `VC_TRACE_BEGIN</a>
<a name="674"><span class="lineNum">     674 </span>            :   begin</a>
<a name="675"><span class="lineNum">     675 </span>            : </a>
<a name="676"><span class="lineNum">     676 </span>            :     memreq0_trace.line_trace( trace_str );</a>
<a name="677"><span class="lineNum">     677 </span>            :     vc_trace.append_str( trace_str, &quot;|&quot; );</a>
<a name="678"><span class="lineNum">     678 </span>            :     memreq1_trace.line_trace( trace_str );</a>
<a name="679"><span class="lineNum">     679 </span>            : </a>
<a name="680"><span class="lineNum">     680 </span>            :     vc_trace.append_str( trace_str, &quot;()&quot; );</a>
<a name="681"><span class="lineNum">     681 </span>            : </a>
<a name="682"><span class="lineNum">     682 </span>            :     memresp0_trace.line_trace( trace_str );</a>
<a name="683"><span class="lineNum">     683 </span>            :     vc_trace.append_str( trace_str, &quot;|&quot; );</a>
<a name="684"><span class="lineNum">     684 </span>            :     memresp1_trace.line_trace( trace_str );</a>
<a name="685"><span class="lineNum">     685 </span>            : </a>
<a name="686"><span class="lineNum">     686 </span>            :   end</a>
<a name="687"><span class="lineNum">     687 </span>            :   `VC_TRACE_END</a>
<a name="688"><span class="lineNum">     688 </span>            : </a>
<a name="689"><span class="lineNum">     689 </span>            : endmodule</a>
<a name="690"><span class="lineNum">     690 </span>            : </a>
<a name="691"><span class="lineNum">     691 </span>            : `endif /* VC_TEST_MEM_2PORTS_V */</a>
<a name="692"><span class="lineNum">     692 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
