#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan  4 15:48:30 2021
# Process ID: 11540
# Current directory: C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9092 C:\Users\tudor\Tudor\3rdYearCS_I\6_StructureOfComputerSystems\Project\MyCPU_project\MyCPU_project.xpr
# Log file: C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/vivado.log
# Journal file: C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 842.066 ; gain = 193.496
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_CPU_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_CPU_behav xil_defaultlib.testbench_CPU -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_CPU_behav xil_defaultlib.testbench_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_CPU_behav -key {Behavioral:sim_1:Functional:testbench_CPU} -tclbatch {testbench_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 885.797 ; gain = 13.523
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench_CPU/UUT/Fetchy/instruction}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench_CPU/UUT/Decody/RF/RF}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench_CPU/UUT/Memory/CRAM}} 
WARNING: [Wavedata 42-489] Can't add object "/testbench_CPU/UUT/Memory/CRAM/RAM1" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/testbench_CPU/UUT/Memory/CRAM/RAM2" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 912.336 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_CPU_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
"xelab -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_CPU_behav xil_defaultlib.testbench_CPU -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7036aca162e4432b87dd6df9847f2f13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_CPU_behav xil_defaultlib.testbench_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_CPU_behav -key {Behavioral:sim_1:Functional:testbench_CPU} -tclbatch {testbench_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 912.336 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench_CPU/UUT/Fetchy/instruction}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench_CPU/UUT/Decody/RF/RF}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench_CPU/UUT/Memory/CRAM/RAM1}} 
WARNING: [Wavedata 42-489] Can't add object "/testbench_CPU/UUT/Memory/CRAM/RAM1" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
INFO: [Wavedata 42-43] There are no traceable objects to add.
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench_CPU/UUT/Memory/CRAM/RAM2}} 
WARNING: [Wavedata 42-489] Can't add object "/testbench_CPU/UUT/Memory/CRAM/RAM2" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
INFO: [Wavedata 42-43] There are no traceable objects to add.
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench_CPU/UUT/Memory/CRAM/RAM1}} 
WARNING: [Wavedata 42-489] Can't add object "/testbench_CPU/UUT/Memory/CRAM/RAM1" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
INFO: [Wavedata 42-43] There are no traceable objects to add.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan  4 17:36:52 2021...
