!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
ACL	hil/nvme.h	/^	unsigned char ACL;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
ACTIVE_BLOCK_BUFFERING_INDEX_BITS	common/cosmos_types.h	80;"	d
ACTIVE_BLOCK_COUNT_BITS	common/cosmos_types.h	68;"	d
ACWU	hil/nvme.h	/^	unsigned short ACWU;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
AD	hil/nvme.h	/^	unsigned int AD							:1;$/;"	m	struct:_IO_DATASET_MANAGEMENT_COMMAND_DW11
ADDRESS_SPACE_H	common/address_space.h	2;"	d
ADMIN_ABORT	hil/nvme.h	22;"	d
ADMIN_ASYNCHRONOUS_EVENT_REQUEST	hil/nvme.h	25;"	d
ADMIN_CMD_DRAM_DATA_BUFFER	common/address_space.c	/^void *ADMIN_CMD_DRAM_DATA_BUFFER;$/;"	v
ADMIN_CREATE_IO_CQ	hil/nvme.h	20;"	d
ADMIN_CREATE_IO_CQ_DW10	hil/nvme.h	/^} ADMIN_CREATE_IO_CQ_DW10;$/;"	t	typeref:struct:_ADMIN_CREATE_IO_CQ_DW10
ADMIN_CREATE_IO_CQ_DW11	hil/nvme.h	/^} ADMIN_CREATE_IO_CQ_DW11;$/;"	t	typeref:struct:_ADMIN_CREATE_IO_CQ_DW11
ADMIN_CREATE_IO_SQ	hil/nvme.h	17;"	d
ADMIN_CREATE_IO_SQ_DW10	hil/nvme.h	/^} ADMIN_CREATE_IO_SQ_DW10;$/;"	t	typeref:struct:_ADMIN_CREATE_IO_SQ_DW10
ADMIN_CREATE_IO_SQ_DW11	hil/nvme.h	/^} ADMIN_CREATE_IO_SQ_DW11;$/;"	t	typeref:struct:_ADMIN_CREATE_IO_SQ_DW11
ADMIN_DELETE_IO_CQ	hil/nvme.h	19;"	d
ADMIN_DELETE_IO_CQ_DW10	hil/nvme.h	/^} ADMIN_DELETE_IO_CQ_DW10;$/;"	t	typeref:struct:_ADMIN_DELETE_IO_CQ_DW10
ADMIN_DELETE_IO_SQ	hil/nvme.h	16;"	d
ADMIN_DELETE_IO_SQ_DW10	hil/nvme.h	/^} ADMIN_DELETE_IO_SQ_DW10;$/;"	t	typeref:struct:_ADMIN_DELETE_IO_SQ_DW10
ADMIN_FIRMWARE_ACTIVATE	hil/nvme.h	26;"	d
ADMIN_FIRMWARE_IMAGE_DOWNLOAD	hil/nvme.h	27;"	d
ADMIN_FORMAT_NVM	hil/nvme.h	28;"	d
ADMIN_GET_FEATURES	hil/nvme.h	24;"	d
ADMIN_GET_FEATURES_DW10	hil/nvme.h	/^} ADMIN_GET_FEATURES_DW10;$/;"	t	typeref:struct:_ADMIN_GET_FEATURES_DW10
ADMIN_GET_LOG_PAGE	hil/nvme.h	18;"	d
ADMIN_GET_LOG_PAGE_DW10	hil/nvme.h	/^} ADMIN_GET_LOG_PAGE_DW10;$/;"	t	typeref:struct:_ADMIN_GET_LOG_PAGE_DW10
ADMIN_IDENTIFY	hil/nvme.h	21;"	d
ADMIN_IDENTIFY_COMMAND_DW10	hil/nvme.h	/^} ADMIN_IDENTIFY_COMMAND_DW10;$/;"	t	typeref:struct:_ADMIN_IDENTIFY_COMMAND_DW10
ADMIN_IDENTIFY_CONTROLLER	hil/nvme.h	/^} ADMIN_IDENTIFY_CONTROLLER;$/;"	t	typeref:struct:_ADMIN_IDENTIFY_CONTROLLER
ADMIN_IDENTIFY_FORMAT_DATA	hil/nvme.h	/^} ADMIN_IDENTIFY_FORMAT_DATA;$/;"	t	typeref:struct:_ADMIN_IDENTIFY_FORMAT_DATA
ADMIN_IDENTIFY_NAMESPACE	hil/nvme.h	/^} ADMIN_IDENTIFY_NAMESPACE;$/;"	t	typeref:struct:_ADMIN_IDENTIFY_NAMESPACE
ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR	hil/nvme.h	/^} ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR;$/;"	t	typeref:struct:_ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR
ADMIN_SECURITY_RECEIVE	hil/nvme.h	30;"	d
ADMIN_SECURITY_SEND	hil/nvme.h	29;"	d
ADMIN_SET_FEATURES	hil/nvme.h	23;"	d
ADMIN_SET_FEATURES_DW10	hil/nvme.h	/^} ADMIN_SET_FEATURES_DW10;$/;"	t	typeref:struct:_ADMIN_SET_FEATURES_DW10
ADMIN_SET_FEATURES_NUMBER_OF_QUEUES_DW11	hil/nvme.h	/^} ADMIN_SET_FEATURES_NUMBER_OF_QUEUES_DW11;$/;"	t	typeref:struct:_ADMIN_SET_FEATURES_NUMBER_OF_QUEUES_DW11
AERL	hil/nvme.h	/^	unsigned char AERL;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
AF	hil/nvme.h	/^	unsigned int AF							:4;$/;"	m	struct:_DATASET_MANAGEMENT_CONTEXT_ATTRIBUTES
AL	hil/nvme.h	/^	unsigned int AL							:2;$/;"	m	struct:_DATASET_MANAGEMENT_CONTEXT_ATTRIBUTES
APSTA	hil/nvme.h	/^	unsigned char APSTA											:1;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
ARBITRATION	hil/nvme.h	128;"	d
ASSERT	util/debug.h	11;"	d
ASSERT	util/debug.h	13;"	d
ASYNCHRONOUS_EVENT_CONFIGURATION	hil/nvme.h	138;"	d
AUTO_CPL_TYPE	hil/host_lld.h	16;"	d
AVSCC	hil/nvme.h	/^	unsigned char AVSCC											:1;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
AWUN	hil/nvme.h	/^	unsigned short AWUN;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
AWUPF	hil/nvme.h	/^	unsigned short AWUPF;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
AccessFrequency	hil/nvme.h	/^				unsigned char AccessFrequency			:4;$/;"	m	struct:_IO_READ_COMMAND_DW13::__anon61::__anon62::__anon63
AccessFrequency	hil/nvme.h	/^				unsigned char AccessFrequency			:4;$/;"	m	struct:_IO_WRITE_COMMAND_DW13::__anon54::__anon55::__anon56
AccessLatency	hil/nvme.h	/^				unsigned char AccessLatency				:2;$/;"	m	struct:_IO_READ_COMMAND_DW13::__anon61::__anon62::__anon63
AccessLatency	hil/nvme.h	/^				unsigned char AccessLatency				:2;$/;"	m	struct:_IO_WRITE_COMMAND_DW13::__anon54::__anon55::__anon56
BAD_BLOCK_MARK_BYTE0	common/cosmos_plus_system.h	78;"	d
BAD_BLOCK_MARK_BYTE1	common/cosmos_plus_system.h	79;"	d
BAD_BLOCK_MARK_PAGE0	common/cosmos_plus_system.h	76;"	d
BAD_BLOCK_MARK_PAGE1	common/cosmos_plus_system.h	77;"	d
BASESRC	Makefile	/^BASESRC = $(wildcard common\/*.c) $(wildcard hil\/*.c) $(wildcard target\/*.c)$/;"	m
BITS_PER_CELL	common/cosmos_plus_system.h	43;"	d
BIT_ERROR_THRESHOLD_PER_CHUNK	common/cosmos_plus_system.h	108;"	d
BLOCK_SIZE	common/cmd_internal.c	12;"	d	file:
BOOL	common/cosmos_types.h	/^typedef INT8				BOOL;$/;"	t
BYTES_PER_DATA_REGION_OF_NAND_ROW	common/cosmos_plus_system.h	45;"	d
BYTES_PER_DATA_REGION_OF_PAGE	common/cosmos_plus_system.h	94;"	d
BYTES_PER_NAND_ROW	common/cosmos_plus_system.h	47;"	d
BYTES_PER_NVME_BLOCK	common/cosmos_plus_system.h	114;"	d
BYTES_PER_SPARE_REGION_OF_NAND_ROW	common/cosmos_plus_system.h	46;"	d
BYTES_PER_SPARE_REGION_OF_PAGE	common/cosmos_plus_system.h	95;"	d
CEIL	util/util.h	10;"	d
CID	hil/nvme.h	/^				unsigned short CID;$/;"	m	struct:_NVME_ADMIN_COMMAND::__anon1::__anon2::__anon3
CID	hil/nvme.h	/^				unsigned short CID;$/;"	m	struct:_NVME_IO_COMMAND::__anon4::__anon5::__anon6
CLEARBIT	util/util.h	15;"	d
CMD_INTERNAL_H	common/cmd_internal.h	2;"	d
CMD_POOL_SIZE	common/cmd_internal.c	28;"	d	file:
CMD_SLOT_RELEASE_TYPE	hil/host_lld.h	17;"	d
CMD_TYPE_RD	common/cmd_internal.h	4;"	d
CMD_TYPE_WR	common/cmd_internal.h	5;"	d
CMIC	hil/nvme.h	/^	unsigned char CMIC;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
CNS	hil/nvme.h	/^			unsigned int CNS			:1;$/;"	m	struct:_ADMIN_IDENTIFY_COMMAND_DW10::__anon29::__anon30
CNTLID	hil/nvme.h	/^	unsigned short CNTLID;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
COSMOS_PLUS_MEMORY_MAP_H	common/cosmos_plus_memory_map.h	2;"	d
CQES	hil/nvme.h	/^	} CQES;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER	typeref:struct:_ADMIN_IDENTIFY_CONTROLLER::__anon39
CQID	hil/nvme.h	/^			unsigned short CQID;$/;"	m	struct:_ADMIN_CREATE_IO_SQ_DW11::__anon25::__anon26
CommandAccessSize	hil/nvme.h	/^	unsigned int CommandAccessSize			:8;$/;"	m	struct:_DATASET_MANAGEMENT_CONTEXT_ATTRIBUTES
ContextAttributes	hil/nvme.h	/^    DATASET_MANAGEMENT_CONTEXT_ATTRIBUTES ContextAttributes;$/;"	m	struct:_DATASET_MANAGEMENT_RANGE
DATASET_MANAGEMENT_CONTEXT_ATTRIBUTES	hil/nvme.h	/^} DATASET_MANAGEMENT_CONTEXT_ATTRIBUTES;$/;"	t	typeref:struct:_DATASET_MANAGEMENT_CONTEXT_ATTRIBUTES
DATASET_MANAGEMENT_RANGE	hil/nvme.h	/^} DATASET_MANAGEMENT_RANGE;$/;"	t	typeref:struct:_DATASET_MANAGEMENT_RANGE
DEBUG_ASSERT	util/debug.h	17;"	d
DEBUG_ASSERT	util/debug.h	19;"	d
DEBUG_H	util/debug.h	2;"	d
DEFAULT_QSIZE	common/cmd_internal.c	10;"	d	file:
DEV_IRQ_CLEAR_REG_ADDR	common/address_space.h	22;"	d
DEV_IRQ_MASK_REG_ADDR	common/address_space.h	21;"	d
DEV_IRQ_REG	hil/host_lld.h	/^} DEV_IRQ_REG;$/;"	t	typeref:struct:_DEV_IRQ_REG
DEV_IRQ_STATUS_REG_ADDR	common/address_space.h	23;"	d
DMA_MEMALLOC_ALIGNMENT	common/dma_memory.h	6;"	d
DMA_MEMALLOC_BUF_ALIGNMENT	common/dma_memory.h	8;"	d
DMA_MEMALLOC_DMA_ALIGNMENT	common/dma_memory.h	9;"	d
DMA_MEMALLOC_FW_ALIGNMENT	common/dma_memory.h	7;"	d
DMA_MEMORY_ADMIN_SIZE	common/cosmos_plus_memory_map.h	14;"	d
DMA_MEMORY_BUFFER_SIZE	common/cosmos_plus_memory_map.h	13;"	d
DMA_MEMORY_H	common/dma_memory.h	2;"	d
DMA_MEMORY_START_ADDR	common/cosmos_plus_memory_map.h	9;"	d
DMA_PAGE_MAX	common/cmd_internal.c	104;"	d	file:
DMA_PHY	fil/nand/nsc_driver.h	94;"	d
DMA_PHY	hil/host_lld.h	7;"	d
DNR	hil/host_lld.h	/^					unsigned short DNR		:1;$/;"	m	struct:_NVME_CPL_FIFO_REG::__anon76::__anon77::__anon79::__anon80
DNR	hil/nvme.h	/^					unsigned short DNR				:1;$/;"	m	struct:_NVME_COMPLETION::__anon7::__anon8::__anon9::__anon10
DPC	hil/nvme.h	/^	} DPC;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE	typeref:struct:_ADMIN_IDENTIFY_NAMESPACE::__anon48
DPS	hil/nvme.h	/^	} DPS;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE	typeref:struct:_ADMIN_IDENTIFY_NAMESPACE::__anon49
DRAM_END_ADDR	common/cosmos_plus_memory_map.h	11;"	d
DRAM_START_ADDR	common/cosmos_plus_memory_map.h	4;"	d
DSM	hil/nvme.h	/^			} DSM;$/;"	m	struct:_IO_READ_COMMAND_DW13::__anon61::__anon62	typeref:struct:_IO_READ_COMMAND_DW13::__anon61::__anon62::__anon63
DSM	hil/nvme.h	/^			} DSM;$/;"	m	struct:_IO_WRITE_COMMAND_DW13::__anon54::__anon55	typeref:struct:_IO_WRITE_COMMAND_DW13::__anon54::__anon55::__anon56
ECC_CHUNKS_PER_PAGE	common/cosmos_plus_system.h	107;"	d
ELBAT	hil/nvme.h	/^			unsigned short ELBAT;$/;"	m	struct:_IO_READ_COMMAND_DW15::__anon64::__anon65
ELBAT	hil/nvme.h	/^			unsigned short ELBAT;$/;"	m	struct:_IO_WRITE_COMMAND_DW15::__anon57::__anon58
ELBATM	hil/nvme.h	/^			unsigned short ELBATM;$/;"	m	struct:_IO_READ_COMMAND_DW15::__anon64::__anon65
ELBATM	hil/nvme.h	/^			unsigned short ELBATM;$/;"	m	struct:_IO_WRITE_COMMAND_DW15::__anon57::__anon58
ELPE	hil/nvme.h	/^	unsigned char ELPE;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
ENLAT	hil/nvme.h	/^			unsigned int ENLAT;$/;"	m	struct:_ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR::__anon33::__anon34
ERROR_INFO_FAIL	fil/nand/fil_nand.c	16;"	d	file:
ERROR_INFO_PASS	fil/nand/fil_nand.c	17;"	d	file:
ERROR_INFO_WARNING	fil/nand/fil_nand.c	18;"	d	file:
ERROR_INFO_WORD_COUNT	common/cosmos_plus_system.h	109;"	d
ERROR_RECOVERY	hil/nvme.h	132;"	d
EUI64	hil/nvme.h	/^	unsigned char EUI64[8];$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE
EXLAT	hil/nvme.h	/^			unsigned int EXLAT;$/;"	m	struct:_ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR::__anon33::__anon34
EXTENDED_BLOCKS_PER_LUN	common/cosmos_plus_system.h	65;"	d
FALSE	common/cosmos_types.h	15;"	d
FATAL	util/debug.h	22;"	d
FID	hil/nvme.h	/^			unsigned char FID;$/;"	m	struct:_ADMIN_GET_FEATURES_DW10::__anon15::__anon16
FID	hil/nvme.h	/^			unsigned char FID;$/;"	m	struct:_ADMIN_SET_FEATURES_DW10::__anon11::__anon12
FIL_H	fil/fil.h	2;"	d
FIL_READ_RETRY	fil/nand/fil_config.h	8;"	d
FIRMWARE_REVISION	hil/nvme_identify.h	8;"	d
FLAGS	Makefile	/^FLAGS = -I. -Wall$/;"	m
FLBAS	hil/nvme.h	/^	} FLBAS;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE	typeref:struct:_ADMIN_IDENTIFY_NAMESPACE::__anon46
FLOOR	util/util.h	11;"	d
FMC_DRIVER_H_	fil/nand/nsc_driver.h	58;"	d
FNA	hil/nvme.h	/^	} FNA;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER	typeref:struct:_ADMIN_IDENTIFY_CONTROLLER::__anon42
FR	hil/nvme.h	/^	unsigned char FR[8];$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
FRMW	hil/nvme.h	/^	} FRMW;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER	typeref:struct:_ADMIN_IDENTIFY_CONTROLLER::__anon36
FTL_H	ftl/ftl.h	2;"	d
FTL_MANAGEMENT_START_ADDR	common/cosmos_plus_memory_map.h	8;"	d
FTL_MOVE_INFO_INDEX_BITS	common/cosmos_types.h	69;"	d
FTL_REQUEST_ID	common/cosmos_types.h	/^} FTL_REQUEST_ID;$/;"	t	typeref:struct:__anon101
FTL_REQUEST_ID_COMMON	common/cosmos_types.h	/^} FTL_REQUEST_ID_COMMON;$/;"	t	typeref:struct:__anon96
FTL_REQUEST_ID_GC	common/cosmos_types.h	/^} FTL_REQUEST_ID_GC;$/;"	t	typeref:struct:__anon99
FTL_REQUEST_ID_HIL	common/cosmos_types.h	/^} FTL_REQUEST_ID_HIL;$/;"	t	typeref:struct:__anon97
FTL_REQUEST_ID_META	common/cosmos_types.h	/^} FTL_REQUEST_ID_META;$/;"	t	typeref:struct:__anon100
FTL_REQUEST_ID_PROGRAM	common/cosmos_types.h	/^} FTL_REQUEST_ID_PROGRAM;$/;"	t	typeref:struct:__anon98
FTL_REQUEST_ID_REQUEST_INDEX_BITS	common/cosmos_types.h	67;"	d
FTL_REQUEST_ID_TYPE	common/cosmos_types.h	/^} FTL_REQUEST_ID_TYPE;$/;"	t	typeref:enum:__anon95
FTL_REQUEST_ID_TYPE_BITS	common/cosmos_types.h	66;"	d
FTL_REQUEST_ID_TYPE_COUNT	common/cosmos_types.h	/^	FTL_REQUEST_ID_TYPE_COUNT,				\/\/ Must be end statement$/;"	e	enum:__anon95
FTL_REQUEST_ID_TYPE_DEBUG	common/cosmos_types.h	/^	FTL_REQUEST_ID_TYPE_DEBUG,$/;"	e	enum:__anon95
FTL_REQUEST_ID_TYPE_GC_READ	common/cosmos_types.h	/^	FTL_REQUEST_ID_TYPE_GC_READ,$/;"	e	enum:__anon95
FTL_REQUEST_ID_TYPE_HIL_READ	common/cosmos_types.h	/^	FTL_REQUEST_ID_TYPE_HIL_READ,$/;"	e	enum:__anon95
FTL_REQUEST_ID_TYPE_META_READ	common/cosmos_types.h	/^	FTL_REQUEST_ID_TYPE_META_READ,$/;"	e	enum:__anon95
FTL_REQUEST_ID_TYPE_WRITE	common/cosmos_types.h	/^	FTL_REQUEST_ID_TYPE_WRITE,		\/\/ Comon HIL & GC & Meta Write$/;"	e	enum:__anon95
FUA	hil/nvme.h	/^			unsigned short FUA						:1;			\/\/ dy, Force Unit Access$/;"	m	struct:_IO_READ_COMMAND_DW12::__anon59::__anon60
FUA	hil/nvme.h	/^			unsigned short FUA						:1;$/;"	m	struct:_IO_WRITE_COMMAND_DW12::__anon52::__anon53
FUSE	hil/nvme.h	/^				unsigned char FUSE			:2;$/;"	m	struct:_NVME_ADMIN_COMMAND::__anon1::__anon2::__anon3
FUSE	hil/nvme.h	/^				unsigned char FUSE			:2;$/;"	m	struct:_NVME_IO_COMMAND::__anon4::__anon5::__anon6
FUSES	hil/nvme.h	/^	} FUSES;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER	typeref:struct:_ADMIN_IDENTIFY_CONTROLLER::__anon41
GB	common/cosmos_types.h	8;"	d
HIL_H	hil/hil.h	2;"	d
HIL_REQUEST_ID	common/cosmos_types.h	/^} HIL_REQUEST_ID;$/;"	t	typeref:struct:__anon94
HOST_BLOCK_CNT	ftl/passthru/ftl.c	15;"	d	file:
HOST_BLOCK_CNT	ftl/simple/ftl.c	16;"	d	file:
HOST_BLOCK_SIZE	fil/ram/fil.c	12;"	d	file:
HOST_BLOCK_SIZE	ftl/passthru/ftl.c	12;"	d	file:
HOST_BLOCK_SIZE	ftl/simple/ftl.c	13;"	d	file:
HOST_BLOCK_SIZE	hil/nvme.h	13;"	d
HOST_DMA_ASSIST_STATUS	hil/host_lld.h	/^} HOST_DMA_ASSIST_STATUS;$/;"	t	typeref:struct:_HOST_DMA_ASSIST_STATUS
HOST_DMA_AUTO_TYPE	hil/host_lld.h	10;"	d
HOST_DMA_CMD_FIFO_REG	hil/host_lld.h	/^} HOST_DMA_CMD_FIFO_REG;$/;"	t	typeref:struct:_HOST_DMA_CMD_FIFO_REG
HOST_DMA_CMD_FIFO_REG_ADDR	common/address_space.h	36;"	d
HOST_DMA_DIRECT_TYPE	hil/host_lld.h	9;"	d
HOST_DMA_FIFO_CNT_REG	hil/host_lld.h	/^} HOST_DMA_FIFO_CNT_REG;$/;"	t	typeref:struct:_HOST_DMA_FIFO_CNT_REG
HOST_DMA_FIFO_CNT_REG_ADDR	common/address_space.h	29;"	d
HOST_DMA_RX_DIRECTION	hil/host_lld.h	13;"	d
HOST_DMA_STATUS	hil/host_lld.h	/^} HOST_DMA_STATUS;$/;"	t	typeref:struct:_HOST_DMA_STATUS
HOST_DMA_TX_DIRECTION	hil/host_lld.h	12;"	d
HOST_IP_ADDR	common/address_space.c	/^void *HOST_IP_ADDR;$/;"	v
HOST_LLD_H	hil/host_lld.h	2;"	d
IDR	hil/nvme.h	/^	unsigned int IDR						:1;$/;"	m	struct:_IO_DATASET_MANAGEMENT_COMMAND_DW11
IDW	hil/nvme.h	/^	unsigned int IDW						:1;$/;"	m	struct:_IO_DATASET_MANAGEMENT_COMMAND_DW11
IEEE	hil/nvme.h	/^	unsigned char IEEE[3];$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
IEN	hil/nvme.h	/^			unsigned short IEN				:1;$/;"	m	struct:_ADMIN_CREATE_IO_CQ_DW11::__anon19::__anon20
INCREASE_IN_RANGE	util/util.h	19;"	d
INIT_LIST_HEAD	util/list.h	/^static inline void INIT_LIST_HEAD(struct list_head *list)$/;"	f
INT16	common/cosmos_types.h	/^typedef short				INT16;$/;"	t
INT32	common/cosmos_types.h	/^typedef int					INT32;$/;"	t
INT64	common/cosmos_types.h	/^typedef long long int		INT64;$/;"	t
INT8	common/cosmos_types.h	/^typedef signed char			INT8;$/;"	t
INTERRUPT_COALESCING	hil/nvme.h	135;"	d
INTERRUPT_VECTOR_CONFIGURATION	hil/nvme.h	136;"	d
INVALID_INDEX	common/cosmos_types.h	33;"	d
IOCTL_INIT_PROFILE_COUNT	common/cosmos_types.h	/^	IOCTL_INIT_PROFILE_COUNT,				\/\/ Initializa profile count$/;"	e	enum:__anon104
IOCTL_PRINT_PROFILE_COUNT	common/cosmos_types.h	/^	IOCTL_PRINT_PROFILE_COUNT,$/;"	e	enum:__anon104
IOCTL_TYPE	common/cosmos_types.h	/^} IOCTL_TYPE;$/;"	t	typeref:enum:__anon104
IO_NVM_COMPARE	hil/nvme.h	37;"	d
IO_NVM_DATASET_MANAGEMENT	hil/nvme.h	38;"	d
IO_NVM_FLUSH	hil/nvme.h	33;"	d
IO_NVM_READ	hil/nvme.h	35;"	d
IO_NVM_WRITE	hil/nvme.h	34;"	d
IO_NVM_WRITE_UNCORRECTABLE	hil/nvme.h	36;"	d
IO_READ32	util/io_access.h	5;"	d
IO_READ_COMMAND_DW12	hil/nvme.h	/^} IO_READ_COMMAND_DW12;$/;"	t	typeref:struct:_IO_READ_COMMAND_DW12
IO_READ_COMMAND_DW13	hil/nvme.h	/^} IO_READ_COMMAND_DW13;$/;"	t	typeref:struct:_IO_READ_COMMAND_DW13
IO_READ_COMMAND_DW15	hil/nvme.h	/^} IO_READ_COMMAND_DW15;$/;"	t	typeref:struct:_IO_READ_COMMAND_DW15
IO_WRITE32	util/io_access.h	4;"	d
IO_WRITE_COMMAND_DW12	hil/nvme.h	/^} IO_WRITE_COMMAND_DW12;$/;"	t	typeref:struct:_IO_WRITE_COMMAND_DW12
IO_WRITE_COMMAND_DW13	hil/nvme.h	/^} IO_WRITE_COMMAND_DW13;$/;"	t	typeref:struct:_IO_WRITE_COMMAND_DW13
IO_WRITE_COMMAND_DW15	hil/nvme.h	/^} IO_WRITE_COMMAND_DW15;$/;"	t	typeref:struct:_IO_WRITE_COMMAND_DW15
ISCLEAR	util/util.h	17;"	d
ISSET	util/util.h	16;"	d
IV	hil/nvme.h	/^			unsigned short IV;$/;"	m	struct:_ADMIN_CREATE_IO_CQ_DW11::__anon19::__anon20
Incompressible	hil/nvme.h	/^				unsigned char Incompressible			:1;$/;"	m	struct:_IO_READ_COMMAND_DW13::__anon61::__anon62::__anon63
Incompressible	hil/nvme.h	/^				unsigned char Incompressible			:1;$/;"	m	struct:_IO_WRITE_COMMAND_DW13::__anon54::__anon55::__anon56
KB	common/cosmos_types.h	6;"	d
LBADS	hil/nvme.h	/^	unsigned char LBADS;							\/\/ dy, size of LBA, power of 2$/;"	m	struct:_ADMIN_IDENTIFY_FORMAT_DATA
LBAFx	hil/nvme.h	/^	ADMIN_IDENTIFY_FORMAT_DATA LBAFx[16];$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE
LBA_RANGE_TYPE	hil/nvme.h	130;"	d
LID	hil/nvme.h	/^			unsigned char LID;$/;"	m	struct:_ADMIN_GET_LOG_PAGE_DW10::__anon31::__anon32
LIST_H	util/list.h	2;"	d
LIST_HEAD	util/list.h	10;"	d
LIST_HEAD_INIT	util/list.h	8;"	d
LIST_RUN	target/run.h	7;"	d
LOGICAL_PAGE_SIZE	common/cosmos_plus_system.h	99;"	d
LOGICAL_PAGE_SIZE_KB	common/cosmos_plus_system.h	100;"	d
LPA	hil/nvme.h	/^	} LPA;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER	typeref:struct:_ADMIN_IDENTIFY_CONTROLLER::__anon37
LPN_PER_PHYSICAL_PAGE	common/cosmos_plus_system.h	101;"	d
LR	hil/nvme.h	/^			unsigned short LR						:1;			\/\/ dy, limited retry$/;"	m	struct:_IO_READ_COMMAND_DW12::__anon59::__anon60
LR	hil/nvme.h	/^			unsigned short LR						:1;$/;"	m	struct:_IO_WRITE_COMMAND_DW12::__anon52::__anon53
LUNS_PER_DIE	common/cosmos_plus_system.h	71;"	d
LUN_0_BASE_ADDR	common/cosmos_plus_system.h	8;"	d
LUN_1_BASE_ADDR	common/cosmos_plus_system.h	9;"	d
MAIN_BLOCKS_PER_DIE	common/cosmos_plus_system.h	73;"	d
MAIN_BLOCKS_PER_LUN	common/cosmos_plus_system.h	63;"	d
MAIN_ROWS_PER_MLC_LUN	common/cosmos_plus_system.h	69;"	d
MAIN_ROWS_PER_SLC_LUN	common/cosmos_plus_system.h	68;"	d
MAX	util/util.h	5;"	d
MAX_NUM_OF_IO_CQ	hil/nvme.h	7;"	d
MAX_NUM_OF_IO_SQ	hil/nvme.h	6;"	d
MAX_NUM_OF_NLB	hil/nvme.h	12;"	d
MB	common/cosmos_types.h	7;"	d
MC	hil/nvme.h	/^	} MC;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE	typeref:struct:_ADMIN_IDENTIFY_NAMESPACE::__anon47
MDTS	hil/nvme.h	/^	unsigned char MDTS;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
MEMORY_SEGMENTS_START_ADDR	common/cosmos_plus_memory_map.h	6;"	d
MIN	util/util.h	4;"	d
MN	hil/nvme.h	/^	unsigned char MN[40];$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
MODEL_NUMBER	hil/nvme_identify.h	7;"	d
MORE	hil/host_lld.h	/^					unsigned short MORE		:1;$/;"	m	struct:_NVME_CPL_FIFO_REG::__anon76::__anon77::__anon79::__anon80
MORE	hil/nvme.h	/^					unsigned short MORE				:1;$/;"	m	struct:_NVME_COMPLETION::__anon7::__anon8::__anon9::__anon10
MP	hil/nvme.h	/^			unsigned short MP;$/;"	m	struct:_ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR::__anon33::__anon34
MPS	hil/nvme.h	/^			unsigned short MPS					:1;$/;"	m	struct:_ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR::__anon33::__anon34
MPTR	hil/nvme.h	/^			unsigned int MPTR[2];$/;"	m	struct:_NVME_ADMIN_COMMAND::__anon1::__anon2
MPTR	hil/nvme.h	/^			unsigned int MPTR[2];$/;"	m	struct:_NVME_IO_COMMAND::__anon4::__anon5
MS	hil/nvme.h	/^	unsigned short MS;$/;"	m	struct:_ADMIN_IDENTIFY_FORMAT_DATA
MT_FLAGS	Makefile	/^MT_FLAGS = -pthread -D FTL_MULTI_THREAD$/;"	m
NAND_AllBlockErase	fil/nand/fil_nand.c	/^void NAND_AllBlockErase(void)$/;"	f
NAND_COMPLETION	fil/nand/fil_nand.c	/^} NAND_COMPLETION;$/;"	t	typeref:struct:__anon110	file:
NAND_DEBUG	fil/nand/fil_config.h	11;"	d
NAND_ERASE_STEP	fil/nand/fil_nand.c	/^} NAND_ERASE_STEP;$/;"	t	typeref:enum:__anon107	file:
NAND_ERASE_STEP_CHECK_ERASE_ISSUABLE	fil/nand/fil_nand.c	/^    NAND_ERASE_STEP_CHECK_ERASE_ISSUABLE,$/;"	e	enum:__anon107	file:
NAND_ERASE_STEP_CHECK_STATUS	fil/nand/fil_nand.c	/^    NAND_ERASE_STEP_CHECK_STATUS,                   \/\/ --> NAND_ERASE_STATUS_NON$/;"	e	enum:__anon107	file:
NAND_ERASE_STEP_COUNT	fil/nand/fil_nand.c	/^    NAND_ERASE_STEP_COUNT,$/;"	e	enum:__anon107	file:
NAND_ERASE_STEP_DONE	fil/nand/fil_nand.c	/^    NAND_ERASE_STEP_DONE,$/;"	e	enum:__anon107	file:
NAND_ERASE_STEP_ISSUE_ERASE	fil/nand/fil_nand.c	/^    NAND_ERASE_STEP_ISSUE_ERASE,$/;"	e	enum:__anon107	file:
NAND_ERASE_STEP_ISSUE_GET_STATUS	fil/nand/fil_nand.c	/^    NAND_ERASE_STEP_ISSUE_GET_STATUS,$/;"	e	enum:__anon107	file:
NAND_ERASE_STEP_NONE	fil/nand/fil_nand.c	/^    NAND_ERASE_STEP_NONE = OPERATION_STEP_START, \/\/ must be 0$/;"	e	enum:__anon107	file:
NAND_ERASE_STEP_WAIT_ERASE_DONE	fil/nand/fil_nand.c	/^    NAND_ERASE_STEP_WAIT_ERASE_DONE,                \/\/ issue GetStatus just right after checking way idle$/;"	e	enum:__anon107	file:
NAND_ERASE_STEP_WAIT_GET_STATUS_DONE	fil/nand/fil_nand.c	/^    NAND_ERASE_STEP_WAIT_GET_STATUS_DONE,$/;"	e	enum:__anon107	file:
NAND_ERROR	fil/nand/fil_nand.c	/^} NAND_ERROR;$/;"	t	typeref:struct:__anon112	file:
NAND_GLOBAL	fil/nand/fil_nand.c	/^} NAND_GLOBAL;$/;"	t	typeref:struct:__anon113	file:
NAND_InitChCtlReg	fil/nand/fil_nand.c	/^void NAND_InitChCtlReg(void)$/;"	f
NAND_InitNandArray	fil/nand/fil_nand.c	/^void NAND_InitNandArray(void)$/;"	f
NAND_Initialize	fil/nand/fil_nand.c	/^void NAND_Initialize(void)$/;"	f
NAND_IssueErase	fil/nand/fil_nand.c	/^NAND_RESULT NAND_IssueErase(int nPCh, int nPWay, int nBlock, int bSync)$/;"	f
NAND_IssueProgram	fil/nand/fil_nand.c	/^NAND_RESULT NAND_IssueProgram(int nPCh, int nPWay, int nBlock, int nPage, void* pMainBuf, void* pSpareBuf, int bSync)$/;"	f
NAND_IssueRead	fil/nand/fil_nand.c	/^NAND_RESULT NAND_IssueRead(int nPCh, int nPWay, int nBlock, int nPage, void* pMainBuf, void* pSpareBuf, int bECCOn, int bSync)$/;"	f
NAND_PAGE_SIZE	common/cmd_internal.c	13;"	d	file:
NAND_PAGE_SIZE	ftl/passthru/ftl.c	13;"	d	file:
NAND_PAGE_SIZE	ftl/simple/ftl.c	14;"	d	file:
NAND_PGM_STEP_CHECK_PROGRAM_ISSUABLE	fil/nand/fil_nand.c	/^    NAND_PGM_STEP_CHECK_PROGRAM_ISSUABLE,$/;"	e	enum:__anon106	file:
NAND_PGM_STEP_CHECK_STATUS	fil/nand/fil_nand.c	/^    NAND_PGM_STEP_CHECK_STATUS,$/;"	e	enum:__anon106	file:
NAND_PGM_STEP_COUNT	fil/nand/fil_nand.c	/^    NAND_PGM_STEP_COUNT,$/;"	e	enum:__anon106	file:
NAND_PGM_STEP_DONE	fil/nand/fil_nand.c	/^    NAND_PGM_STEP_DONE,$/;"	e	enum:__anon106	file:
NAND_PGM_STEP_ISSUE_GET_STATUS	fil/nand/fil_nand.c	/^    NAND_PGM_STEP_ISSUE_GET_STATUS,$/;"	e	enum:__anon106	file:
NAND_PGM_STEP_ISSUE_PROGRAM	fil/nand/fil_nand.c	/^    NAND_PGM_STEP_ISSUE_PROGRAM,$/;"	e	enum:__anon106	file:
NAND_PGM_STEP_NONE	fil/nand/fil_nand.c	/^    NAND_PGM_STEP_NONE = OPERATION_STEP_START, \/\/ must be 0$/;"	e	enum:__anon106	file:
NAND_PGM_STEP_WAIT_GET_STATUS_DONE	fil/nand/fil_nand.c	/^    NAND_PGM_STEP_WAIT_GET_STATUS_DONE,$/;"	e	enum:__anon106	file:
NAND_PGM_STEP_WAIT_PROGRAM_DONE	fil/nand/fil_nand.c	/^    NAND_PGM_STEP_WAIT_PROGRAM_DONE,$/;"	e	enum:__anon106	file:
NAND_PROGRAM_STEP	fil/nand/fil_nand.c	/^} NAND_PROGRAM_STEP;$/;"	t	typeref:enum:__anon106	file:
NAND_ProcessErase	fil/nand/fil_nand.c	/^NAND_RESULT NAND_ProcessErase(int nPCh, int nPWay, int nBlock, int bSync)$/;"	f
NAND_ProcessProgram	fil/nand/fil_nand.c	/^NAND_RESULT NAND_ProcessProgram(int nPCh, int nPWay, int nBlock, int nPage, void* pMainBuf, void* pSpareBuf, int bSync)$/;"	f
NAND_ProcessRead	fil/nand/fil_nand.c	/^NAND_RESULT NAND_ProcessRead(int nPCh, int nPWay, int nBlock, int nPage, void* pMainBuf, void* pSpareBuf, int bECCOn, int bSync)$/;"	f
NAND_READ_STEP	fil/nand/fil_nand.c	/^} NAND_READ_STEP;$/;"	t	typeref:enum:__anon105	file:
NAND_READ_STEP_CHECK_READ_ISSUABLE	fil/nand/fil_nand.c	/^    NAND_READ_STEP_CHECK_READ_ISSUABLE,$/;"	e	enum:__anon105	file:
NAND_READ_STEP_CHECK_READ_RESULT	fil/nand/fil_nand.c	/^    NAND_READ_STEP_CHECK_READ_RESULT,$/;"	e	enum:__anon105	file:
NAND_READ_STEP_CHECK_TRANSFER_ISSUABLE	fil/nand/fil_nand.c	/^    NAND_READ_STEP_CHECK_TRANSFER_ISSUABLE,$/;"	e	enum:__anon105	file:
NAND_READ_STEP_CHECK_TRANSFER_RESULT	fil/nand/fil_nand.c	/^    NAND_READ_STEP_CHECK_TRANSFER_RESULT,$/;"	e	enum:__anon105	file:
NAND_READ_STEP_COUNT	fil/nand/fil_nand.c	/^    NAND_READ_STEP_COUNT,$/;"	e	enum:__anon105	file:
NAND_READ_STEP_DONE	fil/nand/fil_nand.c	/^    NAND_READ_STEP_DONE,$/;"	e	enum:__anon105	file:
NAND_READ_STEP_ISSUE_GET_STATUS_READ	fil/nand/fil_nand.c	/^    NAND_READ_STEP_ISSUE_GET_STATUS_READ,$/;"	e	enum:__anon105	file:
NAND_READ_STEP_ISSUE_READ	fil/nand/fil_nand.c	/^    NAND_READ_STEP_ISSUE_READ,$/;"	e	enum:__anon105	file:
NAND_READ_STEP_ISSUE_TRANSFER	fil/nand/fil_nand.c	/^    NAND_READ_STEP_ISSUE_TRANSFER,$/;"	e	enum:__anon105	file:
NAND_READ_STEP_NONE	fil/nand/fil_nand.c	/^    NAND_READ_STEP_NONE = OPERATION_STEP_START, \/\/ must be 0$/;"	e	enum:__anon105	file:
NAND_READ_STEP_WAIT_GET_STATUS_READ_DONE	fil/nand/fil_nand.c	/^    NAND_READ_STEP_WAIT_GET_STATUS_READ_DONE,$/;"	e	enum:__anon105	file:
NAND_READ_STEP_WAIT_READ_DONE	fil/nand/fil_nand.c	/^    NAND_READ_STEP_WAIT_READ_DONE,$/;"	e	enum:__anon105	file:
NAND_READ_STEP_WAIT_TRASFER_DONE	fil/nand/fil_nand.c	/^    NAND_READ_STEP_WAIT_TRASFER_DONE,$/;"	e	enum:__anon105	file:
NAND_RESULT	fil/nand/fil_nand.h	/^} NAND_RESULT;$/;"	t	typeref:enum:__anon115
NAND_RESULT_DONE	fil/nand/fil_nand.h	/^    NAND_RESULT_DONE,        \/\/ operation done$/;"	e	enum:__anon115
NAND_RESULT_OP_RUNNING	fil/nand/fil_nand.h	/^    NAND_RESULT_OP_RUNNING,    \/\/ operation running status$/;"	e	enum:__anon115
NAND_RESULT_SUCCESS	fil/nand/fil_nand.h	/^    NAND_RESULT_SUCCESS,$/;"	e	enum:__anon115
NAND_RESULT_UECC	fil/nand/fil_nand.h	/^    NAND_RESULT_UECC,            \/\/ Uncorrectable ECC$/;"	e	enum:__anon115
NAND_SPARE_SIZE	common/cmd_internal.c	14;"	d	file:
NAND_START_ADDR	common/cosmos_plus_memory_map.h	17;"	d
NAND_STATUS	fil/nand/fil_nand.c	/^} NAND_STATUS;$/;"	t	typeref:struct:__anon111	file:
NAND_TYPE_ERASE	common/cmd_internal.h	49;"	d
NAND_TYPE_PROGRAM	common/cmd_internal.h	48;"	d
NAND_TYPE_READ	common/cmd_internal.h	47;"	d
NBBY	util/util.h	13;"	d
NCAP	hil/nvme.h	/^	unsigned int NCAP[2];$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE
NCQR	hil/nvme.h	/^			unsigned short NCQR;$/;"	m	struct:_ADMIN_SET_FEATURES_NUMBER_OF_QUEUES_DW11::__anon13::__anon14
NLB	hil/nvme.h	/^			unsigned short NLB;									\/\/ number of block, 0: 1block$/;"	m	struct:_IO_READ_COMMAND_DW12::__anon59::__anon60
NLB	hil/nvme.h	/^			unsigned short NLB;$/;"	m	struct:_IO_WRITE_COMMAND_DW12::__anon52::__anon53
NLBAF	hil/nvme.h	/^	unsigned char NLBAF;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE
NMIC	hil/nvme.h	/^	} NMIC;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE	typeref:struct:_ADMIN_IDENTIFY_NAMESPACE::__anon50
NN	hil/nvme.h	/^	unsigned int NN;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
NOPS	hil/nvme.h	/^			unsigned short NOPS					:1;$/;"	m	struct:_ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR::__anon33::__anon34
NPSS	hil/nvme.h	/^	unsigned char NPSS;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
NR	hil/nvme.h	/^	unsigned int NR							:8;$/;"	m	struct:_IO_DATASET_MANAGEMENT_COMMAND_DW10
NSC_0_BASEADDR	common/address_space.c	/^void *NSC_0_BASEADDR;$/;"	v
NSC_0_CONNECTED	common/cosmos_plus_system.h	33;"	d
NSC_1_BASEADDR	common/address_space.c	/^void *NSC_1_BASEADDR;$/;"	v
NSC_1_CONNECTED	common/cosmos_plus_system.h	30;"	d
NSC_2_BASEADDR	common/address_space.c	/^void *NSC_2_BASEADDR;$/;"	v
NSC_2_CONNECTED	common/cosmos_plus_system.h	27;"	d
NSC_3_BASEADDR	common/address_space.c	/^void *NSC_3_BASEADDR;$/;"	v
NSC_3_CONNECTED	common/cosmos_plus_system.h	24;"	d
NSC_4_BASEADDR	common/address_space.c	/^void *NSC_4_BASEADDR;$/;"	v
NSC_4_CONNECTED	common/cosmos_plus_system.h	21;"	d
NSC_5_BASEADDR	common/address_space.c	/^void *NSC_5_BASEADDR;$/;"	v
NSC_5_CONNECTED	common/cosmos_plus_system.h	18;"	d
NSC_6_BASEADDR	common/address_space.c	/^void *NSC_6_BASEADDR;$/;"	v
NSC_6_CONNECTED	common/cosmos_plus_system.h	15;"	d
NSC_7_BASEADDR	common/address_space.c	/^void *NSC_7_BASEADDR;$/;"	v
NSC_7_CONNECTED	common/cosmos_plus_system.h	12;"	d
NSC_MAX_CHANNELS	common/cosmos_plus_system.h	87;"	d
NSC_MAX_WAYS	common/cosmos_plus_system.h	88;"	d
NSFEAT	hil/nvme.h	/^	} NSFEAT;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE	typeref:struct:_ADMIN_IDENTIFY_NAMESPACE::__anon45
NSID	hil/nvme.h	/^			unsigned int NSID;$/;"	m	struct:_NVME_ADMIN_COMMAND::__anon1::__anon2
NSID	hil/nvme.h	/^			unsigned int NSID;$/;"	m	struct:_NVME_IO_COMMAND::__anon4::__anon5
NSQR	hil/nvme.h	/^			unsigned short NSQR;$/;"	m	struct:_ADMIN_SET_FEATURES_NUMBER_OF_QUEUES_DW11::__anon13::__anon14
NSZE	hil/nvme.h	/^	unsigned int NSZE[2];$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE
NULL	common/cosmos_types.h	19;"	d
NUMBER_OF_CONNECTED_CHANNEL	common/cosmos_plus_system.h	37;"	d
NUMBER_OF_QUEUES	hil/nvme.h	134;"	d
NUMD	hil/nvme.h	/^			unsigned short NUMD			:12;$/;"	m	struct:_ADMIN_GET_LOG_PAGE_DW10::__anon31::__anon32
NUSE	hil/nvme.h	/^	unsigned int NUSE[2];$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE
NVME_ADMIN_CMD_H	hil/nvme_admin_cmd.h	2;"	d
NVME_ADMIN_COMMAND	hil/nvme.h	/^}NVME_ADMIN_COMMAND;$/;"	t	typeref:struct:_NVME_ADMIN_COMMAND
NVME_ADMIN_QUEUE_SET_REG	hil/host_lld.h	/^} NVME_ADMIN_QUEUE_SET_REG;$/;"	t	typeref:struct:_NVME_ADMIN_QUEUE_SET_REG
NVME_ADMIN_QUEUE_SET_REG_ADDR	common/address_space.h	30;"	d
NVME_ADMIN_QUEUE_STATUS	hil/nvme.h	/^} NVME_ADMIN_QUEUE_STATUS;$/;"	t	typeref:struct:_NVME_ADMIN_QUEUE_STATUS
NVME_BLOCKS_PER_PAGE	common/cosmos_plus_system.h	115;"	d
NVME_CMD_FIFO_REG	hil/host_lld.h	/^} NVME_CMD_FIFO_REG;$/;"	t	typeref:struct:_NVME_CMD_FIFO_REG
NVME_CMD_FIFO_REG_ADDR	common/address_space.h	34;"	d
NVME_CMD_OPCODE	common/cosmos_types.h	/^} NVME_CMD_OPCODE;$/;"	t	typeref:enum:__anon93
NVME_CMD_OPCODE_FLUASH	common/cosmos_types.h	/^	NVME_CMD_OPCODE_FLUASH = IO_NVM_FLUSH,$/;"	e	enum:__anon93
NVME_CMD_OPCODE_READ	common/cosmos_types.h	/^	NVME_CMD_OPCODE_READ = IO_NVM_READ,$/;"	e	enum:__anon93
NVME_CMD_OPCODE_WRITE	common/cosmos_types.h	/^	NVME_CMD_OPCODE_WRITE = IO_NVM_WRITE,$/;"	e	enum:__anon93
NVME_CMD_SRAM_ADDR	common/address_space.h	38;"	d
NVME_COMMAND	hil/nvme.h	/^}NVME_COMMAND;$/;"	t	typeref:struct:_NVME_COMMAND
NVME_COMMAND_AUTO_COMPLETION_OFF	hil/nvme.h	152;"	d
NVME_COMMAND_AUTO_COMPLETION_ON	hil/nvme.h	153;"	d
NVME_COMPLETION	hil/nvme.h	/^}NVME_COMPLETION;$/;"	t	typeref:struct:_NVME_COMPLETION
NVME_CONTEXT	hil/nvme.h	/^} NVME_CONTEXT;$/;"	t	typeref:struct:_NVME_STATUS
NVME_CPL_FIFO_REG	hil/host_lld.h	/^} NVME_CPL_FIFO_REG;$/;"	t	typeref:struct:_NVME_CPL_FIFO_REG
NVME_CPL_FIFO_REG_ADDR	common/address_space.h	35;"	d
NVME_H	hil/nvme.h	2;"	d
NVME_IDENTIFY_H	hil/nvme_identify.h	2;"	d
NVME_IO_CMD_H	hil/nvme_io_cmd.h	2;"	d
NVME_IO_COMMAND	hil/nvme.h	/^}NVME_IO_COMMAND;$/;"	t	typeref:struct:_NVME_IO_COMMAND
NVME_IO_CQ_SET_REG	hil/host_lld.h	/^} NVME_IO_CQ_SET_REG;$/;"	t	typeref:struct:_NVME_IO_CQ_SET_REG
NVME_IO_CQ_SET_REG_ADDR	common/address_space.h	32;"	d
NVME_IO_CQ_STATUS	hil/nvme.h	/^} NVME_IO_CQ_STATUS;$/;"	t	typeref:struct:_NVME_IO_CQ_STATUS
NVME_IO_SQ_SET_REG	hil/host_lld.h	/^} NVME_IO_SQ_SET_REG;$/;"	t	typeref:struct:_NVME_IO_SQ_SET_REG
NVME_IO_SQ_SET_REG_ADDR	common/address_space.h	31;"	d
NVME_IO_SQ_STATUS	hil/nvme.h	/^} NVME_IO_SQ_STATUS;$/;"	t	typeref:struct:_NVME_IO_SQ_STATUS
NVME_MAIN_H	hil/nvme_main.h	2;"	d
NVME_START_ADDR	common/cosmos_plus_memory_map.h	20;"	d
NVME_STATUS_REG	hil/host_lld.h	/^} NVME_STATUS_REG;$/;"	t	typeref:struct:_NVME_STATUS_REG
NVME_STATUS_REG_ADDR	common/address_space.h	28;"	d
NVME_TASK_IDLE	hil/nvme.h	142;"	d
NVME_TASK_RESET	hil/nvme.h	147;"	d
NVME_TASK_RUNNING	hil/nvme.h	144;"	d
NVME_TASK_SHUTDOWN	hil/nvme.h	145;"	d
NVME_TASK_WAIT_CC_EN	hil/nvme.h	143;"	d
NVME_TASK_WAIT_RESET	hil/nvme.h	146;"	d
NVSCC	hil/nvme.h	/^	unsigned char NVSCC											:1;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
OACS	hil/nvme.h	/^	} OACS;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER	typeref:struct:_ADMIN_IDENTIFY_CONTROLLER::__anon35
ONCS	hil/nvme.h	/^	} ONCS;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER	typeref:struct:_ADMIN_IDENTIFY_CONTROLLER::__anon40
ONLY_CPL_TYPE	hil/host_lld.h	15;"	d
OPC	hil/nvme.h	/^				unsigned char OPC;$/;"	m	struct:_NVME_ADMIN_COMMAND::__anon1::__anon2::__anon3
OPC	hil/nvme.h	/^				unsigned char OPC;$/;"	m	struct:_NVME_IO_COMMAND::__anon4::__anon5::__anon6
OPERATION_STEP_START	fil/nand/fil_nand.c	14;"	d	file:
PAGES_PER_BLOCK	common/cosmos_plus_system.h	54;"	d
PAGES_PER_BLOCK	common/cosmos_plus_system.h	57;"	d
PAGES_PER_BLOCK_BITS	common/cosmos_plus_system.h	55;"	d
PAGES_PER_BLOCK_BITS	common/cosmos_plus_system.h	58;"	d
PAGES_PER_MLC_BLOCK	common/cosmos_plus_system.h	104;"	d
PAGES_PER_SLC_BLOCK	common/cosmos_plus_system.h	103;"	d
PC	hil/nvme.h	/^			unsigned short PC				:1;$/;"	m	struct:_ADMIN_CREATE_IO_CQ_DW11::__anon19::__anon20
PC	hil/nvme.h	/^			unsigned short PC			:1;$/;"	m	struct:_ADMIN_CREATE_IO_SQ_DW11::__anon25::__anon26
PCIE_FUNC_REG	hil/host_lld.h	/^} PCIE_FUNC_REG;$/;"	t	typeref:struct:_PCIE_FUNC_REG
PCIE_FUNC_REG_ADDR	common/address_space.h	26;"	d
PCIE_STATUS_REG	hil/host_lld.h	/^} PCIE_STATUS_REG;$/;"	t	typeref:struct:_PCIE_STATUS_REG
PCIE_STATUS_REG_ADDR	common/address_space.h	25;"	d
PCI_SUBSYSTEM_VENDOR_ID	hil/nvme_identify.h	5;"	d
PCI_VENDOR_ID	hil/nvme_identify.h	4;"	d
PHYSICAL_PAGE_SIZE	common/cosmos_plus_system.h	98;"	d
POWER_MANAGEMENT	hil/nvme.h	129;"	d
PRINFO	hil/nvme.h	/^			unsigned short PRINFO					:4;			\/\/ dy, protection information$/;"	m	struct:_IO_READ_COMMAND_DW12::__anon59::__anon60
PRINFO	hil/nvme.h	/^			unsigned short PRINFO					:4;$/;"	m	struct:_IO_WRITE_COMMAND_DW12::__anon52::__anon53
PROGRAM_REQUEST_ID	common/cosmos_types.h	/^} PROGRAM_REQUEST_ID;$/;"	t	typeref:struct:__anon103
PRP1	hil/nvme.h	/^			unsigned int PRP1[2];$/;"	m	struct:_NVME_ADMIN_COMMAND::__anon1::__anon2
PRP1	hil/nvme.h	/^			unsigned int PRP1[2];$/;"	m	struct:_NVME_IO_COMMAND::__anon4::__anon5
PRP2	hil/nvme.h	/^			unsigned int PRP2[2];$/;"	m	struct:_NVME_ADMIN_COMMAND::__anon1::__anon2
PRP2	hil/nvme.h	/^			unsigned int PRP2[2];$/;"	m	struct:_NVME_IO_COMMAND::__anon4::__anon5
PSDT	hil/nvme.h	/^				unsigned char PSDT			:1;$/;"	m	struct:_NVME_ADMIN_COMMAND::__anon1::__anon2::__anon3
PSDT	hil/nvme.h	/^				unsigned char PSDT			:1;$/;"	m	struct:_NVME_IO_COMMAND::__anon4::__anon5::__anon6
PSDx	hil/nvme.h	/^	ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR PSDx[32];$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
QID	hil/nvme.h	/^			unsigned short QID;$/;"	m	struct:_ADMIN_CREATE_IO_CQ_DW10::__anon17::__anon18
QID	hil/nvme.h	/^			unsigned short QID;$/;"	m	struct:_ADMIN_CREATE_IO_SQ_DW10::__anon23::__anon24
QID	hil/nvme.h	/^			unsigned short QID;$/;"	m	struct:_ADMIN_DELETE_IO_CQ_DW10::__anon21::__anon22
QID	hil/nvme.h	/^			unsigned short QID;$/;"	m	struct:_ADMIN_DELETE_IO_SQ_DW10::__anon27::__anon28
QPRIO	hil/nvme.h	/^			unsigned short QPRIO		:2;$/;"	m	struct:_ADMIN_CREATE_IO_SQ_DW11::__anon25::__anon26
QSIZE	hil/nvme.h	/^			unsigned short QSIZE;$/;"	m	struct:_ADMIN_CREATE_IO_CQ_DW10::__anon17::__anon18
QSIZE	hil/nvme.h	/^			unsigned short QSIZE;$/;"	m	struct:_ADMIN_CREATE_IO_SQ_DW10::__anon23::__anon24
RAB	hil/nvme.h	/^	unsigned char RAB;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
REQ_POOL_SIZE	common/cmd_internal.c	65;"	d	file:
RESCAP	hil/nvme.h	/^	} RESCAP;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE	typeref:struct:_ADMIN_IDENTIFY_NAMESPACE::__anon51
ROUND_DOWN	util/util.h	8;"	d
ROUND_UP	util/util.h	7;"	d
ROWS_PER_MLC_BLOCK	common/cosmos_plus_system.h	50;"	d
ROWS_PER_MLC_BLOCK_BITS	common/cosmos_plus_system.h	51;"	d
ROWS_PER_SLC_BLOCK	common/cosmos_plus_system.h	49;"	d
RP	hil/nvme.h	/^	unsigned char RP				:2;$/;"	m	struct:_ADMIN_IDENTIFY_FORMAT_DATA
RRL	hil/nvme.h	/^			unsigned char RRL					:5;$/;"	m	struct:_ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR::__anon33::__anon34
RRT	hil/nvme.h	/^			unsigned char RRT					:5;$/;"	m	struct:_ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR::__anon33::__anon34
RUN	target/run.h	37;"	d
RUN	target/run.h	56;"	d
RUN_H	target/run.h	3;"	d
RUN_ONCE	target/run.h	65;"	d
RWL	hil/nvme.h	/^			unsigned char RWL					:5;$/;"	m	struct:_ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR::__anon33::__anon34
RWT	hil/nvme.h	/^			unsigned char RWT					:5;$/;"	m	struct:_ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR::__anon33::__anon34
SC	hil/host_lld.h	/^					unsigned short SC		:8;$/;"	m	struct:_NVME_CPL_FIFO_REG::__anon76::__anon77::__anon79::__anon80
SC	hil/nvme.h	/^					unsigned short SC				:8;$/;"	m	struct:_NVME_COMPLETION::__anon7::__anon8::__anon9::__anon10
SCT	hil/host_lld.h	/^					unsigned short SCT		:3;$/;"	m	struct:_NVME_CPL_FIFO_REG::__anon76::__anon77::__anon79::__anon80
SCT	hil/nvme.h	/^					unsigned short SCT				:3;$/;"	m	struct:_NVME_COMPLETION::__anon7::__anon8::__anon9::__anon10
SCT_COMMAND_SPECIFIC_STATUS	hil/nvme.h	42;"	d
SCT_GENERIC_COMMAND_STATUS	hil/nvme.h	41;"	d
SCT_MEDIA_AND_DATA_INTEGRITY_ERRORS	hil/nvme.h	43;"	d
SCT_VENDOR_SPECIFIC	hil/nvme.h	44;"	d
SC_ABORT_COMMAND_LIMIT_EXCEEDED	hil/nvme.h	85;"	d
SC_ACCESS_DENIED	hil/nvme.h	122;"	d
SC_ASYNCHRONOUS_EVENT_REQUEST_LIMIT_EXCEEDED	hil/nvme.h	86;"	d
SC_ATOMIC_WRITE_UNIT_EXCEEDED	hil/nvme.h	67;"	d
SC_ATTEMPTED_WRITE_TO_READ_ONLY_RANGE	hil/nvme.h	113;"	d
SC_CAPACITY_EXCEEDED	hil/nvme.h	76;"	d
SC_COMMANDS_ABORTED_DUE_TO_POWER_LOSS_NOTIFICATION	hil/nvme.h	52;"	d
SC_COMMAND_ABORTED_DUE_TO_FAILED_FUSED_COMMAND	hil/nvme.h	56;"	d
SC_COMMAND_ABORTED_DUE_TO_MISSING_FUSED_COMMAND	hil/nvme.h	57;"	d
SC_COMMAND_ABORTED_DUE_TO_SQ_DELETION	hil/nvme.h	55;"	d
SC_COMMAND_ABORT_REQUESTED	hil/nvme.h	54;"	d
SC_COMMAND_ID_CONFLICT	hil/nvme.h	50;"	d
SC_COMMAND_SEQUENCE_ERROR	hil/nvme.h	59;"	d
SC_COMPARE_FAILURE	hil/nvme.h	121;"	d
SC_COMPLETION_QUEUE_INVALID	hil/nvme.h	82;"	d
SC_CONFLICTING_ATTRIBUTES	hil/nvme.h	111;"	d
SC_CONTROLLER_LIST_INVALID	hil/nvme.h	108;"	d
SC_DATA_SGL_LENGTH_INVALID	hil/nvme.h	62;"	d
SC_DATA_TRANSFER_ERROR	hil/nvme.h	51;"	d
SC_DEALLOCATED_OR_UNWRITTEN_LOGICAL_BLOCK	hil/nvme.h	123;"	d
SC_END_TO_END_APPLICATION_TAG_CHECK_ERROR	hil/nvme.h	119;"	d
SC_END_TO_END_GUARD_CHECK_ERROR	hil/nvme.h	118;"	d
SC_END_TO_END_REFERENCE_TAG_CHECK_ERROR	hil/nvme.h	120;"	d
SC_FEATURE_IDENTIFIER_NOT_SAVEABLE	hil/nvme.h	94;"	d
SC_FEATURE_NOT_CHANGEABLE	hil/nvme.h	95;"	d
SC_FEATURE_NOT_NAMESPACE_SPECIFIC	hil/nvme.h	96;"	d
SC_FIRMWARE_ACTIVATION_PROHIBITED	hil/nvme.h	100;"	d
SC_FIRMWARE_ACTIVATION_REQUIRES_CONVENTIONAL_RESET	hil/nvme.h	92;"	d
SC_FIRMWARE_ACTIVATION_REQUIRES_MAXIMUM_TIME_VIOLATION	hil/nvme.h	99;"	d
SC_FIRMWARE_ACTIVATION_REQUIRES_NVM_SUBSYSTEM_RESET	hil/nvme.h	97;"	d
SC_FIRMWARE_ACTIVATION_REQUIRES_RESET	hil/nvme.h	98;"	d
SC_FORMAT_IN_PROGRESS	hil/nvme.h	79;"	d
SC_HOST_IDENTIFIER_INCONSISTENT_FORMAT	hil/nvme.h	70;"	d
SC_INTERNAL_DEVICE_ERROR	hil/nvme.h	53;"	d
SC_INVALID_COMMAND_OPCODE	hil/nvme.h	48;"	d
SC_INVALID_FIELD_IN_COMMAND	hil/nvme.h	49;"	d
SC_INVALID_FIRMWARE_IMAGE	hil/nvme.h	88;"	d
SC_INVALID_FIRMWARE_SLOT	hil/nvme.h	87;"	d
SC_INVALID_FORMAT	hil/nvme.h	91;"	d
SC_INVALID_INTERRUPT_VECTOR	hil/nvme.h	89;"	d
SC_INVALID_LOG_PAGE	hil/nvme.h	90;"	d
SC_INVALID_NAMESPACE_OR_FORMAT	hil/nvme.h	58;"	d
SC_INVALID_NUMBER_OF_SGL_DESCRIPTORS	hil/nvme.h	61;"	d
SC_INVALID_PROTECTION_INFORMATION	hil/nvme.h	112;"	d
SC_INVALID_QUEUE_DELETION	hil/nvme.h	93;"	d
SC_INVALID_QUEUE_IDENTIFIER	hil/nvme.h	83;"	d
SC_INVALID_QUEUE_SIZE	hil/nvme.h	84;"	d
SC_INVALID_SGL_SEGMENT_DESCRIPTOR	hil/nvme.h	60;"	d
SC_INVALID_USE_OF_CONTROLLER_MEMORY_BUFFER	hil/nvme.h	65;"	d
SC_KEEP_ALIVE_TIMEOUT_EXPIRED	hil/nvme.h	71;"	d
SC_KEEP_ALIVE_TIMEOUT_INVALID	hil/nvme.h	72;"	d
SC_LBA_OUT_OF_RANGE	hil/nvme.h	75;"	d
SC_METADATA_SGL_LENGTH_INVALID	hil/nvme.h	63;"	d
SC_NAMESPACE_ALREADY_ATTACHED	hil/nvme.h	104;"	d
SC_NAMESPACE_IDENTIFIER_UNAVAILABLE	hil/nvme.h	103;"	d
SC_NAMESPACE_INSUFFICIENT_CAPACITY	hil/nvme.h	102;"	d
SC_NAMESPACE_IS_PRIVATE	hil/nvme.h	105;"	d
SC_NAMESPACE_NOT_ATTACHED	hil/nvme.h	106;"	d
SC_NAMESPACE_NOT_READY	hil/nvme.h	77;"	d
SC_OVERLAPPING_RANGE	hil/nvme.h	101;"	d
SC_PRP_OFFSET_INVALID	hil/nvme.h	66;"	d
SC_RESERVATION_CONFLICT	hil/nvme.h	78;"	d
SC_SGL_DESCRIPTOR_TYPE_INVALID	hil/nvme.h	64;"	d
SC_SGL_OFFSET_INVALID	hil/nvme.h	68;"	d
SC_SGL_SUB_TYPE_INVALID	hil/nvme.h	69;"	d
SC_SUCCESSFUL_COMPLETION	hil/nvme.h	47;"	d
SC_THIN_PROVISIONING_NOT_SUPPORTED	hil/nvme.h	107;"	d
SC_UNRECOVERED_READ_ERROR	hil/nvme.h	117;"	d
SC_WRITE_FAULT	hil/nvme.h	116;"	d
SEL	hil/nvme.h	/^			unsigned char SEL				:3;$/;"	m	struct:_ADMIN_GET_FEATURES_DW10::__anon15::__anon16
SERIAL_NUMBER	hil/nvme_identify.h	6;"	d
SETBIT	util/util.h	14;"	d
SGLS	hil/nvme.h	/^	} SGLS;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER	typeref:struct:_ADMIN_IDENTIFY_CONTROLLER::__anon44
SN	hil/nvme.h	/^	unsigned char SN[20];$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
SOFTWARE_PROGRESS_MARKER	hil/nvme.h	139;"	d
SQES	hil/nvme.h	/^	} SQES;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER	typeref:struct:_ADMIN_IDENTIFY_CONTROLLER::__anon38
SR	hil/nvme.h	/^	unsigned int SR							:1;$/;"	m	struct:_DATASET_MANAGEMENT_CONTEXT_ATTRIBUTES
SSVID	hil/nvme.h	/^	unsigned short SSVID;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
STORAGE_CAPACITY_H	hil/nvme.h	10;"	d
STORAGE_CAPACITY_L	hil/nvme.h	9;"	d
SV	hil/nvme.h	/^			unsigned char SV				:1;$/;"	m	struct:_ADMIN_SET_FEATURES_DW10::__anon11::__anon12
SW	hil/nvme.h	/^	unsigned int SW							:1;$/;"	m	struct:_DATASET_MANAGEMENT_CONTEXT_ATTRIBUTES
SequentialRequest	hil/nvme.h	/^				unsigned char SequentialRequest			:1;$/;"	m	struct:_IO_READ_COMMAND_DW13::__anon61::__anon62::__anon63
SequentialRequest	hil/nvme.h	/^				unsigned char SequentialRequest			:1;$/;"	m	struct:_IO_WRITE_COMMAND_DW13::__anon54::__anon55::__anon56
TEMPERATURE_THRESHOLD	hil/nvme.h	131;"	d
TOTAL_BLOCKS_PER_DIE	common/cosmos_plus_system.h	74;"	d
TOTAL_BLOCKS_PER_LUN	common/cosmos_plus_system.h	66;"	d
TRACE_EOF	common/cosmos_types.h	/^	TRACE_EOF,$/;"	e	enum:__anon92
TRACE_READ	common/cosmos_types.h	/^	TRACE_READ = 0,$/;"	e	enum:__anon92
TRACE_TYPE	common/cosmos_types.h	/^} TRACE_TYPE;$/;"	t	typeref:enum:__anon92
TRACE_UNKNOWN	common/cosmos_types.h	/^	TRACE_UNKNOWN,$/;"	e	enum:__anon92
TRACE_WRITE	common/cosmos_types.h	/^	TRACE_WRITE,$/;"	e	enum:__anon92
TRUE	common/cosmos_types.h	11;"	d
TV_ABS	util/debug.h	43;"	d
TV_DEF	util/debug.h	37;"	d
TV_DIF	util/debug.h	46;"	d
TV_GET	util/debug.h	40;"	d
UINT16	common/cosmos_types.h	/^typedef unsigned short		UINT16;$/;"	t
UINT32	common/cosmos_types.h	/^typedef unsigned int		UINT32;$/;"	t
UINT64	common/cosmos_types.h	/^typedef unsigned long long	UINT64;$/;"	t
UINT8	common/cosmos_types.h	/^typedef unsigned char		UINT8;$/;"	t
USER_CHANNELS	common/cosmos_plus_system.h	90;"	d
USER_CHANNELS	fil/ram/fil.c	16;"	d	file:
USER_WAYS	common/cosmos_plus_system.h	91;"	d
USER_WAYS	fil/ram/fil.c	17;"	d	file:
UTIL_H	util/util.h	2;"	d
V2FCommand_BlockErase	fil/nand/nsc_driver.h	69;"	d
V2FCommand_GetFeatures	fil/nand/nsc_driver.h	65;"	d
V2FCommand_NOP	fil/nand/nsc_driver.h	62;"	d
V2FCommand_ProgramPage	fil/nand/nsc_driver.h	68;"	d
V2FCommand_ReadPageTransfer	fil/nand/nsc_driver.h	67;"	d
V2FCommand_ReadPageTransferRaw	fil/nand/nsc_driver.h	71;"	d
V2FCommand_ReadPageTrigger	fil/nand/nsc_driver.h	66;"	d
V2FCommand_Reset	fil/nand/nsc_driver.h	63;"	d
V2FCommand_SetFeatures	fil/nand/nsc_driver.h	64;"	d
V2FCommand_StatusCheck	fil/nand/nsc_driver.h	70;"	d
V2FCrcValid	fil/nand/nsc_driver.h	74;"	d
V2FEliminateReportDoneFlag	fil/nand/nsc_driver.h	84;"	d
V2FEnterToggleMode	fil/nand/nsc_driver.h	79;"	d
V2FEraseBlockAsync	fil/nand/nsc_driver.c	/^void V2FEraseBlockAsync(V2FMCRegisters* dev, int way, unsigned int rowAddress)$/;"	f
V2FGetFeaturesSync	fil/nand/nsc_driver.c	/^void V2FGetFeaturesSync(V2FMCRegisters* dev, int way, unsigned int* feature0x01, unsigned int* feature0x02, unsigned int* feature0x10, unsigned int* feature0x30)$/;"	f
V2FIsControllerBusy	fil/nand/nsc_driver.c	/^unsigned int V2FIsControllerBusy(V2FMCRegisters* dev)$/;"	f
V2FMCRegisters	fil/nand/nsc_driver.h	/^} V2FMCRegisters;$/;"	t	typeref:struct:__anon114
V2FPageChunkValid	fil/nand/nsc_driver.h	76;"	d
V2FProgramPageAsync	fil/nand/nsc_driver.c	/^void V2FProgramPageAsync(V2FMCRegisters* dev, int way, unsigned int rowAddress, void* pageDataBuffer, void* spareDataBuffer)$/;"	f
V2FReadPageTransferAsync	fil/nand/nsc_driver.c	/^void V2FReadPageTransferAsync(V2FMCRegisters* dev, int way, void* pageDataBuffer, void* spareDataBuffer, unsigned int* errorInformation, unsigned int* completion, unsigned int rowAddress)$/;"	f
V2FReadPageTransferRawAsync	fil/nand/nsc_driver.c	/^void V2FReadPageTransferRawAsync(V2FMCRegisters* dev, int way, void* pageDataBuffer, unsigned int* completion)$/;"	f
V2FReadPageTriggerAsync	fil/nand/nsc_driver.c	/^void V2FReadPageTriggerAsync(V2FMCRegisters* dev, int way, unsigned int rowAddress)$/;"	f
V2FReadyBusyAsync	fil/nand/nsc_driver.c	/^unsigned int V2FReadyBusyAsync(V2FMCRegisters* dev)$/;"	f
V2FRequestComplete	fil/nand/nsc_driver.h	85;"	d
V2FRequestFail	fil/nand/nsc_driver.h	86;"	d
V2FRequestReportDone	fil/nand/nsc_driver.h	83;"	d
V2FResetSync	fil/nand/nsc_driver.c	/^void V2FResetSync(V2FMCRegisters* dev, int way)$/;"	f
V2FSetFeaturesSync	fil/nand/nsc_driver.c	/^void V2FSetFeaturesSync(V2FMCRegisters* dev, int way, unsigned int feature0x02, unsigned int feature0x10, unsigned int feature0x01, unsigned int payLoadAddr)$/;"	f
V2FSpareChunkValid	fil/nand/nsc_driver.h	75;"	d
V2FStatusCheckAsync	fil/nand/nsc_driver.c	/^void V2FStatusCheckAsync(V2FMCRegisters* dev, int way, unsigned int* statusReport)$/;"	f
V2FStatusCheckSync	fil/nand/nsc_driver.c	/^unsigned int V2FStatusCheckSync(V2FMCRegisters* dev, int way)$/;"	f
V2FTransferComplete	fil/nand/nsc_driver.h	82;"	d
V2FWayReady	fil/nand/nsc_driver.h	81;"	d
V2FWorstChunkErrorCount	fil/nand/nsc_driver.h	77;"	d
VID	hil/nvme.h	/^	unsigned short VID;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
VOID	common/cosmos_types.h	/^typedef void				VOID;$/;"	t
VOLATILE_WRITE_CACHE	hil/nvme.h	133;"	d
VS	hil/nvme.h	/^	unsigned char VS[1024];$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
VS	hil/nvme.h	/^	unsigned char VS[3712];$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE
VWC	hil/nvme.h	/^	} VWC;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER	typeref:struct:_ADMIN_IDENTIFY_CONTROLLER::__anon43
WAY_STATUS	fil/nand/fil_nand.c	/^} WAY_STATUS;$/;"	t	typeref:struct:__anon108	file:
WP	hil/nvme.h	/^	unsigned int WP							:1;$/;"	m	struct:_DATASET_MANAGEMENT_CONTEXT_ATTRIBUTES
WRITE_ATOMICITY	hil/nvme.h	137;"	d
_ADMIN_CREATE_IO_CQ_DW10	hil/nvme.h	/^typedef struct _ADMIN_CREATE_IO_CQ_DW10 {$/;"	s
_ADMIN_CREATE_IO_CQ_DW11	hil/nvme.h	/^typedef struct _ADMIN_CREATE_IO_CQ_DW11 {$/;"	s
_ADMIN_CREATE_IO_SQ_DW10	hil/nvme.h	/^typedef struct _ADMIN_CREATE_IO_SQ_DW10 {$/;"	s
_ADMIN_CREATE_IO_SQ_DW11	hil/nvme.h	/^typedef struct _ADMIN_CREATE_IO_SQ_DW11 {$/;"	s
_ADMIN_DELETE_IO_CQ_DW10	hil/nvme.h	/^typedef struct _ADMIN_DELETE_IO_CQ_DW10 {$/;"	s
_ADMIN_DELETE_IO_SQ_DW10	hil/nvme.h	/^typedef struct _ADMIN_DELETE_IO_SQ_DW10 {$/;"	s
_ADMIN_GET_FEATURES_DW10	hil/nvme.h	/^typedef struct _ADMIN_GET_FEATURES_DW10 {$/;"	s
_ADMIN_GET_LOG_PAGE_DW10	hil/nvme.h	/^typedef struct _ADMIN_GET_LOG_PAGE_DW10 {$/;"	s
_ADMIN_IDENTIFY_COMMAND_DW10	hil/nvme.h	/^typedef struct _ADMIN_IDENTIFY_COMMAND_DW10 {$/;"	s
_ADMIN_IDENTIFY_CONTROLLER	hil/nvme.h	/^typedef struct _ADMIN_IDENTIFY_CONTROLLER {$/;"	s
_ADMIN_IDENTIFY_FORMAT_DATA	hil/nvme.h	/^typedef struct _ADMIN_IDENTIFY_FORMAT_DATA {$/;"	s
_ADMIN_IDENTIFY_NAMESPACE	hil/nvme.h	/^typedef struct _ADMIN_IDENTIFY_NAMESPACE {$/;"	s
_ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR	hil/nvme.h	/^typedef struct _ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR {$/;"	s
_ADMIN_SET_FEATURES_DW10	hil/nvme.h	/^typedef struct _ADMIN_SET_FEATURES_DW10 {$/;"	s
_ADMIN_SET_FEATURES_NUMBER_OF_QUEUES_DW11	hil/nvme.h	/^typedef struct _ADMIN_SET_FEATURES_NUMBER_OF_QUEUES_DW11 {$/;"	s
_DATASET_MANAGEMENT_CONTEXT_ATTRIBUTES	hil/nvme.h	/^typedef struct _DATASET_MANAGEMENT_CONTEXT_ATTRIBUTES {$/;"	s
_DATASET_MANAGEMENT_RANGE	hil/nvme.h	/^typedef struct _DATASET_MANAGEMENT_RANGE {$/;"	s
_DEV_IRQ_REG	hil/host_lld.h	/^typedef struct _DEV_IRQ_REG {$/;"	s
_GetLUNBaseAddr	fil/nand/fil_nand.c	/^static unsigned int _GetLUNBaseAddr(int nLUN)$/;"	f	file:
_GetRowAddress	fil/nand/fil_nand.c	/^static unsigned int _GetRowAddress(int nPCh, int nPWay, int nBlock, int nPage)$/;"	f	file:
_GetTransferResult	fil/nand/fil_nand.c	/^static int _GetTransferResult(unsigned int *panErrorFlag)$/;"	f	file:
_HOST_DMA_ASSIST_STATUS	hil/host_lld.h	/^typedef struct _HOST_DMA_ASSIST_STATUS {$/;"	s
_HOST_DMA_CMD_FIFO_REG	hil/host_lld.h	/^typedef struct _HOST_DMA_CMD_FIFO_REG {$/;"	s
_HOST_DMA_FIFO_CNT_REG	hil/host_lld.h	/^typedef struct _HOST_DMA_FIFO_CNT_REG$/;"	s
_HOST_DMA_STATUS	hil/host_lld.h	/^typedef struct _HOST_DMA_STATUS {$/;"	s
_IO_DATASET_MANAGEMENT_COMMAND_DW10	hil/nvme.h	/^typedef struct _IO_DATASET_MANAGEMENT_COMMAND_DW10 {$/;"	s
_IO_DATASET_MANAGEMENT_COMMAND_DW10	hil/nvme.h	/^} _IO_DATASET_MANAGEMENT_COMMAND_DW10;$/;"	t	typeref:struct:_IO_DATASET_MANAGEMENT_COMMAND_DW10
_IO_DATASET_MANAGEMENT_COMMAND_DW11	hil/nvme.h	/^typedef struct _IO_DATASET_MANAGEMENT_COMMAND_DW11 {$/;"	s
_IO_DATASET_MANAGEMENT_COMMAND_DW11	hil/nvme.h	/^} _IO_DATASET_MANAGEMENT_COMMAND_DW11;$/;"	t	typeref:struct:_IO_DATASET_MANAGEMENT_COMMAND_DW11
_IO_READ_COMMAND_DW12	hil/nvme.h	/^typedef struct _IO_READ_COMMAND_DW12 {$/;"	s
_IO_READ_COMMAND_DW13	hil/nvme.h	/^typedef struct _IO_READ_COMMAND_DW13 {$/;"	s
_IO_READ_COMMAND_DW15	hil/nvme.h	/^typedef struct _IO_READ_COMMAND_DW15 {$/;"	s
_IO_WRITE_COMMAND_DW12	hil/nvme.h	/^typedef struct _IO_WRITE_COMMAND_DW12 {$/;"	s
_IO_WRITE_COMMAND_DW13	hil/nvme.h	/^typedef struct _IO_WRITE_COMMAND_DW13 {$/;"	s
_IO_WRITE_COMMAND_DW15	hil/nvme.h	/^typedef struct _IO_WRITE_COMMAND_DW15 {$/;"	s
_IsCMDIssuable	fil/nand/fil_nand.c	/^static int _IsCMDIssuable(int nPCh, int nPWay)$/;"	f	file:
_IsCmdDone	fil/nand/fil_nand.c	/^static int _IsCmdDone(volatile unsigned int nStatusResult)$/;"	f	file:
_IsCmdSuccess	fil/nand/fil_nand.c	/^static int _IsCmdSuccess(volatile unsigned int nStatusResult)$/;"	f	file:
_IsRequestComplete	fil/nand/fil_nand.c	/^static int _IsRequestComplete(unsigned int nResult)$/;"	f	file:
_IsRequestFail	fil/nand/fil_nand.c	/^static int _IsRequestFail(unsigned int nResult)$/;"	f	file:
_IsValidAddress	fil/nand/fil_nand.c	/^static int _IsValidAddress(int nCh, int nWay, int nBlock, int nPage)$/;"	f	file:
_IsWayIdle	fil/nand/fil_nand.c	/^static int _IsWayIdle(int nPCh, int nPWay)$/;"	f	file:
_NVME_ADMIN_COMMAND	hil/nvme.h	/^typedef struct _NVME_ADMIN_COMMAND {$/;"	s
_NVME_ADMIN_QUEUE_SET_REG	hil/host_lld.h	/^typedef struct _NVME_ADMIN_QUEUE_SET_REG {$/;"	s
_NVME_ADMIN_QUEUE_STATUS	hil/nvme.h	/^typedef struct _NVME_ADMIN_QUEUE_STATUS {$/;"	s
_NVME_CMD_FIFO_REG	hil/host_lld.h	/^typedef struct _NVME_CMD_FIFO_REG {$/;"	s
_NVME_CMD_SRAM	hil/host_lld.h	/^typedef struct _NVME_CMD_SRAM {$/;"	s
_NVME_CMD_SRAM	hil/host_lld.h	/^} _NVME_CMD_SRAM;$/;"	t	typeref:struct:_NVME_CMD_SRAM
_NVME_COMMAND	hil/nvme.h	/^typedef struct _NVME_COMMAND {$/;"	s
_NVME_COMPLETION	hil/nvme.h	/^typedef struct _NVME_COMPLETION {$/;"	s
_NVME_CPL_FIFO_REG	hil/host_lld.h	/^typedef struct _NVME_CPL_FIFO_REG {$/;"	s
_NVME_IO_COMMAND	hil/nvme.h	/^typedef struct _NVME_IO_COMMAND {$/;"	s
_NVME_IO_CQ_SET_REG	hil/host_lld.h	/^typedef struct _NVME_IO_CQ_SET_REG {$/;"	s
_NVME_IO_CQ_STATUS	hil/nvme.h	/^typedef struct _NVME_IO_CQ_STATUS {$/;"	s
_NVME_IO_SQ_SET_REG	hil/host_lld.h	/^typedef struct _NVME_IO_SQ_SET_REG {$/;"	s
_NVME_IO_SQ_STATUS	hil/nvme.h	/^typedef struct _NVME_IO_SQ_STATUS {$/;"	s
_NVME_STATUS	hil/nvme.h	/^typedef struct _NVME_STATUS {$/;"	s
_NVME_STATUS_REG	hil/host_lld.h	/^typedef struct _NVME_STATUS_REG {$/;"	s
_PCIE_FUNC_REG	hil/host_lld.h	/^typedef struct _PCIE_FUNC_REG {$/;"	s
_PCIE_STATUS_REG	hil/host_lld.h	/^typedef struct _PCIE_STATUS_REG {$/;"	s
__ASSERT	util/debug.h	8;"	d
__COSMOS_PLUS_SYSTEM_H__	common/cosmos_plus_system.h	3;"	d
__COSMOS_TYPES_H__	common/cosmos_types.h	2;"	d
__FIL_CONFIG_H__	fil/nand/fil_config.h	2;"	d
__FIL_NAND_H__	fil/nand/fil_nand.h	2;"	d
__IO_ACCESS_H_	util/io_access.h	2;"	d
__list_add	util/list.h	/^static inline void __list_add(struct list_head *new, struct list_head *prev,$/;"	f
__list_del	util/list.h	/^static inline void __list_del(struct list_head *prev, struct list_head *next)$/;"	f
_nand_addr	common/cmd_internal.h	/^typedef struct _nand_addr$/;"	s
addr	common/cmd_internal.h	/^    nand_addr_t addr;$/;"	m	struct:dma_buf
addr	common/cmd_internal.h	/^    nand_addr_t addr;$/;"	m	struct:nand_req
address_space_init	common/address_space.c	/^void address_space_init(void)$/;"	f
adminQueueInfo	hil/nvme.h	/^	NVME_ADMIN_QUEUE_STATUS adminQueueInfo;$/;"	m	struct:_NVME_STATUS
anData	fil/nand/fil_nand.c	/^    unsigned int anData[USER_CHANNELS][USER_WAYS];$/;"	m	struct:__anon110	file:
anData	fil/nand/fil_nand.c	/^    unsigned int anData[USER_CHANNELS][USER_WAYS];$/;"	m	struct:__anon111	file:
anData	fil/nand/fil_nand.c	/^    unsigned int anData[USER_CHANNELS][USER_WAYS][ERROR_INFO_WORD_COUNT];$/;"	m	struct:__anon112	file:
arr	common/cmd_internal.h	/^    struct cmd **arr;$/;"	m	struct:cmd_queue	typeref:struct:cmd_queue::cmd
autoCompletion	hil/host_lld.h	/^				unsigned int autoCompletion	:1;	\/\/ dy, NVME_COMMAND_AUTO_COMPLETION_ON or OFF$/;"	m	struct:_HOST_DMA_CMD_FIFO_REG::__anon89::__anon90::__anon91
autoDmaRx	hil/host_lld.h	/^			unsigned char autoDmaRx;	\/\/ dy, DMA index for Rx, DMA done\/request index, MAX 255, increment only$/;"	m	struct:_HOST_DMA_FIFO_CNT_REG::__anon87::__anon88
autoDmaRxCnt	hil/host_lld.h	/^	unsigned int autoDmaRxCnt;		\/\/ dy, Total auto DMA Rx Count, (cumulative)$/;"	m	struct:_HOST_DMA_STATUS
autoDmaRxOverFlowCnt	hil/host_lld.h	/^	unsigned int autoDmaRxOverFlowCnt;$/;"	m	struct:_HOST_DMA_ASSIST_STATUS
autoDmaTx	hil/host_lld.h	/^			unsigned char autoDmaTx;	\/\/ dy, DMA index for Tx, DMA done\/request index, MAX 255, increment only$/;"	m	struct:_HOST_DMA_FIFO_CNT_REG::__anon87::__anon88
autoDmaTxCnt	hil/host_lld.h	/^	unsigned int autoDmaTxCnt;		\/\/ dy, Total auto DMA Tx Count, (cumulative)$/;"	m	struct:_HOST_DMA_STATUS
autoDmaTxOverFlowCnt	hil/host_lld.h	/^	unsigned int autoDmaTxOverFlowCnt;$/;"	m	struct:_HOST_DMA_ASSIST_STATUS
base_DMA	common/address_space.c	/^void *base_DMA;$/;"	v
base_NAND	common/address_space.c	/^void *base_NAND;$/;"	v
base_NVME	common/address_space.c	/^void *base_NVME;$/;"	v
block	common/cmd_internal.h	/^    unsigned int block: 14;$/;"	m	struct:_nand_addr
buf	common/cmd_internal.h	/^    struct list_head *buf;$/;"	m	struct:cmd	typeref:struct:cmd::list_head
buf_main	common/cmd_internal.h	/^    void *buf_main;$/;"	m	struct:dma_buf
buf_main	common/cmd_internal.h	/^    void *buf_main;$/;"	m	struct:nand_req
buf_spare	common/cmd_internal.h	/^    void *buf_spare;$/;"	m	struct:dma_buf
buf_spare	common/cmd_internal.h	/^    void *buf_spare;$/;"	m	struct:nand_req
busMaster	hil/host_lld.h	/^			unsigned int busMaster		:1;$/;"	m	struct:_DEV_IRQ_REG::__anon66::__anon67
busMaster	hil/host_lld.h	/^			unsigned int busMaster		:1;$/;"	m	struct:_PCIE_FUNC_REG::__anon70::__anon71
cacheEn	hil/nvme.h	/^	unsigned int cacheEn;$/;"	m	struct:_NVME_STATUS
ccEn	hil/host_lld.h	/^			unsigned int ccEn		:1;$/;"	m	struct:_NVME_STATUS_REG::__anon72::__anon73
ccShn	hil/host_lld.h	/^			unsigned int ccShn		:2;$/;"	m	struct:_NVME_STATUS_REG::__anon72::__anon73
ch	common/cmd_internal.h	/^    unsigned int ch: 3;$/;"	m	struct:_nand_addr
chCtlReg	fil/nand/fil_nand.c	/^V2FMCRegisters* chCtlReg[USER_CHANNELS];$/;"	v
channelBusy	fil/nand/nsc_driver.h	/^	unsigned int channelBusy;			\/\/ dy, 1: busy, 0: idle, HW�� �����ϴ� ���̹Ƿ� Simulator������ �׻� 0�� �����̴�.$/;"	m	struct:__anon114
check_auto_rx_dma_done	hil/host_lld.c	/^void check_auto_rx_dma_done()$/;"	f
check_auto_rx_dma_partial_done	hil/host_lld.c	/^unsigned int check_auto_rx_dma_partial_done(unsigned int tailIndex, unsigned int tailAssistIndex) {$/;"	f
check_auto_tx_dma_done	hil/host_lld.c	/^void check_auto_tx_dma_done()$/;"	f
check_auto_tx_dma_partial_done	hil/host_lld.c	/^unsigned int check_auto_tx_dma_partial_done(unsigned int tailIndex, unsigned int tailAssistIndex) {$/;"	f
check_direct_rx_dma_done	hil/host_lld.c	/^void check_direct_rx_dma_done()$/;"	f
check_direct_tx_dma_done	hil/host_lld.c	/^void check_direct_tx_dma_done()$/;"	f
check_nvme_cc_en	hil/host_lld.c	/^unsigned int check_nvme_cc_en()$/;"	f
cid	hil/host_lld.h	/^				unsigned int cid			:16;$/;"	m	struct:_NVME_CPL_FIFO_REG::__anon76::__anon77::__anon78
cmd	common/cmd_internal.h	/^    struct cmd *cmd;$/;"	m	struct:nand_req	typeref:struct:nand_req::cmd
cmd	common/cmd_internal.h	/^struct cmd$/;"	s
cmd4KBOffset	hil/host_lld.h	/^				unsigned int cmd4KBOffset	:9;	\/\/ dy, 4KB offset in a request$/;"	m	struct:_HOST_DMA_CMD_FIFO_REG::__anon89::__anon90::__anon91
cmdDword	hil/nvme.h	/^	unsigned int cmdDword[16];$/;"	m	struct:_NVME_COMMAND
cmdSelect	fil/nand/nsc_driver.h	/^	unsigned int cmdSelect;				\/\/ dy, NAND command, V2FCommand_ReadPageTrigger ����.$/;"	m	struct:__anon114
cmdSeqNum	hil/host_lld.h	/^			unsigned int cmdSeqNum			:8;$/;"	m	struct:_NVME_CMD_FIFO_REG::__anon74::__anon75
cmdSeqNum	hil/nvme.h	/^	unsigned int cmdSeqNum;$/;"	m	struct:_NVME_COMMAND
cmdSlotTag	hil/host_lld.h	/^				unsigned int cmdSlotTag		:7;$/;"	m	struct:_HOST_DMA_CMD_FIFO_REG::__anon89::__anon90::__anon91
cmdSlotTag	hil/host_lld.h	/^			unsigned int cmdSlotTag			:7;	\/\/dy, index of command slot, base NVME_CMD_SRAM_ADDR, 64byte each$/;"	m	struct:_NVME_CMD_FIFO_REG::__anon74::__anon75
cmdSlotTag	hil/host_lld.h	/^			unsigned short cmdSlotTag			:7;$/;"	m	struct:_NVME_CPL_FIFO_REG::__anon76::__anon77
cmdSlotTag	hil/nvme.h	/^	unsigned short cmdSlotTag;$/;"	m	struct:_NVME_COMMAND
cmdValid	hil/host_lld.h	/^			unsigned int cmdValid			:1;$/;"	m	struct:_NVME_CMD_FIFO_REG::__anon74::__anon75
cmd_internal_init	common/cmd_internal.c	/^void cmd_internal_init(void)$/;"	f
cmd_mem	common/cmd_internal.c	/^static struct cmd *cmd_mem;$/;"	v	typeref:struct:cmd	file:
cmd_pool_q	common/cmd_internal.c	/^static struct cmd_queue cmd_pool_q;$/;"	v	typeref:struct:cmd_queue	file:
cmd_queue	common/cmd_internal.h	/^struct cmd_queue$/;"	s
completionAddress	fil/nand/nsc_driver.h	/^	unsigned int completionAddress;$/;"	m	struct:__anon114
cplType	hil/host_lld.h	/^			unsigned short cplType				:2;$/;"	m	struct:_NVME_CPL_FIFO_REG::__anon76::__anon77
cprint	util/debug.h	35;"	d
cqIrqEn	hil/host_lld.h	/^			unsigned int cqIrqEn			:1;$/;"	m	struct:_NVME_ADMIN_QUEUE_SET_REG::__anon81::__anon82
cqSize	hil/host_lld.h	/^			unsigned int cqSize			:8;$/;"	m	struct:_NVME_IO_CQ_SET_REG::__anon85::__anon86
cqValid	hil/host_lld.h	/^			unsigned int cqValid			:1;$/;"	m	struct:_NVME_ADMIN_QUEUE_SET_REG::__anon81::__anon82
cqValid	hil/nvme.h	/^	unsigned char cqValid;$/;"	m	struct:_NVME_ADMIN_QUEUE_STATUS
cqVector	hil/host_lld.h	/^			unsigned int cqVector			:4;$/;"	m	struct:_NVME_IO_SQ_SET_REG::__anon83::__anon84
cqVector	hil/nvme.h	/^	unsigned char cqVector;$/;"	m	struct:_NVME_IO_SQ_STATUS
cstsRdy	hil/host_lld.h	/^			unsigned int cstsRdy		:1;$/;"	m	struct:_NVME_STATUS_REG::__anon72::__anon73
cstsShst	hil/host_lld.h	/^			unsigned int cstsShst		:2;$/;"	m	struct:_NVME_STATUS_REG::__anon72::__anon73
dataAddress	fil/nand/nsc_driver.h	/^	unsigned int dataAddress;$/;"	m	struct:__anon114
del_cmd	common/cmd_internal.c	/^void del_cmd(struct cmd *cmd)$/;"	f
del_req	common/cmd_internal.c	/^void del_req(struct nand_req *req)$/;"	f
devAddr	hil/host_lld.h	/^			unsigned int devAddr;				\/\/ dy, Memory Address$/;"	m	struct:_HOST_DMA_CMD_FIFO_REG::__anon89::__anon90
dev_irq_handler	hil/host_lld.c	/^void dev_irq_handler()$/;"	f
dev_irq_init	hil/host_lld.c	/^void dev_irq_init()$/;"	f
dindent	util/debug.h	33;"	d
directDmaRx	hil/host_lld.h	/^			unsigned char directDmaRx;$/;"	m	struct:_HOST_DMA_FIFO_CNT_REG::__anon87::__anon88
directDmaRxCnt	hil/host_lld.h	/^	unsigned int directDmaRxCnt;$/;"	m	struct:_HOST_DMA_STATUS
directDmaTx	hil/host_lld.h	/^			unsigned char directDmaTx;$/;"	m	struct:_HOST_DMA_FIFO_CNT_REG::__anon87::__anon88
directDmaTxCnt	hil/host_lld.h	/^	unsigned int directDmaTxCnt;$/;"	m	struct:_HOST_DMA_STATUS
disk	fil/ram/fil.c	/^static void *disk;$/;"	v	file:
disk_size	ftl/passthru/ftl.c	/^static int disk_size = 4096 * HOST_BLOCK_CNT; \/\/ default 64 MiB$/;"	v	file:
disk_size	ftl/simple/ftl.c	/^static int disk_size = 4096 * HOST_BLOCK_CNT; \/\/ default 64 GiB$/;"	v	file:
dmaDirection	hil/host_lld.h	/^				unsigned int dmaDirection	:1;	\/\/ dy, HOST_DMA_TX_DIRECTION, HOST_DMA_RX_DIRECTION$/;"	m	struct:_HOST_DMA_CMD_FIFO_REG::__anon89::__anon90::__anon91
dmaLen	hil/host_lld.h	/^				unsigned int dmaLen		:13;$/;"	m	struct:_HOST_DMA_CMD_FIFO_REG::__anon89::__anon90::__anon91
dmaType	hil/host_lld.h	/^				unsigned int dmaType		:1;	\/\/ dy, HOST_DMA_AUTO_TYPE or HOST_DMA_DIRECT_TYPE$/;"	m	struct:_HOST_DMA_CMD_FIFO_REG::__anon89::__anon90::__anon91
dma_address_init	common/address_space.c	/^static void dma_address_init(void)$/;"	f	file:
dma_buf	common/cmd_internal.h	/^struct dma_buf$/;"	s
dma_buf_cnt	common/cmd_internal.c	/^static int dma_buf_cnt;$/;"	v	file:
dma_malloc	common/dma_memory.c	/^void *dma_malloc(size_t size, size_t alignment)$/;"	f
dma_mem_main	common/cmd_internal.c	/^static void *dma_mem_main;$/;"	v	file:
dma_mem_spare	common/cmd_internal.c	/^static void *dma_mem_spare;$/;"	v	file:
dma_memory_init	common/dma_memory.c	/^void dma_memory_init(void)$/;"	f
dma_meta	common/cmd_internal.c	/^static struct dma_buf *dma_meta;$/;"	v	typeref:struct:dma_buf	file:
dma_rx_head	hil/hil.c	/^static unsigned int dma_rx_head = 0;$/;"	v	file:
dma_rx_slots	hil/hil.c	/^static inline int dma_rx_slots(void)$/;"	f	file:
dma_rx_tail	hil/hil.c	/^static unsigned int dma_rx_tail = 0;$/;"	v	file:
dma_tx_head	hil/hil.c	/^static unsigned int dma_tx_head = 0;$/;"	v	file:
dma_tx_slots	hil/hil.c	/^static inline int dma_tx_slots(void)$/;"	f	file:
dma_tx_tail	hil/hil.c	/^static unsigned int dma_tx_tail = 0;$/;"	v	file:
dmabuf_get	common/cmd_internal.c	/^struct list_head *dmabuf_get(int nblock)$/;"	f
dmabuf_init	common/cmd_internal.c	/^static void dmabuf_init(void)$/;"	f	file:
dmabuf_put	common/cmd_internal.c	/^void dmabuf_put(struct list_head *buf_list, int nblock)$/;"	f
done_q	common/cmd_internal.c	/^struct cmd_queue done_q;$/;"	v	typeref:struct:cmd_queue
dprint	util/debug.h	29;"	d
dprint	util/debug.h	31;"	d
dword	hil/host_lld.h	/^		unsigned int dword;$/;"	m	union:_DEV_IRQ_REG::__anon66
dword	hil/host_lld.h	/^		unsigned int dword;$/;"	m	union:_HOST_DMA_FIFO_CNT_REG::__anon87
dword	hil/host_lld.h	/^		unsigned int dword;$/;"	m	union:_NVME_ADMIN_QUEUE_SET_REG::__anon81
dword	hil/host_lld.h	/^		unsigned int dword;$/;"	m	union:_NVME_CMD_FIFO_REG::__anon74
dword	hil/host_lld.h	/^		unsigned int dword;$/;"	m	union:_NVME_STATUS_REG::__anon72
dword	hil/host_lld.h	/^		unsigned int dword;$/;"	m	union:_PCIE_FUNC_REG::__anon70
dword	hil/host_lld.h	/^		unsigned int dword;$/;"	m	union:_PCIE_STATUS_REG::__anon68
dword	hil/host_lld.h	/^		unsigned int dword[2];$/;"	m	union:_NVME_IO_CQ_SET_REG::__anon85
dword	hil/host_lld.h	/^		unsigned int dword[2];$/;"	m	union:_NVME_IO_SQ_SET_REG::__anon83
dword	hil/host_lld.h	/^		unsigned int dword[3];$/;"	m	union:_NVME_CPL_FIFO_REG::__anon76
dword	hil/host_lld.h	/^		unsigned int dword[4];$/;"	m	union:_HOST_DMA_CMD_FIFO_REG::__anon89
dword	hil/host_lld.h	/^	unsigned int dword[128][16];$/;"	m	struct:_NVME_CMD_SRAM
dword	hil/nvme.h	/^		unsigned int dword;$/;"	m	union:_ADMIN_CREATE_IO_CQ_DW10::__anon17
dword	hil/nvme.h	/^		unsigned int dword;$/;"	m	union:_ADMIN_CREATE_IO_CQ_DW11::__anon19
dword	hil/nvme.h	/^		unsigned int dword;$/;"	m	union:_ADMIN_CREATE_IO_SQ_DW10::__anon23
dword	hil/nvme.h	/^		unsigned int dword;$/;"	m	union:_ADMIN_CREATE_IO_SQ_DW11::__anon25
dword	hil/nvme.h	/^		unsigned int dword;$/;"	m	union:_ADMIN_DELETE_IO_CQ_DW10::__anon21
dword	hil/nvme.h	/^		unsigned int dword;$/;"	m	union:_ADMIN_DELETE_IO_SQ_DW10::__anon27
dword	hil/nvme.h	/^		unsigned int dword;$/;"	m	union:_ADMIN_GET_FEATURES_DW10::__anon15
dword	hil/nvme.h	/^		unsigned int dword;$/;"	m	union:_ADMIN_GET_LOG_PAGE_DW10::__anon31
dword	hil/nvme.h	/^		unsigned int dword;$/;"	m	union:_ADMIN_IDENTIFY_COMMAND_DW10::__anon29
dword	hil/nvme.h	/^		unsigned int dword;$/;"	m	union:_ADMIN_SET_FEATURES_DW10::__anon11
dword	hil/nvme.h	/^		unsigned int dword;$/;"	m	union:_ADMIN_SET_FEATURES_NUMBER_OF_QUEUES_DW11::__anon13
dword	hil/nvme.h	/^		unsigned int dword;$/;"	m	union:_IO_READ_COMMAND_DW12::__anon59
dword	hil/nvme.h	/^		unsigned int dword;$/;"	m	union:_IO_READ_COMMAND_DW13::__anon61
dword	hil/nvme.h	/^		unsigned int dword;$/;"	m	union:_IO_READ_COMMAND_DW15::__anon64
dword	hil/nvme.h	/^		unsigned int dword;$/;"	m	union:_IO_WRITE_COMMAND_DW12::__anon52
dword	hil/nvme.h	/^		unsigned int dword;$/;"	m	union:_IO_WRITE_COMMAND_DW13::__anon54
dword	hil/nvme.h	/^		unsigned int dword;$/;"	m	union:_IO_WRITE_COMMAND_DW15::__anon57
dword	hil/nvme.h	/^		unsigned int dword[16];$/;"	m	union:_NVME_ADMIN_COMMAND::__anon1
dword	hil/nvme.h	/^		unsigned int dword[16];$/;"	m	union:_NVME_IO_COMMAND::__anon4
dword	hil/nvme.h	/^		unsigned int dword[2];$/;"	m	union:_NVME_COMPLETION::__anon7
dword	hil/nvme.h	/^		unsigned int dword[8];$/;"	m	union:_ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR::__anon33
dword10	hil/nvme.h	/^			unsigned int dword10;$/;"	m	struct:_NVME_ADMIN_COMMAND::__anon1::__anon2
dword10	hil/nvme.h	/^			unsigned int dword10;$/;"	m	struct:_NVME_IO_COMMAND::__anon4::__anon5
dword11	hil/nvme.h	/^			unsigned int dword11;$/;"	m	struct:_NVME_ADMIN_COMMAND::__anon1::__anon2
dword11	hil/nvme.h	/^			unsigned int dword11;$/;"	m	struct:_NVME_IO_COMMAND::__anon4::__anon5
dword12	hil/nvme.h	/^			unsigned int dword12;$/;"	m	struct:_NVME_ADMIN_COMMAND::__anon1::__anon2
dword12	hil/nvme.h	/^			unsigned int dword12;$/;"	m	struct:_NVME_IO_COMMAND::__anon4::__anon5
dword13	hil/nvme.h	/^			unsigned int dword13;$/;"	m	struct:_NVME_ADMIN_COMMAND::__anon1::__anon2
dword13	hil/nvme.h	/^			unsigned int dword13;$/;"	m	struct:_NVME_IO_COMMAND::__anon4::__anon5
dword14	hil/nvme.h	/^			unsigned int dword14;$/;"	m	struct:_NVME_ADMIN_COMMAND::__anon1::__anon2
dword14	hil/nvme.h	/^			unsigned int dword14;$/;"	m	struct:_NVME_IO_COMMAND::__anon4::__anon5
dword15	hil/nvme.h	/^			unsigned int dword15;$/;"	m	struct:_NVME_ADMIN_COMMAND::__anon1::__anon2
dword15	hil/nvme.h	/^			unsigned int dword15;$/;"	m	struct:_NVME_IO_COMMAND::__anon4::__anon5
enable	hil/nvme.h	/^	unsigned char enable;$/;"	m	struct:_NVME_ADMIN_QUEUE_STATUS
errorCountAddress	fil/nand/nsc_driver.h	/^	unsigned int errorCountAddress;		\/\/ dy, read error information, ERROR_INFO_FAIL, ERROR_INFO_PASS, ERROR_INFO_WARNING$/;"	m	struct:__anon114
fifoHead	hil/host_lld.h	/^	HOST_DMA_FIFO_CNT_REG fifoHead;		\/\/ dy, DMA IP SFR. HW update$/;"	m	struct:_HOST_DMA_STATUS
fifoTail	hil/host_lld.h	/^	HOST_DMA_FIFO_CNT_REG fifoTail;		\/\/ dy, Insert Issue DMA, tail insert head, FW update$/;"	m	struct:_HOST_DMA_STATUS
fil_add_req	fil/nand/fil.c	/^void fil_add_req(struct cmd *cmd, int type, void *buf_main, void *buf_spare, nand_addr_t addr)$/;"	f
fil_add_req	fil/ram/fil.c	/^static void fil_add_req(struct cmd *cmd, int type, void *buf_main, void *buf_spare, nand_addr_t addr)$/;"	f	file:
fil_init	fil/file/fil.c	/^void fil_init(void)$/;"	f
fil_init	fil/nand/fil.c	/^void fil_init(void)$/;"	f
fil_init	fil/nofil/fil.c	/^void fil_init(void)$/;"	f
fil_init	fil/ram/fil.c	/^void fil_init(void)$/;"	f
fil_process_nand	fil/nand/fil.c	/^static void fil_process_nand(void)$/;"	f	file:
fil_process_nand	fil/ram/fil.c	/^static void fil_process_nand(void)$/;"	f	file:
fil_process_wait	fil/nand/fil.c	/^static void fil_process_wait(void)$/;"	f	file:
fil_process_wait	fil/ram/fil.c	/^static void fil_process_wait(void)$/;"	f	file:
fil_run	fil/file/fil.c	/^void fil_run(void)$/;"	f
fil_run	fil/nand/fil.c	/^void fil_run(void)$/;"	f
fil_run	fil/nofil/fil.c	/^void fil_run(void)$/;"	f
fil_run	fil/ram/fil.c	/^void fil_run(void)$/;"	f
firstFirmwareSlotReadOnly	hil/nvme.h	/^		unsigned char firstFirmwareSlotReadOnly					:1;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon36
formatAppliesToAllNamespaces	hil/nvme.h	/^		unsigned char formatAppliesToAllNamespaces				:1;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon42
ftl_init	ftl/passthru/ftl.c	/^void ftl_init(void)$/;"	f
ftl_init	ftl/simple/ftl.c	/^void ftl_init(void)$/;"	f
ftl_process_q	ftl/passthru/ftl.c	/^static void ftl_process_q(void)$/;"	f	file:
ftl_process_q	ftl/simple/ftl.c	/^static void ftl_process_q(void)$/;"	f	file:
ftl_run	ftl/passthru/ftl.c	/^void ftl_run(void)$/;"	f
ftl_run	ftl/simple/ftl.c	/^void ftl_run(void)$/;"	f
ftl_wait_q	common/cmd_internal.c	/^struct cmd_queue ftl_wait_q;$/;"	v	typeref:struct:cmd_queue
g_hostDmaAssistStatus	hil/host_lld.c	/^HOST_DMA_ASSIST_STATUS g_hostDmaAssistStatus;$/;"	v
g_hostDmaStatus	hil/host_lld.c	/^HOST_DMA_STATUS g_hostDmaStatus;$/;"	v
g_nvmeTask	hil/nvme_main.c	/^volatile NVME_CONTEXT g_nvmeTask;$/;"	v
g_pstNAND	fil/nand/fil_nand.c	/^NAND_GLOBAL    *g_pstNAND;$/;"	v
get_num_of_queue	hil/nvme_admin_cmd.c	/^unsigned int get_num_of_queue(unsigned int dword11)$/;"	f
get_nvme_cmd	hil/host_lld.c	/^unsigned int get_nvme_cmd(unsigned short *qID, unsigned short *cmdSlotTag, unsigned int *cmdSeqNum, unsigned int *cmdDword)$/;"	f
handle_create_io_cq	hil/nvme_admin_cmd.c	/^void handle_create_io_cq(NVME_ADMIN_COMMAND *nvmeAdminCmd, NVME_COMPLETION *nvmeCPL)$/;"	f
handle_create_io_sq	hil/nvme_admin_cmd.c	/^void handle_create_io_sq(NVME_ADMIN_COMMAND *nvmeAdminCmd, NVME_COMPLETION *nvmeCPL)$/;"	f
handle_delete_io_cq	hil/nvme_admin_cmd.c	/^void handle_delete_io_cq(NVME_ADMIN_COMMAND *nvmeAdminCmd, NVME_COMPLETION *nvmeCPL)$/;"	f
handle_delete_io_sq	hil/nvme_admin_cmd.c	/^void handle_delete_io_sq(NVME_ADMIN_COMMAND *nvmeAdminCmd, NVME_COMPLETION *nvmeCPL)$/;"	f
handle_get_features	hil/nvme_admin_cmd.c	/^void handle_get_features(NVME_ADMIN_COMMAND *nvmeAdminCmd, NVME_COMPLETION *nvmeCPL)$/;"	f
handle_get_log_page	hil/nvme_admin_cmd.c	/^void handle_get_log_page(NVME_ADMIN_COMMAND *nvmeAdminCmd, NVME_COMPLETION *nvmeCPL)$/;"	f
handle_identify	hil/nvme_admin_cmd.c	/^void handle_identify(NVME_ADMIN_COMMAND *nvmeAdminCmd, NVME_COMPLETION *nvmeCPL)$/;"	f
handle_nvme_admin_cmd	hil/nvme_admin_cmd.c	/^void handle_nvme_admin_cmd(NVME_COMMAND *nvmeCmd)$/;"	f
handle_nvme_io_cmd	hil/nvme_io_cmd.c	/^void handle_nvme_io_cmd(NVME_COMMAND *nvmeCmd)$/;"	f
handle_nvme_io_read	hil/nvme_io_cmd.c	/^void handle_nvme_io_read(unsigned int cmdSlotTag, NVME_IO_COMMAND *nvmeIOCmd)$/;"	f
handle_nvme_io_write	hil/nvme_io_cmd.c	/^void handle_nvme_io_write(unsigned int cmdSlotTag, NVME_IO_COMMAND *nvmeIOCmd)$/;"	f
handle_set_features	hil/nvme_admin_cmd.c	/^void handle_set_features(NVME_ADMIN_COMMAND *nvmeAdminCmd, NVME_COMPLETION *nvmeCPL)$/;"	f
head	common/cmd_internal.h	/^    volatile int head;$/;"	m	struct:cmd_queue
hil_get_storage_blocks	hil/hil.c	/^unsigned int hil_get_storage_blocks(void)$/;"	f
hil_init	hil/hil.c	/^void hil_init(void)$/;"	f
hil_process_dmadone	hil/hil.c	/^void hil_process_dmadone(void)$/;"	f
hil_process_dmawait	hil/hil.c	/^void hil_process_dmawait(void)$/;"	f
hil_process_doneq	hil/hil.c	/^void hil_process_doneq(void)$/;"	f
hil_process_init	hil/hil.c	/^void hil_process_init(void)$/;"	f
hil_read_block	hil/hil.c	/^void hil_read_block(unsigned int cmd_tag, unsigned int start_lba, unsigned int lba_count)$/;"	f
hil_run	hil/hil.c	/^void hil_run(void)$/;"	f
hil_set_storage_blocks	hil/hil.c	/^void hil_set_storage_blocks(unsigned int nblock)$/;"	f
hil_write_block	hil/hil.c	/^void hil_write_block(unsigned int cmd_tag, unsigned int start_lba, unsigned int lba_count)$/;"	f
i_block	ftl/simple/ftl.c	/^static unsigned int i_block = 50;$/;"	v	file:
i_ch	ftl/simple/ftl.c	/^static unsigned int i_ch = 0;$/;"	v	file:
i_page	ftl/simple/ftl.c	/^static unsigned int i_page = 0;$/;"	v	file:
i_way	ftl/simple/ftl.c	/^static unsigned int i_way = 0;$/;"	v	file:
id	common/cmd_internal.h	/^    int id; \/\/ TODO debug use only, delete later$/;"	m	struct:dma_buf
identify_controller	hil/nvme_identify.c	/^void identify_controller(unsigned int pBuffer)$/;"	f
identify_namespace	hil/nvme_identify.c	/^void identify_namespace(unsigned int pBuffer)$/;"	f
init_cmd_queue	common/cmd_internal.c	/^static void init_cmd_queue(struct cmd_queue *q, int size)$/;"	f	file:
init_q	common/cmd_internal.c	/^struct cmd_queue init_q;$/;"	v	typeref:struct:cmd_queue
ioCqInfo	hil/nvme.h	/^	NVME_IO_CQ_STATUS ioCqInfo[MAX_NUM_OF_IO_CQ];$/;"	m	struct:_NVME_STATUS
ioSqInfo	hil/nvme.h	/^	NVME_IO_SQ_STATUS ioSqInfo[MAX_NUM_OF_IO_SQ];$/;"	m	struct:_NVME_STATUS
irqDisable	hil/host_lld.h	/^			unsigned int irqDisable		:1;$/;"	m	struct:_PCIE_FUNC_REG::__anon70::__anon71
irqEn	hil/host_lld.h	/^			unsigned int irqEn			:1;$/;"	m	struct:_NVME_IO_CQ_SET_REG::__anon85::__anon86
irqEn	hil/nvme.h	/^	unsigned char irqEn;$/;"	m	struct:_NVME_ADMIN_QUEUE_STATUS
irqEn	hil/nvme.h	/^	unsigned char irqEn;$/;"	m	struct:_NVME_IO_CQ_STATUS
irqVector	hil/host_lld.h	/^			unsigned int irqVector			:3;$/;"	m	struct:_NVME_IO_CQ_SET_REG::__anon85::__anon86
irqVector	hil/nvme.h	/^	unsigned short irqVector;$/;"	m	struct:_NVME_IO_CQ_STATUS
l2p_table	ftl/passthru/ftl.c	/^static nand_addr_t l2p_table[HOST_BLOCK_CNT];$/;"	v	file:
l2p_table	ftl/simple/ftl.c	/^static nand_addr_t l2p_table[HOST_BLOCK_CNT];$/;"	v	file:
lba	common/cmd_internal.h	/^    unsigned int lba;$/;"	m	struct:cmd
lengthInLogicalBlocks	hil/nvme.h	/^	unsigned int lengthInLogicalBlocks;$/;"	m	struct:_DATASET_MANAGEMENT_RANGE
list	common/cmd_internal.h	/^    struct list_head list;$/;"	m	struct:dma_buf	typeref:struct:dma_buf::list_head
list	common/cmd_internal.h	/^    struct list_head list;$/;"	m	struct:nand_req	typeref:struct:nand_req::list_head
list_add	util/list.h	/^static inline void list_add(struct list_head *new, struct list_head *head)$/;"	f
list_add_tail	util/list.h	/^static inline void list_add_tail(struct list_head *new, struct list_head *head)$/;"	f
list_del	util/list.h	/^static inline void list_del(struct list_head *entry)$/;"	f
list_empty	util/list.h	/^static inline int list_empty(struct list_head *head)$/;"	f
list_entry	util/list.h	66;"	d
list_first_entry	util/list.h	69;"	d
list_for_each	util/list.h	78;"	d
list_for_each_entry	util/list.h	88;"	d
list_for_each_prev	util/list.h	81;"	d
list_for_each_safe	util/list.h	84;"	d
list_head	util/list.h	/^struct list_head {$/;"	s
list_last_entry	util/list.h	72;"	d
list_move	util/list.h	/^static inline void list_move(struct list_head *list, struct list_head *head)$/;"	f
list_move_tail	util/list.h	/^static inline void list_move_tail(struct list_head *list, struct list_head *head)$/;"	f
list_next_entry	util/list.h	75;"	d
ltssm	hil/host_lld.h	/^			unsigned int ltssm		:6;$/;"	m	struct:_PCIE_STATUS_REG::__anon68::__anon69
mAxiReadErr	hil/host_lld.h	/^			unsigned int mAxiReadErr	:1;$/;"	m	struct:_DEV_IRQ_REG::__anon66::__anon67
mAxiWriteErr	hil/host_lld.h	/^			unsigned int mAxiWriteErr	:1;$/;"	m	struct:_DEV_IRQ_REG::__anon66::__anon67
main	target/main.c	/^int main(int argc, char **argv)$/;"	f
maximumCompletionQueueEntrySize	hil/nvme.h	/^		unsigned char maximumCompletionQueueEntrySize			:4;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon39
maximumSubmissionQueueEntrySize	hil/nvme.h	/^		unsigned char maximumSubmissionQueueEntrySize			:4;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon38
mem_base	common/dma_memory.c	/^static unsigned long mem_base;$/;"	v	file:
mem_fd	common/address_space.c	/^static int mem_fd;$/;"	v	file:
mem_size	common/dma_memory.c	/^static unsigned long mem_size;$/;"	v	file:
mem_top	common/dma_memory.c	/^static unsigned long mem_top;$/;"	v	file:
msiEnable	hil/host_lld.h	/^			unsigned int msiEnable		:1;$/;"	m	struct:_PCIE_FUNC_REG::__anon70::__anon71
msiVecNum	hil/host_lld.h	/^			unsigned int msiVecNum		:3;$/;"	m	struct:_PCIE_FUNC_REG::__anon70::__anon71
msixEnable	hil/host_lld.h	/^			unsigned int msixEnable		:1;$/;"	m	struct:_PCIE_FUNC_REG::__anon70::__anon71
nActiveBlockIndex	common/cosmos_types.h	/^	unsigned int	nActiveBlockIndex : 16;			\/\/ Index of active block$/;"	m	struct:__anon103
nActiveBlockIndex	common/cosmos_types.h	/^	unsigned int	nActiveBlockIndex : ACTIVE_BLOCK_COUNT_BITS;			\/\/ Index of HIL to FTL Request$/;"	m	struct:__anon98
nBufferingIndex	common/cosmos_types.h	/^	unsigned int	nBufferingIndex : ACTIVE_BLOCK_BUFFERING_INDEX_BITS;	\/\/ index of active block buffering $/;"	m	struct:__anon98
nCommon	fil/nand/fil_nand.c	/^        unsigned int            nCommon;$/;"	m	union:__anon108::__anon109	file:
nErase	fil/nand/fil_nand.c	/^        NAND_ERASE_STEP         nErase;$/;"	m	union:__anon108::__anon109	file:
nIOType	common/cosmos_types.h	/^	unsigned int	nIOType : 3;											\/\/ IOTYPE to distinguish Host\/GC$/;"	m	struct:__anon98
nMoveInfoIndex	common/cosmos_types.h	/^	unsigned int	nMoveInfoIndex : FTL_MOVE_INFO_INDEX_BITS;				\/\/ Index of GCMgr.astMoveInfo$/;"	m	struct:__anon99
nProgram	fil/nand/fil_nand.c	/^        NAND_PROGRAM_STEP       nProgram;$/;"	m	union:__anon108::__anon109	file:
nProgramBufferingIndex	common/cosmos_types.h	/^	unsigned int	nProgramBufferingIndex : 16;	\/\/ buffering index$/;"	m	struct:__anon103
nRead	fil/nand/fil_nand.c	/^        NAND_READ_STEP          nRead;$/;"	m	union:__anon108::__anon109	file:
nRequestBufIndex	common/cosmos_types.h	/^	unsigned int	nRequestBufIndex	: 16;		\/\/ HOST BUFFER INDEX$/;"	m	struct:__anon94
nRequestIndex	common/cosmos_types.h	/^	unsigned int	nRequestIndex		: 16;		\/\/ HOST REQUEST INDEXS$/;"	m	struct:__anon94
nRequestIndex	common/cosmos_types.h	/^	unsigned int	nRequestIndex : FTL_REQUEST_ID_REQUEST_INDEX_BITS;		\/\/ Index of HIL to FTL Request$/;"	m	struct:__anon97
nRequestIndex	common/cosmos_types.h	/^	unsigned int	nRequestIndex: FTL_REQUEST_ID_REQUEST_INDEX_BITS;		\/\/ Index of GC Request$/;"	m	struct:__anon99
nRequestIndex	common/cosmos_types.h	/^	unsigned int	nRequestIndex: FTL_REQUEST_ID_REQUEST_INDEX_BITS;		\/\/ Index of Meta Request$/;"	m	struct:__anon100
nRetry	fil/nand/fil_nand.c	/^    unsigned int                nRetry;$/;"	m	struct:__anon108	file:
nType	common/cosmos_types.h	/^	unsigned int	nType : FTL_REQUEST_ID_TYPE_BITS;						\/\/ FTL_REQUEST_ID_TYPE, common part$/;"	m	struct:__anon100
nType	common/cosmos_types.h	/^	unsigned int	nType : FTL_REQUEST_ID_TYPE_BITS;						\/\/ FTL_REQUEST_ID_TYPE, common part$/;"	m	struct:__anon96
nType	common/cosmos_types.h	/^	unsigned int	nType : FTL_REQUEST_ID_TYPE_BITS;						\/\/ FTL_REQUEST_ID_TYPE, common part$/;"	m	struct:__anon97
nType	common/cosmos_types.h	/^	unsigned int	nType : FTL_REQUEST_ID_TYPE_BITS;						\/\/ FTL_REQUEST_ID_TYPE, common part$/;"	m	struct:__anon98
nType	common/cosmos_types.h	/^	unsigned int	nType : FTL_REQUEST_ID_TYPE_BITS;						\/\/ FTL_REQUEST_ID_TYPE, common part$/;"	m	struct:__anon99
nand_addr_t	common/cmd_internal.h	/^} nand_addr_t;$/;"	t	typeref:struct:_nand_addr
nand_address_init	common/address_space.c	/^static void nand_address_init(void)$/;"	f	file:
nand_q	fil/ram/fil.c	/^struct list_head nand_q[USER_CHANNELS][USER_WAYS];$/;"	v	typeref:struct:list_head
nand_req	common/cmd_internal.h	/^struct nand_req$/;"	s
nand_wait_q	common/cmd_internal.c	/^struct cmd_queue nand_wait_q;$/;"	v	typeref:struct:cmd_queue
nblock	common/cmd_internal.h	/^    unsigned int nblock;$/;"	m	struct:cmd
ndone	common/cmd_internal.h	/^    unsigned int ndone;$/;"	m	struct:cmd
new_cmd	common/cmd_internal.c	/^struct cmd *new_cmd(void)$/;"	f
new_req	common/cmd_internal.c	/^struct nand_req *new_req(void)$/;"	f
next	util/list.h	/^    struct list_head *next, *prev;$/;"	m	struct:list_head	typeref:struct:list_head::list_head
nvmeCcEn	hil/host_lld.h	/^			unsigned int nvmeCcEn		:1;$/;"	m	struct:_DEV_IRQ_REG::__anon66::__anon67
nvmeCcShn	hil/host_lld.h	/^			unsigned int nvmeCcShn		:1;$/;"	m	struct:_DEV_IRQ_REG::__anon66::__anon67
nvme_address_init	common/address_space.c	/^static void nvme_address_init(void)$/;"	f	file:
nvme_run	hil/nvme_main.c	/^void nvme_run(void)$/;"	f
out_of_cmd	common/cmd_internal.c	/^int out_of_cmd(void)$/;"	f
page	common/cmd_internal.h	/^    unsigned int page: 8;$/;"	m	struct:_nand_addr
pcieAddrH	hil/host_lld.h	/^			unsigned int pcieAddrH;				\/\/ dy,$/;"	m	struct:_HOST_DMA_CMD_FIFO_REG::__anon89::__anon90
pcieAddrL	hil/host_lld.h	/^			unsigned int pcieAddrL;				\/\/ dy,$/;"	m	struct:_HOST_DMA_CMD_FIFO_REG::__anon89::__anon90
pcieBaseAddrH	hil/host_lld.h	/^			unsigned int pcieBaseAddrH		:4;$/;"	m	struct:_NVME_IO_CQ_SET_REG::__anon85::__anon86
pcieBaseAddrH	hil/host_lld.h	/^			unsigned int pcieBaseAddrH		:4;$/;"	m	struct:_NVME_IO_SQ_SET_REG::__anon83::__anon84
pcieBaseAddrH	hil/nvme.h	/^	unsigned int pcieBaseAddrH;$/;"	m	struct:_NVME_IO_CQ_STATUS
pcieBaseAddrH	hil/nvme.h	/^	unsigned int pcieBaseAddrH;$/;"	m	struct:_NVME_IO_SQ_STATUS
pcieBaseAddrL	hil/host_lld.h	/^			unsigned int pcieBaseAddrL;$/;"	m	struct:_NVME_IO_CQ_SET_REG::__anon85::__anon86
pcieBaseAddrL	hil/host_lld.h	/^			unsigned int pcieBaseAddrL;$/;"	m	struct:_NVME_IO_SQ_SET_REG::__anon83::__anon84
pcieBaseAddrL	hil/nvme.h	/^	unsigned int pcieBaseAddrL;$/;"	m	struct:_NVME_IO_CQ_STATUS
pcieBaseAddrL	hil/nvme.h	/^	unsigned int pcieBaseAddrL;$/;"	m	struct:_NVME_IO_SQ_STATUS
pcieCpldErr	hil/host_lld.h	/^			unsigned int pcieCpldErr	:1;$/;"	m	struct:_DEV_IRQ_REG::__anon66::__anon67
pcieCpldLenErr	hil/host_lld.h	/^			unsigned int pcieCpldLenErr	:1;$/;"	m	struct:_DEV_IRQ_REG::__anon66::__anon67
pcieIrq	hil/host_lld.h	/^			unsigned int pcieIrq		:1;$/;"	m	struct:_DEV_IRQ_REG::__anon66::__anon67
pcieLink	hil/host_lld.h	/^			unsigned int pcieLink		:1;$/;"	m	struct:_DEV_IRQ_REG::__anon66::__anon67
pcieLinkUp	hil/host_lld.h	/^			unsigned int pcieLinkUp		:1;$/;"	m	struct:_PCIE_STATUS_REG::__anon68::__anon69
pcieMreqErr	hil/host_lld.h	/^			unsigned int pcieMreqErr	:1;$/;"	m	struct:_DEV_IRQ_REG::__anon66::__anon67
pcieMsi	hil/host_lld.h	/^			unsigned int pcieMsi		:1;$/;"	m	struct:_DEV_IRQ_REG::__anon66::__anon67
pcieMsix	hil/host_lld.h	/^			unsigned int pcieMsix		:1;$/;"	m	struct:_DEV_IRQ_REG::__anon66::__anon67
present	hil/nvme.h	/^		unsigned char present									:1;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon43
prev	util/list.h	/^    struct list_head *next, *prev;$/;"	m	struct:list_head	typeref:struct:list_head::
protectionEnabled	hil/nvme.h	/^		unsigned char protectionEnabled						:3;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon49
protectionInFirst8	hil/nvme.h	/^		unsigned char protectionInFirst8					:1;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon49
pstNAND_Completion	fil/nand/fil_nand.c	/^    NAND_COMPLETION *pstNAND_Completion;$/;"	m	struct:__anon113	file:
pstNAND_Error	fil/nand/fil_nand.c	/^    NAND_ERROR        *pstNAND_Error;$/;"	m	struct:__anon113	file:
pstNAND_Status	fil/nand/fil_nand.c	/^    NAND_STATUS        *pstNAND_Status;$/;"	m	struct:__anon113	file:
qID	hil/host_lld.h	/^			unsigned int qID			:4;	\/\/dy, Command QID, 0:admin, 1: IO$/;"	m	struct:_NVME_CMD_FIFO_REG::__anon74::__anon75
qID	hil/nvme.h	/^	unsigned short qID;$/;"	m	struct:_NVME_COMMAND
qSzie	hil/nvme.h	/^	unsigned short qSzie;$/;"	m	struct:_NVME_IO_CQ_STATUS
qSzie	hil/nvme.h	/^	unsigned short qSzie;$/;"	m	struct:_NVME_IO_SQ_STATUS
q_empty	common/cmd_internal.h	/^static inline int q_empty(struct cmd_queue *q)$/;"	f
q_full	common/cmd_internal.h	/^static inline int q_full(struct cmd_queue *q)$/;"	f
q_get_head	common/cmd_internal.h	/^static inline struct cmd *q_get_head(struct cmd_queue *q)$/;"	f
q_pop_head	common/cmd_internal.h	/^static inline void q_pop_head(struct cmd_queue *q)$/;"	f
q_push_tail	common/cmd_internal.h	/^static inline void q_push_tail(struct cmd_queue *q, struct cmd *cmd)$/;"	f
read_dma_issue_q	common/cmd_internal.c	/^struct cmd_queue read_dma_issue_q;$/;"	v	typeref:struct:cmd_queue
read_dma_wait_q	common/cmd_internal.c	/^struct cmd_queue read_dma_wait_q;$/;"	v	typeref:struct:cmd_queue
readyBusy	fil/nand/nsc_driver.h	/^	unsigned int readyBusy;				\/\/ dy, channel�� way �� ready bitmap, 1b: ready, 0b: busy$/;"	m	struct:__anon114
req_mem	common/cmd_internal.c	/^static struct nand_req *req_mem;$/;"	v	typeref:struct:nand_req	file:
req_pool_init	common/cmd_internal.c	/^static void req_pool_init(void)$/;"	f	file:
req_pool_q	common/cmd_internal.c	/^static struct cmd_queue req_pool_q;$/;"	v	typeref:struct:cmd_queue	file:
request_q	fil/nand/fil.c	/^struct list_head request_q[USER_CHANNELS][USER_WAYS];$/;"	v	typeref:struct:list_head
requiredCompletionQueueEntrySize	hil/nvme.h	/^		unsigned char requiredCompletionQueueEntrySize			:4;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon39
requiredSubmissionQueueEntrySize	hil/nvme.h	/^		unsigned char requiredSubmissionQueueEntrySize			:4;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon38
reserved	hil/nvme.h	/^	unsigned char reserved			:6;$/;"	m	struct:_ADMIN_IDENTIFY_FORMAT_DATA
reserved0	hil/host_lld.h	/^					unsigned short reserved0	:1;$/;"	m	struct:_NVME_CPL_FIFO_REG::__anon76::__anon77::__anon79::__anon80
reserved0	hil/host_lld.h	/^				unsigned int reserved0			:12;$/;"	m	struct:_NVME_CPL_FIFO_REG::__anon76::__anon77::__anon78
reserved0	hil/host_lld.h	/^			unsigned int reserved0			:11;$/;"	m	struct:_NVME_IO_CQ_SET_REG::__anon85::__anon86
reserved0	hil/host_lld.h	/^			unsigned int reserved0			:11;$/;"	m	struct:_NVME_IO_SQ_SET_REG::__anon83::__anon84
reserved0	hil/host_lld.h	/^			unsigned int reserved0			:29;$/;"	m	struct:_NVME_ADMIN_QUEUE_SET_REG::__anon81::__anon82
reserved0	hil/host_lld.h	/^			unsigned int reserved0			:4;$/;"	m	struct:_NVME_CMD_FIFO_REG::__anon74::__anon75
reserved0	hil/host_lld.h	/^			unsigned int reserved0		:1;$/;"	m	struct:_NVME_STATUS_REG::__anon72::__anon73
reserved0	hil/host_lld.h	/^			unsigned int reserved0		:20;$/;"	m	struct:_DEV_IRQ_REG::__anon66::__anon67
reserved0	hil/host_lld.h	/^			unsigned int reserved0		:25;$/;"	m	struct:_PCIE_FUNC_REG::__anon70::__anon71
reserved0	hil/host_lld.h	/^			unsigned int reserved0		:2;$/;"	m	struct:_PCIE_STATUS_REG::__anon68::__anon69
reserved0	hil/nvme.h	/^					unsigned short reserved0		:1;$/;"	m	struct:_NVME_COMPLETION::__anon7::__anon8::__anon9::__anon10
reserved0	hil/nvme.h	/^				unsigned char reserved0		:5;$/;"	m	struct:_NVME_ADMIN_COMMAND::__anon1::__anon2::__anon3
reserved0	hil/nvme.h	/^				unsigned char reserved0		:5;$/;"	m	struct:_NVME_IO_COMMAND::__anon4::__anon5::__anon6
reserved0	hil/nvme.h	/^			unsigned char reserved0			:5;$/;"	m	struct:_ADMIN_GET_FEATURES_DW10::__anon15::__anon16
reserved0	hil/nvme.h	/^			unsigned char reserved0;$/;"	m	struct:_ADMIN_GET_LOG_PAGE_DW10::__anon31::__anon32
reserved0	hil/nvme.h	/^			unsigned char reserved0[2];$/;"	m	struct:_ADMIN_SET_FEATURES_DW10::__anon11::__anon12
reserved0	hil/nvme.h	/^			unsigned char reserved0[3];$/;"	m	struct:_IO_READ_COMMAND_DW13::__anon61::__anon62
reserved0	hil/nvme.h	/^			unsigned char reserved0[3];$/;"	m	struct:_IO_WRITE_COMMAND_DW13::__anon54::__anon55
reserved0	hil/nvme.h	/^			unsigned int reserved0		:31;$/;"	m	struct:_ADMIN_IDENTIFY_COMMAND_DW10::__anon29::__anon30
reserved0	hil/nvme.h	/^			unsigned short reserved0				:10;$/;"	m	struct:_IO_READ_COMMAND_DW12::__anon59::__anon60
reserved0	hil/nvme.h	/^			unsigned short reserved0				:10;$/;"	m	struct:_IO_WRITE_COMMAND_DW12::__anon52::__anon53
reserved0	hil/nvme.h	/^			unsigned short reserved0			:8;$/;"	m	struct:_ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR::__anon33::__anon34
reserved0	hil/nvme.h	/^			unsigned short reserved0		:14;$/;"	m	struct:_ADMIN_CREATE_IO_CQ_DW11::__anon19::__anon20
reserved0	hil/nvme.h	/^			unsigned short reserved0	:13;$/;"	m	struct:_ADMIN_CREATE_IO_SQ_DW11::__anon25::__anon26
reserved0	hil/nvme.h	/^			unsigned short reserved0;$/;"	m	struct:_ADMIN_DELETE_IO_CQ_DW10::__anon21::__anon22
reserved0	hil/nvme.h	/^			unsigned short reserved0;$/;"	m	struct:_ADMIN_DELETE_IO_SQ_DW10::__anon27::__anon28
reserved0	hil/nvme.h	/^		unsigned char reserved0									:4;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon36
reserved0	hil/nvme.h	/^		unsigned char reserved0									:5;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon42
reserved0	hil/nvme.h	/^		unsigned char reserved0									:6;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon37
reserved0	hil/nvme.h	/^		unsigned char reserved0									:7;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon43
reserved0	hil/nvme.h	/^		unsigned char reserved0								:2;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon51
reserved0	hil/nvme.h	/^		unsigned char reserved0								:3;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon46
reserved0	hil/nvme.h	/^		unsigned char reserved0								:3;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon48
reserved0	hil/nvme.h	/^		unsigned char reserved0								:4;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon49
reserved0	hil/nvme.h	/^		unsigned char reserved0								:6;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon47
reserved0	hil/nvme.h	/^		unsigned char reserved0								:7;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon45
reserved0	hil/nvme.h	/^		unsigned char reserved0								:7;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon50
reserved0	hil/nvme.h	/^		unsigned int reserved0									:15;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon44
reserved0	hil/nvme.h	/^		unsigned short reserved0								:13;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon35
reserved0	hil/nvme.h	/^		unsigned short reserved0								:13;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon40
reserved0	hil/nvme.h	/^		unsigned short reserved0								:15;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon41
reserved0	hil/nvme.h	/^	unsigned char reserved0[176];$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
reserved0	hil/nvme.h	/^	unsigned char reserved0[88];$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE
reserved0	hil/nvme.h	/^	unsigned int reserved0					:24;$/;"	m	struct:_IO_DATASET_MANAGEMENT_COMMAND_DW10
reserved0	hil/nvme.h	/^	unsigned int reserved0					:29;$/;"	m	struct:_IO_DATASET_MANAGEMENT_COMMAND_DW11
reserved0	hil/nvme.h	/^	unsigned int reserved0					:2;$/;"	m	struct:_DATASET_MANAGEMENT_CONTEXT_ATTRIBUTES
reserved0	hil/nvme.h	/^	unsigned short reserved0;$/;"	m	struct:_NVME_IO_CQ_STATUS
reserved1	hil/host_lld.h	/^					unsigned short reserved1	:2;$/;"	m	struct:_NVME_CPL_FIFO_REG::__anon76::__anon77::__anon79::__anon80
reserved1	hil/host_lld.h	/^			unsigned int reserved1			:4;$/;"	m	struct:_NVME_IO_CQ_SET_REG::__anon85::__anon86
reserved1	hil/host_lld.h	/^			unsigned int reserved1			:4;$/;"	m	struct:_NVME_IO_SQ_SET_REG::__anon83::__anon84
reserved1	hil/host_lld.h	/^			unsigned int reserved1		:23;$/;"	m	struct:_PCIE_STATUS_REG::__anon68::__anon69
reserved1	hil/host_lld.h	/^			unsigned int reserved1		:25;$/;"	m	struct:_NVME_STATUS_REG::__anon72::__anon73
reserved1	hil/host_lld.h	/^			unsigned short reserved1			:7;$/;"	m	struct:_NVME_CPL_FIFO_REG::__anon76::__anon77
reserved1	hil/nvme.h	/^					unsigned short reserved1		:2;$/;"	m	struct:_NVME_COMPLETION::__anon7::__anon8::__anon9::__anon10
reserved1	hil/nvme.h	/^			unsigned char reserved1			:7;$/;"	m	struct:_ADMIN_SET_FEATURES_DW10::__anon11::__anon12
reserved1	hil/nvme.h	/^			unsigned char reserved1[2];$/;"	m	struct:_ADMIN_GET_FEATURES_DW10::__anon15::__anon16
reserved1	hil/nvme.h	/^			unsigned int reserved1[2];$/;"	m	struct:_NVME_ADMIN_COMMAND::__anon1::__anon2
reserved1	hil/nvme.h	/^			unsigned int reserved1[2];$/;"	m	struct:_NVME_IO_COMMAND::__anon4::__anon5
reserved1	hil/nvme.h	/^			unsigned short reserved1			:6;$/;"	m	struct:_ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR::__anon33::__anon34
reserved1	hil/nvme.h	/^			unsigned short reserved1	:4;$/;"	m	struct:_ADMIN_GET_LOG_PAGE_DW10::__anon31::__anon32
reserved1	hil/nvme.h	/^		unsigned int reserved1									:15;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon44
reserved1	hil/nvme.h	/^	unsigned char reserved1										:7;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
reserved1	hil/nvme.h	/^	unsigned char reserved1[192];$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE
reserved1	hil/nvme.h	/^	unsigned int reserved1					:13;$/;"	m	struct:_DATASET_MANAGEMENT_CONTEXT_ATTRIBUTES
reserved2	hil/host_lld.h	/^			unsigned int reserved2			:1;$/;"	m	struct:_NVME_CMD_FIFO_REG::__anon74::__anon75
reserved2	hil/nvme.h	/^			unsigned char reserved2				:3;$/;"	m	struct:_ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR::__anon33::__anon34
reserved2	hil/nvme.h	/^	unsigned char reserved2										:7;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
reserved3	hil/host_lld.h	/^			unsigned int reserved3			:7;$/;"	m	struct:_NVME_CMD_FIFO_REG::__anon74::__anon75
reserved3	hil/nvme.h	/^			unsigned char reserved3				:3;$/;"	m	struct:_ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR::__anon33::__anon34
reserved3	hil/nvme.h	/^	unsigned char reserved3[246];$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
reserved4	hil/nvme.h	/^			unsigned char reserved4				:3;$/;"	m	struct:_ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR::__anon33::__anon34
reserved4	hil/nvme.h	/^	unsigned char reserved4[2];$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
reserved5	hil/nvme.h	/^			unsigned char reserved5				:3;$/;"	m	struct:_ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR::__anon33::__anon34
reserved5	hil/nvme.h	/^	unsigned char reserved5										:7;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
reserved6	hil/nvme.h	/^			unsigned int reserved6[4];$/;"	m	struct:_ADMIN_IDENTIFY_POWER_STATE_DESCRIPTOR::__anon33::__anon34
reserved6	hil/nvme.h	/^	unsigned char reserved6;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
reserved7	hil/nvme.h	/^	unsigned char reserved7[2];$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
reserved8	hil/nvme.h	/^	unsigned char reserved8[164];$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
reserved9	hil/nvme.h	/^	unsigned char reserved9[1344];$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER
rowAddress	fil/nand/nsc_driver.h	/^	unsigned int rowAddress;			\/\/ dy, IO adress$/;"	m	struct:__anon114
run_func_t	target/run.h	/^typedef void (*run_func_t)(void);$/;"	t
secureEraseAppliesToAllNamespaces	hil/nvme.h	/^		unsigned char secureEraseAppliesToAllNamespaces			:1;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon42
set_auto_nvme_cpl	hil/host_lld.c	/^void set_auto_nvme_cpl(unsigned int cmdSlotTag, unsigned int specific, unsigned int statusFieldWord)$/;"	f
set_auto_rx_dma	hil/host_lld.c	/^void set_auto_rx_dma(unsigned int cmdSlotTag, unsigned int cmd4KBOffset, unsigned int devAddr, unsigned int autoCompletion)$/;"	f
set_auto_tx_dma	hil/host_lld.c	/^void set_auto_tx_dma(unsigned int cmdSlotTag, unsigned int cmd4KBOffset, unsigned int devAddr, unsigned int autoCompletion)$/;"	f
set_direct_rx_dma	hil/host_lld.c	/^void set_direct_rx_dma(unsigned int devAddr, unsigned int pcieAddrH, unsigned int pcieAddrL, unsigned int len)$/;"	f
set_direct_tx_dma	hil/host_lld.c	/^void set_direct_tx_dma(unsigned int devAddr, unsigned int pcieAddrH, unsigned int pcieAddrL, unsigned int len)$/;"	f
set_io_cq	hil/host_lld.c	/^void set_io_cq(unsigned int ioCqIdx, unsigned int valid, unsigned int irqEn, unsigned int irqVector, unsigned int qSzie, unsigned int pcieBaseAddrL, unsigned int pcieBaseAddrH)$/;"	f
set_io_sq	hil/host_lld.c	/^void set_io_sq(unsigned int ioSqIdx, unsigned int valid, unsigned int cqVector, unsigned int qSzie, unsigned int pcieBaseAddrL, unsigned int pcieBaseAddrH)$/;"	f
set_nvme_admin_queue	hil/host_lld.c	/^void set_nvme_admin_queue(unsigned int sqValid, unsigned int cqValid, unsigned int cqIrqEn)$/;"	f
set_nvme_cpl	hil/host_lld.c	/^void set_nvme_cpl(unsigned int sqId, unsigned int cid, unsigned int specific, unsigned int statusFieldWord)$/;"	f
set_nvme_csts_rdy	hil/host_lld.c	/^void set_nvme_csts_rdy(unsigned int rdy)$/;"	f
set_nvme_csts_shst	hil/host_lld.c	/^void set_nvme_csts_shst(unsigned int shst)$/;"	f
set_nvme_slot_release	hil/host_lld.c	/^void set_nvme_slot_release(unsigned int cmdSlotTag)$/;"	f
signal_handler	hil/host_lld.c	/^void signal_handler(int signo)$/;"	f
size	common/cmd_internal.h	/^    int size;$/;"	m	struct:cmd_queue
spareAddress	fil/nand/nsc_driver.h	/^	unsigned int spareAddress;$/;"	m	struct:__anon114
specific	hil/host_lld.h	/^			unsigned int specific;$/;"	m	struct:_NVME_CPL_FIFO_REG::__anon76::__anon77
specific	hil/nvme.h	/^			unsigned int specific;$/;"	m	struct:_NVME_COMPLETION::__anon7::__anon8
sqId	hil/host_lld.h	/^				unsigned int sqId			:4;$/;"	m	struct:_NVME_CPL_FIFO_REG::__anon76::__anon77::__anon78
sqSize	hil/host_lld.h	/^			unsigned int sqSize			:8;$/;"	m	struct:_NVME_IO_SQ_SET_REG::__anon83::__anon84
sqValid	hil/host_lld.h	/^			unsigned int sqValid			:1;$/;"	m	struct:_NVME_ADMIN_QUEUE_SET_REG::__anon81::__anon82
sqValid	hil/nvme.h	/^	unsigned char sqValid;$/;"	m	struct:_NVME_ADMIN_QUEUE_STATUS
stCommon	common/cosmos_types.h	/^		FTL_REQUEST_ID_COMMON		stCommon;$/;"	m	union:__anon101::__anon102
stGC	common/cosmos_types.h	/^		FTL_REQUEST_ID_GC			stGC;$/;"	m	union:__anon101::__anon102
stHIL	common/cosmos_types.h	/^		FTL_REQUEST_ID_HIL			stHIL;				\/\/ HIL Read \/ Write$/;"	m	union:__anon101::__anon102
stMeta	common/cosmos_types.h	/^		FTL_REQUEST_ID_META			stMeta;$/;"	m	union:__anon101::__anon102
stProgram	common/cosmos_types.h	/^		FTL_REQUEST_ID_PROGRAM		stProgram;			\/\/ FTL Program for host and GC$/;"	m	union:__anon101::__anon102
stWayStatus	fil/nand/fil_nand.c	/^    WAY_STATUS        stWayStatus[USER_CHANNELS][USER_WAYS];$/;"	m	struct:__anon113	file:
startingLBA	hil/nvme.h	/^	unsigned int startingLBA[2];$/;"	m	struct:_DATASET_MANAGEMENT_RANGE
status	hil/nvme.h	/^	unsigned int status;$/;"	m	struct:_NVME_STATUS
statusField	hil/host_lld.h	/^				}statusField;$/;"	m	union:_NVME_CPL_FIFO_REG::__anon76::__anon77::__anon79	typeref:struct:_NVME_CPL_FIFO_REG::__anon76::__anon77::__anon79::__anon80
statusField	hil/nvme.h	/^				}statusField;$/;"	m	union:_NVME_COMPLETION::__anon7::__anon8::__anon9	typeref:struct:_NVME_COMPLETION::__anon7::__anon8::__anon9::__anon10
statusFieldWord	hil/host_lld.h	/^				unsigned short statusFieldWord;$/;"	m	union:_NVME_CPL_FIFO_REG::__anon76::__anon77::__anon79
statusFieldWord	hil/nvme.h	/^				unsigned short statusFieldWord;$/;"	m	union:_NVME_COMPLETION::__anon7::__anon8::__anon9
storageCapacity_L	hil/hil.c	/^unsigned int storageCapacity_L;$/;"	v
supportedCombination	hil/nvme.h	/^		unsigned char supportedCombination					:4;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon46
supportedNumberOfFirmwareSlots	hil/nvme.h	/^		unsigned char supportedNumberOfFirmwareSlots			:3;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon36
supportsCompare	hil/nvme.h	/^		unsigned short supportsCompare							:1;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon40
supportsCompareWrite	hil/nvme.h	/^		unsigned short supportsCompareWrite						:1;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon41
supportsCryptographicErase	hil/nvme.h	/^		unsigned char supportsCryptographicErase				:1;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon42
supportsDataSetManagement	hil/nvme.h	/^		unsigned short supportsDataSetManagement				:1;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon40
supportsExclusiveAccessAllRegistrants	hil/nvme.h	/^		unsigned char supportsExclusiveAccessAllRegistrants	:1;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon51
supportsExclusiveAccessRegistrants	hil/nvme.h	/^		unsigned char supportsExclusiveAccessRegistrants	:1;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon51
supportsFirmwareActivateFirmwareDownload	hil/nvme.h	/^		unsigned short supportsFirmwareActivateFirmwareDownload	:1;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon35
supportsFormatNVM	hil/nvme.h	/^		unsigned short supportsFormatNVM						:1;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon35
supportsMetadataAsPartOfLBA	hil/nvme.h	/^		unsigned char supportsMetadataAsPartOfLBA			:1;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon47
supportsMetadataAsSeperate	hil/nvme.h	/^		unsigned char supportsMetadataAsSeperate			:1;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon47
supportsMetadataAtEndOfLBA	hil/nvme.h	/^		unsigned char supportsMetadataAtEndOfLBA			:1;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon46
supportsMultipathIOSharing	hil/nvme.h	/^		unsigned char supportsMultipathIOSharing			:1;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon50
supportsPersistThroughPowerLoss	hil/nvme.h	/^		unsigned char supportsPersistThroughPowerLoss		:1;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon51
supportsProtectionFirst8	hil/nvme.h	/^		unsigned char supportsProtectionFirst8				:1;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon48
supportsProtectionLast8	hil/nvme.h	/^		unsigned char supportsProtectionLast8				:1;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon48
supportsProtectionType1	hil/nvme.h	/^		unsigned char supportsProtectionType1				:1;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon48
supportsProtectionType2	hil/nvme.h	/^		unsigned char supportsProtectionType2				:1;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon48
supportsProtectionType3	hil/nvme.h	/^		unsigned char supportsProtectionType3				:1;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon48
supportsSGL	hil/nvme.h	/^		unsigned int supportsSGL								:1;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon44
supportsSGLBitBucketDescriptor	hil/nvme.h	/^		unsigned int supportsSGLBitBucketDescriptor				:1;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon44
supportsSMARTHealthInformationLogPage	hil/nvme.h	/^		unsigned char supportsSMARTHealthInformationLogPage		:1;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon37
supportsSecuritySendSecurityReceive	hil/nvme.h	/^		unsigned short supportsSecuritySendSecurityReceive		:1;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon35
supportsThinProvisioning	hil/nvme.h	/^		unsigned char supportsThinProvisioning				:1;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon45
supportsWriteExclusiveAllRegistrants	hil/nvme.h	/^		unsigned char supportsWriteExclusiveAllRegistrants	:1;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon51
supportsWriteExclusiveRegistrants	hil/nvme.h	/^		unsigned char supportsWriteExclusiveRegistrants		:1;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon51
supportsWriteExclusiveReservation	hil/nvme.h	/^		unsigned char supportsWriteExclusiveReservation		:1;$/;"	m	struct:_ADMIN_IDENTIFY_NAMESPACE::__anon51
supportsWriteUncorrectable	hil/nvme.h	/^		unsigned short supportsWriteUncorrectable				:1;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon40
suppottsCommandEffectsLogPage	hil/nvme.h	/^		unsigned char suppottsCommandEffectsLogPage				:1;$/;"	m	struct:_ADMIN_IDENTIFY_CONTROLLER::__anon37
tag	common/cmd_internal.h	/^    int tag;$/;"	m	struct:cmd
tail	common/cmd_internal.h	/^    volatile int tail;$/;"	m	struct:cmd_queue
th_func	target/run.h	/^void *th_func(void *args)$/;"	f
tttt	target/main.c	/^void tttt(void)$/;"	f
type	common/cmd_internal.h	/^    int type;$/;"	m	struct:cmd
type	common/cmd_internal.h	/^    int type;$/;"	m	struct:nand_req
userData	fil/nand/nsc_driver.h	/^	unsigned int userData;$/;"	m	struct:__anon114
valid	common/cmd_internal.h	/^    unsigned int valid: 1;$/;"	m	struct:_nand_addr
valid	hil/host_lld.h	/^			unsigned int valid			:1;$/;"	m	struct:_NVME_IO_CQ_SET_REG::__anon85::__anon86
valid	hil/host_lld.h	/^			unsigned int valid			:1;$/;"	m	struct:_NVME_IO_SQ_SET_REG::__anon83::__anon84
valid	hil/nvme.h	/^	unsigned char valid;$/;"	m	struct:_NVME_IO_CQ_STATUS
valid	hil/nvme.h	/^	unsigned char valid;$/;"	m	struct:_NVME_IO_SQ_STATUS
way	common/cmd_internal.h	/^    unsigned int way: 3;$/;"	m	struct:_nand_addr
waySelection	fil/nand/nsc_driver.h	/^	unsigned int waySelection;			\/\/ dy, channel �������� way$/;"	m	struct:__anon114
write_dma_issue_q	common/cmd_internal.c	/^struct cmd_queue write_dma_issue_q;$/;"	v	typeref:struct:cmd_queue
write_dma_wait_q	common/cmd_internal.c	/^struct cmd_queue write_dma_wait_q;$/;"	v	typeref:struct:cmd_queue
