config sch;
design usb2iterface_lib.sch:sim_sch_1;
liblist usb2iterface_lib, standard, connector, crystal_osc, diode, discrete, disp, itead_standard_lib, logic, mcu, misc_ic, \module , motor, mtg, opamp, others, ram_flash, regulator, relay, sensor, socket, sonic_socket, std, switch, transformer, transistor;
viewlist vhdl_model, hw_model, swift_model, vhdl_structural, vhdl_rtl, vhdl_behavioral, vhdl_system, mc_arch, pic_1, picopt_1, sim_sch_1, sch_1;
stoplist none;
endconfig
