	component ddr4_wr_rd_reset_bridge_0 is
		port (
			clk         : in  std_logic := 'X'; -- clk
			in_reset_n  : in  std_logic := 'X'; -- reset_n
			out_reset_n : out std_logic         -- reset_n
		);
	end component ddr4_wr_rd_reset_bridge_0;

