// Seed: 2575823219
module module_0;
  assign module_1.id_17 = 0;
  wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input wand id_2,
    input supply0 id_3,
    inout wor id_4,
    input uwire id_5,
    input tri1 id_6,
    output uwire id_7,
    output supply0 id_8,
    input wand id_9,
    output tri0 id_10,
    input tri0 id_11,
    input uwire id_12,
    output logic id_13,
    input tri id_14,
    input uwire id_15,
    input wor id_16,
    output tri id_17,
    input uwire id_18,
    output tri1 id_19,
    input tri1 id_20,
    input supply0 id_21,
    input wor id_22,
    output logic id_23
);
  wire id_25;
  module_0 modCall_1 ();
  always @* begin : LABEL_0
    if (id_25) id_23 <= 1;
    else id_13 <= 1;
  end
endmodule
