{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 08:29:00 2020 " "Info: Processing started: Mon Sep 14 08:29:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pmw1 -c pmw1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pmw1 -c pmw1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register counter_PWM\[0\] counter_PWM\[6\] 420.17 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 420.17 MHz between source register \"counter_PWM\[0\]\" and destination register \"counter_PWM\[6\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.045 ns + Longest register register " "Info: + Longest register to register delay is 2.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_PWM\[0\] 1 REG LCFF_X37_Y43_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y43_N13; Fanout = 3; REG Node = 'counter_PWM\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_PWM[0] } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.438 ns) 0.772 ns LessThan0~1 2 COMB LCCOMB_X37_Y43_N4 1 " "Info: 2: + IC(0.334 ns) + CELL(0.438 ns) = 0.772 ns; Loc. = LCCOMB_X37_Y43_N4; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.772 ns" { counter_PWM[0] LessThan0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 1.298 ns LessThan0~2 3 COMB LCCOMB_X37_Y43_N6 8 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 1.298 ns; Loc. = LCCOMB_X37_Y43_N6; Fanout = 8; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { LessThan0~1 LessThan0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.510 ns) 2.045 ns counter_PWM\[6\] 4 REG LCFF_X37_Y43_N25 4 " "Info: 4: + IC(0.237 ns) + CELL(0.510 ns) = 2.045 ns; Loc. = LCFF_X37_Y43_N25; Fanout = 4; REG Node = 'counter_PWM\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { LessThan0~2 counter_PWM[6] } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.219 ns ( 59.61 % ) " "Info: Total cell delay = 1.219 ns ( 59.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.826 ns ( 40.39 % ) " "Info: Total interconnect delay = 0.826 ns ( 40.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { counter_PWM[0] LessThan0~1 LessThan0~2 counter_PWM[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.045 ns" { counter_PWM[0] {} LessThan0~1 {} LessThan0~2 {} counter_PWM[6] {} } { 0.000ns 0.334ns 0.255ns 0.237ns } { 0.000ns 0.438ns 0.271ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.768 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.537 ns) 2.768 ns counter_PWM\[6\] 3 REG LCFF_X37_Y43_N25 4 " "Info: 3: + IC(1.125 ns) + CELL(0.537 ns) = 2.768 ns; Loc. = LCFF_X37_Y43_N25; Fanout = 4; REG Node = 'counter_PWM\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { clk~clkctrl counter_PWM[6] } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 55.13 % ) " "Info: Total cell delay = 1.526 ns ( 55.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.242 ns ( 44.87 % ) " "Info: Total interconnect delay = 1.242 ns ( 44.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk clk~clkctrl counter_PWM[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~combout {} clk~clkctrl {} counter_PWM[6] {} } { 0.000ns 0.000ns 0.117ns 1.125ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.768 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.537 ns) 2.768 ns counter_PWM\[0\] 3 REG LCFF_X37_Y43_N13 3 " "Info: 3: + IC(1.125 ns) + CELL(0.537 ns) = 2.768 ns; Loc. = LCFF_X37_Y43_N13; Fanout = 3; REG Node = 'counter_PWM\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { clk~clkctrl counter_PWM[0] } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 55.13 % ) " "Info: Total cell delay = 1.526 ns ( 55.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.242 ns ( 44.87 % ) " "Info: Total interconnect delay = 1.242 ns ( 44.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk clk~clkctrl counter_PWM[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~combout {} clk~clkctrl {} counter_PWM[0] {} } { 0.000ns 0.000ns 0.117ns 1.125ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk clk~clkctrl counter_PWM[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~combout {} clk~clkctrl {} counter_PWM[6] {} } { 0.000ns 0.000ns 0.117ns 1.125ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk clk~clkctrl counter_PWM[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~combout {} clk~clkctrl {} counter_PWM[0] {} } { 0.000ns 0.000ns 0.117ns 1.125ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { counter_PWM[0] LessThan0~1 LessThan0~2 counter_PWM[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.045 ns" { counter_PWM[0] {} LessThan0~1 {} LessThan0~2 {} counter_PWM[6] {} } { 0.000ns 0.334ns 0.255ns 0.237ns } { 0.000ns 0.438ns 0.271ns 0.510ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk clk~clkctrl counter_PWM[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~combout {} clk~clkctrl {} counter_PWM[6] {} } { 0.000ns 0.000ns 0.117ns 1.125ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk clk~clkctrl counter_PWM[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~combout {} clk~clkctrl {} counter_PWM[0] {} } { 0.000ns 0.000ns 0.117ns 1.125ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_PWM[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { counter_PWM[6] {} } {  } {  } "" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk PWMOut counter_PWM\[2\] 9.053 ns register " "Info: tco from clock \"clk\" to destination pin \"PWMOut\" through register \"counter_PWM\[2\]\" is 9.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.768 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.537 ns) 2.768 ns counter_PWM\[2\] 3 REG LCFF_X37_Y43_N17 4 " "Info: 3: + IC(1.125 ns) + CELL(0.537 ns) = 2.768 ns; Loc. = LCFF_X37_Y43_N17; Fanout = 4; REG Node = 'counter_PWM\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { clk~clkctrl counter_PWM[2] } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 55.13 % ) " "Info: Total cell delay = 1.526 ns ( 55.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.242 ns ( 44.87 % ) " "Info: Total interconnect delay = 1.242 ns ( 44.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk clk~clkctrl counter_PWM[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~combout {} clk~clkctrl {} counter_PWM[2] {} } { 0.000ns 0.000ns 0.117ns 1.125ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.035 ns + Longest register pin " "Info: + Longest register to pin delay is 6.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_PWM\[2\] 1 REG LCFF_X37_Y43_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y43_N17; Fanout = 4; REG Node = 'counter_PWM\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_PWM[2] } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.414 ns) 1.157 ns LessThan1~3 2 COMB LCCOMB_X38_Y43_N10 1 " "Info: 2: + IC(0.743 ns) + CELL(0.414 ns) = 1.157 ns; Loc. = LCCOMB_X38_Y43_N10; Fanout = 1; COMB Node = 'LessThan1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { counter_PWM[2] LessThan1~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.228 ns LessThan1~5 3 COMB LCCOMB_X38_Y43_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.228 ns; Loc. = LCCOMB_X38_Y43_N12; Fanout = 1; COMB Node = 'LessThan1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~3 LessThan1~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.387 ns LessThan1~7 4 COMB LCCOMB_X38_Y43_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 1.387 ns; Loc. = LCCOMB_X38_Y43_N14; Fanout = 1; COMB Node = 'LessThan1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { LessThan1~5 LessThan1~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.458 ns LessThan1~9 5 COMB LCCOMB_X38_Y43_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.458 ns; Loc. = LCCOMB_X38_Y43_N16; Fanout = 1; COMB Node = 'LessThan1~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~7 LessThan1~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.868 ns LessThan1~10 6 COMB LCCOMB_X38_Y43_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.868 ns; Loc. = LCCOMB_X38_Y43_N18; Fanout = 1; COMB Node = 'LessThan1~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LessThan1~9 LessThan1~10 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.150 ns) 2.678 ns LessThan1~12 7 COMB LCCOMB_X37_Y43_N0 1 " "Info: 7: + IC(0.660 ns) + CELL(0.150 ns) = 2.678 ns; Loc. = LCCOMB_X37_Y43_N0; Fanout = 1; COMB Node = 'LessThan1~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { LessThan1~10 LessThan1~12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(2.788 ns) 6.035 ns PWMOut 8 PIN PIN_C11 0 " "Info: 8: + IC(0.569 ns) + CELL(2.788 ns) = 6.035 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'PWMOut'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { LessThan1~12 PWMOut } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.063 ns ( 67.32 % ) " "Info: Total cell delay = 4.063 ns ( 67.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.972 ns ( 32.68 % ) " "Info: Total interconnect delay = 1.972 ns ( 32.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.035 ns" { counter_PWM[2] LessThan1~3 LessThan1~5 LessThan1~7 LessThan1~9 LessThan1~10 LessThan1~12 PWMOut } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.035 ns" { counter_PWM[2] {} LessThan1~3 {} LessThan1~5 {} LessThan1~7 {} LessThan1~9 {} LessThan1~10 {} LessThan1~12 {} PWMOut {} } { 0.000ns 0.743ns 0.000ns 0.000ns 0.000ns 0.000ns 0.660ns 0.569ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk clk~clkctrl counter_PWM[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~combout {} clk~clkctrl {} counter_PWM[2] {} } { 0.000ns 0.000ns 0.117ns 1.125ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.035 ns" { counter_PWM[2] LessThan1~3 LessThan1~5 LessThan1~7 LessThan1~9 LessThan1~10 LessThan1~12 PWMOut } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.035 ns" { counter_PWM[2] {} LessThan1~3 {} LessThan1~5 {} LessThan1~7 {} LessThan1~9 {} LessThan1~10 {} LessThan1~12 {} PWMOut {} } { 0.000ns 0.743ns 0.000ns 0.000ns 0.000ns 0.000ns 0.660ns 0.569ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rapport_Cyclique_SWs\[3\] PWMOut 11.844 ns Longest " "Info: Longest tpd from source pin \"rapport_Cyclique_SWs\[3\]\" to destination pin \"PWMOut\" is 11.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns rapport_Cyclique_SWs\[3\] 1 PIN PIN_B12 6 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B12; Fanout = 6; PIN Node = 'rapport_Cyclique_SWs\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rapport_Cyclique_SWs[3] } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.871 ns) + CELL(0.438 ns) 6.149 ns rapport_Cyclique\[3\]~51 2 COMB LCCOMB_X38_Y43_N22 1 " "Info: 2: + IC(4.871 ns) + CELL(0.438 ns) = 6.149 ns; Loc. = LCCOMB_X38_Y43_N22; Fanout = 1; COMB Node = 'rapport_Cyclique\[3\]~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.309 ns" { rapport_Cyclique_SWs[3] rapport_Cyclique[3]~51 } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.414 ns) 7.037 ns LessThan1~5 3 COMB LCCOMB_X38_Y43_N12 1 " "Info: 3: + IC(0.474 ns) + CELL(0.414 ns) = 7.037 ns; Loc. = LCCOMB_X38_Y43_N12; Fanout = 1; COMB Node = 'LessThan1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { rapport_Cyclique[3]~51 LessThan1~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.196 ns LessThan1~7 4 COMB LCCOMB_X38_Y43_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 7.196 ns; Loc. = LCCOMB_X38_Y43_N14; Fanout = 1; COMB Node = 'LessThan1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { LessThan1~5 LessThan1~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.267 ns LessThan1~9 5 COMB LCCOMB_X38_Y43_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.267 ns; Loc. = LCCOMB_X38_Y43_N16; Fanout = 1; COMB Node = 'LessThan1~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan1~7 LessThan1~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.677 ns LessThan1~10 6 COMB LCCOMB_X38_Y43_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 7.677 ns; Loc. = LCCOMB_X38_Y43_N18; Fanout = 1; COMB Node = 'LessThan1~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LessThan1~9 LessThan1~10 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.150 ns) 8.487 ns LessThan1~12 7 COMB LCCOMB_X37_Y43_N0 1 " "Info: 7: + IC(0.660 ns) + CELL(0.150 ns) = 8.487 ns; Loc. = LCCOMB_X37_Y43_N0; Fanout = 1; COMB Node = 'LessThan1~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { LessThan1~10 LessThan1~12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(2.788 ns) 11.844 ns PWMOut 8 PIN PIN_C11 0 " "Info: 8: + IC(0.569 ns) + CELL(2.788 ns) = 11.844 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'PWMOut'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { LessThan1~12 PWMOut } "NODE_NAME" } } { "pmw1.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/PWM/pmw1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.270 ns ( 44.50 % ) " "Info: Total cell delay = 5.270 ns ( 44.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.574 ns ( 55.50 % ) " "Info: Total interconnect delay = 6.574 ns ( 55.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.844 ns" { rapport_Cyclique_SWs[3] rapport_Cyclique[3]~51 LessThan1~5 LessThan1~7 LessThan1~9 LessThan1~10 LessThan1~12 PWMOut } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.844 ns" { rapport_Cyclique_SWs[3] {} rapport_Cyclique_SWs[3]~combout {} rapport_Cyclique[3]~51 {} LessThan1~5 {} LessThan1~7 {} LessThan1~9 {} LessThan1~10 {} LessThan1~12 {} PWMOut {} } { 0.000ns 0.000ns 4.871ns 0.474ns 0.000ns 0.000ns 0.000ns 0.660ns 0.569ns } { 0.000ns 0.840ns 0.438ns 0.414ns 0.159ns 0.071ns 0.410ns 0.150ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 08:29:00 2020 " "Info: Processing ended: Mon Sep 14 08:29:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
