INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/Ringbuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ringbuffer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/Testbenches/Ringbuffer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ringbuffer_tb'
