INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.sim/sim_1/synth/timing/timer_sim_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module customip_lab_v1_0
INFO: [VRFC 10-311] analyzing module customip_lab_v1_0_S00_AXI
INFO: [VRFC 10-311] analyzing module glbl
