Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sat Dec  2 15:44:45 2017
| Host         : yarib running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ccc_design_wrapper_timing_summary_routed.rpt -rpx ccc_design_wrapper_timing_summary_routed.rpx
| Design       : ccc_design_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.090        0.000                      0                 4207        0.038        0.000                      0                 4207        4.020        0.000                       0                  1876  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.090        0.000                      0                 4207        0.038        0.000                      0                 4207        4.020        0.000                       0                  1876  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 1.021ns (31.781%)  route 2.192ns (68.219%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.674     2.982    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y46         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=2, routed)           0.585     4.045    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[4]
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.295     4.340 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.638     4.978    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.102 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.459     5.562    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X27Y47         LUT5 (Prop_lut5_I4_O)        0.124     5.686 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.509     6.195    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X28Y47         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.500     7.693    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X28Y47         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.265     7.958    
                         clock uncertainty           -0.154     7.804    
    SLICE_X28Y47         FDRE (Setup_fdre_C_R)       -0.519     7.285    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.285    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 1.021ns (31.781%)  route 2.192ns (68.219%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.674     2.982    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y46         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=2, routed)           0.585     4.045    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[4]
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.295     4.340 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.638     4.978    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.102 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.459     5.562    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X27Y47         LUT5 (Prop_lut5_I4_O)        0.124     5.686 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.509     6.195    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X28Y47         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.500     7.693    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X28Y47         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.265     7.958    
                         clock uncertainty           -0.154     7.804    
    SLICE_X28Y47         FDRE (Setup_fdre_C_R)       -0.519     7.285    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.285    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 1.021ns (31.781%)  route 2.192ns (68.219%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.674     2.982    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y46         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=2, routed)           0.585     4.045    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[4]
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.295     4.340 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.638     4.978    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.102 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.459     5.562    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X27Y47         LUT5 (Prop_lut5_I4_O)        0.124     5.686 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.509     6.195    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X28Y47         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.500     7.693    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X28Y47         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.265     7.958    
                         clock uncertainty           -0.154     7.804    
    SLICE_X28Y47         FDRE (Setup_fdre_C_R)       -0.519     7.285    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          7.285    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 ccc_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/clk_pulse_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.580ns (15.968%)  route 3.052ns (84.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.670     2.978    ccc_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X11Y54         FDRE                                         r  ccc_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  ccc_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=32, routed)          3.052     6.486    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aresetn
    SLICE_X30Y49         LUT6 (Prop_lut6_I2_O)        0.124     6.610 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/clk_pulse_i_1/O
                         net (fo=1, routed)           0.000     6.610    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/clk_pulse_i_1_n_0
    SLICE_X30Y49         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/clk_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.500     7.693    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X30Y49         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/clk_pulse_reg/C  (IS_INVERTED)
                         clock pessimism              0.116     7.808    
                         clock uncertainty           -0.154     7.654    
    SLICE_X30Y49         FDRE (Setup_fdre_C_D)        0.082     7.736    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/clk_pulse_reg
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 1.021ns (31.781%)  route 2.192ns (68.219%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.674     2.982    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y46         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=2, routed)           0.585     4.045    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[4]
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.295     4.340 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.638     4.978    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.102 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.459     5.562    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X27Y47         LUT5 (Prop_lut5_I4_O)        0.124     5.686 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.509     6.195    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X29Y47         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.500     7.693    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X29Y47         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.265     7.958    
                         clock uncertainty           -0.154     7.804    
    SLICE_X29Y47         FDRE (Setup_fdre_C_R)       -0.426     7.378    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.378    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 1.021ns (31.781%)  route 2.192ns (68.219%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.674     2.982    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y46         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=2, routed)           0.585     4.045    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[4]
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.295     4.340 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.638     4.978    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.102 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.459     5.562    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X27Y47         LUT5 (Prop_lut5_I4_O)        0.124     5.686 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.509     6.195    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X29Y47         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.500     7.693    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X29Y47         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.265     7.958    
                         clock uncertainty           -0.154     7.804    
    SLICE_X29Y47         FDRE (Setup_fdre_C_R)       -0.426     7.378    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.378    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 1.021ns (31.781%)  route 2.192ns (68.219%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.674     2.982    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y46         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=2, routed)           0.585     4.045    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[4]
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.295     4.340 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.638     4.978    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.102 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.459     5.562    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X27Y47         LUT5 (Prop_lut5_I4_O)        0.124     5.686 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.509     6.195    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X29Y47         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.500     7.693    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X29Y47         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.265     7.958    
                         clock uncertainty           -0.154     7.804    
    SLICE_X29Y47         FDRE (Setup_fdre_C_R)       -0.426     7.378    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.378    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 1.021ns (31.781%)  route 2.192ns (68.219%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.674     2.982    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y46         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=2, routed)           0.585     4.045    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[4]
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.295     4.340 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.638     4.978    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.102 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.459     5.562    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X27Y47         LUT5 (Prop_lut5_I4_O)        0.124     5.686 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.509     6.195    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X29Y47         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.500     7.693    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X29Y47         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.265     7.958    
                         clock uncertainty           -0.154     7.804    
    SLICE_X29Y47         FDRE (Setup_fdre_C_R)       -0.426     7.378    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.378    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 1.021ns (31.781%)  route 2.192ns (68.219%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.674     2.982    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y46         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=2, routed)           0.585     4.045    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[4]
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.295     4.340 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.638     4.978    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.102 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.459     5.562    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X27Y47         LUT5 (Prop_lut5_I4_O)        0.124     5.686 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.509     6.195    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X29Y47         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.500     7.693    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X29Y47         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.265     7.958    
                         clock uncertainty           -0.154     7.804    
    SLICE_X29Y47         FDRE (Setup_fdre_C_R)       -0.426     7.378    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          7.378    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 1.145ns (33.667%)  route 2.256ns (66.333%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.674     2.982    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y46         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=2, routed)           0.585     4.045    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[4]
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.295     4.340 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.638     4.978    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.102 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.525     5.627    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.124     5.751 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[1]_i_2/O
                         net (fo=2, routed)           0.508     6.259    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[1]_i_2_n_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I4_O)        0.124     6.383 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.383    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[0]_i_1_n_0
    SLICE_X28Y49         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        1.500     7.693    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X28Y49         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.265     7.958    
                         clock uncertainty           -0.154     7.804    
    SLICE_X28Y49         FDRE (Setup_fdre_C_D)        0.082     7.886    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.886    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                  1.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.467%)  route 0.214ns (53.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.559     0.900    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y50         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg2_reg[29]/Q
                         net (fo=1, routed)           0.214     1.255    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg2[29]
    SLICE_X22Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.300 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     1.300    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X22Y49         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.829     1.199    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y49         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092     1.262    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.779%)  route 0.223ns (61.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.581     0.922    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.223     1.285    ccc_design_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  ccc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.893     1.263    ccc_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ccc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    ccc_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.673%)  route 0.224ns (61.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.581     0.922    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.224     1.286    ccc_design_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  ccc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.893     1.263    ccc_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ccc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    ccc_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/i_rx_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/data_rx_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.808%)  route 0.232ns (62.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.559     0.900    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X23Y50         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/i_rx_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/i_rx_buffer_reg[27]/Q
                         net (fo=2, routed)           0.232     1.273    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/i_rx_buffer[27]
    SLICE_X23Y49         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/data_rx_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.829     1.199    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X23Y49         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/data_rx_reg[27]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.047     1.217    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/data_rx_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ccc_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[17].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.017%)  route 0.257ns (57.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.559     0.900    ccc_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X21Y40         FDRE                                         r  ccc_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[17].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ccc_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[17].LOAD_REG_I/Q
                         net (fo=2, routed)           0.257     1.297    ccc_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/read_Mux_In[14]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.342 r  ccc_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[14]_i_1/O
                         net (fo=1, routed)           0.000     1.342    ccc_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[14]_i_1_n_0
    SLICE_X24Y41         FDRE                                         r  ccc_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.827     1.197    ccc_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X24Y41         FDRE                                         r  ccc_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[14]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y41         FDRE (Hold_fdre_C_D)         0.121     1.284    ccc_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/i_rx_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/data_rx_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.010%)  route 0.240ns (62.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.559     0.900    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X23Y50         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/i_rx_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/i_rx_buffer_reg[25]/Q
                         net (fo=2, routed)           0.240     1.281    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/i_rx_buffer[25]
    SLICE_X23Y49         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/data_rx_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.829     1.199    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X23Y49         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/data_rx_reg[25]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.047     1.217    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/data_rx_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.246ns (53.672%)  route 0.212ns (46.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.586     0.927    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y47          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.148     1.075 r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[6]/Q
                         net (fo=5, routed)           0.212     1.287    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[46][6]
    SLICE_X4Y52          LUT5 (Prop_lut5_I4_O)        0.098     1.385 r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1/O
                         net (fo=1, routed)           0.000     1.385    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.853     1.223    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X4Y52          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y52          FDRE (Hold_fdre_C_D)         0.121     1.315    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ccc_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.314ns (66.638%)  route 0.157ns (33.362%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.558     0.899    ccc_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X22Y38         FDRE                                         r  ccc_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  ccc_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I/Q
                         net (fo=1, routed)           0.157     1.197    ccc_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/read_Mux_In[53]
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.242 r  ccc_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.242    ccc_design_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/LOAD_REG_GEN[21].LOAD_REG_I
    SLICE_X20Y38         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.370 r  ccc_design_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.370    ccc_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[10]
    SLICE_X20Y38         FDRE                                         r  ccc_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.828     1.198    ccc_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y38         FDRE                                         r  ccc_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y38         FDRE (Hold_fdre_C_D)         0.129     1.293    ccc_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/i_rx_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/data_rx_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.576%)  route 0.242ns (65.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.559     0.900    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X23Y50         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/i_rx_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/i_rx_buffer_reg[30]/Q
                         net (fo=2, routed)           0.242     1.270    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/i_rx_buffer[30]
    SLICE_X23Y49         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/data_rx_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.829     1.199    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X23Y49         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/data_rx_reg[30]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.023     1.193    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/data_rx_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.079%)  route 0.250ns (63.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.581     0.922    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.250     1.312    ccc_design_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  ccc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1876, routed)        0.893     1.263    ccc_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ccc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    ccc_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X20Y47   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X20Y47   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y49   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y47   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y47   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y47   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y48   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_bresp_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y48   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_bresp_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y46   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y46    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y46    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y47    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y46    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y46    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y46    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y46    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y46    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK



