// Seed: 2007103027
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  assign id_1 = id_2;
  assign id_4 = id_3 ^ 1;
  wire id_5;
  assign id_5 = id_5;
  wire id_6;
  assign id_6 = 1'd0;
  wire id_7;
  assign id_6 = 1;
  integer id_8;
  wor id_9 = 1;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg id_10;
  always
    if (id_10 * id_4 - id_4)
      if (id_4) id_3 <= 1;
      else assign id_3 = id_6;
    else begin : LABEL_0
      id_10 = 1'b0;
      $display;
      begin : LABEL_0
        id_10 <= (1);
      end
      id_3 <= 1 ^ id_5;
    end
  assign id_3 = id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_5
  );
  wire id_11;
endmodule
