<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='387' type='llvm::SDValue llvm::SITargetLowering::splitBinaryVectorOp(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4359' ll='4378' type='llvm::SDValue llvm::SITargetLowering::splitBinaryVectorOp(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4477' u='c' c='_ZNK4llvm16SITargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5054' u='c' c='_ZNK4llvm16SITargetLowering20lowerFMINNUM_FMAXNUMENS_7SDValueERNS_12SelectionDAGE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4357'>// Work around LegalizeDAG doing the wrong thing and fully scalarizing if the
// wider vector type is legal.</doc>
