<profile>

<section name = "Vitis HLS Report for 'convn_valid'" level="0">
<item name = "Date">Fri Mar  7 18:05:16 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">prj</item>
<item name = "Solution">convn_valid_sol (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu19p-fsvb3824-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.30 ns, 2.692 ns, 0.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_124">convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4, ?, ?, ?, ?, 0, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_79_1">?, ?, ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_81_2">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 311, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 17, 1755, 1379, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 134, -</column>
<column name="Register">-, -, 553, -, -</column>
<specialColumn name="Available SLR">1080, 960, 2042880, 1021440, 80</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 1, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 3840, 8171520, 4085760, 320</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_124">convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4, 0, 10, 909, 635, 0</column>
<column name="dadd_64ns_64ns_64_8_full_dsp_1_U17">dadd_64ns_64ns_64_8_full_dsp_1, 0, 3, 685, 635, 0</column>
<column name="mul_10s_10s_10_1_1_U19">mul_10s_10s_10_1_1, 0, 0, 0, 62, 0</column>
<column name="mul_31ns_31ns_62_2_1_U18">mul_31ns_31ns_62_2_1, 0, 4, 161, 47, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln79_fu_220_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln81_fu_244_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln91_fu_255_p2">+, 0, 0, 17, 10, 10</column>
<column name="empty_15_fu_159_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="empty_16_fu_173_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="icmp_ln79_fu_215_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln81_fu_239_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="smax1_fu_179_p3">select, 0, 0, 31, 1, 31</column>
<column name="smax_fu_165_p3">select, 0, 0, 31, 1, 31</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 16, 1, 16</column>
<column name="grp_fu_139_ce">9, 2, 1, 2</column>
<column name="grp_fu_139_p0">14, 3, 64, 192</column>
<column name="grp_fu_139_p1">14, 3, 64, 192</column>
<column name="i_fu_62">9, 2, 31, 62</column>
<column name="j_reg_113">9, 2, 31, 62</column>
<column name="out_data_address0_local">14, 3, 10, 30</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln79_reg_352">31, 0, 31, 0</column>
<column name="add_ln81_reg_370">31, 0, 31, 0</column>
<column name="add_reg_398">64, 0, 64, 0</column>
<column name="ap_CS_fsm">15, 0, 15, 0</column>
<column name="empty_17_reg_362">10, 0, 10, 0</column>
<column name="grp_convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_124_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_62">31, 0, 31, 0</column>
<column name="j_reg_113">31, 0, 31, 0</column>
<column name="kernel_w_read_reg_288">32, 0, 32, 0</column>
<column name="mul_ln74_reg_344">62, 0, 62, 0</column>
<column name="out_data_addr_reg_380">10, 0, 10, 0</column>
<column name="out_data_load_reg_385">64, 0, 64, 0</column>
<column name="out_h_read_reg_324">32, 0, 32, 0</column>
<column name="out_w_read_reg_329">32, 0, 32, 0</column>
<column name="smax1_reg_309">31, 0, 31, 0</column>
<column name="smax_reg_304">31, 0, 31, 0</column>
<column name="trunc_ln79_1_reg_334">10, 0, 10, 0</column>
<column name="trunc_ln79_2_reg_339">10, 0, 10, 0</column>
<column name="trunc_ln79_3_reg_357">10, 0, 10, 0</column>
<column name="trunc_ln79_reg_299">5, 0, 5, 0</column>
<column name="trunc_ln81_reg_375">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, convn_valid, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, convn_valid, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, convn_valid, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, convn_valid, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, convn_valid, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, convn_valid, return value</column>
<column name="ap_core">in, 8, ap_none, ap_core, scalar</column>
<column name="ap_part">in, 8, ap_none, ap_part, scalar</column>
<column name="ap_parent">in, 8, ap_none, ap_parent, scalar</column>
<column name="in_data_address0">out, 10, ap_memory, in_data, array</column>
<column name="in_data_ce0">out, 1, ap_memory, in_data, array</column>
<column name="in_data_q0">in, 64, ap_memory, in_data, array</column>
<column name="in_w">in, 32, ap_none, in_w, scalar</column>
<column name="in_h">in, 32, ap_none, in_h, scalar</column>
<column name="kernel_address0">out, 5, ap_memory, kernel, array</column>
<column name="kernel_ce0">out, 1, ap_memory, kernel, array</column>
<column name="kernel_q0">in, 64, ap_memory, kernel, array</column>
<column name="kernel_w">in, 32, ap_none, kernel_w, scalar</column>
<column name="kernel_h">in, 32, ap_none, kernel_h, scalar</column>
<column name="out_data_address0">out, 10, ap_memory, out_data, array</column>
<column name="out_data_ce0">out, 1, ap_memory, out_data, array</column>
<column name="out_data_we0">out, 1, ap_memory, out_data, array</column>
<column name="out_data_d0">out, 64, ap_memory, out_data, array</column>
<column name="out_data_q0">in, 64, ap_memory, out_data, array</column>
<column name="out_w">in, 32, ap_none, out_w, scalar</column>
<column name="out_h">in, 32, ap_none, out_h, scalar</column>
</table>
</item>
</section>
</profile>
