Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Aug 13 18:34:39 2024
| Host         : cr049.office.dreamchip.de running 64-bit Red Hat Enterprise Linux release 8.9 (Ootpa)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.345        0.000                      0                 6387        0.047        0.000                      0                 6387        3.750        0.000                       0                  1891  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_i       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               0.611        0.000                      0                 4675        0.047        0.000                      0                 4675        3.750        0.000                       0                  1891  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_i              clk_i                    0.345        0.000                      0                 1712        5.165        0.000                      0                 1712  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_i                       
(none)                      clk_i         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_7/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.517ns  (logic 1.459ns (17.131%)  route 7.058ns (82.869%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.828     5.590    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk
    SLICE_X47Y123        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDCE (Prop_fdce_C_Q)         0.419     6.009 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/Q
                         net (fo=4, routed)           0.679     6.689    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/p_0_in
    SLICE_X47Y121        LUT4 (Prop_lut4_I0_O)        0.296     6.985 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/m_axi_araddr[31]_INST_0_i_5/O
                         net (fo=3, routed)           0.742     7.727    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/arbiter_err_reg_1
    SLICE_X49Y119        LUT6 (Prop_lut6_I4_O)        0.124     7.851 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/m_axi_araddr[31]_INST_0_i_1/O
                         net (fo=119, routed)         0.540     8.391    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/imem_ram.mem_ram_b1_reg_1_2
    SLICE_X46Y119        LUT3 (Prop_lut3_I1_O)        0.124     8.515 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_araddr[25]_INST_0/O
                         net (fo=4, routed)           0.862     9.377    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_araddr[8]
    SLICE_X46Y119        LUT6 (Prop_lut6_I2_O)        0.124     9.501 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_awvalid_INST_0_i_10/O
                         net (fo=4, routed)           0.839    10.341    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_awvalid_INST_0_i_10_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_2__0/O
                         net (fo=2, routed)           0.174    10.639    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_2__0_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I1_O)        0.124    10.763 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_1__5/O
                         net (fo=66, routed)          0.445    11.208    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/fetch_engine_reg[pc][31]
    SLICE_X49Y108        LUT3 (Prop_lut3_I0_O)        0.124    11.332 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/imem_ram.mem_ram_b1_reg_0_7_i_1/O
                         net (fo=1, routed)           2.776    14.107    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_7_0[0]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_7/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.523    15.006    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/clk
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_7/CLKARDCLK
                         clock pessimism              0.280    15.285    
                         clock uncertainty           -0.035    15.250    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.718    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_7
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                         -14.107    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.583ns  (logic 1.459ns (16.998%)  route 7.124ns (83.002%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.828     5.590    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk
    SLICE_X47Y123        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDCE (Prop_fdce_C_Q)         0.419     6.009 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/Q
                         net (fo=4, routed)           0.679     6.689    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/p_0_in
    SLICE_X47Y121        LUT4 (Prop_lut4_I0_O)        0.296     6.985 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/m_axi_araddr[31]_INST_0_i_5/O
                         net (fo=3, routed)           0.742     7.727    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/arbiter_err_reg_1
    SLICE_X49Y119        LUT6 (Prop_lut6_I4_O)        0.124     7.851 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/m_axi_araddr[31]_INST_0_i_1/O
                         net (fo=119, routed)         0.540     8.391    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/imem_ram.mem_ram_b1_reg_1_2
    SLICE_X46Y119        LUT3 (Prop_lut3_I1_O)        0.124     8.515 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_araddr[25]_INST_0/O
                         net (fo=4, routed)           0.862     9.377    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_araddr[8]
    SLICE_X46Y119        LUT6 (Prop_lut6_I2_O)        0.124     9.501 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_awvalid_INST_0_i_10/O
                         net (fo=4, routed)           0.839    10.341    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_awvalid_INST_0_i_10_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_2__0/O
                         net (fo=2, routed)           0.174    10.639    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_2__0_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I1_O)        0.124    10.763 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_1__5/O
                         net (fo=66, routed)          2.109    12.872    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/fetch_engine_reg[pc][31]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124    12.996 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/imem_ram.mem_ram_b3_reg_0_1_i_1/O
                         net (fo=1, routed)           1.178    14.174    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_1_0[0]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.618    15.101    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/clk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_1/CLKARDCLK
                         clock pessimism              0.280    15.380    
                         clock uncertainty           -0.035    15.345    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.813    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_1
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -14.174    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_1_6/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.491ns  (logic 1.459ns (17.182%)  route 7.032ns (82.817%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.828     5.590    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk
    SLICE_X47Y123        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDCE (Prop_fdce_C_Q)         0.419     6.009 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/Q
                         net (fo=4, routed)           0.679     6.689    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/p_0_in
    SLICE_X47Y121        LUT4 (Prop_lut4_I0_O)        0.296     6.985 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/m_axi_araddr[31]_INST_0_i_5/O
                         net (fo=3, routed)           0.742     7.727    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/arbiter_err_reg_1
    SLICE_X49Y119        LUT6 (Prop_lut6_I4_O)        0.124     7.851 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/m_axi_araddr[31]_INST_0_i_1/O
                         net (fo=119, routed)         0.540     8.391    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/imem_ram.mem_ram_b1_reg_1_2
    SLICE_X46Y119        LUT3 (Prop_lut3_I1_O)        0.124     8.515 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_araddr[25]_INST_0/O
                         net (fo=4, routed)           0.862     9.377    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_araddr[8]
    SLICE_X46Y119        LUT6 (Prop_lut6_I2_O)        0.124     9.501 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_awvalid_INST_0_i_10/O
                         net (fo=4, routed)           0.839    10.341    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_awvalid_INST_0_i_10_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_2__0/O
                         net (fo=2, routed)           0.174    10.639    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_2__0_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I1_O)        0.124    10.763 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_1__5/O
                         net (fo=66, routed)          2.116    12.879    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/fetch_engine_reg[pc][31]
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.124    13.003 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/imem_ram.mem_ram_b0_reg_1_6_i_1/O
                         net (fo=1, routed)           1.079    14.082    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_1_6_0[0]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_1_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.535    15.018    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/clk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_1_6/CLKARDCLK
                         clock pessimism              0.280    15.297    
                         clock uncertainty           -0.035    15.262    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.730    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_1_6
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -14.082    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 1.459ns (16.935%)  route 7.156ns (83.065%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.828     5.590    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk
    SLICE_X47Y123        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDCE (Prop_fdce_C_Q)         0.419     6.009 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/Q
                         net (fo=4, routed)           0.679     6.689    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/p_0_in
    SLICE_X47Y121        LUT4 (Prop_lut4_I0_O)        0.296     6.985 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/m_axi_araddr[31]_INST_0_i_5/O
                         net (fo=3, routed)           0.742     7.727    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/arbiter_err_reg_1
    SLICE_X49Y119        LUT6 (Prop_lut6_I4_O)        0.124     7.851 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/m_axi_araddr[31]_INST_0_i_1/O
                         net (fo=119, routed)         0.540     8.391    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/imem_ram.mem_ram_b1_reg_1_2
    SLICE_X46Y119        LUT3 (Prop_lut3_I1_O)        0.124     8.515 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_araddr[25]_INST_0/O
                         net (fo=4, routed)           0.862     9.377    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_araddr[8]
    SLICE_X46Y119        LUT6 (Prop_lut6_I2_O)        0.124     9.501 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_awvalid_INST_0_i_10/O
                         net (fo=4, routed)           0.839    10.341    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_awvalid_INST_0_i_10_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_2__0/O
                         net (fo=2, routed)           0.174    10.639    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_2__0_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I1_O)        0.124    10.763 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_1__5/O
                         net (fo=66, routed)          2.090    12.853    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/fetch_engine_reg[pc][31]
    SLICE_X80Y68         LUT3 (Prop_lut3_I0_O)        0.124    12.977 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/imem_ram.mem_ram_b1_reg_0_3_i_3/O
                         net (fo=1, routed)           1.229    14.205    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_3_0[0]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.650    15.133    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/clk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_3/CLKARDCLK
                         clock pessimism              0.294    15.427    
                         clock uncertainty           -0.035    15.391    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.859    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_3
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -14.205    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.062ns  (logic 5.080ns (56.056%)  route 3.982ns (43.944%))
  Logic Levels:           12  (CARRY4=8 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.644ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.881     5.644    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.098 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DOADO[0]
                         net (fo=11, routed)          1.620     9.718    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/DOADO[0]
    SLICE_X44Y124        LUT6 (Prop_lut6_I1_O)        0.124     9.842 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_9/O
                         net (fo=1, routed)           0.544    10.385    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_9_n_0
    SLICE_X45Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.041 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.041    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X45Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.155 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.164    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X45Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.278 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.278    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.392 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.506 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.506    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1_n_0
    SLICE_X45Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.082 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.720    12.803    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/alu_add[28]
    SLICE_X37Y131        LUT6 (Prop_lut6_I5_O)        0.303    13.106 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/register_file_fpga.reg_file_reg_i_79/O
                         net (fo=1, routed)           0.000    13.106    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/register_file_fpga.reg_file_reg_7
    SLICE_X37Y131        MUXF7 (Prop_muxf7_I0_O)      0.212    13.318 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/register_file_fpga.reg_file_reg_i_42/O
                         net (fo=1, routed)           0.492    13.809    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/alu_res[29]
    SLICE_X34Y131        LUT5 (Prop_lut5_I2_O)        0.299    14.108 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/register_file_fpga.reg_file_reg_i_8/O
                         net (fo=1, routed)           0.598    14.706    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/DIADI[29]
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.692    15.174    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKARDCLK
                         clock pessimism              0.470    15.644    
                         clock uncertainty           -0.035    15.609    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.241    15.368    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -14.706    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_6/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.475ns  (logic 1.459ns (17.215%)  route 7.016ns (82.785%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.828     5.590    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk
    SLICE_X47Y123        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDCE (Prop_fdce_C_Q)         0.419     6.009 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/Q
                         net (fo=4, routed)           0.679     6.689    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/p_0_in
    SLICE_X47Y121        LUT4 (Prop_lut4_I0_O)        0.296     6.985 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/m_axi_araddr[31]_INST_0_i_5/O
                         net (fo=3, routed)           0.742     7.727    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/arbiter_err_reg_1
    SLICE_X49Y119        LUT6 (Prop_lut6_I4_O)        0.124     7.851 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/m_axi_araddr[31]_INST_0_i_1/O
                         net (fo=119, routed)         0.540     8.391    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/imem_ram.mem_ram_b1_reg_1_2
    SLICE_X46Y119        LUT3 (Prop_lut3_I1_O)        0.124     8.515 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_araddr[25]_INST_0/O
                         net (fo=4, routed)           0.862     9.377    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_araddr[8]
    SLICE_X46Y119        LUT6 (Prop_lut6_I2_O)        0.124     9.501 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_awvalid_INST_0_i_10/O
                         net (fo=4, routed)           0.839    10.341    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_awvalid_INST_0_i_10_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_2__0/O
                         net (fo=2, routed)           0.174    10.639    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_2__0_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I1_O)        0.124    10.763 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_1__5/O
                         net (fo=66, routed)          2.119    12.882    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/fetch_engine_reg[pc][31]
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.124    13.006 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/imem_ram.mem_ram_b0_reg_0_6_i_4/O
                         net (fo=1, routed)           1.060    14.065    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_6_0[0]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.532    15.015    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_6/CLKARDCLK
                         clock pessimism              0.280    15.294    
                         clock uncertainty           -0.035    15.259    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.727    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_6
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -14.065    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.561ns  (logic 1.459ns (17.043%)  route 7.102ns (82.957%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.828     5.590    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk
    SLICE_X47Y123        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDCE (Prop_fdce_C_Q)         0.419     6.009 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/Q
                         net (fo=4, routed)           0.679     6.689    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/p_0_in
    SLICE_X47Y121        LUT4 (Prop_lut4_I0_O)        0.296     6.985 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/m_axi_araddr[31]_INST_0_i_5/O
                         net (fo=3, routed)           0.742     7.727    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/arbiter_err_reg_1
    SLICE_X49Y119        LUT6 (Prop_lut6_I4_O)        0.124     7.851 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/m_axi_araddr[31]_INST_0_i_1/O
                         net (fo=119, routed)         0.540     8.391    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/imem_ram.mem_ram_b1_reg_1_2
    SLICE_X46Y119        LUT3 (Prop_lut3_I1_O)        0.124     8.515 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_araddr[25]_INST_0/O
                         net (fo=4, routed)           0.862     9.377    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_araddr[8]
    SLICE_X46Y119        LUT6 (Prop_lut6_I2_O)        0.124     9.501 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_awvalid_INST_0_i_10/O
                         net (fo=4, routed)           0.839    10.341    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_awvalid_INST_0_i_10_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_2__0/O
                         net (fo=2, routed)           0.174    10.639    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_2__0_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I1_O)        0.124    10.763 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_1__5/O
                         net (fo=66, routed)          2.469    13.232    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/fetch_engine_reg[pc][31]
    SLICE_X94Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.356 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/imem_ram.mem_ram_b1_reg_0_2_i_1/O
                         net (fo=1, routed)           0.795    14.151    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_2_0[0]
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.649    15.132    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/clk
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_2/CLKARDCLK
                         clock pessimism              0.294    15.426    
                         clock uncertainty           -0.035    15.390    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.858    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_2
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -14.151    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_1_7/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 1.459ns (17.325%)  route 6.962ns (82.675%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.828     5.590    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk
    SLICE_X47Y123        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDCE (Prop_fdce_C_Q)         0.419     6.009 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/Q
                         net (fo=4, routed)           0.679     6.689    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/p_0_in
    SLICE_X47Y121        LUT4 (Prop_lut4_I0_O)        0.296     6.985 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/m_axi_araddr[31]_INST_0_i_5/O
                         net (fo=3, routed)           0.742     7.727    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/arbiter_err_reg_1
    SLICE_X49Y119        LUT6 (Prop_lut6_I4_O)        0.124     7.851 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/m_axi_araddr[31]_INST_0_i_1/O
                         net (fo=119, routed)         0.540     8.391    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/imem_ram.mem_ram_b1_reg_1_2
    SLICE_X46Y119        LUT3 (Prop_lut3_I1_O)        0.124     8.515 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_araddr[25]_INST_0/O
                         net (fo=4, routed)           0.862     9.377    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_araddr[8]
    SLICE_X46Y119        LUT6 (Prop_lut6_I2_O)        0.124     9.501 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_awvalid_INST_0_i_10/O
                         net (fo=4, routed)           0.839    10.341    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_awvalid_INST_0_i_10_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_2__0/O
                         net (fo=2, routed)           0.174    10.639    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_2__0_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I1_O)        0.124    10.763 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_1__5/O
                         net (fo=66, routed)          0.471    11.233    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/fetch_engine_reg[pc][31]
    SLICE_X49Y108        LUT3 (Prop_lut3_I0_O)        0.124    11.357 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/imem_ram.mem_ram_b1_reg_1_7_i_1/O
                         net (fo=1, routed)           2.654    14.012    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_1_7_0[0]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_1_7/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.528    15.011    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_1_7/CLKARDCLK
                         clock pessimism              0.280    15.290    
                         clock uncertainty           -0.035    15.255    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.723    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_1_7
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -14.012    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 1.459ns (17.313%)  route 6.968ns (82.687%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.076ns = ( 15.076 - 10.000 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.828     5.590    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk
    SLICE_X47Y123        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDCE (Prop_fdce_C_Q)         0.419     6.009 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/Q
                         net (fo=4, routed)           0.679     6.689    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/p_0_in
    SLICE_X47Y121        LUT4 (Prop_lut4_I0_O)        0.296     6.985 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/m_axi_araddr[31]_INST_0_i_5/O
                         net (fo=3, routed)           0.742     7.727    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/arbiter_err_reg_1
    SLICE_X49Y119        LUT6 (Prop_lut6_I4_O)        0.124     7.851 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/m_axi_araddr[31]_INST_0_i_1/O
                         net (fo=119, routed)         0.540     8.391    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/imem_ram.mem_ram_b1_reg_1_2
    SLICE_X46Y119        LUT3 (Prop_lut3_I1_O)        0.124     8.515 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_araddr[25]_INST_0/O
                         net (fo=4, routed)           0.862     9.377    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_araddr[8]
    SLICE_X46Y119        LUT6 (Prop_lut6_I2_O)        0.124     9.501 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_awvalid_INST_0_i_10/O
                         net (fo=4, routed)           0.839    10.341    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_awvalid_INST_0_i_10_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_2__0/O
                         net (fo=2, routed)           0.174    10.639    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_2__0_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I1_O)        0.124    10.763 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_1__5/O
                         net (fo=66, routed)          1.605    12.368    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/fetch_engine_reg[pc][31]
    SLICE_X51Y72         LUT3 (Prop_lut3_I0_O)        0.124    12.492 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/imem_ram.mem_ram_b3_reg_0_2_i_1/O
                         net (fo=1, routed)           1.526    14.018    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_2_0[0]
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.593    15.076    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/clk
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_2/CLKARDCLK
                         clock pessimism              0.280    15.355    
                         clock uncertainty           -0.035    15.320    
    RAMB36_X3Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.788    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_2
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_1_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.477ns  (logic 1.459ns (17.212%)  route 7.018ns (82.788%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.828     5.590    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk
    SLICE_X47Y123        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDCE (Prop_fdce_C_Q)         0.419     6.009 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[1]/Q
                         net (fo=4, routed)           0.679     6.689    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/p_0_in
    SLICE_X47Y121        LUT4 (Prop_lut4_I0_O)        0.296     6.985 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/m_axi_araddr[31]_INST_0_i_5/O
                         net (fo=3, routed)           0.742     7.727    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/arbiter_err_reg_1
    SLICE_X49Y119        LUT6 (Prop_lut6_I4_O)        0.124     7.851 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/m_axi_araddr[31]_INST_0_i_1/O
                         net (fo=119, routed)         0.540     8.391    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/imem_ram.mem_ram_b1_reg_1_2
    SLICE_X46Y119        LUT3 (Prop_lut3_I1_O)        0.124     8.515 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_araddr[25]_INST_0/O
                         net (fo=4, routed)           0.862     9.377    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_araddr[8]
    SLICE_X46Y119        LUT6 (Prop_lut6_I2_O)        0.124     9.501 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_awvalid_INST_0_i_10/O
                         net (fo=4, routed)           0.839    10.341    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/m_axi_awvalid_INST_0_i_10_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_2__0/O
                         net (fo=2, routed)           0.174    10.639    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_2__0_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I1_O)        0.124    10.763 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[ack]_i_1__5/O
                         net (fo=66, routed)          2.451    13.214    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/fetch_engine_reg[pc][31]
    SLICE_X94Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.338 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/imem_ram.mem_ram_b1_reg_1_2_i_1/O
                         net (fo=1, routed)           0.729    14.067    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_1_2_1[0]
    RAMB36_X5Y13         RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_1_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.644    15.127    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/clk
    RAMB36_X5Y13         RAMB36E1                                     r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_1_2/CLKARDCLK
                         clock pessimism              0.294    15.421    
                         clock uncertainty           -0.035    15.385    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.853    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_1_2
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -14.067    
  -------------------------------------------------------------------
                         slack                                  0.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][26]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][26]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.394%)  route 0.236ns (62.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.631     1.578    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/clk
    SLICE_X51Y133        FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y133        FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][26]/Q
                         net (fo=5, routed)           0.236     1.955    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc_n_0_][26]
    SLICE_X47Y132        FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.904     2.098    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/clk
    SLICE_X47Y132        FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][26]/C
                         clock pessimism             -0.255     1.843    
    SLICE_X47Y132        FDPE (Hold_fdpe_C_D)         0.066     1.909    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][26]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[lsu_rw]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_buf][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.227ns (50.044%)  route 0.227ns (49.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.629     1.576    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/clk
    SLICE_X49Y122        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[lsu_rw]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDCE (Prop_fdce_C_Q)         0.128     1.704 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[lsu_rw]/Q
                         net (fo=5, routed)           0.227     1.931    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[lsu_rw]
    SLICE_X53Y122        LUT5 (Prop_lut5_I0_O)        0.099     2.030 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl[exc_buf][8]_i_1/O
                         net (fo=1, routed)           0.000     2.030    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/p_17_out[8]
    SLICE_X53Y122        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_buf][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.895     2.089    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/clk
    SLICE_X53Y122        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_buf][8]/C
                         clock pessimism             -0.255     1.834    
    SLICE_X53Y122        FDCE (Hold_fdce_C_D)         0.092     1.926    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_buf][8]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.641     1.588    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/clk
    SLICE_X39Y101        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDCE (Prop_fdce_C_Q)         0.141     1.729 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][8]/Q
                         net (fo=1, routed)           0.054     1.783    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][8]
    SLICE_X38Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg[dtmcs][7]_i_1/O
                         net (fo=1, routed)           0.000     1.828    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg[dtmcs][7]
    SLICE_X38Y101        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.913     2.107    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/clk
    SLICE_X38Y101        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][7]/C
                         clock pessimism             -0.506     1.601    
    SLICE_X38Y101        FDCE (Hold_fdce_C_D)         0.121     1.722    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][7]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mar_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.722%)  route 0.271ns (59.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.632     1.579    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/clk
    SLICE_X45Y130        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mar_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDCE (Prop_fdce_C_Q)         0.141     1.720 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mar_reg[30]/Q
                         net (fo=3, routed)           0.271     1.991    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/m_axi_araddr[31][30]
    SLICE_X52Y131        LUT3 (Prop_lut3_I0_O)        0.045     2.036 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][30]_i_1/O
                         net (fo=1, routed)           0.000     2.036    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][30]_i_1_n_0
    SLICE_X52Y131        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.899     2.093    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/clk
    SLICE_X52Y131        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][30]/C
                         clock pessimism             -0.255     1.838    
    SLICE_X52Y131        FDCE (Hold_fdce_C_D)         0.092     1.930    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][30]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mar_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.449%)  route 0.298ns (61.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.627     1.574    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/clk
    SLICE_X45Y125        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mar_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y125        FDCE (Prop_fdce_C_Q)         0.141     1.715 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mar_reg[8]/Q
                         net (fo=6, routed)           0.298     2.013    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/m_axi_araddr[31][8]
    SLICE_X50Y125        LUT3 (Prop_lut3_I0_O)        0.045     2.058 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][8]_i_1/O
                         net (fo=1, routed)           0.000     2.058    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][8]_i_1_n_0
    SLICE_X50Y125        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.892     2.086    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/clk
    SLICE_X50Y125        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][8]/C
                         clock pessimism             -0.255     1.831    
    SLICE_X50Y125        FDCE (Hold_fdce_C_D)         0.120     1.951    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][8]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.607%)  route 0.291ns (67.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.628     1.575    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk
    SLICE_X47Y123        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDCE (Prop_fdce_C_Q)         0.141     1.716 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[0]/Q
                         net (fo=29, routed)          0.291     2.008    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/ADDRD0
    SLICE_X46Y124        RAMD32                                       r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.896     2.090    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/WCLK
    SLICE_X46Y124        RAMD32                                       r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMA/CLK
                         clock pessimism             -0.503     1.587    
    SLICE_X46Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.897    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMA
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.607%)  route 0.291ns (67.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.628     1.575    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk
    SLICE_X47Y123        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDCE (Prop_fdce_C_Q)         0.141     1.716 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[0]/Q
                         net (fo=29, routed)          0.291     2.008    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/ADDRD0
    SLICE_X46Y124        RAMD32                                       r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.896     2.090    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/WCLK
    SLICE_X46Y124        RAMD32                                       r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMA_D1/CLK
                         clock pessimism             -0.503     1.587    
    SLICE_X46Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.897    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.607%)  route 0.291ns (67.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.628     1.575    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk
    SLICE_X47Y123        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDCE (Prop_fdce_C_Q)         0.141     1.716 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[0]/Q
                         net (fo=29, routed)          0.291     2.008    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/ADDRD0
    SLICE_X46Y124        RAMD32                                       r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.896     2.090    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/WCLK
    SLICE_X46Y124        RAMD32                                       r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMB/CLK
                         clock pessimism             -0.503     1.587    
    SLICE_X46Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.897    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMB
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.607%)  route 0.291ns (67.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.628     1.575    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk
    SLICE_X47Y123        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDCE (Prop_fdce_C_Q)         0.141     1.716 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[0]/Q
                         net (fo=29, routed)          0.291     2.008    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/ADDRD0
    SLICE_X46Y124        RAMD32                                       r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.896     2.090    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/WCLK
    SLICE_X46Y124        RAMD32                                       r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMB_D1/CLK
                         clock pessimism             -0.503     1.587    
    SLICE_X46Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.897    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.607%)  route 0.291ns (67.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.628     1.575    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk
    SLICE_X47Y123        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDCE (Prop_fdce_C_Q)         0.141     1.716 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/w_pnt_reg[0]/Q
                         net (fo=29, routed)          0.291     2.008    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/ADDRD0
    SLICE_X46Y124        RAMD32                                       r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.896     2.090    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/WCLK
    SLICE_X46Y124        RAMD32                                       r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMC/CLK
                         clock pessimism             -0.503     1.587    
    SLICE_X46Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.897    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16/RAMC
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y26   design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y10   design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y24   design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y22   design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13   design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y18   design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y17   design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y18   design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y11   design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y123  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_reg[10]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        4.190ns  (logic 0.459ns (10.955%)  route 3.731ns (89.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns = ( 10.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.762 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.845    10.607    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X48Y105        FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_fdpe_C_Q)         0.459    11.066 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1264, routed)        3.731    14.797    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/rstn_sys
    SLICE_X28Y122        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.688    15.171    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X28Y122        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_reg[10]/C
                         clock pessimism              0.412    15.582    
                         clock uncertainty           -0.035    15.547    
    SLICE_X28Y122        FDCE (Recov_fdce_C_CLR)     -0.405    15.142    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -14.797    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_reg[11]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        4.190ns  (logic 0.459ns (10.955%)  route 3.731ns (89.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns = ( 10.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.762 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.845    10.607    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X48Y105        FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_fdpe_C_Q)         0.459    11.066 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1264, routed)        3.731    14.797    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/rstn_sys
    SLICE_X28Y122        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.688    15.171    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X28Y122        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_reg[11]/C
                         clock pessimism              0.412    15.582    
                         clock uncertainty           -0.035    15.547    
    SLICE_X28Y122        FDCE (Recov_fdce_C_CLR)     -0.405    15.142    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -14.797    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_reg[8]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        4.190ns  (logic 0.459ns (10.955%)  route 3.731ns (89.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns = ( 10.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.762 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.845    10.607    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X48Y105        FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_fdpe_C_Q)         0.459    11.066 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1264, routed)        3.731    14.797    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/rstn_sys
    SLICE_X28Y122        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.688    15.171    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X28Y122        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_reg[8]/C
                         clock pessimism              0.412    15.582    
                         clock uncertainty           -0.035    15.547    
    SLICE_X28Y122        FDCE (Recov_fdce_C_CLR)     -0.405    15.142    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_reg[8]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -14.797    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_reg[9]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        4.190ns  (logic 0.459ns (10.955%)  route 3.731ns (89.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns = ( 10.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.762 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.845    10.607    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X48Y105        FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_fdpe_C_Q)         0.459    11.066 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1264, routed)        3.731    14.797    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/rstn_sys
    SLICE_X28Y122        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.688    15.171    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X28Y122        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_reg[9]/C
                         clock pessimism              0.412    15.582    
                         clock uncertainty           -0.035    15.547    
    SLICE_X28Y122        FDCE (Recov_fdce_C_CLR)     -0.405    15.142    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_reg[9]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -14.797    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_ff_reg[10]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        4.186ns  (logic 0.459ns (10.966%)  route 3.727ns (89.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns = ( 10.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.762 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.845    10.607    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X48Y105        FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_fdpe_C_Q)         0.459    11.066 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1264, routed)        3.727    14.793    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/rstn_sys
    SLICE_X29Y122        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_ff_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.688    15.171    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X29Y122        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_ff_reg[10]/C
                         clock pessimism              0.412    15.582    
                         clock uncertainty           -0.035    15.547    
    SLICE_X29Y122        FDCE (Recov_fdce_C_CLR)     -0.405    15.142    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -14.793    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_ff_reg[11]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        4.186ns  (logic 0.459ns (10.966%)  route 3.727ns (89.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns = ( 10.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.762 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.845    10.607    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X48Y105        FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_fdpe_C_Q)         0.459    11.066 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1264, routed)        3.727    14.793    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/rstn_sys
    SLICE_X29Y122        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_ff_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.688    15.171    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X29Y122        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_ff_reg[11]/C
                         clock pessimism              0.412    15.582    
                         clock uncertainty           -0.035    15.547    
    SLICE_X29Y122        FDCE (Recov_fdce_C_CLR)     -0.405    15.142    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.clk_div_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -14.793    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo_reg[10]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        4.131ns  (logic 0.459ns (11.110%)  route 3.672ns (88.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns = ( 10.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.762 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.845    10.607    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X48Y105        FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_fdpe_C_Q)         0.459    11.066 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1264, routed)        3.672    14.739    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/rstn_sys
    SLICE_X35Y113        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.652    15.135    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/clk
    SLICE_X35Y113        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo_reg[10]/C
                         clock pessimism              0.412    15.546    
                         clock uncertainty           -0.035    15.511    
    SLICE_X35Y113        FDCE (Recov_fdce_C_CLR)     -0.405    15.106    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo_reg[10]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -14.739    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo_reg[11]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        4.131ns  (logic 0.459ns (11.110%)  route 3.672ns (88.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns = ( 10.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.762 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.845    10.607    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X48Y105        FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_fdpe_C_Q)         0.459    11.066 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1264, routed)        3.672    14.739    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/rstn_sys
    SLICE_X35Y113        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.652    15.135    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/clk
    SLICE_X35Y113        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo_reg[11]/C
                         clock pessimism              0.412    15.546    
                         clock uncertainty           -0.035    15.511    
    SLICE_X35Y113        FDCE (Recov_fdce_C_CLR)     -0.405    15.106    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo_reg[11]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -14.739    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo_reg[8]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        4.131ns  (logic 0.459ns (11.110%)  route 3.672ns (88.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns = ( 10.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.762 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.845    10.607    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X48Y105        FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_fdpe_C_Q)         0.459    11.066 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1264, routed)        3.672    14.739    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/rstn_sys
    SLICE_X35Y113        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.652    15.135    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/clk
    SLICE_X35Y113        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo_reg[8]/C
                         clock pessimism              0.412    15.546    
                         clock uncertainty           -0.035    15.511    
    SLICE_X35Y113        FDCE (Recov_fdce_C_CLR)     -0.405    15.106    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo_reg[8]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -14.739    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_serial.mul_reg[prod][63]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        4.140ns  (logic 0.459ns (11.086%)  route 3.681ns (88.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns = ( 10.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.762 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.845    10.607    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X48Y105        FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_fdpe_C_Q)         0.459    11.066 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1264, routed)        3.681    14.748    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/rstn_sys
    SLICE_X34Y133        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_serial.mul_reg[prod][63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.650    15.133    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/clk
    SLICE_X34Y133        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_serial.mul_reg[prod][63]/C
                         clock pessimism              0.412    15.544    
                         clock uncertainty           -0.035    15.509    
    SLICE_X34Y133        FDCE (Recov_fdce_C_CLR)     -0.361    15.148    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_serial.mul_reg[prod][63]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -14.748    
  -------------------------------------------------------------------
                         slack                                  0.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.165ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[idcode][0]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_i fall@5.000ns)
  Data Path Delay:        0.483ns  (logic 0.167ns (34.596%)  route 0.316ns (65.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     5.258 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     5.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.947 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.559     6.506    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X36Y97         FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.167     6.673 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/Q
                         net (fo=448, routed)         0.316     6.989    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/rstn_ext
    SLICE_X36Y100        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[idcode][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.913     2.107    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/clk
    SLICE_X36Y100        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[idcode][0]/C
                         clock pessimism             -0.252     1.855    
                         clock uncertainty            0.035     1.891    
    SLICE_X36Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.824    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[idcode][0]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           6.989    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.190ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][0]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_i fall@5.000ns)
  Data Path Delay:        0.483ns  (logic 0.167ns (34.596%)  route 0.316ns (65.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     5.258 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     5.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.947 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.559     6.506    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X36Y97         FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.167     6.673 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/Q
                         net (fo=448, routed)         0.316     6.989    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/rstn_ext
    SLICE_X37Y100        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.913     2.107    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/clk
    SLICE_X37Y100        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][0]/C
                         clock pessimism             -0.252     1.855    
                         clock uncertainty            0.035     1.891    
    SLICE_X37Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.799    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][0]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           6.989    
  -------------------------------------------------------------------
                         slack                                  5.190    

Slack (MET) :             5.190ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][1]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_i fall@5.000ns)
  Data Path Delay:        0.483ns  (logic 0.167ns (34.596%)  route 0.316ns (65.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     5.258 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     5.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.947 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.559     6.506    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X36Y97         FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.167     6.673 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/Q
                         net (fo=448, routed)         0.316     6.989    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/rstn_ext
    SLICE_X37Y100        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.913     2.107    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/clk
    SLICE_X37Y100        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][1]/C
                         clock pessimism             -0.252     1.855    
                         clock uncertainty            0.035     1.891    
    SLICE_X37Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.799    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][1]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           6.989    
  -------------------------------------------------------------------
                         slack                                  5.190    

Slack (MET) :             5.256ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[1]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_i fall@5.000ns)
  Data Path Delay:        0.508ns  (logic 0.146ns (28.719%)  route 0.362ns (71.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.586ns = ( 6.586 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     5.258 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     5.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.947 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.639     6.586    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X48Y105        FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_fdpe_C_Q)         0.146     6.732 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1264, routed)        0.362     7.095    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/rstn_sys
    SLICE_X54Y107        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.932     2.126    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/clk
    SLICE_X54Y107        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[1]_lopt_replica/C
                         clock pessimism             -0.255     1.871    
                         clock uncertainty            0.035     1.906    
    SLICE_X54Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.839    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           7.095    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.275ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][2]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_i fall@5.000ns)
  Data Path Delay:        0.593ns  (logic 0.167ns (28.179%)  route 0.426ns (71.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     5.258 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     5.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.947 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.559     6.506    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X36Y97         FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.167     6.673 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/Q
                         net (fo=448, routed)         0.426     7.099    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/rstn_ext
    SLICE_X38Y100        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.913     2.107    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/clk
    SLICE_X38Y100        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][2]/C
                         clock pessimism             -0.252     1.855    
                         clock uncertainty            0.035     1.891    
    SLICE_X38Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.824    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][2]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           7.099    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.275ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][30]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_i fall@5.000ns)
  Data Path Delay:        0.593ns  (logic 0.167ns (28.179%)  route 0.426ns (71.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     5.258 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     5.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.947 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.559     6.506    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X36Y97         FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.167     6.673 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/Q
                         net (fo=448, routed)         0.426     7.099    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/rstn_ext
    SLICE_X38Y100        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.913     2.107    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/clk
    SLICE_X38Y100        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][30]/C
                         clock pessimism             -0.252     1.855    
                         clock uncertainty            0.035     1.891    
    SLICE_X38Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.824    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][30]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           7.099    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.275ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][31]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_i fall@5.000ns)
  Data Path Delay:        0.593ns  (logic 0.167ns (28.179%)  route 0.426ns (71.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     5.258 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     5.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.947 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.559     6.506    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X36Y97         FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.167     6.673 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/Q
                         net (fo=448, routed)         0.426     7.099    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/rstn_ext
    SLICE_X38Y100        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.913     2.107    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/clk
    SLICE_X38Y100        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][31]/C
                         clock pessimism             -0.252     1.855    
                         clock uncertainty            0.035     1.891    
    SLICE_X38Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.824    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][31]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           7.099    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.275ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][3]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_i fall@5.000ns)
  Data Path Delay:        0.593ns  (logic 0.167ns (28.179%)  route 0.426ns (71.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     5.258 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     5.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.947 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.559     6.506    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X36Y97         FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.167     6.673 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/Q
                         net (fo=448, routed)         0.426     7.099    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/rstn_ext
    SLICE_X38Y100        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.913     2.107    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/clk
    SLICE_X38Y100        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][3]/C
                         clock pessimism             -0.252     1.855    
                         clock uncertainty            0.035     1.891    
    SLICE_X38Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.824    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][3]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           7.099    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.275ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][4]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_i fall@5.000ns)
  Data Path Delay:        0.593ns  (logic 0.167ns (28.179%)  route 0.426ns (71.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.506ns = ( 6.506 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     5.258 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     5.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.947 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.559     6.506    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X36Y97         FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.167     6.673 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/Q
                         net (fo=448, routed)         0.426     7.099    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/rstn_ext
    SLICE_X38Y100        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.913     2.107    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/clk
    SLICE_X38Y100        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][4]/C
                         clock pessimism             -0.252     1.855    
                         clock uncertainty            0.035     1.891    
    SLICE_X38Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.824    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_reg_reg[dtmcs][4]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           7.099    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.278ns  (arrival time - required time)
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C
                            (falling edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/rden_reg/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_i fall@5.000ns)
  Data Path Delay:        0.480ns  (logic 0.146ns (30.395%)  route 0.334ns (69.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.586ns = ( 6.586 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     5.258 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     5.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.947 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.639     6.586    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X48Y105        FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_fdpe_C_Q)         0.146     6.732 f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/Q
                         net (fo=1264, routed)        0.334     7.067    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/rstn_sys
    SLICE_X53Y108        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/rden_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.907     2.101    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/clk
    SLICE_X53Y108        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/rden_reg/C
                         clock pessimism             -0.255     1.846    
                         clock uncertainty            0.035     1.881    
    SLICE_X53Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.789    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/rden_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           7.067    
  -------------------------------------------------------------------
                         slack                                  5.278    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_i
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.102ns  (logic 4.020ns (39.795%)  route 6.082ns (60.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.715     5.477    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/clk
    SLICE_X54Y98         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518     5.995 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           6.082    12.077    lopt_7
    U14                  OBUF (Prop_obuf_I_O)         3.502    15.579 r  gpio_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.579    gpio_o[7]
    U14                                                               r  gpio_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.091ns  (logic 4.049ns (44.538%)  route 5.042ns (55.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.905     5.667    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/clk
    SLICE_X54Y108        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y108        FDCE (Prop_fdce_C_Q)         0.518     6.185 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           5.042    11.228    lopt_2
    U22                  OBUF (Prop_obuf_I_O)         3.531    14.759 r  gpio_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.759    gpio_o[2]
    U22                                                               r  gpio_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.025ns  (logic 4.032ns (44.674%)  route 4.993ns (55.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.905     5.667    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/clk
    SLICE_X54Y107        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDCE (Prop_fdce_C_Q)         0.518     6.185 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.993    11.178    lopt_1
    T21                  OBUF (Prop_obuf_I_O)         3.514    14.692 r  gpio_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.692    gpio_o[1]
    T21                                                               r  gpio_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.186ns  (logic 3.987ns (43.404%)  route 5.199ns (56.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.655     5.417    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/clk
    SLICE_X44Y98         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.456     5.873 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           5.199    11.072    lopt_5
    W22                  OBUF (Prop_obuf_I_O)         3.531    14.603 r  gpio_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.603    gpio_o[5]
    W22                                                               r  gpio_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.140ns  (logic 3.986ns (43.610%)  route 5.154ns (56.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.655     5.417    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/clk
    SLICE_X44Y98         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.456     5.873 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           5.154    11.027    lopt_3
    U21                  OBUF (Prop_obuf_I_O)         3.530    14.557 r  gpio_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.557    gpio_o[3]
    U21                                                               r  gpio_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.985ns  (logic 3.993ns (44.441%)  route 4.992ns (55.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.643     5.405    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/clk
    SLICE_X53Y98         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.456     5.861 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           4.992    10.853    lopt_4
    V22                  OBUF (Prop_obuf_I_O)         3.537    14.390 r  gpio_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.390    gpio_o[4]
    V22                                                               r  gpio_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine_reg[txd]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0_txd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.675ns  (logic 4.072ns (46.933%)  route 4.604ns (53.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.880     5.642    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/clk
    SLICE_X30Y121        FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine_reg[txd]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y121        FDPE (Prop_fdpe_C_Q)         0.518     6.160 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine_reg[txd]/Q
                         net (fo=1, routed)           4.604    10.764    uart0_txd_o_OBUF
    V10                  OBUF (Prop_obuf_I_O)         3.554    14.318 r  uart0_txd_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.318    uart0_txd_o
    V10                                                               r  uart0_txd_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.904ns  (logic 3.968ns (44.566%)  route 4.936ns (55.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.643     5.405    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/clk
    SLICE_X53Y98         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.456     5.861 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           4.936    10.797    lopt_6
    U19                  OBUF (Prop_obuf_I_O)         3.512    14.310 r  gpio_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.310    gpio_o[6]
    U19                                                               r  gpio_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.776ns  (logic 4.040ns (46.036%)  route 4.736ns (53.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.715     5.477    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/clk
    SLICE_X54Y98         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518     5.995 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.736    10.731    lopt
    T22                  OBUF (Prop_obuf_I_O)         3.522    14.254 r  gpio_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.254    gpio_o[0]
    T22                                                               r  gpio_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/jtag_tdo_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_tdo_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.533ns  (logic 4.076ns (47.768%)  route 4.457ns (52.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.848     5.610    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/clk
    SLICE_X33Y100        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/jtag_tdo_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.456     6.066 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/jtag_tdo_o_reg/Q
                         net (fo=2, routed)           4.457    10.523    jtag_tdo_o_OBUF
    AB11                 OBUF (Prop_obuf_I_O)         3.620    14.143 r  jtag_tdo_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.143    jtag_tdo_o
    AB11                                                              r  jtag_tdo_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine_reg[txd]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0_txd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.052ns  (logic 1.418ns (46.469%)  route 1.634ns (53.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.650     1.597    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/clk
    SLICE_X30Y121        FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine_reg[txd]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y121        FDPE (Prop_fdpe_C_Q)         0.164     1.761 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine_reg[txd]/Q
                         net (fo=1, routed)           1.634     3.395    uart0_txd_o_OBUF
    V10                  OBUF (Prop_obuf_I_O)         1.254     4.649 r  uart0_txd_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.649    uart0_txd_o
    V10                                                               r  uart0_txd_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/jtag_tdo_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_tdo_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.071ns  (logic 1.461ns (47.576%)  route 1.610ns (52.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.643     1.590    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/clk
    SLICE_X33Y100        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/jtag_tdo_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.141     1.731 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/jtag_tdo_o_reg/Q
                         net (fo=2, routed)           1.610     3.341    jtag_tdo_o_OBUF
    AB11                 OBUF (Prop_obuf_I_O)         1.320     4.661 r  jtag_tdo_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.661    jtag_tdo_o
    AB11                                                              r  jtag_tdo_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.196ns  (logic 1.387ns (43.402%)  route 1.809ns (56.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.579     1.526    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/clk
    SLICE_X54Y98         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.164     1.690 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.809     3.499    lopt
    T22                  OBUF (Prop_obuf_I_O)         1.223     4.722 r  gpio_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.722    gpio_o[0]
    T22                                                               r  gpio_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.287ns  (logic 1.354ns (41.199%)  route 1.933ns (58.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.555     1.502    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/clk
    SLICE_X53Y98         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.933     3.576    lopt_6
    U19                  OBUF (Prop_obuf_I_O)         1.213     4.789 r  gpio_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.789    gpio_o[6]
    U19                                                               r  gpio_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.239ns  (logic 1.379ns (42.570%)  route 1.860ns (57.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.659     1.606    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/clk
    SLICE_X54Y107        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDCE (Prop_fdce_C_Q)         0.164     1.770 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.860     3.630    lopt_1
    T21                  OBUF (Prop_obuf_I_O)         1.215     4.845 r  gpio_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.845    gpio_o[1]
    T21                                                               r  gpio_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.354ns  (logic 1.379ns (41.111%)  route 1.975ns (58.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.555     1.502    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/clk
    SLICE_X53Y98         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.975     3.618    lopt_4
    V22                  OBUF (Prop_obuf_I_O)         1.238     4.855 r  gpio_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.855    gpio_o[4]
    V22                                                               r  gpio_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.368ns  (logic 1.372ns (40.734%)  route 1.996ns (59.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.559     1.506    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/clk
    SLICE_X44Y98         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.996     3.643    lopt_3
    U21                  OBUF (Prop_obuf_I_O)         1.231     4.873 r  gpio_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.873    gpio_o[3]
    U21                                                               r  gpio_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.280ns  (logic 1.396ns (42.559%)  route 1.884ns (57.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.659     1.606    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/clk
    SLICE_X54Y108        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y108        FDCE (Prop_fdce_C_Q)         0.164     1.770 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.884     3.654    lopt_2
    U22                  OBUF (Prop_obuf_I_O)         1.232     4.886 r  gpio_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.886    gpio_o[2]
    U22                                                               r  gpio_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.407ns  (logic 1.373ns (40.301%)  route 2.034ns (59.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.559     1.506    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/clk
    SLICE_X44Y98         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.034     3.681    lopt_5
    W22                  OBUF (Prop_obuf_I_O)         1.232     4.913 r  gpio_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.913    gpio_o[5]
    W22                                                               r  gpio_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.785ns  (logic 1.367ns (36.122%)  route 2.418ns (63.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.579     1.526    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/clk
    SLICE_X54Y98         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.164     1.690 r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_gpio_inst_true.neorv32_gpio_inst/dout_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.418     4.108    lopt_7
    U14                  OBUF (Prop_obuf_I_O)         1.203     5.311 r  gpio_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.311    gpio_o[7]
    U14                                                               r  gpio_o[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_i

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/axi_ctrl_reg[radr_received]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.341ns  (logic 1.470ns (20.018%)  route 5.871ns (79.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  rstn_i_IBUF_inst/O
                         net (fo=13, routed)          5.871     7.341    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst_n_45
    SLICE_X26Y126        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/axi_ctrl_reg[radr_received]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.683     5.166    design_1_i/neorv32_vivado_ip_0/U0/clk
    SLICE_X26Y126        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/axi_ctrl_reg[radr_received]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/axi_ctrl_reg[wdat_received]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.341ns  (logic 1.470ns (20.018%)  route 5.871ns (79.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  rstn_i_IBUF_inst/O
                         net (fo=13, routed)          5.871     7.341    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst_n_45
    SLICE_X26Y126        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/axi_ctrl_reg[wdat_received]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.683     5.166    design_1_i/neorv32_vivado_ip_0/U0/clk
    SLICE_X26Y126        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/axi_ctrl_reg[wdat_received]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/axi_ctrl_reg[wadr_received]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.200ns  (logic 1.470ns (20.410%)  route 5.731ns (79.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  rstn_i_IBUF_inst/O
                         net (fo=13, routed)          5.731     7.200    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst_n_45
    SLICE_X26Y125        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/axi_ctrl_reg[wadr_received]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.681     5.164    design_1_i/neorv32_vivado_ip_0/U0/clk
    SLICE_X26Y125        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/axi_ctrl_reg[wadr_received]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/PRE
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.312ns  (logic 1.470ns (23.281%)  route 4.843ns (76.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 9.965 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  rstn_i_IBUF_inst/O
                         net (fo=13, routed)          4.843     6.312    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/resetn_0
    SLICE_X36Y97         FDPE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.483     9.965    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X36Y97         FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_reg_inv/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_sreg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.312ns  (logic 1.470ns (23.281%)  route 4.843ns (76.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 9.965 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  rstn_i_IBUF_inst/O
                         net (fo=13, routed)          4.843     6.312    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/resetn_0
    SLICE_X37Y97         FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.483     9.965    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X37Y97         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_sreg_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_sreg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.312ns  (logic 1.470ns (23.281%)  route 4.843ns (76.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 9.965 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  rstn_i_IBUF_inst/O
                         net (fo=13, routed)          4.843     6.312    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/resetn_0
    SLICE_X37Y97         FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.483     9.965    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X37Y97         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_sreg_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_sreg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.312ns  (logic 1.470ns (23.281%)  route 4.843ns (76.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 9.965 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  rstn_i_IBUF_inst/O
                         net (fo=13, routed)          4.843     6.312    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/resetn_0
    SLICE_X37Y97         FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_sreg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.483     9.965    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X37Y97         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_sreg_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_sreg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.312ns  (logic 1.470ns (23.281%)  route 4.843ns (76.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 9.965 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  rstn_i_IBUF_inst/O
                         net (fo=13, routed)          4.843     6.312    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/resetn_0
    SLICE_X37Y97         FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_sreg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.483     9.965    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X37Y97         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_ext_sreg_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 jtag_tck_i
                            (input port)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_sync_reg[tck_ff][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.886ns  (logic 1.547ns (26.285%)  route 4.339ns (73.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    Y11                  IBUF (Prop_ibuf_I_O)         1.547     1.547 r  jtag_tck_i_IBUF_inst/O
                         net (fo=1, routed)           4.339     5.886    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/jtag_tck_i
    SLICE_X34Y99         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_sync_reg[tck_ff][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.484     4.966    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/clk
    SLICE_X34Y99         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_sync_reg[tck_ff][0]/C

Slack:                    inf
  Source:                 jtag_tms_i
                            (input port)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_sync_reg[tms_ff][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 1.561ns (26.787%)  route 4.266ns (73.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  jtag_tms_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tms_i
    AA11                 IBUF (Prop_ibuf_I_O)         1.561     1.561 r  jtag_tms_i_IBUF_inst/O
                         net (fo=1, routed)           4.266     5.826    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/jtag_tms_i
    SLICE_X35Y97         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_sync_reg[tms_ff][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        1.484     4.966    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/clk
    SLICE_X35Y97         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_sync_reg[tms_ff][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/IRQP2F[14]
                            (internal pin)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_xirq_inst_true.neorv32_xirq_inst/irq_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.000ns (0.000%)  route 0.530ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/IRQP2F[14]
                         net (fo=1, routed)           0.530     0.530    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_xirq_inst_true.neorv32_xirq_inst/xirq_i[0]
    SLICE_X43Y115        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_xirq_inst_true.neorv32_xirq_inst/irq_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.906     2.100    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_xirq_inst_true.neorv32_xirq_inst/clk
    SLICE_X43Y115        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_xirq_inst_true.neorv32_xirq_inst/irq_sync_reg[0]/C

Slack:                    inf
  Source:                 uart0_rxd_i
                            (input port)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sync][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.858ns  (logic 0.372ns (20.007%)  route 1.486ns (79.993%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  uart0_rxd_i (IN)
                         net (fo=0)                   0.000     0.000    uart0_rxd_i
    W11                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  uart0_rxd_i_IBUF_inst/O
                         net (fo=1, routed)           1.486     1.858    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/uart0_rxd_i
    SLICE_X27Y114        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sync][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.926     2.120    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/clk
    SLICE_X27Y114        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sync][2]/C

Slack:                    inf
  Source:                 jtag_trst_i
                            (input port)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_sync_reg[trst_ff][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.112ns  (logic 0.290ns (13.735%)  route 1.822ns (86.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA9                                               0.000     0.000 r  jtag_trst_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_trst_i
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  jtag_trst_i_IBUF_inst/O
                         net (fo=1, routed)           1.822     2.112    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/jtag_trst_i
    SLICE_X34Y97         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_sync_reg[trst_ff][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.828     2.022    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/clk
    SLICE_X34Y97         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_sync_reg[trst_ff][0]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/PRE
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.132ns  (logic 0.237ns (11.140%)  route 1.894ns (88.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 7.106 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  rstn_i_IBUF_inst/O
                         net (fo=13, routed)          1.894     2.132    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/resetn_0
    SLICE_X48Y105        FDPE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.194 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.912     7.106    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X48Y105        FDPE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_sreg_reg[2]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.132ns  (logic 0.237ns (11.140%)  route 1.894ns (88.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 7.106 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  rstn_i_IBUF_inst/O
                         net (fo=13, routed)          1.894     2.132    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/resetn_0
    SLICE_X48Y105        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_sreg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.194 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.912     7.106    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X48Y105        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_sreg_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_sreg_reg[3]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.132ns  (logic 0.237ns (11.140%)  route 1.894ns (88.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 7.106 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  rstn_i_IBUF_inst/O
                         net (fo=13, routed)          1.894     2.132    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/resetn_0
    SLICE_X48Y105        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_sreg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.194 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.912     7.106    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X48Y105        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_sreg_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_sreg_reg[1]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.171ns  (logic 0.237ns (10.940%)  route 1.933ns (89.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 7.106 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  rstn_i_IBUF_inst/O
                         net (fo=13, routed)          1.933     2.171    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/resetn_0
    SLICE_X48Y106        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.194 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.912     7.106    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X48Y106        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_sreg_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_sreg_reg[0]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.215ns  (logic 0.237ns (10.724%)  route 1.977ns (89.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 7.106 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  rstn_i_IBUF_inst/O
                         net (fo=13, routed)          1.977     2.215    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/resetn_0
    SLICE_X45Y105        FDCE                                         f  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i fall edge)      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.194 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.912     7.106    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/clk
    SLICE_X45Y105        FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_sreg_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 jtag_tdi_i
                            (input port)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_sync_reg[tdi_ff][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.229ns  (logic 0.307ns (13.776%)  route 1.922ns (86.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  jtag_tdi_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tdi_i
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  jtag_tdi_i_IBUF_inst/O
                         net (fo=1, routed)           1.922     2.229    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/jtag_tdi_i
    SLICE_X33Y97         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_sync_reg[tdi_ff][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.828     2.022    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/clk
    SLICE_X33Y97         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_sync_reg[tdi_ff][0]/C

Slack:                    inf
  Source:                 jtag_tms_i
                            (input port)
  Destination:            design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_sync_reg[tms_ff][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.239ns  (logic 0.328ns (14.635%)  route 1.912ns (85.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  jtag_tms_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tms_i
    AA11                 IBUF (Prop_ibuf_I_O)         0.328     0.328 r  jtag_tms_i_IBUF_inst/O
                         net (fo=1, routed)           1.912     2.239    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/jtag_tms_i
    SLICE_X35Y97         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_sync_reg[tms_ff][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1891, routed)        0.828     2.022    design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/clk
    SLICE_X35Y97         FDCE                                         r  design_1_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst/tap_sync_reg[tms_ff][0]/C





