****************************************,
Report : timing,
        -path_type full,
        -delay_type max,
        -max_paths 5,
        -report_by design,
        -nosplit,
        -input_pins,
        -nets,
        -transition_time,
        -capacitance,
Design : ORCA_TOP,
Version: S-2021.06-SP2,
Date   : Wed Jun  8 02:31:58 20225,
****************************************,
Ignoring start-pin-less instance I_PCI_TOP/I_PCI_CORE/clk_gate_pad_out_buf_reg/latch,
Ignoring start-pin-less instance I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch,
Ignoring start-pin-less instance I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_ALU/clk_gate_Lachd_Result_reg/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_DATA_PATH/clk_gate_PSWL_Carry_reg/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_DATA_PATH/clk_gate_Oprnd_B_reg/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_DATA_PATH/clk_gate_Oprnd_A_reg/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_INSTRN_LAT/clk_gate_Crnt_Instrn_2_reg/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/clk_gate_PCint_reg/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/clk_gate_TOS_int_reg/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_PopDataOut_reg/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[7]/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[6]/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[5]/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[4]/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[3]/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[2]/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[1]/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[0]/latch,
Ignoring start-pin-less instance I_BLENDER_0/clk_gate_rem_green_reg/latch,
Ignoring start-pin-less instance I_BLENDER_1/clk_gate_rem_green_reg/latch,
Ignoring start-pin-less instance I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg[0]/latch,
Ignoring start-pin-less instance I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg[0]/latch,
,
  Startpoint: snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK),
  Endpoint: snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK),
  Mode: func,
  Corner: ss_125c,
  Scenario: func.ss_125c,
  Path Group: SYS_2x_CLK,
  Path Type: max,
,
  Point                                                                                   Fanout    Cap      Trans      Incr      Path  ,
  ---------------------------------------------------------------------------------------------------------------------------------------------,
  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.07,
  clock network delay (ideal)                                                                                           0.20      0.20,
,
  snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK (DFFARX1_HVT)                      0.20      0.00      0.20 r,
  snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/QN (DFFARX1_HVT)                       0.64      1.59      1.79 r,
  snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n (net)                         1      0.80,
  snps_OCC_controller/U_clk_control_i_0/U8/A1 (AND2X1_LVT)                                                    0.64      0.00      1.79 r,
  snps_OCC_controller/U_clk_control_i_0/U8/Y (AND2X1_LVT)                                                     0.10      0.03      1.81 r,
  snps_OCC_controller/U_clk_control_i_0/n15 (net)                                            2      1.67,
  snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/add_83/U2/A1 (NAND2X0_LVT)                              0.10      0.00      1.81 r,
  snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/add_83/U2/Y (NAND2X0_LVT)                               0.09      0.07      1.88 f,
  snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/add_83/n3 (net)                        1      2.07,
  snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/add_83/U1/A1 (XNOR2X2_LVT)                              0.09      0.00      1.88 f,
  snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/add_83/U1/Y (XNOR2X2_LVT)                               0.05      0.13      2.01 r,
  snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/n[8] (net)                             2      1.77,
  snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/SGI67_26013/A2 (AND2X1_LVT)                             0.05      0.00      2.01 r,
  snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/SGI67_26013/Y (AND2X1_LVT)                              0.03      0.06      2.07 r,
  snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/popt_net_22132 (net)                   1      1.01,
  snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/SGI68_26014/A1 (AND2X1_LVT)                             0.03      0.00      2.07 r,
  snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/SGI68_26014/Y (AND2X1_LVT)                              0.03      0.06      2.13 r,
  snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/n5 (net)                               1      1.21,
  snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/D (DFFARX1_HVT)                        0.03      0.00      2.13 r,
  data arrival time                                                                                                               2.13,
,
  clock SYS_2x_CLK (rise edge)                                                                                          2.30      2.30,
  clock network delay (ideal)                                                                                           0.20      2.50,
  snps_OCC_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK (DFFARX1_HVT)                      0.20      0.00      2.50 r,
  clock uncertainty                                                                                                    -0.20      2.30,
  library setup time                                                                                                   -1.10      1.20,
  data required time                                                                                                              1.20,
  ---------------------------------------------------------------------------------------------------------------------------------------------,
  data required time                                                                                                              1.20,
  data arrival time                                                                                                              -2.13,
  ---------------------------------------------------------------------------------------------------------------------------------------------,
  slack (VIOLATED)                                                                                                               ,-0.93
,
,
Ignoring start-pin-less instance I_PCI_TOP/I_PCI_CORE/clk_gate_pad_out_buf_reg/latch,
Ignoring start-pin-less instance I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch,
Ignoring start-pin-less instance I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_ALU/clk_gate_Lachd_Result_reg/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_DATA_PATH/clk_gate_PSWL_Carry_reg/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_DATA_PATH/clk_gate_Oprnd_B_reg/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_DATA_PATH/clk_gate_Oprnd_A_reg/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_INSTRN_LAT/clk_gate_Crnt_Instrn_2_reg/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/clk_gate_PCint_reg/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/clk_gate_TOS_int_reg/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_PopDataOut_reg/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[7]/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[6]/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[5]/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[4]/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[3]/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[2]/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[1]/latch,
Ignoring start-pin-less instance I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[0]/latch,
Ignoring start-pin-less instance I_BLENDER_0/clk_gate_rem_green_reg/latch,
Ignoring start-pin-less instance I_BLENDER_1/clk_gate_rem_green_reg/latch,
Ignoring start-pin-less instance I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg[0]/latch,
Ignoring start-pin-less instance I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg[0]/latch,
,
  Startpoint: snps_OCC_controller/U_clk_control_i_0/load_n_meta_1_l_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK),
  Endpoint: snps_OCC_controller/U_clk_control_i_0/load_n_meta_2_l_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK),
  Mode: func,
  Corner: ss_125c,
  Scenario: func.ss_125c,
  Path Group: SYS_2x_CLK,
  Path Type: max,
,
  Point                                                                                   Fanout    Cap      Trans      Incr      Path  ,
  ---------------------------------------------------------------------------------------------------------------------------------------------,
  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00,
  clock network delay (ideal)                                                                                           0.00      0.00,
,
  snps_OCC_controller/U_clk_control_i_0/load_n_meta_1_l_reg/CLK (DFFARX1_HVT)                                 0.20      0.00      0.00 r,
  snps_OCC_controller/U_clk_control_i_0/load_n_meta_1_l_reg/Q (DFFARX1_HVT)                                   0.35      2.30      2.30 f,
  snps_OCC_controller/U_clk_control_i_0/n19 (net)                                            1      1.10,
  snps_OCC_controller/U_clk_control_i_0/load_n_meta_2_l_reg/D (DFFARX1_LVT)                                   0.35      0.00      2.30 f,
  data arrival time                                                                                                               2.30,
,
  clock SYS_2x_CLK (rise edge)                                                                                          2.30      2.30,
  clock network delay (ideal)                                                                                           0.16      2.46,
  snps_OCC_controller/U_clk_control_i_0/load_n_meta_2_l_reg/CLK (DFFARX1_LVT)                                 0.20      0.00      2.46 r,
  clock uncertainty                                                                                                    -0.20      2.26,
  library setup time                                                                                                   -0.19      2.07,
  data required time                                                                                                              2.07,
  ---------------------------------------------------------------------------------------------------------------------------------------------,
  data required time                                                                                                              2.07,
  data arrival time                                                                                                              -2.30,
  ---------------------------------------------------------------------------------------------------------------------------------------------,
  slack (VIOLATED)                                                                                                               -0.22,
,
,
,
  Startpoint: I_CLOCKING/sys_2x_rst_ff_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK),
  Endpoint: I_CLOCKING/sys_2x_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK),
  Mode: func,
  Corner: ss_125c,
  Scenario: func.ss_125c,
  Path Group: SYS_2x_CLK,
  Path Type: max,
,
  Point                                                                                   Fanout    Cap      Trans      Incr      Path  ,
  ---------------------------------------------------------------------------------------------------------------------------------------------,
  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00,
  clock network delay (ideal)                                                                                          -0.12     -0.12,
,
  I_CLOCKING/sys_2x_rst_ff_reg/CLK (DFFARX1_HVT)                                                              0.20      0.00     -0.12 r,
  I_CLOCKING/sys_2x_rst_ff_reg/Q (DFFARX1_HVT)                                                                0.37      2.31      2.19 f,
  I_CLOCKING/sys_2x_rst_ff (net)                                                             1      1.38,
  I_CLOCKING/sys_2x_rst_n_buf_reg/D (DFFARX1_LVT)                                                             0.37      0.00      2.19 f,
  data arrival time                                                                                                               2.19,
,
  clock SYS_2x_CLK (rise edge)                                                                                          2.30      2.30,
  clock network delay (ideal)                                                                                           0.14      2.44,
  I_CLOCKING/sys_2x_rst_n_buf_reg/CLK (DFFARX1_LVT)                                                           0.20      0.00      2.44 r,
  clock uncertainty                                                                                                    -0.20      2.24,
  library setup time                                                                                                   -0.19      2.05,
  data required time                                                                                                              2.05,
  ---------------------------------------------------------------------------------------------------------------------------------------------,
  data required time                                                                                                              2.05,
  data arrival time                                                                                                              -2.19,
  ---------------------------------------------------------------------------------------------------------------------------------------------,
  slack (VIOLATED)                                                                                                               -0.14,
,
,
,
  Startpoint: I_BLENDER_0/R_115 (rising edge-triggered flip-flop clocked by SYS_CLK),
  Endpoint: I_BLENDER_0/R_697 (rising edge-triggered flip-flop clocked by SYS_CLK),
  Mode: func,
  Corner: ss_125c,
  Scenario: func.ss_125c,
  Path Group: SYS_CLK,
  Path Type: max,
,
  Point                                                                                   Fanout    Cap      Trans      Incr      Path  ,
  ---------------------------------------------------------------------------------------------------------------------------------------------,
  clock SYS_CLK (rise edge)                                                                                             0.00      0.00,
  clock network delay (ideal)                                                                                           0.04      0.04,
,
  I_BLENDER_0/R_115/CLK (SDFFX1_LVT)                                                                          0.20      0.00      0.04 r,
  I_BLENDER_0/R_115/Q (SDFFX1_LVT)                                                                            0.11      0.28      0.32 r,
  I_BLENDER_0/n5746 (net)                                                                    2      7.72,
  I_BLENDER_0/U1916/A (NBUFFX8_LVT)                                                                           0.11      0.00      0.32 r,
  I_BLENDER_0/U1916/Y (NBUFFX8_LVT)                                                                           0.05      0.10      0.42 r,
  I_BLENDER_0/n2480 (net)                                                                    9     13.31,
  I_BLENDER_0/U4706/A1 (NAND2X0_HVT)                                                                          0.05      0.00      0.42 r,
  I_BLENDER_0/U4706/Y (NAND2X0_HVT)                                                                           0.70      0.53      0.94 f,
  I_BLENDER_0/n2256 (net)                                                                    1      0.85,
  I_BLENDER_0/U281/A1 (AO21X1_HVT)                                                                            0.70      0.00      0.94 f,
  I_BLENDER_0/U281/Y (AO21X1_HVT)                                                                             0.24      0.95      1.89 f,
  I_BLENDER_0/n137 (net)                                                                     1      0.97,
  I_BLENDER_0/U6107/A2 (AND2X1_LVT)                                                                           0.24      0.00      1.89 f,
  I_BLENDER_0/U6107/Y (AND2X1_LVT)                                                                            0.06      0.14      2.04 f,
  I_BLENDER_0/n5100 (net)                                                                    1      0.77,
  I_BLENDER_0/U6104/A3 (OA21X1_LVT)                                                                           0.06      0.00      2.04 f,
  I_BLENDER_0/U6104/Y (OA21X1_LVT)                                                                            0.08      0.10      2.13 f,
  I_BLENDER_0/n5098 (net)                                                                    2      2.50,
  I_BLENDER_0/U4637/A2 (AND3X1_LVT)                                                                           0.08      0.00      2.13 f,
  I_BLENDER_0/U4637/Y (AND3X1_LVT)                                                                            0.08      0.14      2.28 f,
  I_BLENDER_0/n6058 (net)                                                                    5      5.32,
  I_BLENDER_0/U2400/A3 (AO21X1_RVT)                                                                           0.08      0.00      2.28 f,
  I_BLENDER_0/U2400/Y (AO21X1_RVT)                                                                            0.08      0.13      2.41 f,
  I_BLENDER_0/n39 (net)                                                                      3      2.93,
  I_BLENDER_0/U2104/A1 (NAND3X0_LVT)                                                                          0.08      0.00      2.41 f,
  I_BLENDER_0/U2104/Y (NAND3X0_LVT)                                                                           0.21      0.09      2.50 r,
  I_BLENDER_0/n5480 (net)                                                                    2      2.17,
  I_BLENDER_0/U2103/A1 (AO21X1_LVT)                                                                           0.21      0.00      2.50 r,
  I_BLENDER_0/U2103/Y (AO21X1_LVT)                                                                            0.05      0.11      2.60 r,
  I_BLENDER_0/n2312 (net)                                                                    1      1.11,
  I_BLENDER_0/U2680/A1 (NAND3X0_LVT)                                                                          0.05      0.00      2.60 r,
  I_BLENDER_0/U2680/Y (NAND3X0_LVT)                                                                           0.11      0.08      2.69 f,
  I_BLENDER_0/n1436 (net)                                                                    1      2.61,
  I_BLENDER_0/U2676/A1 (XNOR2X2_LVT)                                                                          0.11      0.00      2.69 f,
  I_BLENDER_0/U2676/Y (XNOR2X2_LVT)                                                                           0.07      0.15      2.84 r,
  I_BLENDER_0/n2377 (net)                                                                    5      5.96,
  I_BLENDER_0/U903/A (INVX2_LVT)                                                                              0.07      0.00      2.84 r,
  I_BLENDER_0/U903/Y (INVX2_LVT)                                                                              0.05      0.03      2.87 f,
  I_BLENDER_0/n2317 (net)                                                                    4      3.52,
  I_BLENDER_0/U2660/A1 (NAND2X0_LVT)                                                                          0.05      0.00      2.87 f,
  I_BLENDER_0/U2660/Y (NAND2X0_LVT)                                                                           0.15      0.12      2.99 r,
  I_BLENDER_0/n2374 (net)                                                                    4      3.65,
  I_BLENDER_0/U2659/A3 (NAND3X0_LVT)                                                                          0.15      0.00      2.99 r,
  I_BLENDER_0/U2659/Y (NAND3X0_LVT)                                                                           0.10      0.08      3.07 f,
  I_BLENDER_0/n411 (net)                                                                     1      1.74,
  I_BLENDER_0/U2107/A3 (AO22X1_LVT)                                                                           0.10      0.00      3.07 f,
  I_BLENDER_0/U2107/Y (AO22X1_LVT)                                                                            0.05      0.11      3.18 f,
  I_BLENDER_0/n1175 (net)                                                                    1      2.97,
  I_BLENDER_0/U2106/A (INVX4_LVT)                                                                             0.05      0.00      3.18 f,
  I_BLENDER_0/U2106/Y (INVX4_LVT)                                                                             0.06      0.06      3.24 r,
  I_BLENDER_0/n5337 (net)                                                                    5     16.96,
  I_BLENDER_0/U101/A (INVX8_LVT)                                                                              0.06      0.00      3.24 r,
  I_BLENDER_0/U101/Y (INVX8_LVT)                                                                              0.03      0.02      3.26 f,
  I_BLENDER_0/n1862 (net)                                                                    4      7.12,
  I_BLENDER_0/U6453/A1 (NAND3X0_LVT)                                                                          0.03      0.00      3.26 f,
  I_BLENDER_0/U6453/Y (NAND3X0_LVT)                                                                           0.19      0.05      3.31 r,
  I_BLENDER_0/n5877 (net)                                                                    1      0.84,
  I_BLENDER_0/U6451/A2 (NAND4X0_LVT)                                                                          0.19      0.00      3.31 r,
  I_BLENDER_0/U6451/Y (NAND4X0_LVT)                                                                           0.19      0.13      3.44 f,
  I_BLENDER_0/n2398 (net)                                                                    2      3.34,
  I_BLENDER_0/U3223/A2 (AND2X1_LVT)                                                                           0.19      0.00      3.44 f,
  I_BLENDER_0/U3223/Y (AND2X1_LVT)                                                                            0.08      0.17      3.61 f,
  I_BLENDER_0/n2424 (net)                                                                    5      5.95,
  I_BLENDER_0/U1572/A1 (NAND2X0_LVT)                                                                          0.08      0.00      3.61 f,
  I_BLENDER_0/U1572/Y (NAND2X0_LVT)                                                                           0.09      0.08      3.69 r,
  I_BLENDER_0/n5649 (net)                                                                    1      0.91,
  I_BLENDER_0/U400/A1 (NAND2X0_LVT)                                                                           0.09      0.00      3.69 r,
  I_BLENDER_0/U400/Y (NAND2X0_LVT)                                                                            0.16      0.12      3.82 f,
  I_BLENDER_0/n2435 (net)                                                                    5      5.42,
  I_BLENDER_0/U362/A1 (AO22X1_LVT)                                                                            0.16      0.00      3.82 f,
  I_BLENDER_0/U362/Y (AO22X1_LVT)                                                                             0.05      0.16      3.97 f,
  I_BLENDER_0/n5466 (net)                                                                    2      2.03,
  I_BLENDER_0/U361/A (INVX1_RVT)                                                                              0.05      0.00      3.97 f,
  I_BLENDER_0/U361/Y (INVX1_RVT)                                                                              0.12      0.10      4.07 r,
  I_BLENDER_0/n2447 (net)                                                                    4      5.44,
  I_BLENDER_0/U6279/S0 (MUX21X2_LVT)                                                                          0.12      0.00      4.07 r,
  I_BLENDER_0/U6279/Y (MUX21X2_LVT)                                                                           0.07      0.17      4.24 f,
  I_BLENDER_0/n2403 (net)                                                                    2      4.68,
  I_BLENDER_0/U6278/A (INVX1_RVT)                                                                             0.07      0.00      4.24 f,
  I_BLENDER_0/U6278/Y (INVX1_RVT)                                                                             0.05      0.06      4.30 r,
  I_BLENDER_0/n5268 (net)                                                                    1      1.16,
  I_BLENDER_0/R_697/D (SDFFX1_LVT)                                                                            0.05      0.00      4.30 r,
  data arrival time                                                                                                               4.30,
,
  clock SYS_CLK (rise edge)                                                                                             4.60      4.60,
  clock network delay (ideal)                                                                                           0.04      4.64,
  I_BLENDER_0/R_697/CLK (SDFFX1_LVT)                                                                          0.20      0.00      4.64 r,
  clock uncertainty                                                                                                    -0.20      4.44,
  library setup time                                                                                                   -0.14      4.30,
  data required time                                                                                                              4.30,
  ---------------------------------------------------------------------------------------------------------------------------------------------,
  data required time                                                                                                              4.30,
  data arrival time                                                                                                              -4.30,
  ---------------------------------------------------------------------------------------------------------------------------------------------,
  slack (VIOLATED)                                                                                                               -0.01,
,
,
,
  Startpoint: I_BLENDER_0/R_115 (rising edge-triggered flip-flop clocked by SYS_CLK),
  Endpoint: I_BLENDER_0/R_391 (rising edge-triggered flip-flop clocked by SYS_CLK),
  Mode: func,
  Corner: ss_125c,
  Scenario: func.ss_125c,
  Path Group: SYS_CLK,
  Path Type: max,
,
  Point                                                                                   Fanout    Cap      Trans      Incr      Path  ,
  ---------------------------------------------------------------------------------------------------------------------------------------------,
  clock SYS_CLK (rise edge)                                                                                             0.00      0.00,
  clock network delay (ideal)                                                                                           0.04      0.04,
,
  I_BLENDER_0/R_115/CLK (SDFFX1_LVT)                                                                          0.20      0.00      0.04 r,
  I_BLENDER_0/R_115/Q (SDFFX1_LVT)                                                                            0.11      0.28      0.32 r,
  I_BLENDER_0/n5746 (net)                                                                    2      7.72,
  I_BLENDER_0/U1916/A (NBUFFX8_LVT)                                                                           0.11      0.00      0.32 r,
  I_BLENDER_0/U1916/Y (NBUFFX8_LVT)                                                                           0.05      0.10      0.42 r,
  I_BLENDER_0/n2480 (net)                                                                    9     13.31,
  I_BLENDER_0/U4706/A1 (NAND2X0_HVT)                                                                          0.05      0.00      0.42 r,
  I_BLENDER_0/U4706/Y (NAND2X0_HVT)                                                                           0.70      0.53      0.94 f,
  I_BLENDER_0/n2256 (net)                                                                    1      0.85,
  I_BLENDER_0/U281/A1 (AO21X1_HVT)                                                                            0.70      0.00      0.94 f,
  I_BLENDER_0/U281/Y (AO21X1_HVT)                                                                             0.24      0.95      1.89 f,
  I_BLENDER_0/n137 (net)                                                                     1      0.97,
  I_BLENDER_0/U6107/A2 (AND2X1_LVT)                                                                           0.24      0.00      1.89 f,
  I_BLENDER_0/U6107/Y (AND2X1_LVT)                                                                            0.06      0.14      2.04 f,
  I_BLENDER_0/n5100 (net)                                                                    1      0.77,
  I_BLENDER_0/U6104/A3 (OA21X1_LVT)                                                                           0.06      0.00      2.04 f,
  I_BLENDER_0/U6104/Y (OA21X1_LVT)                                                                            0.08      0.10      2.13 f,
  I_BLENDER_0/n5098 (net)                                                                    2      2.50,
  I_BLENDER_0/U4637/A2 (AND3X1_LVT)                                                                           0.08      0.00      2.13 f,
  I_BLENDER_0/U4637/Y (AND3X1_LVT)                                                                            0.08      0.14      2.28 f,
  I_BLENDER_0/n6058 (net)                                                                    5      5.32,
  I_BLENDER_0/U2400/A3 (AO21X1_RVT)                                                                           0.08      0.00      2.28 f,
  I_BLENDER_0/U2400/Y (AO21X1_RVT)                                                                            0.08      0.13      2.41 f,
  I_BLENDER_0/n39 (net)                                                                      3      2.93,
  I_BLENDER_0/U2104/A1 (NAND3X0_LVT)                                                                          0.08      0.00      2.41 f,
  I_BLENDER_0/U2104/Y (NAND3X0_LVT)                                                                           0.21      0.09      2.50 r,
  I_BLENDER_0/n5480 (net)                                                                    2      2.17,
  I_BLENDER_0/U2103/A1 (AO21X1_LVT)                                                                           0.21      0.00      2.50 r,
  I_BLENDER_0/U2103/Y (AO21X1_LVT)                                                                            0.05      0.11      2.60 r,
  I_BLENDER_0/n2312 (net)                                                                    1      1.11,
  I_BLENDER_0/U2680/A1 (NAND3X0_LVT)                                                                          0.05      0.00      2.60 r,
  I_BLENDER_0/U2680/Y (NAND3X0_LVT)                                                                           0.11      0.08      2.69 f,
  I_BLENDER_0/n1436 (net)                                                                    1      2.61,
  I_BLENDER_0/U2676/A1 (XNOR2X2_LVT)                                                                          0.11      0.00      2.69 f,
  I_BLENDER_0/U2676/Y (XNOR2X2_LVT)                                                                           0.07      0.15      2.84 r,
  I_BLENDER_0/n2377 (net)                                                                    5      5.96,
  I_BLENDER_0/U903/A (INVX2_LVT)                                                                              0.07      0.00      2.84 r,
  I_BLENDER_0/U903/Y (INVX2_LVT)                                                                              0.05      0.03      2.87 f,
  I_BLENDER_0/n2317 (net)                                                                    4      3.52,
  I_BLENDER_0/U2660/A1 (NAND2X0_LVT)                                                                          0.05      0.00      2.87 f,
  I_BLENDER_0/U2660/Y (NAND2X0_LVT)                                                                           0.15      0.12      2.99 r,
  I_BLENDER_0/n2374 (net)                                                                    4      3.65,
  I_BLENDER_0/U2659/A3 (NAND3X0_LVT)                                                                          0.15      0.00      2.99 r,
  I_BLENDER_0/U2659/Y (NAND3X0_LVT)                                                                           0.10      0.08      3.07 f,
  I_BLENDER_0/n411 (net)                                                                     1      1.74,
  I_BLENDER_0/U2107/A3 (AO22X1_LVT)                                                                           0.10      0.00      3.07 f,
  I_BLENDER_0/U2107/Y (AO22X1_LVT)                                                                            0.05      0.11      3.18 f,
  I_BLENDER_0/n1175 (net)                                                                    1      2.97,
  I_BLENDER_0/U2106/A (INVX4_LVT)                                                                             0.05      0.00      3.18 f,
  I_BLENDER_0/U2106/Y (INVX4_LVT)                                                                             0.06      0.06      3.24 r,
  I_BLENDER_0/n5337 (net)                                                                    5     16.96,
  I_BLENDER_0/U101/A (INVX8_LVT)                                                                              0.06      0.00      3.24 r,
  I_BLENDER_0/U101/Y (INVX8_LVT)                                                                              0.03      0.02      3.26 f,
  I_BLENDER_0/n1862 (net)                                                                    4      7.12,
  I_BLENDER_0/U6453/A1 (NAND3X0_LVT)                                                                          0.03      0.00      3.26 f,
  I_BLENDER_0/U6453/Y (NAND3X0_LVT)                                                                           0.19      0.05      3.31 r,
  I_BLENDER_0/n5877 (net)                                                                    1      0.84,
  I_BLENDER_0/U6451/A2 (NAND4X0_LVT)                                                                          0.19      0.00      3.31 r,
  I_BLENDER_0/U6451/Y (NAND4X0_LVT)                                                                           0.19      0.13      3.44 f,
  I_BLENDER_0/n2398 (net)                                                                    2      3.34,
  I_BLENDER_0/U3223/A2 (AND2X1_LVT)                                                                           0.19      0.00      3.44 f,
  I_BLENDER_0/U3223/Y (AND2X1_LVT)                                                                            0.08      0.17      3.61 f,
  I_BLENDER_0/n2424 (net)                                                                    5      5.95,
  I_BLENDER_0/U2647/A2 (NAND2X0_LVT)                                                                          0.08      0.00      3.61 f,
  I_BLENDER_0/U2647/Y (NAND2X0_LVT)                                                                           0.11      0.10      3.72 r,
  I_BLENDER_0/n5295 (net)                                                                    2      1.77,
  I_BLENDER_0/U6245/A1 (AND2X1_LVT)                                                                           0.11      0.00      3.72 r,
  I_BLENDER_0/U6245/Y (AND2X1_LVT)                                                                            0.04      0.07      3.79 r,
  I_BLENDER_0/n5241 (net)                                                                    1      1.54,
  I_BLENDER_0/U116/A1 (XNOR2X1_RVT)                                                                           0.04      0.00      3.79 r,
  I_BLENDER_0/U116/Y (XNOR2X1_RVT)                                                                            0.08      0.21      4.00 f,
  I_BLENDER_0/n2454 (net)                                                                    2      2.03,
  I_BLENDER_0/U2458/A2 (MUX21X1_LVT)                                                                          0.08      0.00      4.00 f,
  I_BLENDER_0/U2458/Y (MUX21X1_LVT)                                                                           0.07      0.14      4.14 f,
  I_BLENDER_0/n2448 (net)                                                                    2      3.09,
  I_BLENDER_0/U1579/A (INVX1_RVT)                                                                             0.07      0.00      4.14 f,
  I_BLENDER_0/U1579/Y (INVX1_RVT)                                                                             0.05      0.06      4.20 r,
  I_BLENDER_0/n5584 (net)                                                                    1      0.75,
  I_BLENDER_0/U1578/A1 (AO22X1_LVT)                                                                           0.05      0.00      4.20 r,
  I_BLENDER_0/U1578/Y (AO22X1_LVT)                                                                            0.05      0.10      4.30 r,
  I_BLENDER_0/n2459 (net)                                                                    1      2.14,
  I_BLENDER_0/R_391/D (SDFFX1_LVT)                                                                            0.05      0.00      4.30 r,
  data arrival time                                                                                                               4.30,
,
  clock SYS_CLK (rise edge)                                                                                             4.60      4.60,
  clock network delay (ideal)                                                                                           0.04      4.64,
  I_BLENDER_0/R_391/CLK (SDFFX1_LVT)                                                                          0.20      0.00      4.64 r,
  clock uncertainty                                                                                                    -0.20      4.44,
  library setup time                                                                                                   -0.14      4.30,
  data required time                                                                                                              4.30,
  ---------------------------------------------------------------------------------------------------------------------------------------------,
  data required time                                                                                                              4.30,
  data arrival time                                                                                                              -4.30,
  ---------------------------------------------------------------------------------------------------------------------------------------------,
  slack (VIOLATED)                                                                                                               -0.00,
,
,
1,
