// Seed: 3285720600
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_4;
endmodule
module module_1;
  assign id_1 = 1'b0;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1
  );
  generate
    assign {1, 1} = 1'b0;
  endgenerate
endmodule
module module_2 (
    input  wand id_0,
    input  wand id_1,
    input  tri  id_2,
    output tri0 id_3,
    output wire id_4
);
  id_6 :
  assert property (@(negedge id_1) {1'h0 & 1, id_6})
  else $display(1, id_2, id_2);
  wor id_7 = 1;
endmodule
module module_3 (
    input tri id_0,
    input tri1 id_1,
    output wire id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri id_6,
    input supply1 id_7,
    output tri id_8,
    input uwire id_9,
    input uwire id_10,
    output wor id_11,
    input uwire id_12,
    input wor id_13,
    input tri id_14,
    input tri id_15,
    output supply0 id_16,
    input tri1 id_17,
    output tri0 id_18,
    output tri0 id_19,
    input supply1 id_20,
    input tri0 id_21,
    output tri0 id_22
);
  module_2(
      id_20, id_10, id_13, id_3, id_11
  ); id_24(
      id_14, 1
  );
  assign id_2 = 1;
endmodule
