
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003328                       # Number of seconds simulated
sim_ticks                                  3328140384                       # Number of ticks simulated
final_tick                               574831063503                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 395466                       # Simulator instruction rate (inst/s)
host_op_rate                                   508630                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 306249                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918980                       # Number of bytes of host memory used
host_seconds                                 10867.44                       # Real time elapsed on the host
sim_insts                                  4297704448                       # Number of instructions simulated
sim_ops                                    5527500420                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       258944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       358784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       124288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       209152                       # Number of bytes read from this memory
system.physmem.bytes_read::total               958592                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       284416                       # Number of bytes written to this memory
system.physmem.bytes_written::total            284416                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2023                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2803                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          971                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1634                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7489                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2222                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2222                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       615359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     77804410                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       499979                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    107803145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       615359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     37344579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       499979                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     62843503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               288026312                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       615359                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       499979                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       615359                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       499979                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2230675                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          85457934                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               85457934                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          85457934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       615359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     77804410                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       499979                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    107803145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       615359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     37344579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       499979                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     62843503                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              373484245                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7981153                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2871246                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2508108                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185222                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1416058                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1373932                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207525                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5898                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3383637                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15968629                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2871246                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581457                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3289222                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         907983                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        411836                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668216                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74035                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7806436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.357265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.170437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4517214     57.87%     57.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163814      2.10%     59.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298137      3.82%     63.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281262      3.60%     67.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456469      5.85%     73.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476398      6.10%     79.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114506      1.47%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86026      1.10%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1412610     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7806436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359753                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.000792                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3493757                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       398151                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3180527                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12977                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721014                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313144                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          724                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17872968                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721014                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3642866                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         148081                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44219                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3043412                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       206835                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17394180                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69399                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        85694                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23105465                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79191724                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79191724                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8192415                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2034                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1003                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           552859                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2669898                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582771                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9863                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       196807                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16447504                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2003                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13841539                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18482                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5016657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13764354                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7806436                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.773093                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839714                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2738719     35.08%     35.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1452251     18.60%     53.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1258634     16.12%     69.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772398      9.89%     79.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       806163     10.33%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472320      6.05%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211624      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        55786      0.71%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38541      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7806436                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54514     66.07%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17895     21.69%     87.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10102     12.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10860704     78.46%     78.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109558      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2375104     17.16%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495173      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13841539                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.734278                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82511                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005961                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35590506                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21466212                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13380752                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13924050                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34657                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       784944                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143830                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721014                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          84034                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6485                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16449510                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19683                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2669898                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582771                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1003                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3192                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97767                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110017                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207784                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13577428                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2280692                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264110                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2763581                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048450                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482889                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.701186                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13396222                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13380752                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8219296                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20101880                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.676544                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408882                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5077811                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185516                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7085422                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.604954                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.307974                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3289816     46.43%     46.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493683     21.08%     67.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833942     11.77%     79.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283172      4.00%     83.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       273076      3.85%     87.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113595      1.60%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       297908      4.20%     92.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88872      1.25%     94.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411358      5.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7085422                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411358                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23123653                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33620806                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3570                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 174717                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.798115                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.798115                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.252952                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.252952                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62783153                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17549407                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18395108                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7981153                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2839583                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2311369                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       194999                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1170110                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1100629                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          297800                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8357                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2843247                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15741888                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2839583                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1398429                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3457990                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1042852                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        622870                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1391148                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82084                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7767696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.502848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4309706     55.48%     55.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          303895      3.91%     59.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          245684      3.16%     62.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          594753      7.66%     70.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          159830      2.06%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          206640      2.66%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152184      1.96%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           83819      1.08%     77.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1711185     22.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7767696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355786                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.972383                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2975516                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       606065                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3323378                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23370                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        839362                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       482232                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4268                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18805495                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9590                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        839362                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3194074                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         138631                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       143243                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3122885                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       329496                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18139854                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3730                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135918                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       101904                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1335                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25400944                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84664040                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84664040                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15532752                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9868153                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3736                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2127                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           903295                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1693012                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       861432                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13697                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       271007                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17141871                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3618                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13601135                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27590                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5940318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18155607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          606                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7767696                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.750987                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886699                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2727140     35.11%     35.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1666265     21.45%     56.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1084591     13.96%     70.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       805854     10.37%     80.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       692712      8.92%     89.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       358336      4.61%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       309577      3.99%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57632      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65589      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7767696                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79542     70.96%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16287     14.53%     85.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16266     14.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11331752     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       192995      1.42%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1505      0.01%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1350993      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       723890      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13601135                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.704157                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             112095                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008242                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35109649                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23085874                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13252545                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13713230                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50729                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       670724                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          249                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       222149                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        839362                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          59755                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7759                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17145490                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42782                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1693012                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       861432                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2112                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6907                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115220                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110650                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       225870                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13384627                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1267927                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       216506                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1972832                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1888926                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            704905                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.677029                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13261575                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13252545                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8632983                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24371624                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.660480                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354223                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9099471                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11175005                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5970595                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3012                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       195016                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6928334                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.612943                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.137031                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2722102     39.29%     39.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1907532     27.53%     66.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       775371     11.19%     78.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       436536      6.30%     84.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       355764      5.13%     89.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       144827      2.09%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171622      2.48%     94.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86440      1.25%     95.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       328140      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6928334                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9099471                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11175005                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1661568                       # Number of memory references committed
system.switch_cpus1.commit.loads              1022285                       # Number of loads committed
system.switch_cpus1.commit.membars               1506                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1605601                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10069128                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       227507                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       328140                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23745794                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35131195                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4528                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 213457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9099471                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11175005                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9099471                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.877101                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.877101                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.140120                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.140120                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60206849                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18318997                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17361924                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3012                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 7981153                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2984685                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2437100                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       200203                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1240548                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1173463                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          306705                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8810                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3085043                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16203053                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2984685                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1480168                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3509905                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1041736                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        506025                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1501961                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        77499                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7940881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.522211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.334665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4430976     55.80%     55.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          285889      3.60%     59.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          433088      5.45%     64.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          297879      3.75%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          209898      2.64%     71.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          203672      2.56%     73.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          123229      1.55%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          264452      3.33%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1691798     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7940881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.373967                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.030164                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3174256                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       527416                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3350576                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48929                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        839691                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       500752                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19391992                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        839691                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3353310                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          49266                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       220736                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3216929                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       260938                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18808662                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        108932                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        88849                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26392132                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     87531285                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     87531285                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16205977                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10186132                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3361                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1615                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           778622                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1722547                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       878899                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10542                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       206323                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17520743                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3225                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13983741                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28018                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5861570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     17924607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7940881                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.760981                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.919953                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2882226     36.30%     36.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1596212     20.10%     56.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1106487     13.93%     70.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       752831      9.48%     79.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       773937      9.75%     89.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       365254      4.60%     94.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       327291      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62846      0.79%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73797      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7940881                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          75741     70.58%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15093     14.06%     84.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16485     15.36%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11695270     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       176449      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1610      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1373238      9.82%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       737174      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13983741                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.752095                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             107319                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007675                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36043695                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23385573                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13594302                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14091060                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        44139                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       669469                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          624                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       209142                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        839691                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          26406                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4764                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17523970                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63121                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1722547                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       878899                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1615                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3984                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       120965                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       109880                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       230845                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13725091                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1283663                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       258645                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2002263                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1950655                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            718600                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.719688                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13600352                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13594302                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8801789                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25005274                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.703301                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351997                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9422389                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11614504                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5909476                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3220                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       201616                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7101190                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.635572                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172710                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2752783     38.77%     38.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2018680     28.43%     67.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       764266     10.76%     77.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       427570      6.02%     83.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       356690      5.02%     89.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       160470      2.26%     91.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       152450      2.15%     93.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       105476      1.49%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       362805      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7101190                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9422389                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11614504                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1722830                       # Number of memory references committed
system.switch_cpus2.commit.loads              1053073                       # Number of loads committed
system.switch_cpus2.commit.membars               1610                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1685064                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10456137                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       240238                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       362805                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24262365                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35888235                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1799                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  40272                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9422389                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11614504                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9422389                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.847041                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.847041                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.180580                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.180580                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61641745                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18909217                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17833937                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3220                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 7981153                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2878698                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2342589                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       193231                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1222013                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1132102                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          294922                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8540                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3178783                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15714635                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2878698                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1427024                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3299913                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         990230                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        534566                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1553256                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        76898                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7807054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.479503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.297017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4507141     57.73%     57.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          177526      2.27%     60.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          231048      2.96%     62.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          349404      4.48%     67.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          338476      4.34%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          258292      3.31%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          153145      1.96%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          230632      2.95%     80.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1561390     20.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7807054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.360687                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.968968                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3285087                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       524160                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3179041                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25178                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        793586                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       486870                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      18792327                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1181                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        793586                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3459605                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         105884                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       163098                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3025684                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       259195                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18240587                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          130                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        112756                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        81035                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           30                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25421643                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     84928999                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     84928999                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15773066                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9648498                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3776                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2122                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           734855                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1691064                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       892626                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17576                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       374830                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16953534                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3621                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13632580                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25362                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5533400                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     16861451                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          541                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7807054                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.746187                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.890139                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2721131     34.85%     34.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1715801     21.98%     56.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1130801     14.48%     71.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       743820      9.53%     80.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       696721      8.92%     89.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       374373      4.80%     94.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       274376      3.51%     98.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        81536      1.04%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68495      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7807054                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          66679     69.72%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13738     14.36%     84.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15219     15.91%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11350441     83.26%     83.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       192759      1.41%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1540      0.01%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1345420      9.87%     94.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       742420      5.45%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13632580                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.708097                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              95637                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007015                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35193208                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22490637                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13249230                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13728217                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        46505                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       650213                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          188                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       225550                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        793586                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          64661                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9396                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16957155                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       111244                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1691064                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       892626                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2081                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           86                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117791                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       109082                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       226873                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13370935                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1265670                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       261640                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1993130                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1873960                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            727460                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.675314                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13252862                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13249230                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8514322                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23904506                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.660065                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356181                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9237573                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11353636                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5603472                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3080                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       196156                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7013468                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.618833                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.143207                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2719059     38.77%     38.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2013656     28.71%     67.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       735247     10.48%     77.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       421429      6.01%     83.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       355373      5.07%     89.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       187108      2.67%     91.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       165270      2.36%     94.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        74061      1.06%     95.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       342265      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7013468                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9237573                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11353636                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1707893                       # Number of memory references committed
system.switch_cpus3.commit.loads              1040837                       # Number of loads committed
system.switch_cpus3.commit.membars               1540                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1628528                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10233674                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       231699                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       342265                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            23628311                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           34708371                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3441                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 174099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9237573                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11353636                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9237573                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.863988                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.863988                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.157423                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.157423                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60161998                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18306583                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17354500                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3080                       # number of misc regfile writes
system.l2.replacements                           7490                       # number of replacements
system.l2.tagsinuse                       8191.964549                       # Cycle average of tags in use
system.l2.total_refs                           328200                       # Total number of references to valid blocks.
system.l2.sampled_refs                          15682                       # Sample count of references to valid blocks.
system.l2.avg_refs                          20.928453                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            60.913241                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.983523                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    918.025953                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.309354                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1146.809482                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.833270                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    440.612399                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     10.112556                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    759.153276                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1283.640711                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1375.154114                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            828.823491                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1337.593178                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007436                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001463                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.112064                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001136                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.139991                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001200                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.053786                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001234                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.092670                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.156694                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.167865                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.101175                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.163280                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999996                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3011                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3882                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2151                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3190                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12234                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3950                       # number of Writeback hits
system.l2.Writeback_hits::total                  3950                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3011                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3882                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2151                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3190                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12234                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3011                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3882                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2151                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3190                       # number of overall hits
system.l2.overall_hits::total                   12234                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2023                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2803                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          971                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1634                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7489                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2023                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2803                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          971                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1634                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7489                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2023                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2803                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          971                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1634                       # number of overall misses
system.l2.overall_misses::total                  7489                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       857307                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    123759975                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       657946                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    168799359                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       746286                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     60779990                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       851921                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     99229987                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       455682771                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       857307                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    123759975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       657946                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    168799359                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       746286                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     60779990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       851921                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     99229987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        455682771                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       857307                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    123759975                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       657946                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    168799359                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       746286                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     60779990                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       851921                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     99229987                       # number of overall miss cycles
system.l2.overall_miss_latency::total       455682771                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5034                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6685                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3122                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4824                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19723                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3950                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3950                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5034                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6685                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3122                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4824                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                19723                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5034                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6685                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3122                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4824                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               19723                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.401867                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.419297                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.311019                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.338723                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.379709                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.401867                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.419297                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.311019                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.338723                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.379709                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.401867                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.419297                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.311019                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.338723                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.379709                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 53581.687500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61176.458230                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 50611.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60220.962897                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46642.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 62595.252317                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 65532.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60728.266218                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60846.944986                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 53581.687500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61176.458230                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 50611.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60220.962897                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46642.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 62595.252317                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 65532.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60728.266218                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60846.944986                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 53581.687500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61176.458230                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 50611.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60220.962897                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46642.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 62595.252317                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 65532.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60728.266218                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60846.944986                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2222                       # number of writebacks
system.l2.writebacks::total                      2222                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2023                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2803                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          971                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1634                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7489                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2023                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          971                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7489                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2023                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          971                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7489                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       766102                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    112053417                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       581841                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    152658434                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       651698                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     55168777                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       775786                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     89752581                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    412408636                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       766102                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    112053417                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       581841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    152658434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       651698                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     55168777                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       775786                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     89752581                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    412408636                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       766102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    112053417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       581841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    152658434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       651698                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     55168777                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       775786                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     89752581                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    412408636                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.401867                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.419297                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.311019                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.338723                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.379709                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.401867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.419297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.311019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.338723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.379709                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.401867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.419297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.311019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.338723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.379709                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47881.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55389.726644                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        44757                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54462.516589                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40731.125000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 56816.454171                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 59675.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54928.140147                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55068.585392                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 47881.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55389.726644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        44757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54462.516589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40731.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 56816.454171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 59675.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54928.140147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55068.585392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 47881.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55389.726644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        44757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54462.516589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40731.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 56816.454171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 59675.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54928.140147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55068.585392                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.909350                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001700312                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844751.955801                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.909350                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025496                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870047                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668198                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668198                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668198                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668198                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668198                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668198                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       969515                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       969515                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       969515                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       969515                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       969515                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       969515                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668216                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668216                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668216                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668216                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668216                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668216                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53861.944444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53861.944444                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53861.944444                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53861.944444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53861.944444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53861.944444                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       875505                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       875505                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       875505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       875505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       875505                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       875505                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54719.062500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54719.062500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 54719.062500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54719.062500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 54719.062500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54719.062500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5034                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223935216                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5290                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42331.798866                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.053389                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.946611                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777552                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222448                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2066857                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2066857                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1003                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1003                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2503797                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2503797                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2503797                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2503797                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17272                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17272                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17272                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17272                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17272                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17272                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    866967042                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    866967042                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    866967042                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    866967042                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    866967042                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    866967042                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084129                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084129                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521069                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521069                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521069                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521069                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008287                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008287                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006851                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006851                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006851                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006851                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 50194.942219                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 50194.942219                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50194.942219                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50194.942219                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50194.942219                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50194.942219                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          710                       # number of writebacks
system.cpu0.dcache.writebacks::total              710                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12238                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12238                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12238                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12238                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12238                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12238                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5034                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5034                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5034                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5034                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5034                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5034                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    151284373                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    151284373                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    151284373                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    151284373                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    151284373                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    151284373                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002415                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002415                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001997                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001997                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001997                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001997                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30052.517481                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30052.517481                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30052.517481                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30052.517481                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30052.517481                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30052.517481                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.967705                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088364546                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194283.358871                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.967705                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020782                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794820                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1391132                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1391132                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1391132                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1391132                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1391132                       # number of overall hits
system.cpu1.icache.overall_hits::total        1391132                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       860933                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       860933                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       860933                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       860933                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       860933                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       860933                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1391148                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1391148                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1391148                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1391148                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1391148                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1391148                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53808.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53808.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53808.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53808.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53808.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53808.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       672286                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       672286                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       672286                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       672286                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       672286                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       672286                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51714.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51714.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51714.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51714.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51714.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51714.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6685                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177803827                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6941                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25616.456851                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.154967                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.845033                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867793                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132207                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       963362                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         963362                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       636273                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        636273                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2002                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2002                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1506                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1506                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1599635                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1599635                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1599635                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1599635                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14591                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14591                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14591                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14591                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14591                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14591                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    611345490                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    611345490                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    611345490                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    611345490                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    611345490                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    611345490                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       977953                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       977953                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       636273                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       636273                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1506                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1506                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1614226                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1614226                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1614226                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1614226                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014920                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014920                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009039                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009039                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009039                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009039                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41898.806799                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41898.806799                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41898.806799                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41898.806799                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41898.806799                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41898.806799                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          789                       # number of writebacks
system.cpu1.dcache.writebacks::total              789                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7906                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7906                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7906                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7906                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7906                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7906                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6685                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6685                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6685                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6685                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6685                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6685                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    206654023                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    206654023                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    206654023                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    206654023                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    206654023                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    206654023                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006836                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006836                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004141                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004141                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004141                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004141                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 30913.092446                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30913.092446                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 30913.092446                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30913.092446                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 30913.092446                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30913.092446                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.724798                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089443229                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2358102.227273                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.724798                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025200                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.739944                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1501942                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1501942                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1501942                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1501942                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1501942                       # number of overall hits
system.cpu2.icache.overall_hits::total        1501942                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       944214                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       944214                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       944214                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       944214                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       944214                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       944214                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1501961                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1501961                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1501961                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1501961                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1501961                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1501961                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49695.473684                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49695.473684                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49695.473684                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49695.473684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49695.473684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49695.473684                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       774775                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       774775                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       774775                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       774775                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       774775                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       774775                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48423.437500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48423.437500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48423.437500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48423.437500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48423.437500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48423.437500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3122                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161232130                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3378                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              47730.056246                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.734485                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.265515                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.830994                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.169006                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       976700                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         976700                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       666537                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        666537                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1614                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1614                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1610                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1610                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1643237                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1643237                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1643237                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1643237                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6508                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6508                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6508                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6508                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6508                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6508                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    235806959                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    235806959                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    235806959                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    235806959                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    235806959                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    235806959                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       983208                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       983208                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       666537                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       666537                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1610                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1610                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1649745                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1649745                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1649745                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1649745                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006619                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006619                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003945                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003945                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003945                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003945                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 36233.398740                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 36233.398740                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 36233.398740                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 36233.398740                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 36233.398740                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 36233.398740                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          703                       # number of writebacks
system.cpu2.dcache.writebacks::total              703                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3386                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3386                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3386                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3386                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3386                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3386                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3122                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3122                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3122                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3122                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3122                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3122                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     80938460                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     80938460                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     80938460                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     80938460                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     80938460                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     80938460                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001892                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001892                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001892                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001892                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 25925.195388                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25925.195388                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 25925.195388                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25925.195388                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 25925.195388                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25925.195388                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970300                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086606431                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190738.772177                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970300                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1553236                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1553236                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1553236                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1553236                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1553236                       # number of overall hits
system.cpu3.icache.overall_hits::total        1553236                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1260212                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1260212                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1260212                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1260212                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1260212                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1260212                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1553256                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1553256                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1553256                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1553256                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1553256                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1553256                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 63010.600000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63010.600000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 63010.600000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63010.600000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 63010.600000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63010.600000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       865591                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       865591                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       865591                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       865591                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       865591                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       865591                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 66583.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 66583.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 66583.923077                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 66583.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 66583.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 66583.923077                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4824                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170710246                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5080                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33604.379134                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.342807                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.657193                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884152                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115848                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       962245                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         962245                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       663653                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        663653                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1629                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1629                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1540                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1540                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1625898                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1625898                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1625898                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1625898                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12422                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12422                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          237                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          237                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12659                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12659                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12659                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12659                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    551821660                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    551821660                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     13627352                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     13627352                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    565449012                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    565449012                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    565449012                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    565449012                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       974667                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       974667                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       663890                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       663890                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1540                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1540                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1638557                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1638557                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1638557                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1638557                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012745                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012745                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000357                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000357                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007726                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007726                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007726                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007726                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 44422.931895                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44422.931895                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 57499.375527                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 57499.375527                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 44667.747215                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 44667.747215                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 44667.747215                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 44667.747215                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        59439                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        59439                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1748                       # number of writebacks
system.cpu3.dcache.writebacks::total             1748                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7598                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7598                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          237                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          237                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7835                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7835                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7835                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7835                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4824                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4824                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4824                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4824                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4824                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4824                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    130178069                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    130178069                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    130178069                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    130178069                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    130178069                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    130178069                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002944                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002944                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 26985.503524                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26985.503524                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 26985.503524                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26985.503524                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 26985.503524                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26985.503524                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
