
3axis1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007cbc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         000001dc  20000000  08007dcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000198  200001dc  08007fa8  000201dc  2**2
                  ALLOC
  4 ._user_heap_stack 00000600  20000374  08007fa8  00020374  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
  6 .comment      00000049  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY
  7 .debug_info   000103a6  00000000  00000000  0002024e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_abbrev 000028b8  00000000  00000000  000305f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_aranges 00000f80  00000000  00000000  00032eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_ranges 00000e28  00000000  00000000  00033e30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_macro  0001a320  00000000  00000000  00034c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_line   000128e2  00000000  00000000  0004ef78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_str    0009170a  00000000  00000000  0006185a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_frame  00005028  00000000  00000000  000f2f64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000110:	b580      	push	{r7, lr}
 8000112:	b084      	sub	sp, #16
 8000114:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000116:	1d3b      	adds	r3, r7, #4
 8000118:	2200      	movs	r2, #0
 800011a:	601a      	str	r2, [r3, #0]
 800011c:	605a      	str	r2, [r3, #4]
 800011e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000120:	4b2e      	ldr	r3, [pc, #184]	; (80001dc <MX_ADC1_Init+0xcc>)
 8000122:	4a2f      	ldr	r2, [pc, #188]	; (80001e0 <MX_ADC1_Init+0xd0>)
 8000124:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000126:	4b2d      	ldr	r3, [pc, #180]	; (80001dc <MX_ADC1_Init+0xcc>)
 8000128:	f44f 7280 	mov.w	r2, #256	; 0x100
 800012c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800012e:	4b2b      	ldr	r3, [pc, #172]	; (80001dc <MX_ADC1_Init+0xcc>)
 8000130:	2201      	movs	r2, #1
 8000132:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000134:	4b29      	ldr	r3, [pc, #164]	; (80001dc <MX_ADC1_Init+0xcc>)
 8000136:	2200      	movs	r2, #0
 8000138:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800013a:	4b28      	ldr	r3, [pc, #160]	; (80001dc <MX_ADC1_Init+0xcc>)
 800013c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000140:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000142:	4b26      	ldr	r3, [pc, #152]	; (80001dc <MX_ADC1_Init+0xcc>)
 8000144:	2200      	movs	r2, #0
 8000146:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8000148:	4b24      	ldr	r3, [pc, #144]	; (80001dc <MX_ADC1_Init+0xcc>)
 800014a:	2204      	movs	r2, #4
 800014c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800014e:	4823      	ldr	r0, [pc, #140]	; (80001dc <MX_ADC1_Init+0xcc>)
 8000150:	f001 f938 	bl	80013c4 <HAL_ADC_Init>
 8000154:	4603      	mov	r3, r0
 8000156:	2b00      	cmp	r3, #0
 8000158:	d001      	beq.n	800015e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800015a:	f000 fbc3 	bl	80008e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800015e:	2304      	movs	r3, #4
 8000160:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000162:	2301      	movs	r3, #1
 8000164:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000166:	2307      	movs	r3, #7
 8000168:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800016a:	1d3b      	adds	r3, r7, #4
 800016c:	4619      	mov	r1, r3
 800016e:	481b      	ldr	r0, [pc, #108]	; (80001dc <MX_ADC1_Init+0xcc>)
 8000170:	f001 fbc2 	bl	80018f8 <HAL_ADC_ConfigChannel>
 8000174:	4603      	mov	r3, r0
 8000176:	2b00      	cmp	r3, #0
 8000178:	d001      	beq.n	800017e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800017a:	f000 fbb3 	bl	80008e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800017e:	2305      	movs	r3, #5
 8000180:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000182:	2302      	movs	r3, #2
 8000184:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000186:	1d3b      	adds	r3, r7, #4
 8000188:	4619      	mov	r1, r3
 800018a:	4814      	ldr	r0, [pc, #80]	; (80001dc <MX_ADC1_Init+0xcc>)
 800018c:	f001 fbb4 	bl	80018f8 <HAL_ADC_ConfigChannel>
 8000190:	4603      	mov	r3, r0
 8000192:	2b00      	cmp	r3, #0
 8000194:	d001      	beq.n	800019a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000196:	f000 fba5 	bl	80008e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800019a:	2306      	movs	r3, #6
 800019c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800019e:	2303      	movs	r3, #3
 80001a0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001a2:	1d3b      	adds	r3, r7, #4
 80001a4:	4619      	mov	r1, r3
 80001a6:	480d      	ldr	r0, [pc, #52]	; (80001dc <MX_ADC1_Init+0xcc>)
 80001a8:	f001 fba6 	bl	80018f8 <HAL_ADC_ConfigChannel>
 80001ac:	4603      	mov	r3, r0
 80001ae:	2b00      	cmp	r3, #0
 80001b0:	d001      	beq.n	80001b6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80001b2:	f000 fb97 	bl	80008e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80001b6:	2307      	movs	r3, #7
 80001b8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80001ba:	2304      	movs	r3, #4
 80001bc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001be:	1d3b      	adds	r3, r7, #4
 80001c0:	4619      	mov	r1, r3
 80001c2:	4806      	ldr	r0, [pc, #24]	; (80001dc <MX_ADC1_Init+0xcc>)
 80001c4:	f001 fb98 	bl	80018f8 <HAL_ADC_ConfigChannel>
 80001c8:	4603      	mov	r3, r0
 80001ca:	2b00      	cmp	r3, #0
 80001cc:	d001      	beq.n	80001d2 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 80001ce:	f000 fb89 	bl	80008e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80001d2:	bf00      	nop
 80001d4:	3710      	adds	r7, #16
 80001d6:	46bd      	mov	sp, r7
 80001d8:	bd80      	pop	{r7, pc}
 80001da:	bf00      	nop
 80001dc:	200001dc 	.word	0x200001dc
 80001e0:	40012400 	.word	0x40012400

080001e4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80001e4:	b580      	push	{r7, lr}
 80001e6:	b088      	sub	sp, #32
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001ec:	f107 0310 	add.w	r3, r7, #16
 80001f0:	2200      	movs	r2, #0
 80001f2:	601a      	str	r2, [r3, #0]
 80001f4:	605a      	str	r2, [r3, #4]
 80001f6:	609a      	str	r2, [r3, #8]
 80001f8:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	4a2c      	ldr	r2, [pc, #176]	; (80002b0 <HAL_ADC_MspInit+0xcc>)
 8000200:	4293      	cmp	r3, r2
 8000202:	d151      	bne.n	80002a8 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000204:	4b2b      	ldr	r3, [pc, #172]	; (80002b4 <HAL_ADC_MspInit+0xd0>)
 8000206:	699b      	ldr	r3, [r3, #24]
 8000208:	4a2a      	ldr	r2, [pc, #168]	; (80002b4 <HAL_ADC_MspInit+0xd0>)
 800020a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800020e:	6193      	str	r3, [r2, #24]
 8000210:	4b28      	ldr	r3, [pc, #160]	; (80002b4 <HAL_ADC_MspInit+0xd0>)
 8000212:	699b      	ldr	r3, [r3, #24]
 8000214:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000218:	60fb      	str	r3, [r7, #12]
 800021a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800021c:	4b25      	ldr	r3, [pc, #148]	; (80002b4 <HAL_ADC_MspInit+0xd0>)
 800021e:	699b      	ldr	r3, [r3, #24]
 8000220:	4a24      	ldr	r2, [pc, #144]	; (80002b4 <HAL_ADC_MspInit+0xd0>)
 8000222:	f043 0304 	orr.w	r3, r3, #4
 8000226:	6193      	str	r3, [r2, #24]
 8000228:	4b22      	ldr	r3, [pc, #136]	; (80002b4 <HAL_ADC_MspInit+0xd0>)
 800022a:	699b      	ldr	r3, [r3, #24]
 800022c:	f003 0304 	and.w	r3, r3, #4
 8000230:	60bb      	str	r3, [r7, #8]
 8000232:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000234:	23f0      	movs	r3, #240	; 0xf0
 8000236:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000238:	2303      	movs	r3, #3
 800023a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800023c:	f107 0310 	add.w	r3, r7, #16
 8000240:	4619      	mov	r1, r3
 8000242:	481d      	ldr	r0, [pc, #116]	; (80002b8 <HAL_ADC_MspInit+0xd4>)
 8000244:	f002 f906 	bl	8002454 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000248:	4b1c      	ldr	r3, [pc, #112]	; (80002bc <HAL_ADC_MspInit+0xd8>)
 800024a:	4a1d      	ldr	r2, [pc, #116]	; (80002c0 <HAL_ADC_MspInit+0xdc>)
 800024c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800024e:	4b1b      	ldr	r3, [pc, #108]	; (80002bc <HAL_ADC_MspInit+0xd8>)
 8000250:	2200      	movs	r2, #0
 8000252:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000254:	4b19      	ldr	r3, [pc, #100]	; (80002bc <HAL_ADC_MspInit+0xd8>)
 8000256:	2200      	movs	r2, #0
 8000258:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800025a:	4b18      	ldr	r3, [pc, #96]	; (80002bc <HAL_ADC_MspInit+0xd8>)
 800025c:	2280      	movs	r2, #128	; 0x80
 800025e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000260:	4b16      	ldr	r3, [pc, #88]	; (80002bc <HAL_ADC_MspInit+0xd8>)
 8000262:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000266:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000268:	4b14      	ldr	r3, [pc, #80]	; (80002bc <HAL_ADC_MspInit+0xd8>)
 800026a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800026e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000270:	4b12      	ldr	r3, [pc, #72]	; (80002bc <HAL_ADC_MspInit+0xd8>)
 8000272:	2220      	movs	r2, #32
 8000274:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000276:	4b11      	ldr	r3, [pc, #68]	; (80002bc <HAL_ADC_MspInit+0xd8>)
 8000278:	2200      	movs	r2, #0
 800027a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800027c:	480f      	ldr	r0, [pc, #60]	; (80002bc <HAL_ADC_MspInit+0xd8>)
 800027e:	f001 fefb 	bl	8002078 <HAL_DMA_Init>
 8000282:	4603      	mov	r3, r0
 8000284:	2b00      	cmp	r3, #0
 8000286:	d001      	beq.n	800028c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000288:	f000 fb2c 	bl	80008e4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	4a0b      	ldr	r2, [pc, #44]	; (80002bc <HAL_ADC_MspInit+0xd8>)
 8000290:	621a      	str	r2, [r3, #32]
 8000292:	4a0a      	ldr	r2, [pc, #40]	; (80002bc <HAL_ADC_MspInit+0xd8>)
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000298:	2200      	movs	r2, #0
 800029a:	2100      	movs	r1, #0
 800029c:	2012      	movs	r0, #18
 800029e:	f001 feb4 	bl	800200a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80002a2:	2012      	movs	r0, #18
 80002a4:	f001 fecd 	bl	8002042 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80002a8:	bf00      	nop
 80002aa:	3720      	adds	r7, #32
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bd80      	pop	{r7, pc}
 80002b0:	40012400 	.word	0x40012400
 80002b4:	40021000 	.word	0x40021000
 80002b8:	40010800 	.word	0x40010800
 80002bc:	2000020c 	.word	0x2000020c
 80002c0:	40020008 	.word	0x40020008

080002c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b082      	sub	sp, #8
 80002c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002ca:	4b0c      	ldr	r3, [pc, #48]	; (80002fc <MX_DMA_Init+0x38>)
 80002cc:	695b      	ldr	r3, [r3, #20]
 80002ce:	4a0b      	ldr	r2, [pc, #44]	; (80002fc <MX_DMA_Init+0x38>)
 80002d0:	f043 0301 	orr.w	r3, r3, #1
 80002d4:	6153      	str	r3, [r2, #20]
 80002d6:	4b09      	ldr	r3, [pc, #36]	; (80002fc <MX_DMA_Init+0x38>)
 80002d8:	695b      	ldr	r3, [r3, #20]
 80002da:	f003 0301 	and.w	r3, r3, #1
 80002de:	607b      	str	r3, [r7, #4]
 80002e0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80002e2:	2200      	movs	r2, #0
 80002e4:	2100      	movs	r1, #0
 80002e6:	200b      	movs	r0, #11
 80002e8:	f001 fe8f 	bl	800200a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80002ec:	200b      	movs	r0, #11
 80002ee:	f001 fea8 	bl	8002042 <HAL_NVIC_EnableIRQ>

}
 80002f2:	bf00      	nop
 80002f4:	3708      	adds	r7, #8
 80002f6:	46bd      	mov	sp, r7
 80002f8:	bd80      	pop	{r7, pc}
 80002fa:	bf00      	nop
 80002fc:	40021000 	.word	0x40021000

08000300 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	b088      	sub	sp, #32
 8000304:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000306:	f107 0310 	add.w	r3, r7, #16
 800030a:	2200      	movs	r2, #0
 800030c:	601a      	str	r2, [r3, #0]
 800030e:	605a      	str	r2, [r3, #4]
 8000310:	609a      	str	r2, [r3, #8]
 8000312:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000314:	4b45      	ldr	r3, [pc, #276]	; (800042c <MX_GPIO_Init+0x12c>)
 8000316:	699b      	ldr	r3, [r3, #24]
 8000318:	4a44      	ldr	r2, [pc, #272]	; (800042c <MX_GPIO_Init+0x12c>)
 800031a:	f043 0310 	orr.w	r3, r3, #16
 800031e:	6193      	str	r3, [r2, #24]
 8000320:	4b42      	ldr	r3, [pc, #264]	; (800042c <MX_GPIO_Init+0x12c>)
 8000322:	699b      	ldr	r3, [r3, #24]
 8000324:	f003 0310 	and.w	r3, r3, #16
 8000328:	60fb      	str	r3, [r7, #12]
 800032a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800032c:	4b3f      	ldr	r3, [pc, #252]	; (800042c <MX_GPIO_Init+0x12c>)
 800032e:	699b      	ldr	r3, [r3, #24]
 8000330:	4a3e      	ldr	r2, [pc, #248]	; (800042c <MX_GPIO_Init+0x12c>)
 8000332:	f043 0320 	orr.w	r3, r3, #32
 8000336:	6193      	str	r3, [r2, #24]
 8000338:	4b3c      	ldr	r3, [pc, #240]	; (800042c <MX_GPIO_Init+0x12c>)
 800033a:	699b      	ldr	r3, [r3, #24]
 800033c:	f003 0320 	and.w	r3, r3, #32
 8000340:	60bb      	str	r3, [r7, #8]
 8000342:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000344:	4b39      	ldr	r3, [pc, #228]	; (800042c <MX_GPIO_Init+0x12c>)
 8000346:	699b      	ldr	r3, [r3, #24]
 8000348:	4a38      	ldr	r2, [pc, #224]	; (800042c <MX_GPIO_Init+0x12c>)
 800034a:	f043 0304 	orr.w	r3, r3, #4
 800034e:	6193      	str	r3, [r2, #24]
 8000350:	4b36      	ldr	r3, [pc, #216]	; (800042c <MX_GPIO_Init+0x12c>)
 8000352:	699b      	ldr	r3, [r3, #24]
 8000354:	f003 0304 	and.w	r3, r3, #4
 8000358:	607b      	str	r3, [r7, #4]
 800035a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800035c:	4b33      	ldr	r3, [pc, #204]	; (800042c <MX_GPIO_Init+0x12c>)
 800035e:	699b      	ldr	r3, [r3, #24]
 8000360:	4a32      	ldr	r2, [pc, #200]	; (800042c <MX_GPIO_Init+0x12c>)
 8000362:	f043 0308 	orr.w	r3, r3, #8
 8000366:	6193      	str	r3, [r2, #24]
 8000368:	4b30      	ldr	r3, [pc, #192]	; (800042c <MX_GPIO_Init+0x12c>)
 800036a:	699b      	ldr	r3, [r3, #24]
 800036c:	f003 0308 	and.w	r3, r3, #8
 8000370:	603b      	str	r3, [r7, #0]
 8000372:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000374:	2200      	movs	r2, #0
 8000376:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800037a:	482d      	ldr	r0, [pc, #180]	; (8000430 <MX_GPIO_Init+0x130>)
 800037c:	f002 fa05 	bl	800278a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000380:	2200      	movs	r2, #0
 8000382:	210f      	movs	r1, #15
 8000384:	482b      	ldr	r0, [pc, #172]	; (8000434 <MX_GPIO_Init+0x134>)
 8000386:	f002 fa00 	bl	800278a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_3
 800038a:	2200      	movs	r2, #0
 800038c:	f240 41fb 	movw	r1, #1275	; 0x4fb
 8000390:	4829      	ldr	r0, [pc, #164]	; (8000438 <MX_GPIO_Init+0x138>)
 8000392:	f002 f9fa 	bl	800278a <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000396:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800039a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800039c:	2301      	movs	r3, #1
 800039e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003a0:	2300      	movs	r3, #0
 80003a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003a4:	2302      	movs	r3, #2
 80003a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003a8:	f107 0310 	add.w	r3, r7, #16
 80003ac:	4619      	mov	r1, r3
 80003ae:	4820      	ldr	r0, [pc, #128]	; (8000430 <MX_GPIO_Init+0x130>)
 80003b0:	f002 f850 	bl	8002454 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80003b4:	230f      	movs	r3, #15
 80003b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003b8:	2301      	movs	r3, #1
 80003ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003bc:	2300      	movs	r3, #0
 80003be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003c0:	2302      	movs	r3, #2
 80003c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003c4:	f107 0310 	add.w	r3, r7, #16
 80003c8:	4619      	mov	r1, r3
 80003ca:	481a      	ldr	r0, [pc, #104]	; (8000434 <MX_GPIO_Init+0x134>)
 80003cc:	f002 f842 	bl	8002454 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB3
                           PB4 PB5 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_3
 80003d0:	f240 43fb 	movw	r3, #1275	; 0x4fb
 80003d4:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003d6:	2301      	movs	r3, #1
 80003d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003da:	2300      	movs	r3, #0
 80003dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003de:	2302      	movs	r3, #2
 80003e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003e2:	f107 0310 	add.w	r3, r7, #16
 80003e6:	4619      	mov	r1, r3
 80003e8:	4813      	ldr	r0, [pc, #76]	; (8000438 <MX_GPIO_Init+0x138>)
 80003ea:	f002 f833 	bl	8002454 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 PB13 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_8
 80003ee:	f44f 536c 	mov.w	r3, #15104	; 0x3b00
 80003f2:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003f4:	2300      	movs	r3, #0
 80003f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003f8:	2300      	movs	r3, #0
 80003fa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003fc:	f107 0310 	add.w	r3, r7, #16
 8000400:	4619      	mov	r1, r3
 8000402:	480d      	ldr	r0, [pc, #52]	; (8000438 <MX_GPIO_Init+0x138>)
 8000404:	f002 f826 	bl	8002454 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000408:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800040c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800040e:	2300      	movs	r3, #0
 8000410:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000412:	2300      	movs	r3, #0
 8000414:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000416:	f107 0310 	add.w	r3, r7, #16
 800041a:	4619      	mov	r1, r3
 800041c:	4805      	ldr	r0, [pc, #20]	; (8000434 <MX_GPIO_Init+0x134>)
 800041e:	f002 f819 	bl	8002454 <HAL_GPIO_Init>

}
 8000422:	bf00      	nop
 8000424:	3720      	adds	r7, #32
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}
 800042a:	bf00      	nop
 800042c:	40021000 	.word	0x40021000
 8000430:	40011000 	.word	0x40011000
 8000434:	40010800 	.word	0x40010800
 8000438:	40010c00 	.word	0x40010c00

0800043c <LCD_Enable>:
#include "main.h"
#include "stm32f1xx_hal.h"
#include <string.h>
#include <stdlib.h>

void LCD_Enable(void) {
 800043c:	b580      	push	{r7, lr}
 800043e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_E_GPIO_Port, LCD_E_Pin, GPIO_PIN_SET);
 8000440:	2201      	movs	r2, #1
 8000442:	2140      	movs	r1, #64	; 0x40
 8000444:	4807      	ldr	r0, [pc, #28]	; (8000464 <LCD_Enable+0x28>)
 8000446:	f002 f9a0 	bl	800278a <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800044a:	2001      	movs	r0, #1
 800044c:	f000 ff96 	bl	800137c <HAL_Delay>
    HAL_GPIO_WritePin(LCD_E_GPIO_Port, LCD_E_Pin, GPIO_PIN_RESET);
 8000450:	2200      	movs	r2, #0
 8000452:	2140      	movs	r1, #64	; 0x40
 8000454:	4803      	ldr	r0, [pc, #12]	; (8000464 <LCD_Enable+0x28>)
 8000456:	f002 f998 	bl	800278a <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800045a:	2001      	movs	r0, #1
 800045c:	f000 ff8e 	bl	800137c <HAL_Delay>
}
 8000460:	bf00      	nop
 8000462:	bd80      	pop	{r7, pc}
 8000464:	40010c00 	.word	0x40010c00

08000468 <LCD_Send_4Bits>:

void LCD_Send_4Bits(uint8_t data) {
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
 800046e:	4603      	mov	r3, r0
 8000470:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, (data >> 0) & 0x01);
 8000472:	79fb      	ldrb	r3, [r7, #7]
 8000474:	f003 0301 	and.w	r3, r3, #1
 8000478:	b2db      	uxtb	r3, r3
 800047a:	461a      	mov	r2, r3
 800047c:	2108      	movs	r1, #8
 800047e:	4815      	ldr	r0, [pc, #84]	; (80004d4 <LCD_Send_4Bits+0x6c>)
 8000480:	f002 f983 	bl	800278a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, (data >> 1) & 0x01);
 8000484:	79fb      	ldrb	r3, [r7, #7]
 8000486:	085b      	lsrs	r3, r3, #1
 8000488:	b2db      	uxtb	r3, r3
 800048a:	f003 0301 	and.w	r3, r3, #1
 800048e:	b2db      	uxtb	r3, r3
 8000490:	461a      	mov	r2, r3
 8000492:	2104      	movs	r1, #4
 8000494:	480f      	ldr	r0, [pc, #60]	; (80004d4 <LCD_Send_4Bits+0x6c>)
 8000496:	f002 f978 	bl	800278a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, (data >> 2) & 0x01);
 800049a:	79fb      	ldrb	r3, [r7, #7]
 800049c:	089b      	lsrs	r3, r3, #2
 800049e:	b2db      	uxtb	r3, r3
 80004a0:	f003 0301 	and.w	r3, r3, #1
 80004a4:	b2db      	uxtb	r3, r3
 80004a6:	461a      	mov	r2, r3
 80004a8:	2102      	movs	r1, #2
 80004aa:	480a      	ldr	r0, [pc, #40]	; (80004d4 <LCD_Send_4Bits+0x6c>)
 80004ac:	f002 f96d 	bl	800278a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, (data >> 3) & 0x01);
 80004b0:	79fb      	ldrb	r3, [r7, #7]
 80004b2:	08db      	lsrs	r3, r3, #3
 80004b4:	b2db      	uxtb	r3, r3
 80004b6:	f003 0301 	and.w	r3, r3, #1
 80004ba:	b2db      	uxtb	r3, r3
 80004bc:	461a      	mov	r2, r3
 80004be:	2101      	movs	r1, #1
 80004c0:	4804      	ldr	r0, [pc, #16]	; (80004d4 <LCD_Send_4Bits+0x6c>)
 80004c2:	f002 f962 	bl	800278a <HAL_GPIO_WritePin>
    LCD_Enable();
 80004c6:	f7ff ffb9 	bl	800043c <LCD_Enable>
}
 80004ca:	bf00      	nop
 80004cc:	3708      	adds	r7, #8
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	40010800 	.word	0x40010800

080004d8 <LCD_Send_Command>:

void LCD_Send_Command(uint8_t cmd) {
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
 80004de:	4603      	mov	r3, r0
 80004e0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 80004e2:	2200      	movs	r2, #0
 80004e4:	2180      	movs	r1, #128	; 0x80
 80004e6:	480b      	ldr	r0, [pc, #44]	; (8000514 <LCD_Send_Command+0x3c>)
 80004e8:	f002 f94f 	bl	800278a <HAL_GPIO_WritePin>
    LCD_Send_4Bits(cmd >> 4);
 80004ec:	79fb      	ldrb	r3, [r7, #7]
 80004ee:	091b      	lsrs	r3, r3, #4
 80004f0:	b2db      	uxtb	r3, r3
 80004f2:	4618      	mov	r0, r3
 80004f4:	f7ff ffb8 	bl	8000468 <LCD_Send_4Bits>
    LCD_Send_4Bits(cmd & 0x0F);
 80004f8:	79fb      	ldrb	r3, [r7, #7]
 80004fa:	f003 030f 	and.w	r3, r3, #15
 80004fe:	b2db      	uxtb	r3, r3
 8000500:	4618      	mov	r0, r3
 8000502:	f7ff ffb1 	bl	8000468 <LCD_Send_4Bits>
    HAL_Delay(2);
 8000506:	2002      	movs	r0, #2
 8000508:	f000 ff38 	bl	800137c <HAL_Delay>
}
 800050c:	bf00      	nop
 800050e:	3708      	adds	r7, #8
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}
 8000514:	40010c00 	.word	0x40010c00

08000518 <LCD_Send_Data>:

void LCD_Send_Data(uint8_t data) {
 8000518:	b580      	push	{r7, lr}
 800051a:	b082      	sub	sp, #8
 800051c:	af00      	add	r7, sp, #0
 800051e:	4603      	mov	r3, r0
 8000520:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_SET);
 8000522:	2201      	movs	r2, #1
 8000524:	2180      	movs	r1, #128	; 0x80
 8000526:	480b      	ldr	r0, [pc, #44]	; (8000554 <LCD_Send_Data+0x3c>)
 8000528:	f002 f92f 	bl	800278a <HAL_GPIO_WritePin>
    LCD_Send_4Bits(data >> 4);
 800052c:	79fb      	ldrb	r3, [r7, #7]
 800052e:	091b      	lsrs	r3, r3, #4
 8000530:	b2db      	uxtb	r3, r3
 8000532:	4618      	mov	r0, r3
 8000534:	f7ff ff98 	bl	8000468 <LCD_Send_4Bits>
    LCD_Send_4Bits(data & 0x0F);
 8000538:	79fb      	ldrb	r3, [r7, #7]
 800053a:	f003 030f 	and.w	r3, r3, #15
 800053e:	b2db      	uxtb	r3, r3
 8000540:	4618      	mov	r0, r3
 8000542:	f7ff ff91 	bl	8000468 <LCD_Send_4Bits>
    HAL_Delay(1);
 8000546:	2001      	movs	r0, #1
 8000548:	f000 ff18 	bl	800137c <HAL_Delay>
}
 800054c:	bf00      	nop
 800054e:	3708      	adds	r7, #8
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}
 8000554:	40010c00 	.word	0x40010c00

08000558 <LCD_Send_String>:

void LCD_Send_String(char *str) {
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
    while (*str) {
 8000560:	e007      	b.n	8000572 <LCD_Send_String+0x1a>
        LCD_Send_Data((uint8_t)(*str));
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	781b      	ldrb	r3, [r3, #0]
 8000566:	4618      	mov	r0, r3
 8000568:	f7ff ffd6 	bl	8000518 <LCD_Send_Data>
        str++;
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	3301      	adds	r3, #1
 8000570:	607b      	str	r3, [r7, #4]
    while (*str) {
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	781b      	ldrb	r3, [r3, #0]
 8000576:	2b00      	cmp	r3, #0
 8000578:	d1f3      	bne.n	8000562 <LCD_Send_String+0xa>
    }
}
 800057a:	bf00      	nop
 800057c:	bf00      	nop
 800057e:	3708      	adds	r7, #8
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}

08000584 <LCD_Set_Cursor>:

void LCD_Set_Cursor(uint8_t row, uint8_t col) {
 8000584:	b580      	push	{r7, lr}
 8000586:	b084      	sub	sp, #16
 8000588:	af00      	add	r7, sp, #0
 800058a:	4603      	mov	r3, r0
 800058c:	460a      	mov	r2, r1
 800058e:	71fb      	strb	r3, [r7, #7]
 8000590:	4613      	mov	r3, r2
 8000592:	71bb      	strb	r3, [r7, #6]
    uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
 8000594:	4b0a      	ldr	r3, [pc, #40]	; (80005c0 <LCD_Set_Cursor+0x3c>)
 8000596:	60fb      	str	r3, [r7, #12]
    LCD_Send_Command(0x80 | (col + row_offsets[row]));
 8000598:	79fb      	ldrb	r3, [r7, #7]
 800059a:	3310      	adds	r3, #16
 800059c:	443b      	add	r3, r7
 800059e:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 80005a2:	79bb      	ldrb	r3, [r7, #6]
 80005a4:	4413      	add	r3, r2
 80005a6:	b2db      	uxtb	r3, r3
 80005a8:	b25b      	sxtb	r3, r3
 80005aa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80005ae:	b25b      	sxtb	r3, r3
 80005b0:	b2db      	uxtb	r3, r3
 80005b2:	4618      	mov	r0, r3
 80005b4:	f7ff ff90 	bl	80004d8 <LCD_Send_Command>
}
 80005b8:	bf00      	nop
 80005ba:	3710      	adds	r7, #16
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	54144000 	.word	0x54144000

080005c4 <LCD_Init>:

void LCD_Init(void) {
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 80005c8:	2032      	movs	r0, #50	; 0x32
 80005ca:	f000 fed7 	bl	800137c <HAL_Delay>
    LCD_Send_4Bits(0x03); HAL_Delay(5);
 80005ce:	2003      	movs	r0, #3
 80005d0:	f7ff ff4a 	bl	8000468 <LCD_Send_4Bits>
 80005d4:	2005      	movs	r0, #5
 80005d6:	f000 fed1 	bl	800137c <HAL_Delay>
    LCD_Send_4Bits(0x03); HAL_Delay(1);
 80005da:	2003      	movs	r0, #3
 80005dc:	f7ff ff44 	bl	8000468 <LCD_Send_4Bits>
 80005e0:	2001      	movs	r0, #1
 80005e2:	f000 fecb 	bl	800137c <HAL_Delay>
    LCD_Send_4Bits(0x03); HAL_Delay(1);
 80005e6:	2003      	movs	r0, #3
 80005e8:	f7ff ff3e 	bl	8000468 <LCD_Send_4Bits>
 80005ec:	2001      	movs	r0, #1
 80005ee:	f000 fec5 	bl	800137c <HAL_Delay>
    LCD_Send_4Bits(0x02); // 4-bit mode
 80005f2:	2002      	movs	r0, #2
 80005f4:	f7ff ff38 	bl	8000468 <LCD_Send_4Bits>

    LCD_Send_Command(0x28); // 4-bit, 2 line, 5x8
 80005f8:	2028      	movs	r0, #40	; 0x28
 80005fa:	f7ff ff6d 	bl	80004d8 <LCD_Send_Command>
    LCD_Send_Command(0x0C); // Display on, cursor off
 80005fe:	200c      	movs	r0, #12
 8000600:	f7ff ff6a 	bl	80004d8 <LCD_Send_Command>
    LCD_Send_Command(0x06); // Entry mode
 8000604:	2006      	movs	r0, #6
 8000606:	f7ff ff67 	bl	80004d8 <LCD_Send_Command>
    LCD_Send_Command(0x01); // Clear display
 800060a:	2001      	movs	r0, #1
 800060c:	f7ff ff64 	bl	80004d8 <LCD_Send_Command>
    HAL_Delay(2);
 8000610:	2002      	movs	r0, #2
 8000612:	f000 feb3 	bl	800137c <HAL_Delay>
}
 8000616:	bf00      	nop
 8000618:	bd80      	pop	{r7, pc}
	...

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b590      	push	{r4, r7, lr}
 800061e:	b085      	sub	sp, #20
 8000620:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000622:	f000 fe49 	bl	80012b8 <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(200);
 8000626:	20c8      	movs	r0, #200	; 0xc8
 8000628:	f000 fea8 	bl	800137c <HAL_Delay>



 // char lcd0[20], lcd1[20],lcd2[20], lcd3[20];
  uint32_t lastLCDUpdate = 0;
 800062c:	2300      	movs	r3, #0
 800062e:	60fb      	str	r3, [r7, #12]

  // [0] = PA4 , [1] = PA7
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000630:	f000 f890 	bl	8000754 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000634:	f7ff fe64 	bl	8000300 <MX_GPIO_Init>
  MX_DMA_Init();
 8000638:	f7ff fe44 	bl	80002c4 <MX_DMA_Init>
  MX_ADC1_Init();
 800063c:	f7ff fd68 	bl	8000110 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000640:	f000 fd9e 	bl	8001180 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000644:	f000 fd10 	bl	8001068 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000648:	f000 fcbe 	bl	8000fc8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  /*-[ I2C Bus Scanning ]-*/
  HAL_TIM_Base_Start_IT(&htim1);
 800064c:	4838      	ldr	r0, [pc, #224]	; (8000730 <main+0x114>)
 800064e:	f002 fe99 	bl	8003384 <HAL_TIM_Base_Start_IT>

  HAL_TIM_Base_Start_IT(&htim2);
 8000652:	4838      	ldr	r0, [pc, #224]	; (8000734 <main+0x118>)
 8000654:	f002 fe96 	bl	8003384 <HAL_TIM_Base_Start_IT>
  LCD_Init();
 8000658:	f7ff ffb4 	bl	80005c4 <LCD_Init>
        LCD_Send_Command(0x01); // پاک کردن LCD
 800065c:	2001      	movs	r0, #1
 800065e:	f7ff ff3b 	bl	80004d8 <LCD_Send_Command>
        LCD_Set_Cursor(0, 0);
 8000662:	2100      	movs	r1, #0
 8000664:	2000      	movs	r0, #0
 8000666:	f7ff ff8d 	bl	8000584 <LCD_Set_Cursor>
        LCD_Send_String( "K.S.A 3axis control ");
 800066a:	4833      	ldr	r0, [pc, #204]	; (8000738 <main+0x11c>)
 800066c:	f7ff ff74 	bl	8000558 <LCD_Send_String>





      HAL_Delay(2000);
 8000670:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000674:	f000 fe82 	bl	800137c <HAL_Delay>
      LCD_Send_Command(0x01);
 8000678:	2001      	movs	r0, #1
 800067a:	f7ff ff2d 	bl	80004d8 <LCD_Send_Command>
      LCD_Set_Cursor(0, 0);
 800067e:	2100      	movs	r1, #0
 8000680:	2000      	movs	r0, #0
 8000682:	f7ff ff7f 	bl	8000584 <LCD_Set_Cursor>
  /* USER CODE BEGIN WHILE */


     // HAL_ADC_Start(&hadc1); // شروع ADC

			  LCD_Send_Command(0x01); // پاک کردن LCD
 8000686:	2001      	movs	r0, #1
 8000688:	f7ff ff26 	bl	80004d8 <LCD_Send_Command>
			  LCD_Set_Cursor(0, 0);
 800068c:	2100      	movs	r1, #0
 800068e:	2000      	movs	r0, #0
 8000690:	f7ff ff78 	bl	8000584 <LCD_Set_Cursor>
			  LCD_Send_String("HOMING .......");
 8000694:	4829      	ldr	r0, [pc, #164]	; (800073c <main+0x120>)
 8000696:	f7ff ff5f 	bl	8000558 <LCD_Send_String>
			  MotorControl_StepMotor_homing(1);
 800069a:	2001      	movs	r0, #1
 800069c:	f000 faf6 	bl	8000c8c <MotorControl_StepMotor_homing>



			  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80006a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006a4:	4826      	ldr	r0, [pc, #152]	; (8000740 <main+0x124>)
 80006a6:	f002 f888 	bl	80027ba <HAL_GPIO_TogglePin>
			  HAL_ADCEx_Calibration_Start(&hadc1);
 80006aa:	4826      	ldr	r0, [pc, #152]	; (8000744 <main+0x128>)
 80006ac:	f001 fb1e 	bl	8001cec <HAL_ADCEx_Calibration_Start>
			  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcValues, 4);
 80006b0:	2204      	movs	r2, #4
 80006b2:	4925      	ldr	r1, [pc, #148]	; (8000748 <main+0x12c>)
 80006b4:	4823      	ldr	r0, [pc, #140]	; (8000744 <main+0x128>)
 80006b6:	f000 ff5d 	bl	8001574 <HAL_ADC_Start_DMA>
	uint8_t msg[] = "***";
 80006ba:	4b24      	ldr	r3, [pc, #144]	; (800074c <main+0x130>)
 80006bc:	603b      	str	r3, [r7, #0]
	LCD_Send_Command(0x01); // پاک کردن LCD
 80006be:	2001      	movs	r0, #1
 80006c0:	f7ff ff0a 	bl	80004d8 <LCD_Send_Command>
  while (1)
  {
	 // Read_ADC();
	HAL_Delay(100);
 80006c4:	2064      	movs	r0, #100	; 0x64
 80006c6:	f000 fe59 	bl	800137c <HAL_Delay>

	//float voltage_pa4 = adcValues[0];
	//float voltage_pa5 = adcValues[1];
	float voltage_pa6 = adcValues[2];
 80006ca:	4b1f      	ldr	r3, [pc, #124]	; (8000748 <main+0x12c>)
 80006cc:	689b      	ldr	r3, [r3, #8]
 80006ce:	4618      	mov	r0, r3
 80006d0:	f007 f8a8 	bl	8007824 <__aeabi_ui2f>
 80006d4:	4603      	mov	r3, r0
 80006d6:	60bb      	str	r3, [r7, #8]
	float voltage_pa7 = adcValues[3];
 80006d8:	4b1b      	ldr	r3, [pc, #108]	; (8000748 <main+0x12c>)
 80006da:	68db      	ldr	r3, [r3, #12]
 80006dc:	4618      	mov	r0, r3
 80006de:	f007 f8a1 	bl	8007824 <__aeabi_ui2f>
 80006e2:	4603      	mov	r3, r0
 80006e4:	607b      	str	r3, [r7, #4]

	HAL_UART_Transmit(&huart1, msg, sizeof(msg), 10000);
 80006e6:	4639      	mov	r1, r7
 80006e8:	f242 7310 	movw	r3, #10000	; 0x2710
 80006ec:	2204      	movs	r2, #4
 80006ee:	4818      	ldr	r0, [pc, #96]	; (8000750 <main+0x134>)
 80006f0:	f003 fa68 	bl	8003bc4 <HAL_UART_Transmit>
	MotorControl_UpdateSpeed(voltage_pa7,voltage_pa6);
 80006f4:	6878      	ldr	r0, [r7, #4]
 80006f6:	f007 f8ed 	bl	80078d4 <__aeabi_f2uiz>
 80006fa:	4604      	mov	r4, r0
 80006fc:	68b8      	ldr	r0, [r7, #8]
 80006fe:	f007 f8e9 	bl	80078d4 <__aeabi_f2uiz>
 8000702:	4603      	mov	r3, r0
 8000704:	4619      	mov	r1, r3
 8000706:	4620      	mov	r0, r4
 8000708:	f000 f8f2 	bl	80008f0 <MotorControl_UpdateSpeed>

	 if(HAL_GetTick() - lastLCDUpdate > 100)
 800070c:	f000 fe2c 	bl	8001368 <HAL_GetTick>
 8000710:	4602      	mov	r2, r0
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	1ad3      	subs	r3, r2, r3
 8000716:	2b64      	cmp	r3, #100	; 0x64
 8000718:	d904      	bls.n	8000724 <main+0x108>
	 {
		lastLCDUpdate = HAL_GetTick();
 800071a:	f000 fe25 	bl	8001368 <HAL_GetTick>
 800071e:	60f8      	str	r0, [r7, #12]
		 MotorControl_LCDUpdate();
 8000720:	f000 fa82 	bl	8000c28 <MotorControl_LCDUpdate>
	}
	 HAL_Delay(500);
 8000724:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000728:	f000 fe28 	bl	800137c <HAL_Delay>
  {
 800072c:	e7ca      	b.n	80006c4 <main+0xa8>
 800072e:	bf00      	nop
 8000730:	20000288 	.word	0x20000288
 8000734:	200002d0 	.word	0x200002d0
 8000738:	08007914 	.word	0x08007914
 800073c:	0800792c 	.word	0x0800792c
 8000740:	40011000 	.word	0x40011000
 8000744:	200001dc 	.word	0x200001dc
 8000748:	20000250 	.word	0x20000250
 800074c:	002a2a2a 	.word	0x002a2a2a
 8000750:	20000318 	.word	0x20000318

08000754 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b094      	sub	sp, #80	; 0x50
 8000758:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800075a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800075e:	2228      	movs	r2, #40	; 0x28
 8000760:	2100      	movs	r1, #0
 8000762:	4618      	mov	r0, r3
 8000764:	f003 fc2c 	bl	8003fc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000768:	f107 0314 	add.w	r3, r7, #20
 800076c:	2200      	movs	r2, #0
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	605a      	str	r2, [r3, #4]
 8000772:	609a      	str	r2, [r3, #8]
 8000774:	60da      	str	r2, [r3, #12]
 8000776:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000778:	1d3b      	adds	r3, r7, #4
 800077a:	2200      	movs	r2, #0
 800077c:	601a      	str	r2, [r3, #0]
 800077e:	605a      	str	r2, [r3, #4]
 8000780:	609a      	str	r2, [r3, #8]
 8000782:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000784:	2301      	movs	r3, #1
 8000786:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000788:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800078c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800078e:	2300      	movs	r3, #0
 8000790:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000792:	2301      	movs	r3, #1
 8000794:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000796:	2302      	movs	r3, #2
 8000798:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800079a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800079e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80007a0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80007a4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007aa:	4618      	mov	r0, r3
 80007ac:	f002 f81e 	bl	80027ec <HAL_RCC_OscConfig>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <SystemClock_Config+0x66>
  {
    Error_Handler();
 80007b6:	f000 f895 	bl	80008e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ba:	230f      	movs	r3, #15
 80007bc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007be:	2302      	movs	r3, #2
 80007c0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007c2:	2300      	movs	r3, #0
 80007c4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007ca:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007d0:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007d2:	f107 0314 	add.w	r3, r7, #20
 80007d6:	2102      	movs	r1, #2
 80007d8:	4618      	mov	r0, r3
 80007da:	f002 fa89 	bl	8002cf0 <HAL_RCC_ClockConfig>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80007e4:	f000 f87e 	bl	80008e4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80007e8:	2302      	movs	r3, #2
 80007ea:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 80007ec:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80007f0:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007f2:	1d3b      	adds	r3, r7, #4
 80007f4:	4618      	mov	r0, r3
 80007f6:	f002 fc09 	bl	800300c <HAL_RCCEx_PeriphCLKConfig>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000800:	f000 f870 	bl	80008e4 <Error_Handler>
  }
}
 8000804:	bf00      	nop
 8000806:	3750      	adds	r7, #80	; 0x50
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}

0800080c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM2) {
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800081c:	d124      	bne.n	8000868 <HAL_TIM_PeriodElapsedCallback+0x5c>

    	 if( motorEnable==1)
 800081e:	4b2d      	ldr	r3, [pc, #180]	; (80008d4 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	b2db      	uxtb	r3, r3
 8000824:	2b01      	cmp	r3, #1
 8000826:	d11f      	bne.n	8000868 <HAL_TIM_PeriodElapsedCallback+0x5c>
    	 {if(HAL_GPIO_ReadPin(LIMIT_UP_GPIO_Port, LIMIT_UP_Pin) == GPIO_PIN_RESET &&
 8000828:	f44f 7100 	mov.w	r1, #512	; 0x200
 800082c:	482a      	ldr	r0, [pc, #168]	; (80008d8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800082e:	f001 ff95 	bl	800275c <HAL_GPIO_ReadPin>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d106      	bne.n	8000846 <HAL_TIM_PeriodElapsedCallback+0x3a>
    	           HAL_GPIO_ReadPin(DIR_GPIO_Port, DIR_Pin) == GPIO_PIN_SET)
 8000838:	2110      	movs	r1, #16
 800083a:	4827      	ldr	r0, [pc, #156]	; (80008d8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800083c:	f001 ff8e 	bl	800275c <HAL_GPIO_ReadPin>
 8000840:	4603      	mov	r3, r0
    	 {if(HAL_GPIO_ReadPin(LIMIT_UP_GPIO_Port, LIMIT_UP_Pin) == GPIO_PIN_RESET &&
 8000842:	2b01      	cmp	r3, #1
 8000844:	d03b      	beq.n	80008be <HAL_TIM_PeriodElapsedCallback+0xb2>
    	        {
    	            return;
    	        }

    	        if(HAL_GPIO_ReadPin(LIMIT_DOWN_GPIO_Port, LIMIT_DOWN_Pin) == GPIO_PIN_RESET &&
 8000846:	f44f 7180 	mov.w	r1, #256	; 0x100
 800084a:	4823      	ldr	r0, [pc, #140]	; (80008d8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800084c:	f001 ff86 	bl	800275c <HAL_GPIO_ReadPin>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d106      	bne.n	8000864 <HAL_TIM_PeriodElapsedCallback+0x58>
    	           HAL_GPIO_ReadPin(DIR_GPIO_Port, DIR_Pin) == GPIO_PIN_RESET)
 8000856:	2110      	movs	r1, #16
 8000858:	481f      	ldr	r0, [pc, #124]	; (80008d8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800085a:	f001 ff7f 	bl	800275c <HAL_GPIO_ReadPin>
 800085e:	4603      	mov	r3, r0
    	        if(HAL_GPIO_ReadPin(LIMIT_DOWN_GPIO_Port, LIMIT_DOWN_Pin) == GPIO_PIN_RESET &&
 8000860:	2b00      	cmp	r3, #0
 8000862:	d02e      	beq.n	80008c2 <HAL_TIM_PeriodElapsedCallback+0xb6>
    	        {
    	            return;
    	        }
    	MotorControl_TIMCallback();
 8000864:	f000 f988 	bl	8000b78 <MotorControl_TIMCallback>
    	 }
    }
    if(htim->Instance == TIM1) {
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a1b      	ldr	r2, [pc, #108]	; (80008dc <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800086e:	4293      	cmp	r3, r2
 8000870:	d12c      	bne.n	80008cc <HAL_TIM_PeriodElapsedCallback+0xc0>

       	 if( motorEnable_2==1)
 8000872:	4b1b      	ldr	r3, [pc, #108]	; (80008e0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	b2db      	uxtb	r3, r3
 8000878:	2b01      	cmp	r3, #1
 800087a:	d127      	bne.n	80008cc <HAL_TIM_PeriodElapsedCallback+0xc0>
       	 {if(HAL_GPIO_ReadPin(LIMIT_UP_GPIO_Port_2, LIMIT_UP_Pin_2) == GPIO_PIN_RESET &&
 800087c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000880:	4815      	ldr	r0, [pc, #84]	; (80008d8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8000882:	f001 ff6b 	bl	800275c <HAL_GPIO_ReadPin>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d106      	bne.n	800089a <HAL_TIM_PeriodElapsedCallback+0x8e>
       	           HAL_GPIO_ReadPin(DIR_GPIO_Port_2, DIR_Pin_2) == GPIO_PIN_SET)
 800088c:	2102      	movs	r1, #2
 800088e:	4812      	ldr	r0, [pc, #72]	; (80008d8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8000890:	f001 ff64 	bl	800275c <HAL_GPIO_ReadPin>
 8000894:	4603      	mov	r3, r0
       	 {if(HAL_GPIO_ReadPin(LIMIT_UP_GPIO_Port_2, LIMIT_UP_Pin_2) == GPIO_PIN_RESET &&
 8000896:	2b01      	cmp	r3, #1
 8000898:	d015      	beq.n	80008c6 <HAL_TIM_PeriodElapsedCallback+0xba>
       	        {
       	            return;
       	        }

       	        if(HAL_GPIO_ReadPin(LIMIT_DOWN_GPIO_Port_2, LIMIT_DOWN_Pin_2) == GPIO_PIN_RESET &&
 800089a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800089e:	480e      	ldr	r0, [pc, #56]	; (80008d8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80008a0:	f001 ff5c 	bl	800275c <HAL_GPIO_ReadPin>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d106      	bne.n	80008b8 <HAL_TIM_PeriodElapsedCallback+0xac>
       	           HAL_GPIO_ReadPin(DIR_GPIO_Port_2, DIR_Pin_2) == GPIO_PIN_RESET)
 80008aa:	2102      	movs	r1, #2
 80008ac:	480a      	ldr	r0, [pc, #40]	; (80008d8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80008ae:	f001 ff55 	bl	800275c <HAL_GPIO_ReadPin>
 80008b2:	4603      	mov	r3, r0
       	        if(HAL_GPIO_ReadPin(LIMIT_DOWN_GPIO_Port_2, LIMIT_DOWN_Pin_2) == GPIO_PIN_RESET &&
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d008      	beq.n	80008ca <HAL_TIM_PeriodElapsedCallback+0xbe>
       	        {
       	            return;
       	        }
       	MotorControl_TIMCallback_2();
 80008b8:	f000 f98a 	bl	8000bd0 <MotorControl_TIMCallback_2>
 80008bc:	e006      	b.n	80008cc <HAL_TIM_PeriodElapsedCallback+0xc0>
    	            return;
 80008be:	bf00      	nop
 80008c0:	e004      	b.n	80008cc <HAL_TIM_PeriodElapsedCallback+0xc0>
    	            return;
 80008c2:	bf00      	nop
 80008c4:	e002      	b.n	80008cc <HAL_TIM_PeriodElapsedCallback+0xc0>
       	            return;
 80008c6:	bf00      	nop
 80008c8:	e000      	b.n	80008cc <HAL_TIM_PeriodElapsedCallback+0xc0>
       	            return;
 80008ca:	bf00      	nop
       	 }
       }
}
 80008cc:	3708      	adds	r7, #8
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	20000268 	.word	0x20000268
 80008d8:	40010c00 	.word	0x40010c00
 80008dc:	40012c00 	.word	0x40012c00
 80008e0:	20000269 	.word	0x20000269

080008e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008e8:	b672      	cpsid	i
}
 80008ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008ec:	e7fe      	b.n	80008ec <Error_Handler+0x8>
	...

080008f0 <MotorControl_UpdateSpeed>:
volatile uint8_t motorEnable_2 = 0;
uint32_t adcValue = 0;
char lcd0[20],lcd1[20],lcd2[20],lcd3[20];
// خواندن جویستیک و تنظیم سرعت و جهت
void MotorControl_UpdateSpeed(uint32_t adc_val1,uint32_t adc_val2)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b086      	sub	sp, #24
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	6039      	str	r1, [r7, #0]



    adcValue =adc_val1;
 80008fa:	4a94      	ldr	r2, [pc, #592]	; (8000b4c <MotorControl_UpdateSpeed+0x25c>)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	6013      	str	r3, [r2, #0]

    if(adcValue > ADC_CENTER + DEAD_ZONE)
 8000900:	4b92      	ldr	r3, [pc, #584]	; (8000b4c <MotorControl_UpdateSpeed+0x25c>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	f640 0266 	movw	r2, #2150	; 0x866
 8000908:	4293      	cmp	r3, r2
 800090a:	d93d      	bls.n	8000988 <MotorControl_UpdateSpeed+0x98>
    {
        if(HAL_GPIO_ReadPin(LIMIT_UP_GPIO_Port, LIMIT_UP_Pin) == GPIO_PIN_RESET)
 800090c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000910:	488f      	ldr	r0, [pc, #572]	; (8000b50 <MotorControl_UpdateSpeed+0x260>)
 8000912:	f001 ff23 	bl	800275c <HAL_GPIO_ReadPin>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d10b      	bne.n	8000934 <MotorControl_UpdateSpeed+0x44>
        {
            motorEnable = 0;
 800091c:	4b8d      	ldr	r3, [pc, #564]	; (8000b54 <MotorControl_UpdateSpeed+0x264>)
 800091e:	2200      	movs	r2, #0
 8000920:	701a      	strb	r2, [r3, #0]
            HAL_TIM_Base_Stop_IT(&htim2);
 8000922:	488d      	ldr	r0, [pc, #564]	; (8000b58 <MotorControl_UpdateSpeed+0x268>)
 8000924:	f002 fd80 	bl	8003428 <HAL_TIM_Base_Stop_IT>
            HAL_GPIO_WritePin(STEP_GPIO_Port, STEP_Pin, GPIO_PIN_RESET);
 8000928:	2200      	movs	r2, #0
 800092a:	2108      	movs	r1, #8
 800092c:	4888      	ldr	r0, [pc, #544]	; (8000b50 <MotorControl_UpdateSpeed+0x260>)
 800092e:	f001 ff2c 	bl	800278a <HAL_GPIO_WritePin>
            return;
 8000932:	e108      	b.n	8000b46 <MotorControl_UpdateSpeed+0x256>
        }

        motorEnable = 1;
 8000934:	4b87      	ldr	r3, [pc, #540]	; (8000b54 <MotorControl_UpdateSpeed+0x264>)
 8000936:	2201      	movs	r2, #1
 8000938:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_SET);
 800093a:	2201      	movs	r2, #1
 800093c:	2110      	movs	r1, #16
 800093e:	4884      	ldr	r0, [pc, #528]	; (8000b50 <MotorControl_UpdateSpeed+0x260>)
 8000940:	f001 ff23 	bl	800278a <HAL_GPIO_WritePin>
        uint32_t period = MAX_PERIOD - ((adcValue - (ADC_CENTER + DEAD_ZONE)) * (MAX_PERIOD - MIN_PERIOD) / (4095 - (ADC_CENTER + DEAD_ZONE)));
 8000944:	4b81      	ldr	r3, [pc, #516]	; (8000b4c <MotorControl_UpdateSpeed+0x25c>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	f640 42b2 	movw	r2, #3250	; 0xcb2
 800094c:	fb03 f202 	mul.w	r2, r3, r2
 8000950:	4b82      	ldr	r3, [pc, #520]	; (8000b5c <MotorControl_UpdateSpeed+0x26c>)
 8000952:	4413      	add	r3, r2
 8000954:	4a82      	ldr	r2, [pc, #520]	; (8000b60 <MotorControl_UpdateSpeed+0x270>)
 8000956:	fba2 1203 	umull	r1, r2, r2, r3
 800095a:	1a9b      	subs	r3, r3, r2
 800095c:	085b      	lsrs	r3, r3, #1
 800095e:	4413      	add	r3, r2
 8000960:	0a9b      	lsrs	r3, r3, #10
 8000962:	f5c3 635a 	rsb	r3, r3, #3488	; 0xda0
 8000966:	330c      	adds	r3, #12
 8000968:	613b      	str	r3, [r7, #16]
        __HAL_TIM_SET_AUTORELOAD(&htim2, period);
 800096a:	4b7b      	ldr	r3, [pc, #492]	; (8000b58 <MotorControl_UpdateSpeed+0x268>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	693a      	ldr	r2, [r7, #16]
 8000970:	62da      	str	r2, [r3, #44]	; 0x2c
 8000972:	4a79      	ldr	r2, [pc, #484]	; (8000b58 <MotorControl_UpdateSpeed+0x268>)
 8000974:	693b      	ldr	r3, [r7, #16]
 8000976:	60d3      	str	r3, [r2, #12]
        __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000978:	4b77      	ldr	r3, [pc, #476]	; (8000b58 <MotorControl_UpdateSpeed+0x268>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	2200      	movs	r2, #0
 800097e:	625a      	str	r2, [r3, #36]	; 0x24
        HAL_TIM_Base_Start_IT(&htim2);
 8000980:	4875      	ldr	r0, [pc, #468]	; (8000b58 <MotorControl_UpdateSpeed+0x268>)
 8000982:	f002 fcff 	bl	8003384 <HAL_TIM_Base_Start_IT>
 8000986:	e04b      	b.n	8000a20 <MotorControl_UpdateSpeed+0x130>

    }
    else if(adcValue < ADC_CENTER - DEAD_ZONE)
 8000988:	4b70      	ldr	r3, [pc, #448]	; (8000b4c <MotorControl_UpdateSpeed+0x25c>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	f240 729d 	movw	r2, #1949	; 0x79d
 8000990:	4293      	cmp	r3, r2
 8000992:	d83a      	bhi.n	8000a0a <MotorControl_UpdateSpeed+0x11a>
    {
        if(HAL_GPIO_ReadPin(LIMIT_DOWN_GPIO_Port, LIMIT_DOWN_Pin) ==GPIO_PIN_RESET)
 8000994:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000998:	486d      	ldr	r0, [pc, #436]	; (8000b50 <MotorControl_UpdateSpeed+0x260>)
 800099a:	f001 fedf 	bl	800275c <HAL_GPIO_ReadPin>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d10b      	bne.n	80009bc <MotorControl_UpdateSpeed+0xcc>
        {
            motorEnable = 0;
 80009a4:	4b6b      	ldr	r3, [pc, #428]	; (8000b54 <MotorControl_UpdateSpeed+0x264>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	701a      	strb	r2, [r3, #0]
            HAL_TIM_Base_Stop_IT(&htim2);
 80009aa:	486b      	ldr	r0, [pc, #428]	; (8000b58 <MotorControl_UpdateSpeed+0x268>)
 80009ac:	f002 fd3c 	bl	8003428 <HAL_TIM_Base_Stop_IT>
            HAL_GPIO_WritePin(STEP_GPIO_Port, STEP_Pin, GPIO_PIN_RESET);
 80009b0:	2200      	movs	r2, #0
 80009b2:	2108      	movs	r1, #8
 80009b4:	4866      	ldr	r0, [pc, #408]	; (8000b50 <MotorControl_UpdateSpeed+0x260>)
 80009b6:	f001 fee8 	bl	800278a <HAL_GPIO_WritePin>
            return;
 80009ba:	e0c4      	b.n	8000b46 <MotorControl_UpdateSpeed+0x256>
        }

        motorEnable = 1;
 80009bc:	4b65      	ldr	r3, [pc, #404]	; (8000b54 <MotorControl_UpdateSpeed+0x264>)
 80009be:	2201      	movs	r2, #1
 80009c0:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_RESET);
 80009c2:	2200      	movs	r2, #0
 80009c4:	2110      	movs	r1, #16
 80009c6:	4862      	ldr	r0, [pc, #392]	; (8000b50 <MotorControl_UpdateSpeed+0x260>)
 80009c8:	f001 fedf 	bl	800278a <HAL_GPIO_WritePin>
        uint32_t period = MAX_PERIOD - (((ADC_CENTER - DEAD_ZONE) - adcValue) * (MAX_PERIOD - MIN_PERIOD) / (ADC_CENTER - DEAD_ZONE));
 80009cc:	4b5f      	ldr	r3, [pc, #380]	; (8000b4c <MotorControl_UpdateSpeed+0x25c>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4a64      	ldr	r2, [pc, #400]	; (8000b64 <MotorControl_UpdateSpeed+0x274>)
 80009d2:	fb03 f202 	mul.w	r2, r3, r2
 80009d6:	4b64      	ldr	r3, [pc, #400]	; (8000b68 <MotorControl_UpdateSpeed+0x278>)
 80009d8:	4413      	add	r3, r2
 80009da:	085b      	lsrs	r3, r3, #1
 80009dc:	4a63      	ldr	r2, [pc, #396]	; (8000b6c <MotorControl_UpdateSpeed+0x27c>)
 80009de:	fba2 2303 	umull	r2, r3, r2, r3
 80009e2:	09db      	lsrs	r3, r3, #7
 80009e4:	f5c3 635a 	rsb	r3, r3, #3488	; 0xda0
 80009e8:	330c      	adds	r3, #12
 80009ea:	617b      	str	r3, [r7, #20]
        __HAL_TIM_SET_AUTORELOAD(&htim2, period);
 80009ec:	4b5a      	ldr	r3, [pc, #360]	; (8000b58 <MotorControl_UpdateSpeed+0x268>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	697a      	ldr	r2, [r7, #20]
 80009f2:	62da      	str	r2, [r3, #44]	; 0x2c
 80009f4:	4a58      	ldr	r2, [pc, #352]	; (8000b58 <MotorControl_UpdateSpeed+0x268>)
 80009f6:	697b      	ldr	r3, [r7, #20]
 80009f8:	60d3      	str	r3, [r2, #12]
        __HAL_TIM_SET_COUNTER(&htim2, 0);
 80009fa:	4b57      	ldr	r3, [pc, #348]	; (8000b58 <MotorControl_UpdateSpeed+0x268>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	2200      	movs	r2, #0
 8000a00:	625a      	str	r2, [r3, #36]	; 0x24
        HAL_TIM_Base_Start_IT(&htim2);
 8000a02:	4855      	ldr	r0, [pc, #340]	; (8000b58 <MotorControl_UpdateSpeed+0x268>)
 8000a04:	f002 fcbe 	bl	8003384 <HAL_TIM_Base_Start_IT>
 8000a08:	e00a      	b.n	8000a20 <MotorControl_UpdateSpeed+0x130>

    }
    else
    {
        motorEnable = 0;
 8000a0a:	4b52      	ldr	r3, [pc, #328]	; (8000b54 <MotorControl_UpdateSpeed+0x264>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	701a      	strb	r2, [r3, #0]
        HAL_TIM_Base_Stop_IT(&htim2);
 8000a10:	4851      	ldr	r0, [pc, #324]	; (8000b58 <MotorControl_UpdateSpeed+0x268>)
 8000a12:	f002 fd09 	bl	8003428 <HAL_TIM_Base_Stop_IT>
        HAL_GPIO_WritePin(STEP_GPIO_Port, STEP_Pin, GPIO_PIN_RESET);
 8000a16:	2200      	movs	r2, #0
 8000a18:	2108      	movs	r1, #8
 8000a1a:	484d      	ldr	r0, [pc, #308]	; (8000b50 <MotorControl_UpdateSpeed+0x260>)
 8000a1c:	f001 feb5 	bl	800278a <HAL_GPIO_WritePin>
    }


    adcValue =adc_val2;
 8000a20:	4a4a      	ldr	r2, [pc, #296]	; (8000b4c <MotorControl_UpdateSpeed+0x25c>)
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	6013      	str	r3, [r2, #0]

    if(adcValue > ADC_CENTER + DEAD_ZONE)
 8000a26:	4b49      	ldr	r3, [pc, #292]	; (8000b4c <MotorControl_UpdateSpeed+0x25c>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	f640 0266 	movw	r2, #2150	; 0x866
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d93d      	bls.n	8000aae <MotorControl_UpdateSpeed+0x1be>
    {
        if(HAL_GPIO_ReadPin(LIMIT_UP_GPIO_Port_2, LIMIT_UP_Pin_2) == GPIO_PIN_RESET)
 8000a32:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a36:	4846      	ldr	r0, [pc, #280]	; (8000b50 <MotorControl_UpdateSpeed+0x260>)
 8000a38:	f001 fe90 	bl	800275c <HAL_GPIO_ReadPin>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d10b      	bne.n	8000a5a <MotorControl_UpdateSpeed+0x16a>
        {
            motorEnable_2 = 0;
 8000a42:	4b4b      	ldr	r3, [pc, #300]	; (8000b70 <MotorControl_UpdateSpeed+0x280>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	701a      	strb	r2, [r3, #0]
            HAL_TIM_Base_Stop_IT(&htim1);
 8000a48:	484a      	ldr	r0, [pc, #296]	; (8000b74 <MotorControl_UpdateSpeed+0x284>)
 8000a4a:	f002 fced 	bl	8003428 <HAL_TIM_Base_Stop_IT>
            HAL_GPIO_WritePin(STEP_GPIO_Port_2, STEP_Pin_2, GPIO_PIN_RESET);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2101      	movs	r1, #1
 8000a52:	483f      	ldr	r0, [pc, #252]	; (8000b50 <MotorControl_UpdateSpeed+0x260>)
 8000a54:	f001 fe99 	bl	800278a <HAL_GPIO_WritePin>
            return;
 8000a58:	e075      	b.n	8000b46 <MotorControl_UpdateSpeed+0x256>
        }

        motorEnable_2 = 1;
 8000a5a:	4b45      	ldr	r3, [pc, #276]	; (8000b70 <MotorControl_UpdateSpeed+0x280>)
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(DIR_GPIO_Port_2, DIR_Pin_2, GPIO_PIN_SET);
 8000a60:	2201      	movs	r2, #1
 8000a62:	2102      	movs	r1, #2
 8000a64:	483a      	ldr	r0, [pc, #232]	; (8000b50 <MotorControl_UpdateSpeed+0x260>)
 8000a66:	f001 fe90 	bl	800278a <HAL_GPIO_WritePin>
        uint32_t period = MAX_PERIOD - ((adcValue - (ADC_CENTER + DEAD_ZONE)) * (MAX_PERIOD - MIN_PERIOD) / (4095 - (ADC_CENTER + DEAD_ZONE)));
 8000a6a:	4b38      	ldr	r3, [pc, #224]	; (8000b4c <MotorControl_UpdateSpeed+0x25c>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	f640 42b2 	movw	r2, #3250	; 0xcb2
 8000a72:	fb03 f202 	mul.w	r2, r3, r2
 8000a76:	4b39      	ldr	r3, [pc, #228]	; (8000b5c <MotorControl_UpdateSpeed+0x26c>)
 8000a78:	4413      	add	r3, r2
 8000a7a:	4a39      	ldr	r2, [pc, #228]	; (8000b60 <MotorControl_UpdateSpeed+0x270>)
 8000a7c:	fba2 1203 	umull	r1, r2, r2, r3
 8000a80:	1a9b      	subs	r3, r3, r2
 8000a82:	085b      	lsrs	r3, r3, #1
 8000a84:	4413      	add	r3, r2
 8000a86:	0a9b      	lsrs	r3, r3, #10
 8000a88:	f5c3 635a 	rsb	r3, r3, #3488	; 0xda0
 8000a8c:	330c      	adds	r3, #12
 8000a8e:	60bb      	str	r3, [r7, #8]
        __HAL_TIM_SET_AUTORELOAD(&htim1, period);
 8000a90:	4b38      	ldr	r3, [pc, #224]	; (8000b74 <MotorControl_UpdateSpeed+0x284>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	68ba      	ldr	r2, [r7, #8]
 8000a96:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a98:	4a36      	ldr	r2, [pc, #216]	; (8000b74 <MotorControl_UpdateSpeed+0x284>)
 8000a9a:	68bb      	ldr	r3, [r7, #8]
 8000a9c:	60d3      	str	r3, [r2, #12]
        __HAL_TIM_SET_COUNTER(&htim1, 0);
 8000a9e:	4b35      	ldr	r3, [pc, #212]	; (8000b74 <MotorControl_UpdateSpeed+0x284>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	625a      	str	r2, [r3, #36]	; 0x24
        HAL_TIM_Base_Start_IT(&htim1);
 8000aa6:	4833      	ldr	r0, [pc, #204]	; (8000b74 <MotorControl_UpdateSpeed+0x284>)
 8000aa8:	f002 fc6c 	bl	8003384 <HAL_TIM_Base_Start_IT>
 8000aac:	e04b      	b.n	8000b46 <MotorControl_UpdateSpeed+0x256>

    }
    else if(adcValue < ADC_CENTER - DEAD_ZONE)
 8000aae:	4b27      	ldr	r3, [pc, #156]	; (8000b4c <MotorControl_UpdateSpeed+0x25c>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	f240 729d 	movw	r2, #1949	; 0x79d
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d83a      	bhi.n	8000b30 <MotorControl_UpdateSpeed+0x240>
    {
        if(HAL_GPIO_ReadPin(LIMIT_DOWN_GPIO_Port_2, LIMIT_DOWN_Pin_2) ==GPIO_PIN_RESET)
 8000aba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000abe:	4824      	ldr	r0, [pc, #144]	; (8000b50 <MotorControl_UpdateSpeed+0x260>)
 8000ac0:	f001 fe4c 	bl	800275c <HAL_GPIO_ReadPin>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d10b      	bne.n	8000ae2 <MotorControl_UpdateSpeed+0x1f2>
        {
            motorEnable_2 = 0;
 8000aca:	4b29      	ldr	r3, [pc, #164]	; (8000b70 <MotorControl_UpdateSpeed+0x280>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	701a      	strb	r2, [r3, #0]
            HAL_TIM_Base_Stop_IT(&htim1);
 8000ad0:	4828      	ldr	r0, [pc, #160]	; (8000b74 <MotorControl_UpdateSpeed+0x284>)
 8000ad2:	f002 fca9 	bl	8003428 <HAL_TIM_Base_Stop_IT>
            HAL_GPIO_WritePin(STEP_GPIO_Port_2, STEP_Pin_2, GPIO_PIN_RESET);
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	2101      	movs	r1, #1
 8000ada:	481d      	ldr	r0, [pc, #116]	; (8000b50 <MotorControl_UpdateSpeed+0x260>)
 8000adc:	f001 fe55 	bl	800278a <HAL_GPIO_WritePin>
            return;
 8000ae0:	e031      	b.n	8000b46 <MotorControl_UpdateSpeed+0x256>
        }

        motorEnable_2 = 1;
 8000ae2:	4b23      	ldr	r3, [pc, #140]	; (8000b70 <MotorControl_UpdateSpeed+0x280>)
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(DIR_GPIO_Port_2, DIR_Pin_2, GPIO_PIN_RESET);
 8000ae8:	2200      	movs	r2, #0
 8000aea:	2102      	movs	r1, #2
 8000aec:	4818      	ldr	r0, [pc, #96]	; (8000b50 <MotorControl_UpdateSpeed+0x260>)
 8000aee:	f001 fe4c 	bl	800278a <HAL_GPIO_WritePin>
        uint32_t period = MAX_PERIOD - (((ADC_CENTER - DEAD_ZONE) - adcValue) * (MAX_PERIOD - MIN_PERIOD) / (ADC_CENTER - DEAD_ZONE));
 8000af2:	4b16      	ldr	r3, [pc, #88]	; (8000b4c <MotorControl_UpdateSpeed+0x25c>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4a1b      	ldr	r2, [pc, #108]	; (8000b64 <MotorControl_UpdateSpeed+0x274>)
 8000af8:	fb03 f202 	mul.w	r2, r3, r2
 8000afc:	4b1a      	ldr	r3, [pc, #104]	; (8000b68 <MotorControl_UpdateSpeed+0x278>)
 8000afe:	4413      	add	r3, r2
 8000b00:	085b      	lsrs	r3, r3, #1
 8000b02:	4a1a      	ldr	r2, [pc, #104]	; (8000b6c <MotorControl_UpdateSpeed+0x27c>)
 8000b04:	fba2 2303 	umull	r2, r3, r2, r3
 8000b08:	09db      	lsrs	r3, r3, #7
 8000b0a:	f5c3 635a 	rsb	r3, r3, #3488	; 0xda0
 8000b0e:	330c      	adds	r3, #12
 8000b10:	60fb      	str	r3, [r7, #12]
        __HAL_TIM_SET_AUTORELOAD(&htim1, period);
 8000b12:	4b18      	ldr	r3, [pc, #96]	; (8000b74 <MotorControl_UpdateSpeed+0x284>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	68fa      	ldr	r2, [r7, #12]
 8000b18:	62da      	str	r2, [r3, #44]	; 0x2c
 8000b1a:	4a16      	ldr	r2, [pc, #88]	; (8000b74 <MotorControl_UpdateSpeed+0x284>)
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	60d3      	str	r3, [r2, #12]
        __HAL_TIM_SET_COUNTER(&htim1, 0);
 8000b20:	4b14      	ldr	r3, [pc, #80]	; (8000b74 <MotorControl_UpdateSpeed+0x284>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	2200      	movs	r2, #0
 8000b26:	625a      	str	r2, [r3, #36]	; 0x24
        HAL_TIM_Base_Start_IT(&htim1);
 8000b28:	4812      	ldr	r0, [pc, #72]	; (8000b74 <MotorControl_UpdateSpeed+0x284>)
 8000b2a:	f002 fc2b 	bl	8003384 <HAL_TIM_Base_Start_IT>
 8000b2e:	e00a      	b.n	8000b46 <MotorControl_UpdateSpeed+0x256>

    }
    else
    {
        motorEnable_2 = 0;
 8000b30:	4b0f      	ldr	r3, [pc, #60]	; (8000b70 <MotorControl_UpdateSpeed+0x280>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	701a      	strb	r2, [r3, #0]
        HAL_TIM_Base_Stop_IT(&htim1);
 8000b36:	480f      	ldr	r0, [pc, #60]	; (8000b74 <MotorControl_UpdateSpeed+0x284>)
 8000b38:	f002 fc76 	bl	8003428 <HAL_TIM_Base_Stop_IT>
        HAL_GPIO_WritePin(STEP_GPIO_Port_2, STEP_Pin_2, GPIO_PIN_RESET);
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	2101      	movs	r1, #1
 8000b40:	4803      	ldr	r0, [pc, #12]	; (8000b50 <MotorControl_UpdateSpeed+0x260>)
 8000b42:	f001 fe22 	bl	800278a <HAL_GPIO_WritePin>
    }


    //sprintf(lcd0,"%.3f",(float)period);
   // LCD_Send_String(lcd0);
}
 8000b46:	3718      	adds	r7, #24
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	2000026c 	.word	0x2000026c
 8000b50:	40010c00 	.word	0x40010c00
 8000b54:	20000268 	.word	0x20000268
 8000b58:	200002d0 	.word	0x200002d0
 8000b5c:	ff956114 	.word	0xff956114
 8000b60:	0d8e8b41 	.word	0x0d8e8b41
 8000b64:	fffff34e 	.word	0xfffff34e
 8000b68:	0060b3dc 	.word	0x0060b3dc
 8000b6c:	219bb355 	.word	0x219bb355
 8000b70:	20000269 	.word	0x20000269
 8000b74:	20000288 	.word	0x20000288

08000b78 <MotorControl_TIMCallback>:

// Timer interrupt → تولید پالس STEP و شمارش

 void MotorControl_TIMCallback()
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0



    	HAL_GPIO_TogglePin(STEP_GPIO_Port, STEP_Pin);
 8000b7c:	2108      	movs	r1, #8
 8000b7e:	4811      	ldr	r0, [pc, #68]	; (8000bc4 <MotorControl_TIMCallback+0x4c>)
 8000b80:	f001 fe1b 	bl	80027ba <HAL_GPIO_TogglePin>


        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000b84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b88:	480f      	ldr	r0, [pc, #60]	; (8000bc8 <MotorControl_TIMCallback+0x50>)
 8000b8a:	f001 fe16 	bl	80027ba <HAL_GPIO_TogglePin>


        if(HAL_GPIO_ReadPin(STEP_GPIO_Port, STEP_Pin) == GPIO_PIN_SET)
 8000b8e:	2108      	movs	r1, #8
 8000b90:	480c      	ldr	r0, [pc, #48]	; (8000bc4 <MotorControl_TIMCallback+0x4c>)
 8000b92:	f001 fde3 	bl	800275c <HAL_GPIO_ReadPin>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b01      	cmp	r3, #1
 8000b9a:	d111      	bne.n	8000bc0 <MotorControl_TIMCallback+0x48>
        {
            if(HAL_GPIO_ReadPin(DIR_GPIO_Port, DIR_Pin) == GPIO_PIN_SET)
 8000b9c:	2110      	movs	r1, #16
 8000b9e:	4809      	ldr	r0, [pc, #36]	; (8000bc4 <MotorControl_TIMCallback+0x4c>)
 8000ba0:	f001 fddc 	bl	800275c <HAL_GPIO_ReadPin>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b01      	cmp	r3, #1
 8000ba8:	d105      	bne.n	8000bb6 <MotorControl_TIMCallback+0x3e>
                stepCount++;
 8000baa:	4b08      	ldr	r3, [pc, #32]	; (8000bcc <MotorControl_TIMCallback+0x54>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	3301      	adds	r3, #1
 8000bb0:	4a06      	ldr	r2, [pc, #24]	; (8000bcc <MotorControl_TIMCallback+0x54>)
 8000bb2:	6013      	str	r3, [r2, #0]
            else
                stepCount--;
        }
    }
 8000bb4:	e004      	b.n	8000bc0 <MotorControl_TIMCallback+0x48>
                stepCount--;
 8000bb6:	4b05      	ldr	r3, [pc, #20]	; (8000bcc <MotorControl_TIMCallback+0x54>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	3b01      	subs	r3, #1
 8000bbc:	4a03      	ldr	r2, [pc, #12]	; (8000bcc <MotorControl_TIMCallback+0x54>)
 8000bbe:	6013      	str	r3, [r2, #0]
    }
 8000bc0:	bf00      	nop
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	40010c00 	.word	0x40010c00
 8000bc8:	40011000 	.word	0x40011000
 8000bcc:	20000260 	.word	0x20000260

08000bd0 <MotorControl_TIMCallback_2>:

 void MotorControl_TIMCallback_2()
 {
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0



     	HAL_GPIO_TogglePin(STEP_GPIO_Port_2, STEP_Pin_2);
 8000bd4:	2101      	movs	r1, #1
 8000bd6:	4811      	ldr	r0, [pc, #68]	; (8000c1c <MotorControl_TIMCallback_2+0x4c>)
 8000bd8:	f001 fdef 	bl	80027ba <HAL_GPIO_TogglePin>


         HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000bdc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000be0:	480f      	ldr	r0, [pc, #60]	; (8000c20 <MotorControl_TIMCallback_2+0x50>)
 8000be2:	f001 fdea 	bl	80027ba <HAL_GPIO_TogglePin>


         if(HAL_GPIO_ReadPin(STEP_GPIO_Port_2, STEP_Pin_2) == GPIO_PIN_SET)
 8000be6:	2101      	movs	r1, #1
 8000be8:	480c      	ldr	r0, [pc, #48]	; (8000c1c <MotorControl_TIMCallback_2+0x4c>)
 8000bea:	f001 fdb7 	bl	800275c <HAL_GPIO_ReadPin>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d111      	bne.n	8000c18 <MotorControl_TIMCallback_2+0x48>
         {
             if(HAL_GPIO_ReadPin(DIR_GPIO_Port_2, DIR_Pin_2) == GPIO_PIN_SET)
 8000bf4:	2102      	movs	r1, #2
 8000bf6:	4809      	ldr	r0, [pc, #36]	; (8000c1c <MotorControl_TIMCallback_2+0x4c>)
 8000bf8:	f001 fdb0 	bl	800275c <HAL_GPIO_ReadPin>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b01      	cmp	r3, #1
 8000c00:	d105      	bne.n	8000c0e <MotorControl_TIMCallback_2+0x3e>
                 stepCount_2++;
 8000c02:	4b08      	ldr	r3, [pc, #32]	; (8000c24 <MotorControl_TIMCallback_2+0x54>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	3301      	adds	r3, #1
 8000c08:	4a06      	ldr	r2, [pc, #24]	; (8000c24 <MotorControl_TIMCallback_2+0x54>)
 8000c0a:	6013      	str	r3, [r2, #0]
             else
                 stepCount_2--;
         }
     }
 8000c0c:	e004      	b.n	8000c18 <MotorControl_TIMCallback_2+0x48>
                 stepCount_2--;
 8000c0e:	4b05      	ldr	r3, [pc, #20]	; (8000c24 <MotorControl_TIMCallback_2+0x54>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	3b01      	subs	r3, #1
 8000c14:	4a03      	ldr	r2, [pc, #12]	; (8000c24 <MotorControl_TIMCallback_2+0x54>)
 8000c16:	6013      	str	r3, [r2, #0]
     }
 8000c18:	bf00      	nop
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	40010c00 	.word	0x40010c00
 8000c20:	40011000 	.word	0x40011000
 8000c24:	20000264 	.word	0x20000264

08000c28 <MotorControl_LCDUpdate>:
// بروزرسانی LCD
void MotorControl_LCDUpdate(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
	sprintf(lcd0,"%.3f",(float)stepCount);
 8000c2c:	4b12      	ldr	r3, [pc, #72]	; (8000c78 <MotorControl_LCDUpdate+0x50>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f006 fdfb 	bl	800782c <__aeabi_i2f>
 8000c36:	4603      	mov	r3, r0
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f006 fa0d 	bl	8007058 <__aeabi_f2d>
 8000c3e:	4602      	mov	r2, r0
 8000c40:	460b      	mov	r3, r1
 8000c42:	490e      	ldr	r1, [pc, #56]	; (8000c7c <MotorControl_LCDUpdate+0x54>)
 8000c44:	480e      	ldr	r0, [pc, #56]	; (8000c80 <MotorControl_LCDUpdate+0x58>)
 8000c46:	f003 fe23 	bl	8004890 <siprintf>
	LCD_Set_Cursor(0, 0);
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	2000      	movs	r0, #0
 8000c4e:	f7ff fc99 	bl	8000584 <LCD_Set_Cursor>
	LCD_Send_String("Position:");
 8000c52:	480c      	ldr	r0, [pc, #48]	; (8000c84 <MotorControl_LCDUpdate+0x5c>)
 8000c54:	f7ff fc80 	bl	8000558 <LCD_Send_String>
    LCD_Set_Cursor(1, 0);
 8000c58:	2100      	movs	r1, #0
 8000c5a:	2001      	movs	r0, #1
 8000c5c:	f7ff fc92 	bl	8000584 <LCD_Set_Cursor>
    LCD_Send_String(lcd0);
 8000c60:	4807      	ldr	r0, [pc, #28]	; (8000c80 <MotorControl_LCDUpdate+0x58>)
 8000c62:	f7ff fc79 	bl	8000558 <LCD_Send_String>

    HAL_UART_Transmit(&huart1, lcd0, sizeof(lcd0), 10000);
 8000c66:	f242 7310 	movw	r3, #10000	; 0x2710
 8000c6a:	2214      	movs	r2, #20
 8000c6c:	4904      	ldr	r1, [pc, #16]	; (8000c80 <MotorControl_LCDUpdate+0x58>)
 8000c6e:	4806      	ldr	r0, [pc, #24]	; (8000c88 <MotorControl_LCDUpdate+0x60>)
 8000c70:	f002 ffa8 	bl	8003bc4 <HAL_UART_Transmit>
}
 8000c74:	bf00      	nop
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	20000260 	.word	0x20000260
 8000c7c:	0800793c 	.word	0x0800793c
 8000c80:	20000270 	.word	0x20000270
 8000c84:	08007944 	.word	0x08007944
 8000c88:	20000318 	.word	0x20000318

08000c8c <MotorControl_StepMotor_homing>:
void MotorControl_StepMotor_homing(uint32_t speed)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
	uint8_t confirmed = 0;
 8000c94:	2300      	movs	r3, #0
 8000c96:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_SET);
 8000c98:	2201      	movs	r2, #1
 8000c9a:	2110      	movs	r1, #16
 8000c9c:	4824      	ldr	r0, [pc, #144]	; (8000d30 <MotorControl_StepMotor_homing+0xa4>)
 8000c9e:	f001 fd74 	bl	800278a <HAL_GPIO_WritePin>
	while (!confirmed){
 8000ca2:	e010      	b.n	8000cc6 <MotorControl_StepMotor_homing+0x3a>
		HAL_GPIO_TogglePin(STEP_GPIO_Port, STEP_Pin);
 8000ca4:	2108      	movs	r1, #8
 8000ca6:	4822      	ldr	r0, [pc, #136]	; (8000d30 <MotorControl_StepMotor_homing+0xa4>)
 8000ca8:	f001 fd87 	bl	80027ba <HAL_GPIO_TogglePin>

		if (HAL_GPIO_ReadPin(LIMIT_DOWN_GPIO_Port, LIMIT_DOWN_Pin) == GPIO_PIN_RESET)  confirmed = 1;
 8000cac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cb0:	481f      	ldr	r0, [pc, #124]	; (8000d30 <MotorControl_StepMotor_homing+0xa4>)
 8000cb2:	f001 fd53 	bl	800275c <HAL_GPIO_ReadPin>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d101      	bne.n	8000cc0 <MotorControl_StepMotor_homing+0x34>
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	73fb      	strb	r3, [r7, #15]

		HAL_Delay(5);
 8000cc0:	2005      	movs	r0, #5
 8000cc2:	f000 fb5b 	bl	800137c <HAL_Delay>
	while (!confirmed){
 8000cc6:	7bfb      	ldrb	r3, [r7, #15]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d0eb      	beq.n	8000ca4 <MotorControl_StepMotor_homing+0x18>
	}

	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_RESET);
 8000ccc:	2200      	movs	r2, #0
 8000cce:	2110      	movs	r1, #16
 8000cd0:	4817      	ldr	r0, [pc, #92]	; (8000d30 <MotorControl_StepMotor_homing+0xa4>)
 8000cd2:	f001 fd5a 	bl	800278a <HAL_GPIO_WritePin>
	 confirmed = 0;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	73fb      	strb	r3, [r7, #15]
		HAL_GPIO_WritePin(DIR_GPIO_Port_2, DIR_Pin_2, GPIO_PIN_SET);
 8000cda:	2201      	movs	r2, #1
 8000cdc:	2102      	movs	r1, #2
 8000cde:	4814      	ldr	r0, [pc, #80]	; (8000d30 <MotorControl_StepMotor_homing+0xa4>)
 8000ce0:	f001 fd53 	bl	800278a <HAL_GPIO_WritePin>
		while (!confirmed){
 8000ce4:	e015      	b.n	8000d12 <MotorControl_StepMotor_homing+0x86>
			HAL_GPIO_TogglePin(STEP_GPIO_Port_2, STEP_Pin_2);
 8000ce6:	2101      	movs	r1, #1
 8000ce8:	4811      	ldr	r0, [pc, #68]	; (8000d30 <MotorControl_StepMotor_homing+0xa4>)
 8000cea:	f001 fd66 	bl	80027ba <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000cee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cf2:	4810      	ldr	r0, [pc, #64]	; (8000d34 <MotorControl_StepMotor_homing+0xa8>)
 8000cf4:	f001 fd61 	bl	80027ba <HAL_GPIO_TogglePin>
			if (HAL_GPIO_ReadPin(LIMIT_DOWN_GPIO_Port_2, LIMIT_DOWN_Pin_2) == GPIO_PIN_RESET)  confirmed = 1;
 8000cf8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cfc:	480c      	ldr	r0, [pc, #48]	; (8000d30 <MotorControl_StepMotor_homing+0xa4>)
 8000cfe:	f001 fd2d 	bl	800275c <HAL_GPIO_ReadPin>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d101      	bne.n	8000d0c <MotorControl_StepMotor_homing+0x80>
 8000d08:	2301      	movs	r3, #1
 8000d0a:	73fb      	strb	r3, [r7, #15]

			HAL_Delay(5);
 8000d0c:	2005      	movs	r0, #5
 8000d0e:	f000 fb35 	bl	800137c <HAL_Delay>
		while (!confirmed){
 8000d12:	7bfb      	ldrb	r3, [r7, #15]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d0e6      	beq.n	8000ce6 <MotorControl_StepMotor_homing+0x5a>
		}

		HAL_GPIO_WritePin(DIR_GPIO_Port_2, DIR_Pin_2, GPIO_PIN_RESET);
 8000d18:	2200      	movs	r2, #0
 8000d1a:	2102      	movs	r1, #2
 8000d1c:	4804      	ldr	r0, [pc, #16]	; (8000d30 <MotorControl_StepMotor_homing+0xa4>)
 8000d1e:	f001 fd34 	bl	800278a <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000d22:	2014      	movs	r0, #20
 8000d24:	f000 fb2a 	bl	800137c <HAL_Delay>





}
 8000d28:	bf00      	nop
 8000d2a:	3710      	adds	r7, #16
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	40010c00 	.word	0x40010c00
 8000d34:	40011000 	.word	0x40011000

08000d38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b085      	sub	sp, #20
 8000d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d3e:	4b15      	ldr	r3, [pc, #84]	; (8000d94 <HAL_MspInit+0x5c>)
 8000d40:	699b      	ldr	r3, [r3, #24]
 8000d42:	4a14      	ldr	r2, [pc, #80]	; (8000d94 <HAL_MspInit+0x5c>)
 8000d44:	f043 0301 	orr.w	r3, r3, #1
 8000d48:	6193      	str	r3, [r2, #24]
 8000d4a:	4b12      	ldr	r3, [pc, #72]	; (8000d94 <HAL_MspInit+0x5c>)
 8000d4c:	699b      	ldr	r3, [r3, #24]
 8000d4e:	f003 0301 	and.w	r3, r3, #1
 8000d52:	60bb      	str	r3, [r7, #8]
 8000d54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d56:	4b0f      	ldr	r3, [pc, #60]	; (8000d94 <HAL_MspInit+0x5c>)
 8000d58:	69db      	ldr	r3, [r3, #28]
 8000d5a:	4a0e      	ldr	r2, [pc, #56]	; (8000d94 <HAL_MspInit+0x5c>)
 8000d5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d60:	61d3      	str	r3, [r2, #28]
 8000d62:	4b0c      	ldr	r3, [pc, #48]	; (8000d94 <HAL_MspInit+0x5c>)
 8000d64:	69db      	ldr	r3, [r3, #28]
 8000d66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d6a:	607b      	str	r3, [r7, #4]
 8000d6c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000d6e:	4b0a      	ldr	r3, [pc, #40]	; (8000d98 <HAL_MspInit+0x60>)
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000d7a:	60fb      	str	r3, [r7, #12]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000d82:	60fb      	str	r3, [r7, #12]
 8000d84:	4a04      	ldr	r2, [pc, #16]	; (8000d98 <HAL_MspInit+0x60>)
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d8a:	bf00      	nop
 8000d8c:	3714      	adds	r7, #20
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bc80      	pop	{r7}
 8000d92:	4770      	bx	lr
 8000d94:	40021000 	.word	0x40021000
 8000d98:	40010000 	.word	0x40010000

08000d9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000da0:	e7fe      	b.n	8000da0 <NMI_Handler+0x4>

08000da2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000da2:	b480      	push	{r7}
 8000da4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000da6:	e7fe      	b.n	8000da6 <HardFault_Handler+0x4>

08000da8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dac:	e7fe      	b.n	8000dac <MemManage_Handler+0x4>

08000dae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dae:	b480      	push	{r7}
 8000db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000db2:	e7fe      	b.n	8000db2 <BusFault_Handler+0x4>

08000db4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000db8:	e7fe      	b.n	8000db8 <UsageFault_Handler+0x4>

08000dba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dba:	b480      	push	{r7}
 8000dbc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dbe:	bf00      	nop
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bc80      	pop	{r7}
 8000dc4:	4770      	bx	lr

08000dc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dc6:	b480      	push	{r7}
 8000dc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dca:	bf00      	nop
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bc80      	pop	{r7}
 8000dd0:	4770      	bx	lr

08000dd2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dd2:	b480      	push	{r7}
 8000dd4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dd6:	bf00      	nop
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bc80      	pop	{r7}
 8000ddc:	4770      	bx	lr

08000dde <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dde:	b580      	push	{r7, lr}
 8000de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000de2:	f000 faaf 	bl	8001344 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000de6:	bf00      	nop
 8000de8:	bd80      	pop	{r7, pc}
	...

08000dec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000df0:	4802      	ldr	r0, [pc, #8]	; (8000dfc <DMA1_Channel1_IRQHandler+0x10>)
 8000df2:	f001 f9fb 	bl	80021ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000df6:	bf00      	nop
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	2000020c 	.word	0x2000020c

08000e00 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000e04:	4802      	ldr	r0, [pc, #8]	; (8000e10 <ADC1_2_IRQHandler+0x10>)
 8000e06:	f000 fc93 	bl	8001730 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000e0a:	bf00      	nop
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	200001dc 	.word	0x200001dc

08000e14 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000e18:	4802      	ldr	r0, [pc, #8]	; (8000e24 <TIM1_UP_IRQHandler+0x10>)
 8000e1a:	f002 fb33 	bl	8003484 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000e1e:	bf00      	nop
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	20000288 	.word	0x20000288

08000e28 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000e2c:	4802      	ldr	r0, [pc, #8]	; (8000e38 <TIM2_IRQHandler+0x10>)
 8000e2e:	f002 fb29 	bl	8003484 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000e32:	bf00      	nop
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	200002d0 	.word	0x200002d0

08000e3c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  return 1;
 8000e40:	2301      	movs	r3, #1
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bc80      	pop	{r7}
 8000e48:	4770      	bx	lr

08000e4a <_kill>:

int _kill(int pid, int sig)
{
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b082      	sub	sp, #8
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
 8000e52:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000e54:	f003 f88a 	bl	8003f6c <__errno>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2216      	movs	r2, #22
 8000e5c:	601a      	str	r2, [r3, #0]
  return -1;
 8000e5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}

08000e6a <_exit>:

void _exit (int status)
{
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	b082      	sub	sp, #8
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000e72:	f04f 31ff 	mov.w	r1, #4294967295
 8000e76:	6878      	ldr	r0, [r7, #4]
 8000e78:	f7ff ffe7 	bl	8000e4a <_kill>
  while (1) {}    /* Make sure we hang here */
 8000e7c:	e7fe      	b.n	8000e7c <_exit+0x12>

08000e7e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	b086      	sub	sp, #24
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	60f8      	str	r0, [r7, #12]
 8000e86:	60b9      	str	r1, [r7, #8]
 8000e88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	617b      	str	r3, [r7, #20]
 8000e8e:	e00a      	b.n	8000ea6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e90:	f3af 8000 	nop.w
 8000e94:	4601      	mov	r1, r0
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	1c5a      	adds	r2, r3, #1
 8000e9a:	60ba      	str	r2, [r7, #8]
 8000e9c:	b2ca      	uxtb	r2, r1
 8000e9e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	617b      	str	r3, [r7, #20]
 8000ea6:	697a      	ldr	r2, [r7, #20]
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	dbf0      	blt.n	8000e90 <_read+0x12>
  }

  return len;
 8000eae:	687b      	ldr	r3, [r7, #4]
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3718      	adds	r7, #24
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b086      	sub	sp, #24
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	60f8      	str	r0, [r7, #12]
 8000ec0:	60b9      	str	r1, [r7, #8]
 8000ec2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	617b      	str	r3, [r7, #20]
 8000ec8:	e009      	b.n	8000ede <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000eca:	68bb      	ldr	r3, [r7, #8]
 8000ecc:	1c5a      	adds	r2, r3, #1
 8000ece:	60ba      	str	r2, [r7, #8]
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	3301      	adds	r3, #1
 8000edc:	617b      	str	r3, [r7, #20]
 8000ede:	697a      	ldr	r2, [r7, #20]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	429a      	cmp	r2, r3
 8000ee4:	dbf1      	blt.n	8000eca <_write+0x12>
  }
  return len;
 8000ee6:	687b      	ldr	r3, [r7, #4]
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	3718      	adds	r7, #24
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <_close>:

int _close(int file)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ef8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bc80      	pop	{r7}
 8000f04:	4770      	bx	lr

08000f06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f06:	b480      	push	{r7}
 8000f08:	b083      	sub	sp, #12
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6078      	str	r0, [r7, #4]
 8000f0e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f16:	605a      	str	r2, [r3, #4]
  return 0;
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	370c      	adds	r7, #12
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bc80      	pop	{r7}
 8000f22:	4770      	bx	lr

08000f24 <_isatty>:

int _isatty(int file)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f2c:	2301      	movs	r3, #1
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	370c      	adds	r7, #12
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bc80      	pop	{r7}
 8000f36:	4770      	bx	lr

08000f38 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b085      	sub	sp, #20
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	60f8      	str	r0, [r7, #12]
 8000f40:	60b9      	str	r1, [r7, #8]
 8000f42:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f44:	2300      	movs	r3, #0
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3714      	adds	r7, #20
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bc80      	pop	{r7}
 8000f4e:	4770      	bx	lr

08000f50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b086      	sub	sp, #24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f58:	4a14      	ldr	r2, [pc, #80]	; (8000fac <_sbrk+0x5c>)
 8000f5a:	4b15      	ldr	r3, [pc, #84]	; (8000fb0 <_sbrk+0x60>)
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f64:	4b13      	ldr	r3, [pc, #76]	; (8000fb4 <_sbrk+0x64>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d102      	bne.n	8000f72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f6c:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <_sbrk+0x64>)
 8000f6e:	4a12      	ldr	r2, [pc, #72]	; (8000fb8 <_sbrk+0x68>)
 8000f70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f72:	4b10      	ldr	r3, [pc, #64]	; (8000fb4 <_sbrk+0x64>)
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4413      	add	r3, r2
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	d207      	bcs.n	8000f90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f80:	f002 fff4 	bl	8003f6c <__errno>
 8000f84:	4603      	mov	r3, r0
 8000f86:	220c      	movs	r2, #12
 8000f88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f8e:	e009      	b.n	8000fa4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f90:	4b08      	ldr	r3, [pc, #32]	; (8000fb4 <_sbrk+0x64>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f96:	4b07      	ldr	r3, [pc, #28]	; (8000fb4 <_sbrk+0x64>)
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	4a05      	ldr	r2, [pc, #20]	; (8000fb4 <_sbrk+0x64>)
 8000fa0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fa2:	68fb      	ldr	r3, [r7, #12]
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3718      	adds	r7, #24
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20005000 	.word	0x20005000
 8000fb0:	00000400 	.word	0x00000400
 8000fb4:	20000284 	.word	0x20000284
 8000fb8:	20000374 	.word	0x20000374

08000fbc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fc0:	bf00      	nop
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bc80      	pop	{r7}
 8000fc6:	4770      	bx	lr

08000fc8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fce:	f107 0308 	add.w	r3, r7, #8
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	601a      	str	r2, [r3, #0]
 8000fd6:	605a      	str	r2, [r3, #4]
 8000fd8:	609a      	str	r2, [r3, #8]
 8000fda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fdc:	463b      	mov	r3, r7
 8000fde:	2200      	movs	r2, #0
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fe4:	4b1e      	ldr	r3, [pc, #120]	; (8001060 <MX_TIM1_Init+0x98>)
 8000fe6:	4a1f      	ldr	r2, [pc, #124]	; (8001064 <MX_TIM1_Init+0x9c>)
 8000fe8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 35;
 8000fea:	4b1d      	ldr	r3, [pc, #116]	; (8001060 <MX_TIM1_Init+0x98>)
 8000fec:	2223      	movs	r2, #35	; 0x23
 8000fee:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ff0:	4b1b      	ldr	r3, [pc, #108]	; (8001060 <MX_TIM1_Init+0x98>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000;
 8000ff6:	4b1a      	ldr	r3, [pc, #104]	; (8001060 <MX_TIM1_Init+0x98>)
 8000ff8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000ffc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ffe:	4b18      	ldr	r3, [pc, #96]	; (8001060 <MX_TIM1_Init+0x98>)
 8001000:	2200      	movs	r2, #0
 8001002:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001004:	4b16      	ldr	r3, [pc, #88]	; (8001060 <MX_TIM1_Init+0x98>)
 8001006:	2200      	movs	r2, #0
 8001008:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800100a:	4b15      	ldr	r3, [pc, #84]	; (8001060 <MX_TIM1_Init+0x98>)
 800100c:	2200      	movs	r2, #0
 800100e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001010:	4813      	ldr	r0, [pc, #76]	; (8001060 <MX_TIM1_Init+0x98>)
 8001012:	f002 f967 	bl	80032e4 <HAL_TIM_Base_Init>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800101c:	f7ff fc62 	bl	80008e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001020:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001024:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001026:	f107 0308 	add.w	r3, r7, #8
 800102a:	4619      	mov	r1, r3
 800102c:	480c      	ldr	r0, [pc, #48]	; (8001060 <MX_TIM1_Init+0x98>)
 800102e:	f002 fb19 	bl	8003664 <HAL_TIM_ConfigClockSource>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001038:	f7ff fc54 	bl	80008e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800103c:	2300      	movs	r3, #0
 800103e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001040:	2300      	movs	r3, #0
 8001042:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001044:	463b      	mov	r3, r7
 8001046:	4619      	mov	r1, r3
 8001048:	4805      	ldr	r0, [pc, #20]	; (8001060 <MX_TIM1_Init+0x98>)
 800104a:	f002 fcfb 	bl	8003a44 <HAL_TIMEx_MasterConfigSynchronization>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001054:	f7ff fc46 	bl	80008e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001058:	bf00      	nop
 800105a:	3718      	adds	r7, #24
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	20000288 	.word	0x20000288
 8001064:	40012c00 	.word	0x40012c00

08001068 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b086      	sub	sp, #24
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800106e:	f107 0308 	add.w	r3, r7, #8
 8001072:	2200      	movs	r2, #0
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	605a      	str	r2, [r3, #4]
 8001078:	609a      	str	r2, [r3, #8]
 800107a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800107c:	463b      	mov	r3, r7
 800107e:	2200      	movs	r2, #0
 8001080:	601a      	str	r2, [r3, #0]
 8001082:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001084:	4b1d      	ldr	r3, [pc, #116]	; (80010fc <MX_TIM2_Init+0x94>)
 8001086:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800108a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 35;
 800108c:	4b1b      	ldr	r3, [pc, #108]	; (80010fc <MX_TIM2_Init+0x94>)
 800108e:	2223      	movs	r2, #35	; 0x23
 8001090:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001092:	4b1a      	ldr	r3, [pc, #104]	; (80010fc <MX_TIM2_Init+0x94>)
 8001094:	2200      	movs	r2, #0
 8001096:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 8001098:	4b18      	ldr	r3, [pc, #96]	; (80010fc <MX_TIM2_Init+0x94>)
 800109a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800109e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010a0:	4b16      	ldr	r3, [pc, #88]	; (80010fc <MX_TIM2_Init+0x94>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010a6:	4b15      	ldr	r3, [pc, #84]	; (80010fc <MX_TIM2_Init+0x94>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010ac:	4813      	ldr	r0, [pc, #76]	; (80010fc <MX_TIM2_Init+0x94>)
 80010ae:	f002 f919 	bl	80032e4 <HAL_TIM_Base_Init>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80010b8:	f7ff fc14 	bl	80008e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010c2:	f107 0308 	add.w	r3, r7, #8
 80010c6:	4619      	mov	r1, r3
 80010c8:	480c      	ldr	r0, [pc, #48]	; (80010fc <MX_TIM2_Init+0x94>)
 80010ca:	f002 facb 	bl	8003664 <HAL_TIM_ConfigClockSource>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80010d4:	f7ff fc06 	bl	80008e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010d8:	2300      	movs	r3, #0
 80010da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010dc:	2300      	movs	r3, #0
 80010de:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010e0:	463b      	mov	r3, r7
 80010e2:	4619      	mov	r1, r3
 80010e4:	4805      	ldr	r0, [pc, #20]	; (80010fc <MX_TIM2_Init+0x94>)
 80010e6:	f002 fcad 	bl	8003a44 <HAL_TIMEx_MasterConfigSynchronization>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80010f0:	f7ff fbf8 	bl	80008e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010f4:	bf00      	nop
 80010f6:	3718      	adds	r7, #24
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	200002d0 	.word	0x200002d0

08001100 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a1a      	ldr	r2, [pc, #104]	; (8001178 <HAL_TIM_Base_MspInit+0x78>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d114      	bne.n	800113c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001112:	4b1a      	ldr	r3, [pc, #104]	; (800117c <HAL_TIM_Base_MspInit+0x7c>)
 8001114:	699b      	ldr	r3, [r3, #24]
 8001116:	4a19      	ldr	r2, [pc, #100]	; (800117c <HAL_TIM_Base_MspInit+0x7c>)
 8001118:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800111c:	6193      	str	r3, [r2, #24]
 800111e:	4b17      	ldr	r3, [pc, #92]	; (800117c <HAL_TIM_Base_MspInit+0x7c>)
 8001120:	699b      	ldr	r3, [r3, #24]
 8001122:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 800112a:	2200      	movs	r2, #0
 800112c:	2100      	movs	r1, #0
 800112e:	2019      	movs	r0, #25
 8001130:	f000 ff6b 	bl	800200a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001134:	2019      	movs	r0, #25
 8001136:	f000 ff84 	bl	8002042 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800113a:	e018      	b.n	800116e <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM2)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001144:	d113      	bne.n	800116e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001146:	4b0d      	ldr	r3, [pc, #52]	; (800117c <HAL_TIM_Base_MspInit+0x7c>)
 8001148:	69db      	ldr	r3, [r3, #28]
 800114a:	4a0c      	ldr	r2, [pc, #48]	; (800117c <HAL_TIM_Base_MspInit+0x7c>)
 800114c:	f043 0301 	orr.w	r3, r3, #1
 8001150:	61d3      	str	r3, [r2, #28]
 8001152:	4b0a      	ldr	r3, [pc, #40]	; (800117c <HAL_TIM_Base_MspInit+0x7c>)
 8001154:	69db      	ldr	r3, [r3, #28]
 8001156:	f003 0301 	and.w	r3, r3, #1
 800115a:	60bb      	str	r3, [r7, #8]
 800115c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800115e:	2200      	movs	r2, #0
 8001160:	2100      	movs	r1, #0
 8001162:	201c      	movs	r0, #28
 8001164:	f000 ff51 	bl	800200a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001168:	201c      	movs	r0, #28
 800116a:	f000 ff6a 	bl	8002042 <HAL_NVIC_EnableIRQ>
}
 800116e:	bf00      	nop
 8001170:	3710      	adds	r7, #16
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	40012c00 	.word	0x40012c00
 800117c:	40021000 	.word	0x40021000

08001180 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001184:	4b11      	ldr	r3, [pc, #68]	; (80011cc <MX_USART1_UART_Init+0x4c>)
 8001186:	4a12      	ldr	r2, [pc, #72]	; (80011d0 <MX_USART1_UART_Init+0x50>)
 8001188:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800118a:	4b10      	ldr	r3, [pc, #64]	; (80011cc <MX_USART1_UART_Init+0x4c>)
 800118c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001190:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001192:	4b0e      	ldr	r3, [pc, #56]	; (80011cc <MX_USART1_UART_Init+0x4c>)
 8001194:	2200      	movs	r2, #0
 8001196:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001198:	4b0c      	ldr	r3, [pc, #48]	; (80011cc <MX_USART1_UART_Init+0x4c>)
 800119a:	2200      	movs	r2, #0
 800119c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800119e:	4b0b      	ldr	r3, [pc, #44]	; (80011cc <MX_USART1_UART_Init+0x4c>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011a4:	4b09      	ldr	r3, [pc, #36]	; (80011cc <MX_USART1_UART_Init+0x4c>)
 80011a6:	220c      	movs	r2, #12
 80011a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011aa:	4b08      	ldr	r3, [pc, #32]	; (80011cc <MX_USART1_UART_Init+0x4c>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011b0:	4b06      	ldr	r3, [pc, #24]	; (80011cc <MX_USART1_UART_Init+0x4c>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011b6:	4805      	ldr	r0, [pc, #20]	; (80011cc <MX_USART1_UART_Init+0x4c>)
 80011b8:	f002 fcb4 	bl	8003b24 <HAL_UART_Init>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80011c2:	f7ff fb8f 	bl	80008e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20000318 	.word	0x20000318
 80011d0:	40013800 	.word	0x40013800

080011d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b088      	sub	sp, #32
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011dc:	f107 0310 	add.w	r3, r7, #16
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	605a      	str	r2, [r3, #4]
 80011e6:	609a      	str	r2, [r3, #8]
 80011e8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4a1c      	ldr	r2, [pc, #112]	; (8001260 <HAL_UART_MspInit+0x8c>)
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d131      	bne.n	8001258 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011f4:	4b1b      	ldr	r3, [pc, #108]	; (8001264 <HAL_UART_MspInit+0x90>)
 80011f6:	699b      	ldr	r3, [r3, #24]
 80011f8:	4a1a      	ldr	r2, [pc, #104]	; (8001264 <HAL_UART_MspInit+0x90>)
 80011fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011fe:	6193      	str	r3, [r2, #24]
 8001200:	4b18      	ldr	r3, [pc, #96]	; (8001264 <HAL_UART_MspInit+0x90>)
 8001202:	699b      	ldr	r3, [r3, #24]
 8001204:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001208:	60fb      	str	r3, [r7, #12]
 800120a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800120c:	4b15      	ldr	r3, [pc, #84]	; (8001264 <HAL_UART_MspInit+0x90>)
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	4a14      	ldr	r2, [pc, #80]	; (8001264 <HAL_UART_MspInit+0x90>)
 8001212:	f043 0304 	orr.w	r3, r3, #4
 8001216:	6193      	str	r3, [r2, #24]
 8001218:	4b12      	ldr	r3, [pc, #72]	; (8001264 <HAL_UART_MspInit+0x90>)
 800121a:	699b      	ldr	r3, [r3, #24]
 800121c:	f003 0304 	and.w	r3, r3, #4
 8001220:	60bb      	str	r3, [r7, #8]
 8001222:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001224:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001228:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122a:	2302      	movs	r3, #2
 800122c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800122e:	2303      	movs	r3, #3
 8001230:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001232:	f107 0310 	add.w	r3, r7, #16
 8001236:	4619      	mov	r1, r3
 8001238:	480b      	ldr	r0, [pc, #44]	; (8001268 <HAL_UART_MspInit+0x94>)
 800123a:	f001 f90b 	bl	8002454 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800123e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001242:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001244:	2300      	movs	r3, #0
 8001246:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124c:	f107 0310 	add.w	r3, r7, #16
 8001250:	4619      	mov	r1, r3
 8001252:	4805      	ldr	r0, [pc, #20]	; (8001268 <HAL_UART_MspInit+0x94>)
 8001254:	f001 f8fe 	bl	8002454 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001258:	bf00      	nop
 800125a:	3720      	adds	r7, #32
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	40013800 	.word	0x40013800
 8001264:	40021000 	.word	0x40021000
 8001268:	40010800 	.word	0x40010800

0800126c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800126c:	f7ff fea6 	bl	8000fbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001270:	480b      	ldr	r0, [pc, #44]	; (80012a0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001272:	490c      	ldr	r1, [pc, #48]	; (80012a4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001274:	4a0c      	ldr	r2, [pc, #48]	; (80012a8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001276:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001278:	e002      	b.n	8001280 <LoopCopyDataInit>

0800127a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800127a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800127c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800127e:	3304      	adds	r3, #4

08001280 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001280:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001282:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001284:	d3f9      	bcc.n	800127a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001286:	4a09      	ldr	r2, [pc, #36]	; (80012ac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001288:	4c09      	ldr	r4, [pc, #36]	; (80012b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800128a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800128c:	e001      	b.n	8001292 <LoopFillZerobss>

0800128e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800128e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001290:	3204      	adds	r2, #4

08001292 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001292:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001294:	d3fb      	bcc.n	800128e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001296:	f002 fe6f 	bl	8003f78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800129a:	f7ff f9bf 	bl	800061c <main>
  bx lr
 800129e:	4770      	bx	lr
  ldr r0, =_sdata
 80012a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012a4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80012a8:	08007dcc 	.word	0x08007dcc
  ldr r2, =_sbss
 80012ac:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80012b0:	20000374 	.word	0x20000374

080012b4 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012b4:	e7fe      	b.n	80012b4 <CAN1_RX1_IRQHandler>
	...

080012b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012bc:	4b08      	ldr	r3, [pc, #32]	; (80012e0 <HAL_Init+0x28>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a07      	ldr	r2, [pc, #28]	; (80012e0 <HAL_Init+0x28>)
 80012c2:	f043 0310 	orr.w	r3, r3, #16
 80012c6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012c8:	2003      	movs	r0, #3
 80012ca:	f000 fe93 	bl	8001ff4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012ce:	200f      	movs	r0, #15
 80012d0:	f000 f808 	bl	80012e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012d4:	f7ff fd30 	bl	8000d38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012d8:	2300      	movs	r3, #0
}
 80012da:	4618      	mov	r0, r3
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	40022000 	.word	0x40022000

080012e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012ec:	4b12      	ldr	r3, [pc, #72]	; (8001338 <HAL_InitTick+0x54>)
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	4b12      	ldr	r3, [pc, #72]	; (800133c <HAL_InitTick+0x58>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	4619      	mov	r1, r3
 80012f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80012fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001302:	4618      	mov	r0, r3
 8001304:	f000 feab 	bl	800205e <HAL_SYSTICK_Config>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	e00e      	b.n	8001330 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2b0f      	cmp	r3, #15
 8001316:	d80a      	bhi.n	800132e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001318:	2200      	movs	r2, #0
 800131a:	6879      	ldr	r1, [r7, #4]
 800131c:	f04f 30ff 	mov.w	r0, #4294967295
 8001320:	f000 fe73 	bl	800200a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001324:	4a06      	ldr	r2, [pc, #24]	; (8001340 <HAL_InitTick+0x5c>)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800132a:	2300      	movs	r3, #0
 800132c:	e000      	b.n	8001330 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
}
 8001330:	4618      	mov	r0, r3
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	20000000 	.word	0x20000000
 800133c:	20000008 	.word	0x20000008
 8001340:	20000004 	.word	0x20000004

08001344 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001348:	4b05      	ldr	r3, [pc, #20]	; (8001360 <HAL_IncTick+0x1c>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	461a      	mov	r2, r3
 800134e:	4b05      	ldr	r3, [pc, #20]	; (8001364 <HAL_IncTick+0x20>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4413      	add	r3, r2
 8001354:	4a03      	ldr	r2, [pc, #12]	; (8001364 <HAL_IncTick+0x20>)
 8001356:	6013      	str	r3, [r2, #0]
}
 8001358:	bf00      	nop
 800135a:	46bd      	mov	sp, r7
 800135c:	bc80      	pop	{r7}
 800135e:	4770      	bx	lr
 8001360:	20000008 	.word	0x20000008
 8001364:	20000360 	.word	0x20000360

08001368 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  return uwTick;
 800136c:	4b02      	ldr	r3, [pc, #8]	; (8001378 <HAL_GetTick+0x10>)
 800136e:	681b      	ldr	r3, [r3, #0]
}
 8001370:	4618      	mov	r0, r3
 8001372:	46bd      	mov	sp, r7
 8001374:	bc80      	pop	{r7}
 8001376:	4770      	bx	lr
 8001378:	20000360 	.word	0x20000360

0800137c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001384:	f7ff fff0 	bl	8001368 <HAL_GetTick>
 8001388:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001394:	d005      	beq.n	80013a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001396:	4b0a      	ldr	r3, [pc, #40]	; (80013c0 <HAL_Delay+0x44>)
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	461a      	mov	r2, r3
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	4413      	add	r3, r2
 80013a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013a2:	bf00      	nop
 80013a4:	f7ff ffe0 	bl	8001368 <HAL_GetTick>
 80013a8:	4602      	mov	r2, r0
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	1ad3      	subs	r3, r2, r3
 80013ae:	68fa      	ldr	r2, [r7, #12]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d8f7      	bhi.n	80013a4 <HAL_Delay+0x28>
  {
  }
}
 80013b4:	bf00      	nop
 80013b6:	bf00      	nop
 80013b8:	3710      	adds	r7, #16
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20000008 	.word	0x20000008

080013c4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013cc:	2300      	movs	r3, #0
 80013ce:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80013d0:	2300      	movs	r3, #0
 80013d2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80013d4:	2300      	movs	r3, #0
 80013d6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80013d8:	2300      	movs	r3, #0
 80013da:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d101      	bne.n	80013e6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	e0be      	b.n	8001564 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d109      	bne.n	8001408 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2200      	movs	r2, #0
 80013f8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2200      	movs	r2, #0
 80013fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f7fe feee 	bl	80001e4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f000 fbc7 	bl	8001b9c <ADC_ConversionStop_Disable>
 800140e:	4603      	mov	r3, r0
 8001410:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001416:	f003 0310 	and.w	r3, r3, #16
 800141a:	2b00      	cmp	r3, #0
 800141c:	f040 8099 	bne.w	8001552 <HAL_ADC_Init+0x18e>
 8001420:	7dfb      	ldrb	r3, [r7, #23]
 8001422:	2b00      	cmp	r3, #0
 8001424:	f040 8095 	bne.w	8001552 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800142c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001430:	f023 0302 	bic.w	r3, r3, #2
 8001434:	f043 0202 	orr.w	r2, r3, #2
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001444:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	7b1b      	ldrb	r3, [r3, #12]
 800144a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800144c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800144e:	68ba      	ldr	r2, [r7, #8]
 8001450:	4313      	orrs	r3, r2
 8001452:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800145c:	d003      	beq.n	8001466 <HAL_ADC_Init+0xa2>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d102      	bne.n	800146c <HAL_ADC_Init+0xa8>
 8001466:	f44f 7380 	mov.w	r3, #256	; 0x100
 800146a:	e000      	b.n	800146e <HAL_ADC_Init+0xaa>
 800146c:	2300      	movs	r3, #0
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	4313      	orrs	r3, r2
 8001472:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	7d1b      	ldrb	r3, [r3, #20]
 8001478:	2b01      	cmp	r3, #1
 800147a:	d119      	bne.n	80014b0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	7b1b      	ldrb	r3, [r3, #12]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d109      	bne.n	8001498 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	699b      	ldr	r3, [r3, #24]
 8001488:	3b01      	subs	r3, #1
 800148a:	035a      	lsls	r2, r3, #13
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	4313      	orrs	r3, r2
 8001490:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001494:	613b      	str	r3, [r7, #16]
 8001496:	e00b      	b.n	80014b0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800149c:	f043 0220 	orr.w	r2, r3, #32
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014a8:	f043 0201 	orr.w	r2, r3, #1
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	430a      	orrs	r2, r1
 80014c2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	689a      	ldr	r2, [r3, #8]
 80014ca:	4b28      	ldr	r3, [pc, #160]	; (800156c <HAL_ADC_Init+0x1a8>)
 80014cc:	4013      	ands	r3, r2
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	6812      	ldr	r2, [r2, #0]
 80014d2:	68b9      	ldr	r1, [r7, #8]
 80014d4:	430b      	orrs	r3, r1
 80014d6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014e0:	d003      	beq.n	80014ea <HAL_ADC_Init+0x126>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	2b01      	cmp	r3, #1
 80014e8:	d104      	bne.n	80014f4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	691b      	ldr	r3, [r3, #16]
 80014ee:	3b01      	subs	r3, #1
 80014f0:	051b      	lsls	r3, r3, #20
 80014f2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014fa:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	68fa      	ldr	r2, [r7, #12]
 8001504:	430a      	orrs	r2, r1
 8001506:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	689a      	ldr	r2, [r3, #8]
 800150e:	4b18      	ldr	r3, [pc, #96]	; (8001570 <HAL_ADC_Init+0x1ac>)
 8001510:	4013      	ands	r3, r2
 8001512:	68ba      	ldr	r2, [r7, #8]
 8001514:	429a      	cmp	r2, r3
 8001516:	d10b      	bne.n	8001530 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2200      	movs	r2, #0
 800151c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001522:	f023 0303 	bic.w	r3, r3, #3
 8001526:	f043 0201 	orr.w	r2, r3, #1
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800152e:	e018      	b.n	8001562 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001534:	f023 0312 	bic.w	r3, r3, #18
 8001538:	f043 0210 	orr.w	r2, r3, #16
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001544:	f043 0201 	orr.w	r2, r3, #1
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800154c:	2301      	movs	r3, #1
 800154e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001550:	e007      	b.n	8001562 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001556:	f043 0210 	orr.w	r2, r3, #16
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800155e:	2301      	movs	r3, #1
 8001560:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001562:	7dfb      	ldrb	r3, [r7, #23]
}
 8001564:	4618      	mov	r0, r3
 8001566:	3718      	adds	r7, #24
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	ffe1f7fd 	.word	0xffe1f7fd
 8001570:	ff1f0efe 	.word	0xff1f0efe

08001574 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b086      	sub	sp, #24
 8001578:	af00      	add	r7, sp, #0
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	60b9      	str	r1, [r7, #8]
 800157e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001580:	2300      	movs	r3, #0
 8001582:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a64      	ldr	r2, [pc, #400]	; (800171c <HAL_ADC_Start_DMA+0x1a8>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d004      	beq.n	8001598 <HAL_ADC_Start_DMA+0x24>
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4a63      	ldr	r2, [pc, #396]	; (8001720 <HAL_ADC_Start_DMA+0x1ac>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d106      	bne.n	80015a6 <HAL_ADC_Start_DMA+0x32>
 8001598:	4b60      	ldr	r3, [pc, #384]	; (800171c <HAL_ADC_Start_DMA+0x1a8>)
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	f040 80b3 	bne.w	800170c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d101      	bne.n	80015b4 <HAL_ADC_Start_DMA+0x40>
 80015b0:	2302      	movs	r3, #2
 80015b2:	e0ae      	b.n	8001712 <HAL_ADC_Start_DMA+0x19e>
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	2201      	movs	r2, #1
 80015b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80015bc:	68f8      	ldr	r0, [r7, #12]
 80015be:	f000 fa93 	bl	8001ae8 <ADC_Enable>
 80015c2:	4603      	mov	r3, r0
 80015c4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80015c6:	7dfb      	ldrb	r3, [r7, #23]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	f040 809a 	bne.w	8001702 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015d2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80015d6:	f023 0301 	bic.w	r3, r3, #1
 80015da:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4a4e      	ldr	r2, [pc, #312]	; (8001720 <HAL_ADC_Start_DMA+0x1ac>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d105      	bne.n	80015f8 <HAL_ADC_Start_DMA+0x84>
 80015ec:	4b4b      	ldr	r3, [pc, #300]	; (800171c <HAL_ADC_Start_DMA+0x1a8>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d115      	bne.n	8001624 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015fc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800160e:	2b00      	cmp	r3, #0
 8001610:	d026      	beq.n	8001660 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001616:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800161a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001622:	e01d      	b.n	8001660 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001628:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a39      	ldr	r2, [pc, #228]	; (800171c <HAL_ADC_Start_DMA+0x1a8>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d004      	beq.n	8001644 <HAL_ADC_Start_DMA+0xd0>
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a38      	ldr	r2, [pc, #224]	; (8001720 <HAL_ADC_Start_DMA+0x1ac>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d10d      	bne.n	8001660 <HAL_ADC_Start_DMA+0xec>
 8001644:	4b35      	ldr	r3, [pc, #212]	; (800171c <HAL_ADC_Start_DMA+0x1a8>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800164c:	2b00      	cmp	r3, #0
 800164e:	d007      	beq.n	8001660 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001654:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001658:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001664:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001668:	2b00      	cmp	r3, #0
 800166a:	d006      	beq.n	800167a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001670:	f023 0206 	bic.w	r2, r3, #6
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	62da      	str	r2, [r3, #44]	; 0x2c
 8001678:	e002      	b.n	8001680 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	2200      	movs	r2, #0
 800167e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	2200      	movs	r2, #0
 8001684:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	6a1b      	ldr	r3, [r3, #32]
 800168c:	4a25      	ldr	r2, [pc, #148]	; (8001724 <HAL_ADC_Start_DMA+0x1b0>)
 800168e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	6a1b      	ldr	r3, [r3, #32]
 8001694:	4a24      	ldr	r2, [pc, #144]	; (8001728 <HAL_ADC_Start_DMA+0x1b4>)
 8001696:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	6a1b      	ldr	r3, [r3, #32]
 800169c:	4a23      	ldr	r2, [pc, #140]	; (800172c <HAL_ADC_Start_DMA+0x1b8>)
 800169e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f06f 0202 	mvn.w	r2, #2
 80016a8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	689a      	ldr	r2, [r3, #8]
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80016b8:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	6a18      	ldr	r0, [r3, #32]
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	334c      	adds	r3, #76	; 0x4c
 80016c4:	4619      	mov	r1, r3
 80016c6:	68ba      	ldr	r2, [r7, #8]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f000 fd2f 	bl	800212c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80016d8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80016dc:	d108      	bne.n	80016f0 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	689a      	ldr	r2, [r3, #8]
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80016ec:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80016ee:	e00f      	b.n	8001710 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	689a      	ldr	r2, [r3, #8]
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80016fe:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001700:	e006      	b.n	8001710 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	2200      	movs	r2, #0
 8001706:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800170a:	e001      	b.n	8001710 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001710:	7dfb      	ldrb	r3, [r7, #23]
}
 8001712:	4618      	mov	r0, r3
 8001714:	3718      	adds	r7, #24
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40012400 	.word	0x40012400
 8001720:	40012800 	.word	0x40012800
 8001724:	08001c1f 	.word	0x08001c1f
 8001728:	08001c9b 	.word	0x08001c9b
 800172c:	08001cb7 	.word	0x08001cb7

08001730 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	f003 0320 	and.w	r3, r3, #32
 800174e:	2b00      	cmp	r3, #0
 8001750:	d03e      	beq.n	80017d0 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	f003 0302 	and.w	r3, r3, #2
 8001758:	2b00      	cmp	r3, #0
 800175a:	d039      	beq.n	80017d0 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001760:	f003 0310 	and.w	r3, r3, #16
 8001764:	2b00      	cmp	r3, #0
 8001766:	d105      	bne.n	8001774 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800176c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800177e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001782:	d11d      	bne.n	80017c0 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001788:	2b00      	cmp	r3, #0
 800178a:	d119      	bne.n	80017c0 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	685a      	ldr	r2, [r3, #4]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f022 0220 	bic.w	r2, r2, #32
 800179a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d105      	bne.n	80017c0 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017b8:	f043 0201 	orr.w	r2, r3, #1
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	f000 f874 	bl	80018ae <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f06f 0212 	mvn.w	r2, #18
 80017ce:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d04d      	beq.n	8001876 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	f003 0304 	and.w	r3, r3, #4
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d048      	beq.n	8001876 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017e8:	f003 0310 	and.w	r3, r3, #16
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d105      	bne.n	80017fc <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017f4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8001806:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800180a:	d012      	beq.n	8001832 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001816:	2b00      	cmp	r3, #0
 8001818:	d125      	bne.n	8001866 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001824:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001828:	d11d      	bne.n	8001866 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800182e:	2b00      	cmp	r3, #0
 8001830:	d119      	bne.n	8001866 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	685a      	ldr	r2, [r3, #4]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001840:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001846:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001852:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001856:	2b00      	cmp	r3, #0
 8001858:	d105      	bne.n	8001866 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800185e:	f043 0201 	orr.w	r2, r3, #1
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f000 faee 	bl	8001e48 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f06f 020c 	mvn.w	r2, #12
 8001874:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800187c:	2b00      	cmp	r3, #0
 800187e:	d012      	beq.n	80018a6 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	2b00      	cmp	r3, #0
 8001888:	d00d      	beq.n	80018a6 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800188e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001896:	6878      	ldr	r0, [r7, #4]
 8001898:	f000 f81b 	bl	80018d2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f06f 0201 	mvn.w	r2, #1
 80018a4:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80018a6:	bf00      	nop
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}

080018ae <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80018ae:	b480      	push	{r7}
 80018b0:	b083      	sub	sp, #12
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80018b6:	bf00      	nop
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr

080018c0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80018c8:	bf00      	nop
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bc80      	pop	{r7}
 80018d0:	4770      	bx	lr

080018d2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80018d2:	b480      	push	{r7}
 80018d4:	b083      	sub	sp, #12
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80018da:	bf00      	nop
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr

080018e4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80018ec:	bf00      	nop
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bc80      	pop	{r7}
 80018f4:	4770      	bx	lr
	...

080018f8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80018f8:	b480      	push	{r7}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001902:	2300      	movs	r3, #0
 8001904:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001906:	2300      	movs	r3, #0
 8001908:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001910:	2b01      	cmp	r3, #1
 8001912:	d101      	bne.n	8001918 <HAL_ADC_ConfigChannel+0x20>
 8001914:	2302      	movs	r3, #2
 8001916:	e0dc      	b.n	8001ad2 <HAL_ADC_ConfigChannel+0x1da>
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2201      	movs	r2, #1
 800191c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	2b06      	cmp	r3, #6
 8001926:	d81c      	bhi.n	8001962 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	685a      	ldr	r2, [r3, #4]
 8001932:	4613      	mov	r3, r2
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	4413      	add	r3, r2
 8001938:	3b05      	subs	r3, #5
 800193a:	221f      	movs	r2, #31
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	43db      	mvns	r3, r3
 8001942:	4019      	ands	r1, r3
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	6818      	ldr	r0, [r3, #0]
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	685a      	ldr	r2, [r3, #4]
 800194c:	4613      	mov	r3, r2
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	4413      	add	r3, r2
 8001952:	3b05      	subs	r3, #5
 8001954:	fa00 f203 	lsl.w	r2, r0, r3
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	430a      	orrs	r2, r1
 800195e:	635a      	str	r2, [r3, #52]	; 0x34
 8001960:	e03c      	b.n	80019dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	2b0c      	cmp	r3, #12
 8001968:	d81c      	bhi.n	80019a4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685a      	ldr	r2, [r3, #4]
 8001974:	4613      	mov	r3, r2
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	4413      	add	r3, r2
 800197a:	3b23      	subs	r3, #35	; 0x23
 800197c:	221f      	movs	r2, #31
 800197e:	fa02 f303 	lsl.w	r3, r2, r3
 8001982:	43db      	mvns	r3, r3
 8001984:	4019      	ands	r1, r3
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	6818      	ldr	r0, [r3, #0]
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	685a      	ldr	r2, [r3, #4]
 800198e:	4613      	mov	r3, r2
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	4413      	add	r3, r2
 8001994:	3b23      	subs	r3, #35	; 0x23
 8001996:	fa00 f203 	lsl.w	r2, r0, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	430a      	orrs	r2, r1
 80019a0:	631a      	str	r2, [r3, #48]	; 0x30
 80019a2:	e01b      	b.n	80019dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	685a      	ldr	r2, [r3, #4]
 80019ae:	4613      	mov	r3, r2
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	4413      	add	r3, r2
 80019b4:	3b41      	subs	r3, #65	; 0x41
 80019b6:	221f      	movs	r2, #31
 80019b8:	fa02 f303 	lsl.w	r3, r2, r3
 80019bc:	43db      	mvns	r3, r3
 80019be:	4019      	ands	r1, r3
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	6818      	ldr	r0, [r3, #0]
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685a      	ldr	r2, [r3, #4]
 80019c8:	4613      	mov	r3, r2
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	4413      	add	r3, r2
 80019ce:	3b41      	subs	r3, #65	; 0x41
 80019d0:	fa00 f203 	lsl.w	r2, r0, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	430a      	orrs	r2, r1
 80019da:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2b09      	cmp	r3, #9
 80019e2:	d91c      	bls.n	8001a1e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	68d9      	ldr	r1, [r3, #12]
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	4613      	mov	r3, r2
 80019f0:	005b      	lsls	r3, r3, #1
 80019f2:	4413      	add	r3, r2
 80019f4:	3b1e      	subs	r3, #30
 80019f6:	2207      	movs	r2, #7
 80019f8:	fa02 f303 	lsl.w	r3, r2, r3
 80019fc:	43db      	mvns	r3, r3
 80019fe:	4019      	ands	r1, r3
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	6898      	ldr	r0, [r3, #8]
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	4613      	mov	r3, r2
 8001a0a:	005b      	lsls	r3, r3, #1
 8001a0c:	4413      	add	r3, r2
 8001a0e:	3b1e      	subs	r3, #30
 8001a10:	fa00 f203 	lsl.w	r2, r0, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	430a      	orrs	r2, r1
 8001a1a:	60da      	str	r2, [r3, #12]
 8001a1c:	e019      	b.n	8001a52 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	6919      	ldr	r1, [r3, #16]
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	4413      	add	r3, r2
 8001a2e:	2207      	movs	r2, #7
 8001a30:	fa02 f303 	lsl.w	r3, r2, r3
 8001a34:	43db      	mvns	r3, r3
 8001a36:	4019      	ands	r1, r3
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	6898      	ldr	r0, [r3, #8]
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	4613      	mov	r3, r2
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	4413      	add	r3, r2
 8001a46:	fa00 f203 	lsl.w	r2, r0, r3
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	430a      	orrs	r2, r1
 8001a50:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	2b10      	cmp	r3, #16
 8001a58:	d003      	beq.n	8001a62 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001a5e:	2b11      	cmp	r3, #17
 8001a60:	d132      	bne.n	8001ac8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a1d      	ldr	r2, [pc, #116]	; (8001adc <HAL_ADC_ConfigChannel+0x1e4>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d125      	bne.n	8001ab8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d126      	bne.n	8001ac8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	689a      	ldr	r2, [r3, #8]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001a88:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	2b10      	cmp	r3, #16
 8001a90:	d11a      	bne.n	8001ac8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001a92:	4b13      	ldr	r3, [pc, #76]	; (8001ae0 <HAL_ADC_ConfigChannel+0x1e8>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a13      	ldr	r2, [pc, #76]	; (8001ae4 <HAL_ADC_ConfigChannel+0x1ec>)
 8001a98:	fba2 2303 	umull	r2, r3, r2, r3
 8001a9c:	0c9a      	lsrs	r2, r3, #18
 8001a9e:	4613      	mov	r3, r2
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	4413      	add	r3, r2
 8001aa4:	005b      	lsls	r3, r3, #1
 8001aa6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001aa8:	e002      	b.n	8001ab0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	3b01      	subs	r3, #1
 8001aae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d1f9      	bne.n	8001aaa <HAL_ADC_ConfigChannel+0x1b2>
 8001ab6:	e007      	b.n	8001ac8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001abc:	f043 0220 	orr.w	r2, r3, #32
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2200      	movs	r2, #0
 8001acc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001ad0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3714      	adds	r7, #20
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bc80      	pop	{r7}
 8001ada:	4770      	bx	lr
 8001adc:	40012400 	.word	0x40012400
 8001ae0:	20000000 	.word	0x20000000
 8001ae4:	431bde83 	.word	0x431bde83

08001ae8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001af0:	2300      	movs	r3, #0
 8001af2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001af4:	2300      	movs	r3, #0
 8001af6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d040      	beq.n	8001b88 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	689a      	ldr	r2, [r3, #8]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f042 0201 	orr.w	r2, r2, #1
 8001b14:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b16:	4b1f      	ldr	r3, [pc, #124]	; (8001b94 <ADC_Enable+0xac>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a1f      	ldr	r2, [pc, #124]	; (8001b98 <ADC_Enable+0xb0>)
 8001b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8001b20:	0c9b      	lsrs	r3, r3, #18
 8001b22:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001b24:	e002      	b.n	8001b2c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	3b01      	subs	r3, #1
 8001b2a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d1f9      	bne.n	8001b26 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001b32:	f7ff fc19 	bl	8001368 <HAL_GetTick>
 8001b36:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001b38:	e01f      	b.n	8001b7a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001b3a:	f7ff fc15 	bl	8001368 <HAL_GetTick>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	2b02      	cmp	r3, #2
 8001b46:	d918      	bls.n	8001b7a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d011      	beq.n	8001b7a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b5a:	f043 0210 	orr.w	r2, r3, #16
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b66:	f043 0201 	orr.w	r2, r3, #1
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2200      	movs	r2, #0
 8001b72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e007      	b.n	8001b8a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d1d8      	bne.n	8001b3a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3710      	adds	r7, #16
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	20000000 	.word	0x20000000
 8001b98:	431bde83 	.word	0x431bde83

08001b9c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	f003 0301 	and.w	r3, r3, #1
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d12e      	bne.n	8001c14 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	689a      	ldr	r2, [r3, #8]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f022 0201 	bic.w	r2, r2, #1
 8001bc4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001bc6:	f7ff fbcf 	bl	8001368 <HAL_GetTick>
 8001bca:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001bcc:	e01b      	b.n	8001c06 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001bce:	f7ff fbcb 	bl	8001368 <HAL_GetTick>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d914      	bls.n	8001c06 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f003 0301 	and.w	r3, r3, #1
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d10d      	bne.n	8001c06 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bee:	f043 0210 	orr.w	r2, r3, #16
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bfa:	f043 0201 	orr.w	r2, r3, #1
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e007      	b.n	8001c16 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	f003 0301 	and.w	r3, r3, #1
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d0dc      	beq.n	8001bce <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3710      	adds	r7, #16
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b084      	sub	sp, #16
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c2a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c30:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d127      	bne.n	8001c88 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c3c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001c4e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001c52:	d115      	bne.n	8001c80 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d111      	bne.n	8001c80 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c60:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d105      	bne.n	8001c80 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c78:	f043 0201 	orr.w	r2, r3, #1
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001c80:	68f8      	ldr	r0, [r7, #12]
 8001c82:	f7ff fe14 	bl	80018ae <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001c86:	e004      	b.n	8001c92 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	6a1b      	ldr	r3, [r3, #32]
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	4798      	blx	r3
}
 8001c92:	bf00      	nop
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}

08001c9a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001c9a:	b580      	push	{r7, lr}
 8001c9c:	b084      	sub	sp, #16
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001ca8:	68f8      	ldr	r0, [r7, #12]
 8001caa:	f7ff fe09 	bl	80018c0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001cae:	bf00      	nop
 8001cb0:	3710      	adds	r7, #16
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b084      	sub	sp, #16
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cc8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cd4:	f043 0204 	orr.w	r2, r3, #4
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001cdc:	68f8      	ldr	r0, [r7, #12]
 8001cde:	f7ff fe01 	bl	80018e4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ce2:	bf00      	nop
 8001ce4:	3710      	adds	r7, #16
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
	...

08001cec <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001cec:	b590      	push	{r4, r7, lr}
 8001cee:	b087      	sub	sp, #28
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d101      	bne.n	8001d0a <HAL_ADCEx_Calibration_Start+0x1e>
 8001d06:	2302      	movs	r3, #2
 8001d08:	e097      	b.n	8001e3a <HAL_ADCEx_Calibration_Start+0x14e>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f7ff ff42 	bl	8001b9c <ADC_ConversionStop_Disable>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f7ff fee3 	bl	8001ae8 <ADC_Enable>
 8001d22:	4603      	mov	r3, r0
 8001d24:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8001d26:	7dfb      	ldrb	r3, [r7, #23]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	f040 8081 	bne.w	8001e30 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d32:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d36:	f023 0302 	bic.w	r3, r3, #2
 8001d3a:	f043 0202 	orr.w	r2, r3, #2
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001d42:	4b40      	ldr	r3, [pc, #256]	; (8001e44 <HAL_ADCEx_Calibration_Start+0x158>)
 8001d44:	681c      	ldr	r4, [r3, #0]
 8001d46:	2002      	movs	r0, #2
 8001d48:	f001 fa16 	bl	8003178 <HAL_RCCEx_GetPeriphCLKFreq>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8001d52:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001d54:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001d56:	e002      	b.n	8001d5e <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d1f9      	bne.n	8001d58 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	689a      	ldr	r2, [r3, #8]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f042 0208 	orr.w	r2, r2, #8
 8001d72:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001d74:	f7ff faf8 	bl	8001368 <HAL_GetTick>
 8001d78:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001d7a:	e01b      	b.n	8001db4 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001d7c:	f7ff faf4 	bl	8001368 <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	2b0a      	cmp	r3, #10
 8001d88:	d914      	bls.n	8001db4 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	f003 0308 	and.w	r3, r3, #8
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d00d      	beq.n	8001db4 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d9c:	f023 0312 	bic.w	r3, r3, #18
 8001da0:	f043 0210 	orr.w	r2, r3, #16
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2200      	movs	r2, #0
 8001dac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e042      	b.n	8001e3a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	f003 0308 	and.w	r3, r3, #8
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d1dc      	bne.n	8001d7c <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	689a      	ldr	r2, [r3, #8]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f042 0204 	orr.w	r2, r2, #4
 8001dd0:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001dd2:	f7ff fac9 	bl	8001368 <HAL_GetTick>
 8001dd6:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001dd8:	e01b      	b.n	8001e12 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001dda:	f7ff fac5 	bl	8001368 <HAL_GetTick>
 8001dde:	4602      	mov	r2, r0
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	2b0a      	cmp	r3, #10
 8001de6:	d914      	bls.n	8001e12 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f003 0304 	and.w	r3, r3, #4
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d00d      	beq.n	8001e12 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dfa:	f023 0312 	bic.w	r3, r3, #18
 8001dfe:	f043 0210 	orr.w	r2, r3, #16
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e013      	b.n	8001e3a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	f003 0304 	and.w	r3, r3, #4
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d1dc      	bne.n	8001dda <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e24:	f023 0303 	bic.w	r3, r3, #3
 8001e28:	f043 0201 	orr.w	r2, r3, #1
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2200      	movs	r2, #0
 8001e34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001e38:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	371c      	adds	r7, #28
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd90      	pop	{r4, r7, pc}
 8001e42:	bf00      	nop
 8001e44:	20000000 	.word	0x20000000

08001e48 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001e50:	bf00      	nop
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bc80      	pop	{r7}
 8001e58:	4770      	bx	lr
	...

08001e5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b085      	sub	sp, #20
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	f003 0307 	and.w	r3, r3, #7
 8001e6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ea0 <__NVIC_SetPriorityGrouping+0x44>)
 8001e6e:	68db      	ldr	r3, [r3, #12]
 8001e70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e72:	68ba      	ldr	r2, [r7, #8]
 8001e74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e78:	4013      	ands	r3, r2
 8001e7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e8e:	4a04      	ldr	r2, [pc, #16]	; (8001ea0 <__NVIC_SetPriorityGrouping+0x44>)
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	60d3      	str	r3, [r2, #12]
}
 8001e94:	bf00      	nop
 8001e96:	3714      	adds	r7, #20
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bc80      	pop	{r7}
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	e000ed00 	.word	0xe000ed00

08001ea4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ea8:	4b04      	ldr	r3, [pc, #16]	; (8001ebc <__NVIC_GetPriorityGrouping+0x18>)
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	0a1b      	lsrs	r3, r3, #8
 8001eae:	f003 0307 	and.w	r3, r3, #7
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bc80      	pop	{r7}
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	e000ed00 	.word	0xe000ed00

08001ec0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	db0b      	blt.n	8001eea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ed2:	79fb      	ldrb	r3, [r7, #7]
 8001ed4:	f003 021f 	and.w	r2, r3, #31
 8001ed8:	4906      	ldr	r1, [pc, #24]	; (8001ef4 <__NVIC_EnableIRQ+0x34>)
 8001eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ede:	095b      	lsrs	r3, r3, #5
 8001ee0:	2001      	movs	r0, #1
 8001ee2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ee6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001eea:	bf00      	nop
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bc80      	pop	{r7}
 8001ef2:	4770      	bx	lr
 8001ef4:	e000e100 	.word	0xe000e100

08001ef8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	4603      	mov	r3, r0
 8001f00:	6039      	str	r1, [r7, #0]
 8001f02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	db0a      	blt.n	8001f22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	b2da      	uxtb	r2, r3
 8001f10:	490c      	ldr	r1, [pc, #48]	; (8001f44 <__NVIC_SetPriority+0x4c>)
 8001f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f16:	0112      	lsls	r2, r2, #4
 8001f18:	b2d2      	uxtb	r2, r2
 8001f1a:	440b      	add	r3, r1
 8001f1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f20:	e00a      	b.n	8001f38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	b2da      	uxtb	r2, r3
 8001f26:	4908      	ldr	r1, [pc, #32]	; (8001f48 <__NVIC_SetPriority+0x50>)
 8001f28:	79fb      	ldrb	r3, [r7, #7]
 8001f2a:	f003 030f 	and.w	r3, r3, #15
 8001f2e:	3b04      	subs	r3, #4
 8001f30:	0112      	lsls	r2, r2, #4
 8001f32:	b2d2      	uxtb	r2, r2
 8001f34:	440b      	add	r3, r1
 8001f36:	761a      	strb	r2, [r3, #24]
}
 8001f38:	bf00      	nop
 8001f3a:	370c      	adds	r7, #12
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bc80      	pop	{r7}
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	e000e100 	.word	0xe000e100
 8001f48:	e000ed00 	.word	0xe000ed00

08001f4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b089      	sub	sp, #36	; 0x24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	60b9      	str	r1, [r7, #8]
 8001f56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	f003 0307 	and.w	r3, r3, #7
 8001f5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f60:	69fb      	ldr	r3, [r7, #28]
 8001f62:	f1c3 0307 	rsb	r3, r3, #7
 8001f66:	2b04      	cmp	r3, #4
 8001f68:	bf28      	it	cs
 8001f6a:	2304      	movcs	r3, #4
 8001f6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	3304      	adds	r3, #4
 8001f72:	2b06      	cmp	r3, #6
 8001f74:	d902      	bls.n	8001f7c <NVIC_EncodePriority+0x30>
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	3b03      	subs	r3, #3
 8001f7a:	e000      	b.n	8001f7e <NVIC_EncodePriority+0x32>
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f80:	f04f 32ff 	mov.w	r2, #4294967295
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	43da      	mvns	r2, r3
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	401a      	ands	r2, r3
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f94:	f04f 31ff 	mov.w	r1, #4294967295
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f9e:	43d9      	mvns	r1, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fa4:	4313      	orrs	r3, r2
         );
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3724      	adds	r7, #36	; 0x24
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bc80      	pop	{r7}
 8001fae:	4770      	bx	lr

08001fb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	3b01      	subs	r3, #1
 8001fbc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fc0:	d301      	bcc.n	8001fc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e00f      	b.n	8001fe6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fc6:	4a0a      	ldr	r2, [pc, #40]	; (8001ff0 <SysTick_Config+0x40>)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fce:	210f      	movs	r1, #15
 8001fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8001fd4:	f7ff ff90 	bl	8001ef8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fd8:	4b05      	ldr	r3, [pc, #20]	; (8001ff0 <SysTick_Config+0x40>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fde:	4b04      	ldr	r3, [pc, #16]	; (8001ff0 <SysTick_Config+0x40>)
 8001fe0:	2207      	movs	r2, #7
 8001fe2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	e000e010 	.word	0xe000e010

08001ff4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	f7ff ff2d 	bl	8001e5c <__NVIC_SetPriorityGrouping>
}
 8002002:	bf00      	nop
 8002004:	3708      	adds	r7, #8
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}

0800200a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800200a:	b580      	push	{r7, lr}
 800200c:	b086      	sub	sp, #24
 800200e:	af00      	add	r7, sp, #0
 8002010:	4603      	mov	r3, r0
 8002012:	60b9      	str	r1, [r7, #8]
 8002014:	607a      	str	r2, [r7, #4]
 8002016:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002018:	2300      	movs	r3, #0
 800201a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800201c:	f7ff ff42 	bl	8001ea4 <__NVIC_GetPriorityGrouping>
 8002020:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	68b9      	ldr	r1, [r7, #8]
 8002026:	6978      	ldr	r0, [r7, #20]
 8002028:	f7ff ff90 	bl	8001f4c <NVIC_EncodePriority>
 800202c:	4602      	mov	r2, r0
 800202e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002032:	4611      	mov	r1, r2
 8002034:	4618      	mov	r0, r3
 8002036:	f7ff ff5f 	bl	8001ef8 <__NVIC_SetPriority>
}
 800203a:	bf00      	nop
 800203c:	3718      	adds	r7, #24
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}

08002042 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002042:	b580      	push	{r7, lr}
 8002044:	b082      	sub	sp, #8
 8002046:	af00      	add	r7, sp, #0
 8002048:	4603      	mov	r3, r0
 800204a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800204c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002050:	4618      	mov	r0, r3
 8002052:	f7ff ff35 	bl	8001ec0 <__NVIC_EnableIRQ>
}
 8002056:	bf00      	nop
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}

0800205e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800205e:	b580      	push	{r7, lr}
 8002060:	b082      	sub	sp, #8
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f7ff ffa2 	bl	8001fb0 <SysTick_Config>
 800206c:	4603      	mov	r3, r0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
	...

08002078 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002080:	2300      	movs	r3, #0
 8002082:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d101      	bne.n	800208e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e043      	b.n	8002116 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	461a      	mov	r2, r3
 8002094:	4b22      	ldr	r3, [pc, #136]	; (8002120 <HAL_DMA_Init+0xa8>)
 8002096:	4413      	add	r3, r2
 8002098:	4a22      	ldr	r2, [pc, #136]	; (8002124 <HAL_DMA_Init+0xac>)
 800209a:	fba2 2303 	umull	r2, r3, r2, r3
 800209e:	091b      	lsrs	r3, r3, #4
 80020a0:	009a      	lsls	r2, r3, #2
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4a1f      	ldr	r2, [pc, #124]	; (8002128 <HAL_DMA_Init+0xb0>)
 80020aa:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2202      	movs	r2, #2
 80020b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80020c2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80020c6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80020d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	695b      	ldr	r3, [r3, #20]
 80020e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	69db      	ldr	r3, [r3, #28]
 80020ee:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80020f0:	68fa      	ldr	r2, [r7, #12]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	68fa      	ldr	r2, [r7, #12]
 80020fc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2201      	movs	r2, #1
 8002108:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002114:	2300      	movs	r3, #0
}
 8002116:	4618      	mov	r0, r3
 8002118:	3714      	adds	r7, #20
 800211a:	46bd      	mov	sp, r7
 800211c:	bc80      	pop	{r7}
 800211e:	4770      	bx	lr
 8002120:	bffdfff8 	.word	0xbffdfff8
 8002124:	cccccccd 	.word	0xcccccccd
 8002128:	40020000 	.word	0x40020000

0800212c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
 8002138:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800213a:	2300      	movs	r3, #0
 800213c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d101      	bne.n	800214c <HAL_DMA_Start_IT+0x20>
 8002148:	2302      	movs	r3, #2
 800214a:	e04b      	b.n	80021e4 <HAL_DMA_Start_IT+0xb8>
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	2201      	movs	r2, #1
 8002150:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800215a:	b2db      	uxtb	r3, r3
 800215c:	2b01      	cmp	r3, #1
 800215e:	d13a      	bne.n	80021d6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2202      	movs	r2, #2
 8002164:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2200      	movs	r2, #0
 800216c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f022 0201 	bic.w	r2, r2, #1
 800217c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	687a      	ldr	r2, [r7, #4]
 8002182:	68b9      	ldr	r1, [r7, #8]
 8002184:	68f8      	ldr	r0, [r7, #12]
 8002186:	f000 f937 	bl	80023f8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800218e:	2b00      	cmp	r3, #0
 8002190:	d008      	beq.n	80021a4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f042 020e 	orr.w	r2, r2, #14
 80021a0:	601a      	str	r2, [r3, #0]
 80021a2:	e00f      	b.n	80021c4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f022 0204 	bic.w	r2, r2, #4
 80021b2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f042 020a 	orr.w	r2, r2, #10
 80021c2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f042 0201 	orr.w	r2, r2, #1
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	e005      	b.n	80021e2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2200      	movs	r2, #0
 80021da:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80021de:	2302      	movs	r3, #2
 80021e0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80021e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3718      	adds	r7, #24
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}

080021ec <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002208:	2204      	movs	r2, #4
 800220a:	409a      	lsls	r2, r3
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	4013      	ands	r3, r2
 8002210:	2b00      	cmp	r3, #0
 8002212:	d04f      	beq.n	80022b4 <HAL_DMA_IRQHandler+0xc8>
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	f003 0304 	and.w	r3, r3, #4
 800221a:	2b00      	cmp	r3, #0
 800221c:	d04a      	beq.n	80022b4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0320 	and.w	r3, r3, #32
 8002228:	2b00      	cmp	r3, #0
 800222a:	d107      	bne.n	800223c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f022 0204 	bic.w	r2, r2, #4
 800223a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a66      	ldr	r2, [pc, #408]	; (80023dc <HAL_DMA_IRQHandler+0x1f0>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d029      	beq.n	800229a <HAL_DMA_IRQHandler+0xae>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a65      	ldr	r2, [pc, #404]	; (80023e0 <HAL_DMA_IRQHandler+0x1f4>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d022      	beq.n	8002296 <HAL_DMA_IRQHandler+0xaa>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a63      	ldr	r2, [pc, #396]	; (80023e4 <HAL_DMA_IRQHandler+0x1f8>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d01a      	beq.n	8002290 <HAL_DMA_IRQHandler+0xa4>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a62      	ldr	r2, [pc, #392]	; (80023e8 <HAL_DMA_IRQHandler+0x1fc>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d012      	beq.n	800228a <HAL_DMA_IRQHandler+0x9e>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a60      	ldr	r2, [pc, #384]	; (80023ec <HAL_DMA_IRQHandler+0x200>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d00a      	beq.n	8002284 <HAL_DMA_IRQHandler+0x98>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a5f      	ldr	r2, [pc, #380]	; (80023f0 <HAL_DMA_IRQHandler+0x204>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d102      	bne.n	800227e <HAL_DMA_IRQHandler+0x92>
 8002278:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800227c:	e00e      	b.n	800229c <HAL_DMA_IRQHandler+0xb0>
 800227e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002282:	e00b      	b.n	800229c <HAL_DMA_IRQHandler+0xb0>
 8002284:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002288:	e008      	b.n	800229c <HAL_DMA_IRQHandler+0xb0>
 800228a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800228e:	e005      	b.n	800229c <HAL_DMA_IRQHandler+0xb0>
 8002290:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002294:	e002      	b.n	800229c <HAL_DMA_IRQHandler+0xb0>
 8002296:	2340      	movs	r3, #64	; 0x40
 8002298:	e000      	b.n	800229c <HAL_DMA_IRQHandler+0xb0>
 800229a:	2304      	movs	r3, #4
 800229c:	4a55      	ldr	r2, [pc, #340]	; (80023f4 <HAL_DMA_IRQHandler+0x208>)
 800229e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	f000 8094 	beq.w	80023d2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80022b2:	e08e      	b.n	80023d2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b8:	2202      	movs	r2, #2
 80022ba:	409a      	lsls	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4013      	ands	r3, r2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d056      	beq.n	8002372 <HAL_DMA_IRQHandler+0x186>
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	f003 0302 	and.w	r3, r3, #2
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d051      	beq.n	8002372 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 0320 	and.w	r3, r3, #32
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d10b      	bne.n	80022f4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f022 020a 	bic.w	r2, r2, #10
 80022ea:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a38      	ldr	r2, [pc, #224]	; (80023dc <HAL_DMA_IRQHandler+0x1f0>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d029      	beq.n	8002352 <HAL_DMA_IRQHandler+0x166>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a37      	ldr	r2, [pc, #220]	; (80023e0 <HAL_DMA_IRQHandler+0x1f4>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d022      	beq.n	800234e <HAL_DMA_IRQHandler+0x162>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a35      	ldr	r2, [pc, #212]	; (80023e4 <HAL_DMA_IRQHandler+0x1f8>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d01a      	beq.n	8002348 <HAL_DMA_IRQHandler+0x15c>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a34      	ldr	r2, [pc, #208]	; (80023e8 <HAL_DMA_IRQHandler+0x1fc>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d012      	beq.n	8002342 <HAL_DMA_IRQHandler+0x156>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a32      	ldr	r2, [pc, #200]	; (80023ec <HAL_DMA_IRQHandler+0x200>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d00a      	beq.n	800233c <HAL_DMA_IRQHandler+0x150>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a31      	ldr	r2, [pc, #196]	; (80023f0 <HAL_DMA_IRQHandler+0x204>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d102      	bne.n	8002336 <HAL_DMA_IRQHandler+0x14a>
 8002330:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002334:	e00e      	b.n	8002354 <HAL_DMA_IRQHandler+0x168>
 8002336:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800233a:	e00b      	b.n	8002354 <HAL_DMA_IRQHandler+0x168>
 800233c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002340:	e008      	b.n	8002354 <HAL_DMA_IRQHandler+0x168>
 8002342:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002346:	e005      	b.n	8002354 <HAL_DMA_IRQHandler+0x168>
 8002348:	f44f 7300 	mov.w	r3, #512	; 0x200
 800234c:	e002      	b.n	8002354 <HAL_DMA_IRQHandler+0x168>
 800234e:	2320      	movs	r3, #32
 8002350:	e000      	b.n	8002354 <HAL_DMA_IRQHandler+0x168>
 8002352:	2302      	movs	r3, #2
 8002354:	4a27      	ldr	r2, [pc, #156]	; (80023f4 <HAL_DMA_IRQHandler+0x208>)
 8002356:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2200      	movs	r2, #0
 800235c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002364:	2b00      	cmp	r3, #0
 8002366:	d034      	beq.n	80023d2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800236c:	6878      	ldr	r0, [r7, #4]
 800236e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002370:	e02f      	b.n	80023d2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002376:	2208      	movs	r2, #8
 8002378:	409a      	lsls	r2, r3
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	4013      	ands	r3, r2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d028      	beq.n	80023d4 <HAL_DMA_IRQHandler+0x1e8>
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	f003 0308 	and.w	r3, r3, #8
 8002388:	2b00      	cmp	r3, #0
 800238a:	d023      	beq.n	80023d4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f022 020e 	bic.w	r2, r2, #14
 800239a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023a4:	2101      	movs	r1, #1
 80023a6:	fa01 f202 	lsl.w	r2, r1, r2
 80023aa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2201      	movs	r2, #1
 80023b0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2201      	movs	r2, #1
 80023b6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2200      	movs	r2, #0
 80023be:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d004      	beq.n	80023d4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	4798      	blx	r3
    }
  }
  return;
 80023d2:	bf00      	nop
 80023d4:	bf00      	nop
}
 80023d6:	3710      	adds	r7, #16
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40020008 	.word	0x40020008
 80023e0:	4002001c 	.word	0x4002001c
 80023e4:	40020030 	.word	0x40020030
 80023e8:	40020044 	.word	0x40020044
 80023ec:	40020058 	.word	0x40020058
 80023f0:	4002006c 	.word	0x4002006c
 80023f4:	40020000 	.word	0x40020000

080023f8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b085      	sub	sp, #20
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
 8002404:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800240e:	2101      	movs	r1, #1
 8002410:	fa01 f202 	lsl.w	r2, r1, r2
 8002414:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	683a      	ldr	r2, [r7, #0]
 800241c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	2b10      	cmp	r3, #16
 8002424:	d108      	bne.n	8002438 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	68ba      	ldr	r2, [r7, #8]
 8002434:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002436:	e007      	b.n	8002448 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	68ba      	ldr	r2, [r7, #8]
 800243e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	60da      	str	r2, [r3, #12]
}
 8002448:	bf00      	nop
 800244a:	3714      	adds	r7, #20
 800244c:	46bd      	mov	sp, r7
 800244e:	bc80      	pop	{r7}
 8002450:	4770      	bx	lr
	...

08002454 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002454:	b480      	push	{r7}
 8002456:	b08b      	sub	sp, #44	; 0x2c
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800245e:	2300      	movs	r3, #0
 8002460:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002462:	2300      	movs	r3, #0
 8002464:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002466:	e169      	b.n	800273c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002468:	2201      	movs	r2, #1
 800246a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	69fa      	ldr	r2, [r7, #28]
 8002478:	4013      	ands	r3, r2
 800247a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	429a      	cmp	r2, r3
 8002482:	f040 8158 	bne.w	8002736 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	4a9a      	ldr	r2, [pc, #616]	; (80026f4 <HAL_GPIO_Init+0x2a0>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d05e      	beq.n	800254e <HAL_GPIO_Init+0xfa>
 8002490:	4a98      	ldr	r2, [pc, #608]	; (80026f4 <HAL_GPIO_Init+0x2a0>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d875      	bhi.n	8002582 <HAL_GPIO_Init+0x12e>
 8002496:	4a98      	ldr	r2, [pc, #608]	; (80026f8 <HAL_GPIO_Init+0x2a4>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d058      	beq.n	800254e <HAL_GPIO_Init+0xfa>
 800249c:	4a96      	ldr	r2, [pc, #600]	; (80026f8 <HAL_GPIO_Init+0x2a4>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d86f      	bhi.n	8002582 <HAL_GPIO_Init+0x12e>
 80024a2:	4a96      	ldr	r2, [pc, #600]	; (80026fc <HAL_GPIO_Init+0x2a8>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d052      	beq.n	800254e <HAL_GPIO_Init+0xfa>
 80024a8:	4a94      	ldr	r2, [pc, #592]	; (80026fc <HAL_GPIO_Init+0x2a8>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d869      	bhi.n	8002582 <HAL_GPIO_Init+0x12e>
 80024ae:	4a94      	ldr	r2, [pc, #592]	; (8002700 <HAL_GPIO_Init+0x2ac>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d04c      	beq.n	800254e <HAL_GPIO_Init+0xfa>
 80024b4:	4a92      	ldr	r2, [pc, #584]	; (8002700 <HAL_GPIO_Init+0x2ac>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d863      	bhi.n	8002582 <HAL_GPIO_Init+0x12e>
 80024ba:	4a92      	ldr	r2, [pc, #584]	; (8002704 <HAL_GPIO_Init+0x2b0>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d046      	beq.n	800254e <HAL_GPIO_Init+0xfa>
 80024c0:	4a90      	ldr	r2, [pc, #576]	; (8002704 <HAL_GPIO_Init+0x2b0>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d85d      	bhi.n	8002582 <HAL_GPIO_Init+0x12e>
 80024c6:	2b12      	cmp	r3, #18
 80024c8:	d82a      	bhi.n	8002520 <HAL_GPIO_Init+0xcc>
 80024ca:	2b12      	cmp	r3, #18
 80024cc:	d859      	bhi.n	8002582 <HAL_GPIO_Init+0x12e>
 80024ce:	a201      	add	r2, pc, #4	; (adr r2, 80024d4 <HAL_GPIO_Init+0x80>)
 80024d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d4:	0800254f 	.word	0x0800254f
 80024d8:	08002529 	.word	0x08002529
 80024dc:	0800253b 	.word	0x0800253b
 80024e0:	0800257d 	.word	0x0800257d
 80024e4:	08002583 	.word	0x08002583
 80024e8:	08002583 	.word	0x08002583
 80024ec:	08002583 	.word	0x08002583
 80024f0:	08002583 	.word	0x08002583
 80024f4:	08002583 	.word	0x08002583
 80024f8:	08002583 	.word	0x08002583
 80024fc:	08002583 	.word	0x08002583
 8002500:	08002583 	.word	0x08002583
 8002504:	08002583 	.word	0x08002583
 8002508:	08002583 	.word	0x08002583
 800250c:	08002583 	.word	0x08002583
 8002510:	08002583 	.word	0x08002583
 8002514:	08002583 	.word	0x08002583
 8002518:	08002531 	.word	0x08002531
 800251c:	08002545 	.word	0x08002545
 8002520:	4a79      	ldr	r2, [pc, #484]	; (8002708 <HAL_GPIO_Init+0x2b4>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d013      	beq.n	800254e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002526:	e02c      	b.n	8002582 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	623b      	str	r3, [r7, #32]
          break;
 800252e:	e029      	b.n	8002584 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	3304      	adds	r3, #4
 8002536:	623b      	str	r3, [r7, #32]
          break;
 8002538:	e024      	b.n	8002584 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	3308      	adds	r3, #8
 8002540:	623b      	str	r3, [r7, #32]
          break;
 8002542:	e01f      	b.n	8002584 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	330c      	adds	r3, #12
 800254a:	623b      	str	r3, [r7, #32]
          break;
 800254c:	e01a      	b.n	8002584 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d102      	bne.n	800255c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002556:	2304      	movs	r3, #4
 8002558:	623b      	str	r3, [r7, #32]
          break;
 800255a:	e013      	b.n	8002584 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	2b01      	cmp	r3, #1
 8002562:	d105      	bne.n	8002570 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002564:	2308      	movs	r3, #8
 8002566:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	69fa      	ldr	r2, [r7, #28]
 800256c:	611a      	str	r2, [r3, #16]
          break;
 800256e:	e009      	b.n	8002584 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002570:	2308      	movs	r3, #8
 8002572:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	69fa      	ldr	r2, [r7, #28]
 8002578:	615a      	str	r2, [r3, #20]
          break;
 800257a:	e003      	b.n	8002584 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800257c:	2300      	movs	r3, #0
 800257e:	623b      	str	r3, [r7, #32]
          break;
 8002580:	e000      	b.n	8002584 <HAL_GPIO_Init+0x130>
          break;
 8002582:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	2bff      	cmp	r3, #255	; 0xff
 8002588:	d801      	bhi.n	800258e <HAL_GPIO_Init+0x13a>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	e001      	b.n	8002592 <HAL_GPIO_Init+0x13e>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	3304      	adds	r3, #4
 8002592:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	2bff      	cmp	r3, #255	; 0xff
 8002598:	d802      	bhi.n	80025a0 <HAL_GPIO_Init+0x14c>
 800259a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	e002      	b.n	80025a6 <HAL_GPIO_Init+0x152>
 80025a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a2:	3b08      	subs	r3, #8
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	210f      	movs	r1, #15
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	fa01 f303 	lsl.w	r3, r1, r3
 80025b4:	43db      	mvns	r3, r3
 80025b6:	401a      	ands	r2, r3
 80025b8:	6a39      	ldr	r1, [r7, #32]
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	fa01 f303 	lsl.w	r3, r1, r3
 80025c0:	431a      	orrs	r2, r3
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	f000 80b1 	beq.w	8002736 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80025d4:	4b4d      	ldr	r3, [pc, #308]	; (800270c <HAL_GPIO_Init+0x2b8>)
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	4a4c      	ldr	r2, [pc, #304]	; (800270c <HAL_GPIO_Init+0x2b8>)
 80025da:	f043 0301 	orr.w	r3, r3, #1
 80025de:	6193      	str	r3, [r2, #24]
 80025e0:	4b4a      	ldr	r3, [pc, #296]	; (800270c <HAL_GPIO_Init+0x2b8>)
 80025e2:	699b      	ldr	r3, [r3, #24]
 80025e4:	f003 0301 	and.w	r3, r3, #1
 80025e8:	60bb      	str	r3, [r7, #8]
 80025ea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80025ec:	4a48      	ldr	r2, [pc, #288]	; (8002710 <HAL_GPIO_Init+0x2bc>)
 80025ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f0:	089b      	lsrs	r3, r3, #2
 80025f2:	3302      	adds	r3, #2
 80025f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025f8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80025fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fc:	f003 0303 	and.w	r3, r3, #3
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	220f      	movs	r2, #15
 8002604:	fa02 f303 	lsl.w	r3, r2, r3
 8002608:	43db      	mvns	r3, r3
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	4013      	ands	r3, r2
 800260e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	4a40      	ldr	r2, [pc, #256]	; (8002714 <HAL_GPIO_Init+0x2c0>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d013      	beq.n	8002640 <HAL_GPIO_Init+0x1ec>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	4a3f      	ldr	r2, [pc, #252]	; (8002718 <HAL_GPIO_Init+0x2c4>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d00d      	beq.n	800263c <HAL_GPIO_Init+0x1e8>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	4a3e      	ldr	r2, [pc, #248]	; (800271c <HAL_GPIO_Init+0x2c8>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d007      	beq.n	8002638 <HAL_GPIO_Init+0x1e4>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	4a3d      	ldr	r2, [pc, #244]	; (8002720 <HAL_GPIO_Init+0x2cc>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d101      	bne.n	8002634 <HAL_GPIO_Init+0x1e0>
 8002630:	2303      	movs	r3, #3
 8002632:	e006      	b.n	8002642 <HAL_GPIO_Init+0x1ee>
 8002634:	2304      	movs	r3, #4
 8002636:	e004      	b.n	8002642 <HAL_GPIO_Init+0x1ee>
 8002638:	2302      	movs	r3, #2
 800263a:	e002      	b.n	8002642 <HAL_GPIO_Init+0x1ee>
 800263c:	2301      	movs	r3, #1
 800263e:	e000      	b.n	8002642 <HAL_GPIO_Init+0x1ee>
 8002640:	2300      	movs	r3, #0
 8002642:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002644:	f002 0203 	and.w	r2, r2, #3
 8002648:	0092      	lsls	r2, r2, #2
 800264a:	4093      	lsls	r3, r2
 800264c:	68fa      	ldr	r2, [r7, #12]
 800264e:	4313      	orrs	r3, r2
 8002650:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002652:	492f      	ldr	r1, [pc, #188]	; (8002710 <HAL_GPIO_Init+0x2bc>)
 8002654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002656:	089b      	lsrs	r3, r3, #2
 8002658:	3302      	adds	r3, #2
 800265a:	68fa      	ldr	r2, [r7, #12]
 800265c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002668:	2b00      	cmp	r3, #0
 800266a:	d006      	beq.n	800267a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800266c:	4b2d      	ldr	r3, [pc, #180]	; (8002724 <HAL_GPIO_Init+0x2d0>)
 800266e:	689a      	ldr	r2, [r3, #8]
 8002670:	492c      	ldr	r1, [pc, #176]	; (8002724 <HAL_GPIO_Init+0x2d0>)
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	4313      	orrs	r3, r2
 8002676:	608b      	str	r3, [r1, #8]
 8002678:	e006      	b.n	8002688 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800267a:	4b2a      	ldr	r3, [pc, #168]	; (8002724 <HAL_GPIO_Init+0x2d0>)
 800267c:	689a      	ldr	r2, [r3, #8]
 800267e:	69bb      	ldr	r3, [r7, #24]
 8002680:	43db      	mvns	r3, r3
 8002682:	4928      	ldr	r1, [pc, #160]	; (8002724 <HAL_GPIO_Init+0x2d0>)
 8002684:	4013      	ands	r3, r2
 8002686:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002690:	2b00      	cmp	r3, #0
 8002692:	d006      	beq.n	80026a2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002694:	4b23      	ldr	r3, [pc, #140]	; (8002724 <HAL_GPIO_Init+0x2d0>)
 8002696:	68da      	ldr	r2, [r3, #12]
 8002698:	4922      	ldr	r1, [pc, #136]	; (8002724 <HAL_GPIO_Init+0x2d0>)
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	4313      	orrs	r3, r2
 800269e:	60cb      	str	r3, [r1, #12]
 80026a0:	e006      	b.n	80026b0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80026a2:	4b20      	ldr	r3, [pc, #128]	; (8002724 <HAL_GPIO_Init+0x2d0>)
 80026a4:	68da      	ldr	r2, [r3, #12]
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	43db      	mvns	r3, r3
 80026aa:	491e      	ldr	r1, [pc, #120]	; (8002724 <HAL_GPIO_Init+0x2d0>)
 80026ac:	4013      	ands	r3, r2
 80026ae:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d006      	beq.n	80026ca <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80026bc:	4b19      	ldr	r3, [pc, #100]	; (8002724 <HAL_GPIO_Init+0x2d0>)
 80026be:	685a      	ldr	r2, [r3, #4]
 80026c0:	4918      	ldr	r1, [pc, #96]	; (8002724 <HAL_GPIO_Init+0x2d0>)
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	604b      	str	r3, [r1, #4]
 80026c8:	e006      	b.n	80026d8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80026ca:	4b16      	ldr	r3, [pc, #88]	; (8002724 <HAL_GPIO_Init+0x2d0>)
 80026cc:	685a      	ldr	r2, [r3, #4]
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	43db      	mvns	r3, r3
 80026d2:	4914      	ldr	r1, [pc, #80]	; (8002724 <HAL_GPIO_Init+0x2d0>)
 80026d4:	4013      	ands	r3, r2
 80026d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d021      	beq.n	8002728 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80026e4:	4b0f      	ldr	r3, [pc, #60]	; (8002724 <HAL_GPIO_Init+0x2d0>)
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	490e      	ldr	r1, [pc, #56]	; (8002724 <HAL_GPIO_Init+0x2d0>)
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	4313      	orrs	r3, r2
 80026ee:	600b      	str	r3, [r1, #0]
 80026f0:	e021      	b.n	8002736 <HAL_GPIO_Init+0x2e2>
 80026f2:	bf00      	nop
 80026f4:	10320000 	.word	0x10320000
 80026f8:	10310000 	.word	0x10310000
 80026fc:	10220000 	.word	0x10220000
 8002700:	10210000 	.word	0x10210000
 8002704:	10120000 	.word	0x10120000
 8002708:	10110000 	.word	0x10110000
 800270c:	40021000 	.word	0x40021000
 8002710:	40010000 	.word	0x40010000
 8002714:	40010800 	.word	0x40010800
 8002718:	40010c00 	.word	0x40010c00
 800271c:	40011000 	.word	0x40011000
 8002720:	40011400 	.word	0x40011400
 8002724:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002728:	4b0b      	ldr	r3, [pc, #44]	; (8002758 <HAL_GPIO_Init+0x304>)
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	69bb      	ldr	r3, [r7, #24]
 800272e:	43db      	mvns	r3, r3
 8002730:	4909      	ldr	r1, [pc, #36]	; (8002758 <HAL_GPIO_Init+0x304>)
 8002732:	4013      	ands	r3, r2
 8002734:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002738:	3301      	adds	r3, #1
 800273a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002742:	fa22 f303 	lsr.w	r3, r2, r3
 8002746:	2b00      	cmp	r3, #0
 8002748:	f47f ae8e 	bne.w	8002468 <HAL_GPIO_Init+0x14>
  }
}
 800274c:	bf00      	nop
 800274e:	bf00      	nop
 8002750:	372c      	adds	r7, #44	; 0x2c
 8002752:	46bd      	mov	sp, r7
 8002754:	bc80      	pop	{r7}
 8002756:	4770      	bx	lr
 8002758:	40010400 	.word	0x40010400

0800275c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	460b      	mov	r3, r1
 8002766:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	689a      	ldr	r2, [r3, #8]
 800276c:	887b      	ldrh	r3, [r7, #2]
 800276e:	4013      	ands	r3, r2
 8002770:	2b00      	cmp	r3, #0
 8002772:	d002      	beq.n	800277a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002774:	2301      	movs	r3, #1
 8002776:	73fb      	strb	r3, [r7, #15]
 8002778:	e001      	b.n	800277e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800277a:	2300      	movs	r3, #0
 800277c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800277e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002780:	4618      	mov	r0, r3
 8002782:	3714      	adds	r7, #20
 8002784:	46bd      	mov	sp, r7
 8002786:	bc80      	pop	{r7}
 8002788:	4770      	bx	lr

0800278a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800278a:	b480      	push	{r7}
 800278c:	b083      	sub	sp, #12
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
 8002792:	460b      	mov	r3, r1
 8002794:	807b      	strh	r3, [r7, #2]
 8002796:	4613      	mov	r3, r2
 8002798:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800279a:	787b      	ldrb	r3, [r7, #1]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d003      	beq.n	80027a8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027a0:	887a      	ldrh	r2, [r7, #2]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80027a6:	e003      	b.n	80027b0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80027a8:	887b      	ldrh	r3, [r7, #2]
 80027aa:	041a      	lsls	r2, r3, #16
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	611a      	str	r2, [r3, #16]
}
 80027b0:	bf00      	nop
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bc80      	pop	{r7}
 80027b8:	4770      	bx	lr

080027ba <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80027ba:	b480      	push	{r7}
 80027bc:	b085      	sub	sp, #20
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
 80027c2:	460b      	mov	r3, r1
 80027c4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80027cc:	887a      	ldrh	r2, [r7, #2]
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	4013      	ands	r3, r2
 80027d2:	041a      	lsls	r2, r3, #16
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	43d9      	mvns	r1, r3
 80027d8:	887b      	ldrh	r3, [r7, #2]
 80027da:	400b      	ands	r3, r1
 80027dc:	431a      	orrs	r2, r3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	611a      	str	r2, [r3, #16]
}
 80027e2:	bf00      	nop
 80027e4:	3714      	adds	r7, #20
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bc80      	pop	{r7}
 80027ea:	4770      	bx	lr

080027ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d101      	bne.n	80027fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e272      	b.n	8002ce4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0301 	and.w	r3, r3, #1
 8002806:	2b00      	cmp	r3, #0
 8002808:	f000 8087 	beq.w	800291a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800280c:	4b92      	ldr	r3, [pc, #584]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f003 030c 	and.w	r3, r3, #12
 8002814:	2b04      	cmp	r3, #4
 8002816:	d00c      	beq.n	8002832 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002818:	4b8f      	ldr	r3, [pc, #572]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f003 030c 	and.w	r3, r3, #12
 8002820:	2b08      	cmp	r3, #8
 8002822:	d112      	bne.n	800284a <HAL_RCC_OscConfig+0x5e>
 8002824:	4b8c      	ldr	r3, [pc, #560]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800282c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002830:	d10b      	bne.n	800284a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002832:	4b89      	ldr	r3, [pc, #548]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d06c      	beq.n	8002918 <HAL_RCC_OscConfig+0x12c>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d168      	bne.n	8002918 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e24c      	b.n	8002ce4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002852:	d106      	bne.n	8002862 <HAL_RCC_OscConfig+0x76>
 8002854:	4b80      	ldr	r3, [pc, #512]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a7f      	ldr	r2, [pc, #508]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 800285a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800285e:	6013      	str	r3, [r2, #0]
 8002860:	e02e      	b.n	80028c0 <HAL_RCC_OscConfig+0xd4>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d10c      	bne.n	8002884 <HAL_RCC_OscConfig+0x98>
 800286a:	4b7b      	ldr	r3, [pc, #492]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a7a      	ldr	r2, [pc, #488]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 8002870:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002874:	6013      	str	r3, [r2, #0]
 8002876:	4b78      	ldr	r3, [pc, #480]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a77      	ldr	r2, [pc, #476]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 800287c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002880:	6013      	str	r3, [r2, #0]
 8002882:	e01d      	b.n	80028c0 <HAL_RCC_OscConfig+0xd4>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800288c:	d10c      	bne.n	80028a8 <HAL_RCC_OscConfig+0xbc>
 800288e:	4b72      	ldr	r3, [pc, #456]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a71      	ldr	r2, [pc, #452]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 8002894:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002898:	6013      	str	r3, [r2, #0]
 800289a:	4b6f      	ldr	r3, [pc, #444]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a6e      	ldr	r2, [pc, #440]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 80028a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028a4:	6013      	str	r3, [r2, #0]
 80028a6:	e00b      	b.n	80028c0 <HAL_RCC_OscConfig+0xd4>
 80028a8:	4b6b      	ldr	r3, [pc, #428]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a6a      	ldr	r2, [pc, #424]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 80028ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028b2:	6013      	str	r3, [r2, #0]
 80028b4:	4b68      	ldr	r3, [pc, #416]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a67      	ldr	r2, [pc, #412]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 80028ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d013      	beq.n	80028f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c8:	f7fe fd4e 	bl	8001368 <HAL_GetTick>
 80028cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ce:	e008      	b.n	80028e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028d0:	f7fe fd4a 	bl	8001368 <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	2b64      	cmp	r3, #100	; 0x64
 80028dc:	d901      	bls.n	80028e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e200      	b.n	8002ce4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028e2:	4b5d      	ldr	r3, [pc, #372]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d0f0      	beq.n	80028d0 <HAL_RCC_OscConfig+0xe4>
 80028ee:	e014      	b.n	800291a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028f0:	f7fe fd3a 	bl	8001368 <HAL_GetTick>
 80028f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028f6:	e008      	b.n	800290a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028f8:	f7fe fd36 	bl	8001368 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	2b64      	cmp	r3, #100	; 0x64
 8002904:	d901      	bls.n	800290a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e1ec      	b.n	8002ce4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800290a:	4b53      	ldr	r3, [pc, #332]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d1f0      	bne.n	80028f8 <HAL_RCC_OscConfig+0x10c>
 8002916:	e000      	b.n	800291a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002918:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0302 	and.w	r3, r3, #2
 8002922:	2b00      	cmp	r3, #0
 8002924:	d063      	beq.n	80029ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002926:	4b4c      	ldr	r3, [pc, #304]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f003 030c 	and.w	r3, r3, #12
 800292e:	2b00      	cmp	r3, #0
 8002930:	d00b      	beq.n	800294a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002932:	4b49      	ldr	r3, [pc, #292]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	f003 030c 	and.w	r3, r3, #12
 800293a:	2b08      	cmp	r3, #8
 800293c:	d11c      	bne.n	8002978 <HAL_RCC_OscConfig+0x18c>
 800293e:	4b46      	ldr	r3, [pc, #280]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d116      	bne.n	8002978 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800294a:	4b43      	ldr	r3, [pc, #268]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d005      	beq.n	8002962 <HAL_RCC_OscConfig+0x176>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	691b      	ldr	r3, [r3, #16]
 800295a:	2b01      	cmp	r3, #1
 800295c:	d001      	beq.n	8002962 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e1c0      	b.n	8002ce4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002962:	4b3d      	ldr	r3, [pc, #244]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	695b      	ldr	r3, [r3, #20]
 800296e:	00db      	lsls	r3, r3, #3
 8002970:	4939      	ldr	r1, [pc, #228]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 8002972:	4313      	orrs	r3, r2
 8002974:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002976:	e03a      	b.n	80029ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	691b      	ldr	r3, [r3, #16]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d020      	beq.n	80029c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002980:	4b36      	ldr	r3, [pc, #216]	; (8002a5c <HAL_RCC_OscConfig+0x270>)
 8002982:	2201      	movs	r2, #1
 8002984:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002986:	f7fe fcef 	bl	8001368 <HAL_GetTick>
 800298a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800298c:	e008      	b.n	80029a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800298e:	f7fe fceb 	bl	8001368 <HAL_GetTick>
 8002992:	4602      	mov	r2, r0
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	2b02      	cmp	r3, #2
 800299a:	d901      	bls.n	80029a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800299c:	2303      	movs	r3, #3
 800299e:	e1a1      	b.n	8002ce4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029a0:	4b2d      	ldr	r3, [pc, #180]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 0302 	and.w	r3, r3, #2
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d0f0      	beq.n	800298e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ac:	4b2a      	ldr	r3, [pc, #168]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	695b      	ldr	r3, [r3, #20]
 80029b8:	00db      	lsls	r3, r3, #3
 80029ba:	4927      	ldr	r1, [pc, #156]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 80029bc:	4313      	orrs	r3, r2
 80029be:	600b      	str	r3, [r1, #0]
 80029c0:	e015      	b.n	80029ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029c2:	4b26      	ldr	r3, [pc, #152]	; (8002a5c <HAL_RCC_OscConfig+0x270>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c8:	f7fe fcce 	bl	8001368 <HAL_GetTick>
 80029cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029ce:	e008      	b.n	80029e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029d0:	f7fe fcca 	bl	8001368 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d901      	bls.n	80029e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e180      	b.n	8002ce4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029e2:	4b1d      	ldr	r3, [pc, #116]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0302 	and.w	r3, r3, #2
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d1f0      	bne.n	80029d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 0308 	and.w	r3, r3, #8
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d03a      	beq.n	8002a70 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	699b      	ldr	r3, [r3, #24]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d019      	beq.n	8002a36 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a02:	4b17      	ldr	r3, [pc, #92]	; (8002a60 <HAL_RCC_OscConfig+0x274>)
 8002a04:	2201      	movs	r2, #1
 8002a06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a08:	f7fe fcae 	bl	8001368 <HAL_GetTick>
 8002a0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a0e:	e008      	b.n	8002a22 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a10:	f7fe fcaa 	bl	8001368 <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e160      	b.n	8002ce4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a22:	4b0d      	ldr	r3, [pc, #52]	; (8002a58 <HAL_RCC_OscConfig+0x26c>)
 8002a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a26:	f003 0302 	and.w	r3, r3, #2
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d0f0      	beq.n	8002a10 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a2e:	2001      	movs	r0, #1
 8002a30:	f000 face 	bl	8002fd0 <RCC_Delay>
 8002a34:	e01c      	b.n	8002a70 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a36:	4b0a      	ldr	r3, [pc, #40]	; (8002a60 <HAL_RCC_OscConfig+0x274>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a3c:	f7fe fc94 	bl	8001368 <HAL_GetTick>
 8002a40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a42:	e00f      	b.n	8002a64 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a44:	f7fe fc90 	bl	8001368 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d908      	bls.n	8002a64 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e146      	b.n	8002ce4 <HAL_RCC_OscConfig+0x4f8>
 8002a56:	bf00      	nop
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	42420000 	.word	0x42420000
 8002a60:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a64:	4b92      	ldr	r3, [pc, #584]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a68:	f003 0302 	and.w	r3, r3, #2
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d1e9      	bne.n	8002a44 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 0304 	and.w	r3, r3, #4
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	f000 80a6 	beq.w	8002bca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a82:	4b8b      	ldr	r3, [pc, #556]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002a84:	69db      	ldr	r3, [r3, #28]
 8002a86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d10d      	bne.n	8002aaa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a8e:	4b88      	ldr	r3, [pc, #544]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002a90:	69db      	ldr	r3, [r3, #28]
 8002a92:	4a87      	ldr	r2, [pc, #540]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002a94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a98:	61d3      	str	r3, [r2, #28]
 8002a9a:	4b85      	ldr	r3, [pc, #532]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002a9c:	69db      	ldr	r3, [r3, #28]
 8002a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aa2:	60bb      	str	r3, [r7, #8]
 8002aa4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aaa:	4b82      	ldr	r3, [pc, #520]	; (8002cb4 <HAL_RCC_OscConfig+0x4c8>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d118      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ab6:	4b7f      	ldr	r3, [pc, #508]	; (8002cb4 <HAL_RCC_OscConfig+0x4c8>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a7e      	ldr	r2, [pc, #504]	; (8002cb4 <HAL_RCC_OscConfig+0x4c8>)
 8002abc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ac0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ac2:	f7fe fc51 	bl	8001368 <HAL_GetTick>
 8002ac6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ac8:	e008      	b.n	8002adc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aca:	f7fe fc4d 	bl	8001368 <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	2b64      	cmp	r3, #100	; 0x64
 8002ad6:	d901      	bls.n	8002adc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	e103      	b.n	8002ce4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002adc:	4b75      	ldr	r3, [pc, #468]	; (8002cb4 <HAL_RCC_OscConfig+0x4c8>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d0f0      	beq.n	8002aca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d106      	bne.n	8002afe <HAL_RCC_OscConfig+0x312>
 8002af0:	4b6f      	ldr	r3, [pc, #444]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002af2:	6a1b      	ldr	r3, [r3, #32]
 8002af4:	4a6e      	ldr	r2, [pc, #440]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002af6:	f043 0301 	orr.w	r3, r3, #1
 8002afa:	6213      	str	r3, [r2, #32]
 8002afc:	e02d      	b.n	8002b5a <HAL_RCC_OscConfig+0x36e>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d10c      	bne.n	8002b20 <HAL_RCC_OscConfig+0x334>
 8002b06:	4b6a      	ldr	r3, [pc, #424]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002b08:	6a1b      	ldr	r3, [r3, #32]
 8002b0a:	4a69      	ldr	r2, [pc, #420]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002b0c:	f023 0301 	bic.w	r3, r3, #1
 8002b10:	6213      	str	r3, [r2, #32]
 8002b12:	4b67      	ldr	r3, [pc, #412]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002b14:	6a1b      	ldr	r3, [r3, #32]
 8002b16:	4a66      	ldr	r2, [pc, #408]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002b18:	f023 0304 	bic.w	r3, r3, #4
 8002b1c:	6213      	str	r3, [r2, #32]
 8002b1e:	e01c      	b.n	8002b5a <HAL_RCC_OscConfig+0x36e>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	2b05      	cmp	r3, #5
 8002b26:	d10c      	bne.n	8002b42 <HAL_RCC_OscConfig+0x356>
 8002b28:	4b61      	ldr	r3, [pc, #388]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002b2a:	6a1b      	ldr	r3, [r3, #32]
 8002b2c:	4a60      	ldr	r2, [pc, #384]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002b2e:	f043 0304 	orr.w	r3, r3, #4
 8002b32:	6213      	str	r3, [r2, #32]
 8002b34:	4b5e      	ldr	r3, [pc, #376]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002b36:	6a1b      	ldr	r3, [r3, #32]
 8002b38:	4a5d      	ldr	r2, [pc, #372]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002b3a:	f043 0301 	orr.w	r3, r3, #1
 8002b3e:	6213      	str	r3, [r2, #32]
 8002b40:	e00b      	b.n	8002b5a <HAL_RCC_OscConfig+0x36e>
 8002b42:	4b5b      	ldr	r3, [pc, #364]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002b44:	6a1b      	ldr	r3, [r3, #32]
 8002b46:	4a5a      	ldr	r2, [pc, #360]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002b48:	f023 0301 	bic.w	r3, r3, #1
 8002b4c:	6213      	str	r3, [r2, #32]
 8002b4e:	4b58      	ldr	r3, [pc, #352]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002b50:	6a1b      	ldr	r3, [r3, #32]
 8002b52:	4a57      	ldr	r2, [pc, #348]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002b54:	f023 0304 	bic.w	r3, r3, #4
 8002b58:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d015      	beq.n	8002b8e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b62:	f7fe fc01 	bl	8001368 <HAL_GetTick>
 8002b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b68:	e00a      	b.n	8002b80 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b6a:	f7fe fbfd 	bl	8001368 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d901      	bls.n	8002b80 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	e0b1      	b.n	8002ce4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b80:	4b4b      	ldr	r3, [pc, #300]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002b82:	6a1b      	ldr	r3, [r3, #32]
 8002b84:	f003 0302 	and.w	r3, r3, #2
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d0ee      	beq.n	8002b6a <HAL_RCC_OscConfig+0x37e>
 8002b8c:	e014      	b.n	8002bb8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b8e:	f7fe fbeb 	bl	8001368 <HAL_GetTick>
 8002b92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b94:	e00a      	b.n	8002bac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b96:	f7fe fbe7 	bl	8001368 <HAL_GetTick>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d901      	bls.n	8002bac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e09b      	b.n	8002ce4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bac:	4b40      	ldr	r3, [pc, #256]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002bae:	6a1b      	ldr	r3, [r3, #32]
 8002bb0:	f003 0302 	and.w	r3, r3, #2
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d1ee      	bne.n	8002b96 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002bb8:	7dfb      	ldrb	r3, [r7, #23]
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d105      	bne.n	8002bca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bbe:	4b3c      	ldr	r3, [pc, #240]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002bc0:	69db      	ldr	r3, [r3, #28]
 8002bc2:	4a3b      	ldr	r2, [pc, #236]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002bc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bc8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	69db      	ldr	r3, [r3, #28]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	f000 8087 	beq.w	8002ce2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002bd4:	4b36      	ldr	r3, [pc, #216]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f003 030c 	and.w	r3, r3, #12
 8002bdc:	2b08      	cmp	r3, #8
 8002bde:	d061      	beq.n	8002ca4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	69db      	ldr	r3, [r3, #28]
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d146      	bne.n	8002c76 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002be8:	4b33      	ldr	r3, [pc, #204]	; (8002cb8 <HAL_RCC_OscConfig+0x4cc>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bee:	f7fe fbbb 	bl	8001368 <HAL_GetTick>
 8002bf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bf4:	e008      	b.n	8002c08 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bf6:	f7fe fbb7 	bl	8001368 <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d901      	bls.n	8002c08 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002c04:	2303      	movs	r3, #3
 8002c06:	e06d      	b.n	8002ce4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c08:	4b29      	ldr	r3, [pc, #164]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d1f0      	bne.n	8002bf6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6a1b      	ldr	r3, [r3, #32]
 8002c18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c1c:	d108      	bne.n	8002c30 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c1e:	4b24      	ldr	r3, [pc, #144]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	4921      	ldr	r1, [pc, #132]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c30:	4b1f      	ldr	r3, [pc, #124]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a19      	ldr	r1, [r3, #32]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c40:	430b      	orrs	r3, r1
 8002c42:	491b      	ldr	r1, [pc, #108]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c48:	4b1b      	ldr	r3, [pc, #108]	; (8002cb8 <HAL_RCC_OscConfig+0x4cc>)
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c4e:	f7fe fb8b 	bl	8001368 <HAL_GetTick>
 8002c52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c54:	e008      	b.n	8002c68 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c56:	f7fe fb87 	bl	8001368 <HAL_GetTick>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	d901      	bls.n	8002c68 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c64:	2303      	movs	r3, #3
 8002c66:	e03d      	b.n	8002ce4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c68:	4b11      	ldr	r3, [pc, #68]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d0f0      	beq.n	8002c56 <HAL_RCC_OscConfig+0x46a>
 8002c74:	e035      	b.n	8002ce2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c76:	4b10      	ldr	r3, [pc, #64]	; (8002cb8 <HAL_RCC_OscConfig+0x4cc>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c7c:	f7fe fb74 	bl	8001368 <HAL_GetTick>
 8002c80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c82:	e008      	b.n	8002c96 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c84:	f7fe fb70 	bl	8001368 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d901      	bls.n	8002c96 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e026      	b.n	8002ce4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c96:	4b06      	ldr	r3, [pc, #24]	; (8002cb0 <HAL_RCC_OscConfig+0x4c4>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d1f0      	bne.n	8002c84 <HAL_RCC_OscConfig+0x498>
 8002ca2:	e01e      	b.n	8002ce2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	69db      	ldr	r3, [r3, #28]
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d107      	bne.n	8002cbc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e019      	b.n	8002ce4 <HAL_RCC_OscConfig+0x4f8>
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	40007000 	.word	0x40007000
 8002cb8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002cbc:	4b0b      	ldr	r3, [pc, #44]	; (8002cec <HAL_RCC_OscConfig+0x500>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6a1b      	ldr	r3, [r3, #32]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d106      	bne.n	8002cde <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d001      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e000      	b.n	8002ce4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002ce2:	2300      	movs	r3, #0
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3718      	adds	r7, #24
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	40021000 	.word	0x40021000

08002cf0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b084      	sub	sp, #16
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d101      	bne.n	8002d04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e0d0      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d04:	4b6a      	ldr	r3, [pc, #424]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0307 	and.w	r3, r3, #7
 8002d0c:	683a      	ldr	r2, [r7, #0]
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d910      	bls.n	8002d34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d12:	4b67      	ldr	r3, [pc, #412]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f023 0207 	bic.w	r2, r3, #7
 8002d1a:	4965      	ldr	r1, [pc, #404]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d22:	4b63      	ldr	r3, [pc, #396]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0307 	and.w	r3, r3, #7
 8002d2a:	683a      	ldr	r2, [r7, #0]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d001      	beq.n	8002d34 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e0b8      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d020      	beq.n	8002d82 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0304 	and.w	r3, r3, #4
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d005      	beq.n	8002d58 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d4c:	4b59      	ldr	r3, [pc, #356]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	4a58      	ldr	r2, [pc, #352]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d52:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d56:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0308 	and.w	r3, r3, #8
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d005      	beq.n	8002d70 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d64:	4b53      	ldr	r3, [pc, #332]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	4a52      	ldr	r2, [pc, #328]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d6a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002d6e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d70:	4b50      	ldr	r3, [pc, #320]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	494d      	ldr	r1, [pc, #308]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0301 	and.w	r3, r3, #1
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d040      	beq.n	8002e10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	2b01      	cmp	r3, #1
 8002d94:	d107      	bne.n	8002da6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d96:	4b47      	ldr	r3, [pc, #284]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d115      	bne.n	8002dce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e07f      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	2b02      	cmp	r3, #2
 8002dac:	d107      	bne.n	8002dbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dae:	4b41      	ldr	r3, [pc, #260]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d109      	bne.n	8002dce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e073      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dbe:	4b3d      	ldr	r3, [pc, #244]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0302 	and.w	r3, r3, #2
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e06b      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dce:	4b39      	ldr	r3, [pc, #228]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f023 0203 	bic.w	r2, r3, #3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	4936      	ldr	r1, [pc, #216]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002de0:	f7fe fac2 	bl	8001368 <HAL_GetTick>
 8002de4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002de6:	e00a      	b.n	8002dfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002de8:	f7fe fabe 	bl	8001368 <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d901      	bls.n	8002dfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e053      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dfe:	4b2d      	ldr	r3, [pc, #180]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	f003 020c 	and.w	r2, r3, #12
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d1eb      	bne.n	8002de8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e10:	4b27      	ldr	r3, [pc, #156]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0307 	and.w	r3, r3, #7
 8002e18:	683a      	ldr	r2, [r7, #0]
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d210      	bcs.n	8002e40 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e1e:	4b24      	ldr	r3, [pc, #144]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f023 0207 	bic.w	r2, r3, #7
 8002e26:	4922      	ldr	r1, [pc, #136]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e2e:	4b20      	ldr	r3, [pc, #128]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0307 	and.w	r3, r3, #7
 8002e36:	683a      	ldr	r2, [r7, #0]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d001      	beq.n	8002e40 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e032      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0304 	and.w	r3, r3, #4
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d008      	beq.n	8002e5e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e4c:	4b19      	ldr	r3, [pc, #100]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	4916      	ldr	r1, [pc, #88]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0308 	and.w	r3, r3, #8
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d009      	beq.n	8002e7e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e6a:	4b12      	ldr	r3, [pc, #72]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	691b      	ldr	r3, [r3, #16]
 8002e76:	00db      	lsls	r3, r3, #3
 8002e78:	490e      	ldr	r1, [pc, #56]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e7e:	f000 f821 	bl	8002ec4 <HAL_RCC_GetSysClockFreq>
 8002e82:	4602      	mov	r2, r0
 8002e84:	4b0b      	ldr	r3, [pc, #44]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	091b      	lsrs	r3, r3, #4
 8002e8a:	f003 030f 	and.w	r3, r3, #15
 8002e8e:	490a      	ldr	r1, [pc, #40]	; (8002eb8 <HAL_RCC_ClockConfig+0x1c8>)
 8002e90:	5ccb      	ldrb	r3, [r1, r3]
 8002e92:	fa22 f303 	lsr.w	r3, r2, r3
 8002e96:	4a09      	ldr	r2, [pc, #36]	; (8002ebc <HAL_RCC_ClockConfig+0x1cc>)
 8002e98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e9a:	4b09      	ldr	r3, [pc, #36]	; (8002ec0 <HAL_RCC_ClockConfig+0x1d0>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f7fe fa20 	bl	80012e4 <HAL_InitTick>

  return HAL_OK;
 8002ea4:	2300      	movs	r3, #0
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3710      	adds	r7, #16
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	40022000 	.word	0x40022000
 8002eb4:	40021000 	.word	0x40021000
 8002eb8:	08007950 	.word	0x08007950
 8002ebc:	20000000 	.word	0x20000000
 8002ec0:	20000004 	.word	0x20000004

08002ec4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b087      	sub	sp, #28
 8002ec8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	60fb      	str	r3, [r7, #12]
 8002ece:	2300      	movs	r3, #0
 8002ed0:	60bb      	str	r3, [r7, #8]
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	617b      	str	r3, [r7, #20]
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002eda:	2300      	movs	r3, #0
 8002edc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002ede:	4b1e      	ldr	r3, [pc, #120]	; (8002f58 <HAL_RCC_GetSysClockFreq+0x94>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	f003 030c 	and.w	r3, r3, #12
 8002eea:	2b04      	cmp	r3, #4
 8002eec:	d002      	beq.n	8002ef4 <HAL_RCC_GetSysClockFreq+0x30>
 8002eee:	2b08      	cmp	r3, #8
 8002ef0:	d003      	beq.n	8002efa <HAL_RCC_GetSysClockFreq+0x36>
 8002ef2:	e027      	b.n	8002f44 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ef4:	4b19      	ldr	r3, [pc, #100]	; (8002f5c <HAL_RCC_GetSysClockFreq+0x98>)
 8002ef6:	613b      	str	r3, [r7, #16]
      break;
 8002ef8:	e027      	b.n	8002f4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	0c9b      	lsrs	r3, r3, #18
 8002efe:	f003 030f 	and.w	r3, r3, #15
 8002f02:	4a17      	ldr	r2, [pc, #92]	; (8002f60 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f04:	5cd3      	ldrb	r3, [r2, r3]
 8002f06:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d010      	beq.n	8002f34 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f12:	4b11      	ldr	r3, [pc, #68]	; (8002f58 <HAL_RCC_GetSysClockFreq+0x94>)
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	0c5b      	lsrs	r3, r3, #17
 8002f18:	f003 0301 	and.w	r3, r3, #1
 8002f1c:	4a11      	ldr	r2, [pc, #68]	; (8002f64 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f1e:	5cd3      	ldrb	r3, [r2, r3]
 8002f20:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4a0d      	ldr	r2, [pc, #52]	; (8002f5c <HAL_RCC_GetSysClockFreq+0x98>)
 8002f26:	fb03 f202 	mul.w	r2, r3, r2
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f30:	617b      	str	r3, [r7, #20]
 8002f32:	e004      	b.n	8002f3e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	4a0c      	ldr	r2, [pc, #48]	; (8002f68 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002f38:	fb02 f303 	mul.w	r3, r2, r3
 8002f3c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	613b      	str	r3, [r7, #16]
      break;
 8002f42:	e002      	b.n	8002f4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f44:	4b05      	ldr	r3, [pc, #20]	; (8002f5c <HAL_RCC_GetSysClockFreq+0x98>)
 8002f46:	613b      	str	r3, [r7, #16]
      break;
 8002f48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f4a:	693b      	ldr	r3, [r7, #16]
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	371c      	adds	r7, #28
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bc80      	pop	{r7}
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	40021000 	.word	0x40021000
 8002f5c:	007a1200 	.word	0x007a1200
 8002f60:	08007968 	.word	0x08007968
 8002f64:	08007978 	.word	0x08007978
 8002f68:	003d0900 	.word	0x003d0900

08002f6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f70:	4b02      	ldr	r3, [pc, #8]	; (8002f7c <HAL_RCC_GetHCLKFreq+0x10>)
 8002f72:	681b      	ldr	r3, [r3, #0]
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bc80      	pop	{r7}
 8002f7a:	4770      	bx	lr
 8002f7c:	20000000 	.word	0x20000000

08002f80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f84:	f7ff fff2 	bl	8002f6c <HAL_RCC_GetHCLKFreq>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	4b05      	ldr	r3, [pc, #20]	; (8002fa0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	0a1b      	lsrs	r3, r3, #8
 8002f90:	f003 0307 	and.w	r3, r3, #7
 8002f94:	4903      	ldr	r1, [pc, #12]	; (8002fa4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f96:	5ccb      	ldrb	r3, [r1, r3]
 8002f98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	40021000 	.word	0x40021000
 8002fa4:	08007960 	.word	0x08007960

08002fa8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002fac:	f7ff ffde 	bl	8002f6c <HAL_RCC_GetHCLKFreq>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	4b05      	ldr	r3, [pc, #20]	; (8002fc8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	0adb      	lsrs	r3, r3, #11
 8002fb8:	f003 0307 	and.w	r3, r3, #7
 8002fbc:	4903      	ldr	r1, [pc, #12]	; (8002fcc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fbe:	5ccb      	ldrb	r3, [r1, r3]
 8002fc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	40021000 	.word	0x40021000
 8002fcc:	08007960 	.word	0x08007960

08002fd0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002fd8:	4b0a      	ldr	r3, [pc, #40]	; (8003004 <RCC_Delay+0x34>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a0a      	ldr	r2, [pc, #40]	; (8003008 <RCC_Delay+0x38>)
 8002fde:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe2:	0a5b      	lsrs	r3, r3, #9
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	fb02 f303 	mul.w	r3, r2, r3
 8002fea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002fec:	bf00      	nop
  }
  while (Delay --);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	1e5a      	subs	r2, r3, #1
 8002ff2:	60fa      	str	r2, [r7, #12]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d1f9      	bne.n	8002fec <RCC_Delay+0x1c>
}
 8002ff8:	bf00      	nop
 8002ffa:	bf00      	nop
 8002ffc:	3714      	adds	r7, #20
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bc80      	pop	{r7}
 8003002:	4770      	bx	lr
 8003004:	20000000 	.word	0x20000000
 8003008:	10624dd3 	.word	0x10624dd3

0800300c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b086      	sub	sp, #24
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003014:	2300      	movs	r3, #0
 8003016:	613b      	str	r3, [r7, #16]
 8003018:	2300      	movs	r3, #0
 800301a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0301 	and.w	r3, r3, #1
 8003024:	2b00      	cmp	r3, #0
 8003026:	d07d      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003028:	2300      	movs	r3, #0
 800302a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800302c:	4b4f      	ldr	r3, [pc, #316]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800302e:	69db      	ldr	r3, [r3, #28]
 8003030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003034:	2b00      	cmp	r3, #0
 8003036:	d10d      	bne.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003038:	4b4c      	ldr	r3, [pc, #304]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800303a:	69db      	ldr	r3, [r3, #28]
 800303c:	4a4b      	ldr	r2, [pc, #300]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800303e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003042:	61d3      	str	r3, [r2, #28]
 8003044:	4b49      	ldr	r3, [pc, #292]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003046:	69db      	ldr	r3, [r3, #28]
 8003048:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800304c:	60bb      	str	r3, [r7, #8]
 800304e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003050:	2301      	movs	r3, #1
 8003052:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003054:	4b46      	ldr	r3, [pc, #280]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800305c:	2b00      	cmp	r3, #0
 800305e:	d118      	bne.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003060:	4b43      	ldr	r3, [pc, #268]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a42      	ldr	r2, [pc, #264]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003066:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800306a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800306c:	f7fe f97c 	bl	8001368 <HAL_GetTick>
 8003070:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003072:	e008      	b.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003074:	f7fe f978 	bl	8001368 <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	2b64      	cmp	r3, #100	; 0x64
 8003080:	d901      	bls.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e06d      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003086:	4b3a      	ldr	r3, [pc, #232]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800308e:	2b00      	cmp	r3, #0
 8003090:	d0f0      	beq.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003092:	4b36      	ldr	r3, [pc, #216]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003094:	6a1b      	ldr	r3, [r3, #32]
 8003096:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800309a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d02e      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030aa:	68fa      	ldr	r2, [r7, #12]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d027      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80030b0:	4b2e      	ldr	r3, [pc, #184]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030b2:	6a1b      	ldr	r3, [r3, #32]
 80030b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030b8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80030ba:	4b2e      	ldr	r3, [pc, #184]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80030bc:	2201      	movs	r2, #1
 80030be:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80030c0:	4b2c      	ldr	r3, [pc, #176]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80030c6:	4a29      	ldr	r2, [pc, #164]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d014      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030d6:	f7fe f947 	bl	8001368 <HAL_GetTick>
 80030da:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030dc:	e00a      	b.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030de:	f7fe f943 	bl	8001368 <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d901      	bls.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80030f0:	2303      	movs	r3, #3
 80030f2:	e036      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030f4:	4b1d      	ldr	r3, [pc, #116]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030f6:	6a1b      	ldr	r3, [r3, #32]
 80030f8:	f003 0302 	and.w	r3, r3, #2
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d0ee      	beq.n	80030de <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003100:	4b1a      	ldr	r3, [pc, #104]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003102:	6a1b      	ldr	r3, [r3, #32]
 8003104:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	4917      	ldr	r1, [pc, #92]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800310e:	4313      	orrs	r3, r2
 8003110:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003112:	7dfb      	ldrb	r3, [r7, #23]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d105      	bne.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003118:	4b14      	ldr	r3, [pc, #80]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800311a:	69db      	ldr	r3, [r3, #28]
 800311c:	4a13      	ldr	r2, [pc, #76]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800311e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003122:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0302 	and.w	r3, r3, #2
 800312c:	2b00      	cmp	r3, #0
 800312e:	d008      	beq.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003130:	4b0e      	ldr	r3, [pc, #56]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	490b      	ldr	r1, [pc, #44]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800313e:	4313      	orrs	r3, r2
 8003140:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0310 	and.w	r3, r3, #16
 800314a:	2b00      	cmp	r3, #0
 800314c:	d008      	beq.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800314e:	4b07      	ldr	r3, [pc, #28]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	68db      	ldr	r3, [r3, #12]
 800315a:	4904      	ldr	r1, [pc, #16]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800315c:	4313      	orrs	r3, r2
 800315e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3718      	adds	r7, #24
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	40021000 	.word	0x40021000
 8003170:	40007000 	.word	0x40007000
 8003174:	42420440 	.word	0x42420440

08003178 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b088      	sub	sp, #32
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003180:	2300      	movs	r3, #0
 8003182:	617b      	str	r3, [r7, #20]
 8003184:	2300      	movs	r3, #0
 8003186:	61fb      	str	r3, [r7, #28]
 8003188:	2300      	movs	r3, #0
 800318a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800318c:	2300      	movs	r3, #0
 800318e:	60fb      	str	r3, [r7, #12]
 8003190:	2300      	movs	r3, #0
 8003192:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2b10      	cmp	r3, #16
 8003198:	d00a      	beq.n	80031b0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2b10      	cmp	r3, #16
 800319e:	f200 808a 	bhi.w	80032b6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d045      	beq.n	8003234 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d075      	beq.n	800329a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80031ae:	e082      	b.n	80032b6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80031b0:	4b46      	ldr	r3, [pc, #280]	; (80032cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80031b6:	4b45      	ldr	r3, [pc, #276]	; (80032cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d07b      	beq.n	80032ba <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	0c9b      	lsrs	r3, r3, #18
 80031c6:	f003 030f 	and.w	r3, r3, #15
 80031ca:	4a41      	ldr	r2, [pc, #260]	; (80032d0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80031cc:	5cd3      	ldrb	r3, [r2, r3]
 80031ce:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d015      	beq.n	8003206 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80031da:	4b3c      	ldr	r3, [pc, #240]	; (80032cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	0c5b      	lsrs	r3, r3, #17
 80031e0:	f003 0301 	and.w	r3, r3, #1
 80031e4:	4a3b      	ldr	r2, [pc, #236]	; (80032d4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80031e6:	5cd3      	ldrb	r3, [r2, r3]
 80031e8:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d00d      	beq.n	8003210 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80031f4:	4a38      	ldr	r2, [pc, #224]	; (80032d8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	fb02 f303 	mul.w	r3, r2, r3
 8003202:	61fb      	str	r3, [r7, #28]
 8003204:	e004      	b.n	8003210 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	4a34      	ldr	r2, [pc, #208]	; (80032dc <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800320a:	fb02 f303 	mul.w	r3, r2, r3
 800320e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003210:	4b2e      	ldr	r3, [pc, #184]	; (80032cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003218:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800321c:	d102      	bne.n	8003224 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	61bb      	str	r3, [r7, #24]
      break;
 8003222:	e04a      	b.n	80032ba <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	4a2d      	ldr	r2, [pc, #180]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800322a:	fba2 2303 	umull	r2, r3, r2, r3
 800322e:	085b      	lsrs	r3, r3, #1
 8003230:	61bb      	str	r3, [r7, #24]
      break;
 8003232:	e042      	b.n	80032ba <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003234:	4b25      	ldr	r3, [pc, #148]	; (80032cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003236:	6a1b      	ldr	r3, [r3, #32]
 8003238:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003240:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003244:	d108      	bne.n	8003258 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	f003 0302 	and.w	r3, r3, #2
 800324c:	2b00      	cmp	r3, #0
 800324e:	d003      	beq.n	8003258 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003250:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003254:	61bb      	str	r3, [r7, #24]
 8003256:	e01f      	b.n	8003298 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800325e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003262:	d109      	bne.n	8003278 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003264:	4b19      	ldr	r3, [pc, #100]	; (80032cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003268:	f003 0302 	and.w	r3, r3, #2
 800326c:	2b00      	cmp	r3, #0
 800326e:	d003      	beq.n	8003278 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003270:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003274:	61bb      	str	r3, [r7, #24]
 8003276:	e00f      	b.n	8003298 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800327e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003282:	d11c      	bne.n	80032be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003284:	4b11      	ldr	r3, [pc, #68]	; (80032cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800328c:	2b00      	cmp	r3, #0
 800328e:	d016      	beq.n	80032be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003290:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003294:	61bb      	str	r3, [r7, #24]
      break;
 8003296:	e012      	b.n	80032be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003298:	e011      	b.n	80032be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800329a:	f7ff fe85 	bl	8002fa8 <HAL_RCC_GetPCLK2Freq>
 800329e:	4602      	mov	r2, r0
 80032a0:	4b0a      	ldr	r3, [pc, #40]	; (80032cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	0b9b      	lsrs	r3, r3, #14
 80032a6:	f003 0303 	and.w	r3, r3, #3
 80032aa:	3301      	adds	r3, #1
 80032ac:	005b      	lsls	r3, r3, #1
 80032ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b2:	61bb      	str	r3, [r7, #24]
      break;
 80032b4:	e004      	b.n	80032c0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80032b6:	bf00      	nop
 80032b8:	e002      	b.n	80032c0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80032ba:	bf00      	nop
 80032bc:	e000      	b.n	80032c0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80032be:	bf00      	nop
    }
  }
  return (frequency);
 80032c0:	69bb      	ldr	r3, [r7, #24]
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3720      	adds	r7, #32
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	40021000 	.word	0x40021000
 80032d0:	0800797c 	.word	0x0800797c
 80032d4:	0800798c 	.word	0x0800798c
 80032d8:	007a1200 	.word	0x007a1200
 80032dc:	003d0900 	.word	0x003d0900
 80032e0:	aaaaaaab 	.word	0xaaaaaaab

080032e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d101      	bne.n	80032f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e041      	b.n	800337a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d106      	bne.n	8003310 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f7fd fef8 	bl	8001100 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2202      	movs	r2, #2
 8003314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	3304      	adds	r3, #4
 8003320:	4619      	mov	r1, r3
 8003322:	4610      	mov	r0, r2
 8003324:	f000 fa8a 	bl	800383c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2201      	movs	r2, #1
 8003344:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2201      	movs	r2, #1
 8003354:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2201      	movs	r2, #1
 800336c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	3708      	adds	r7, #8
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
	...

08003384 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003384:	b480      	push	{r7}
 8003386:	b085      	sub	sp, #20
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003392:	b2db      	uxtb	r3, r3
 8003394:	2b01      	cmp	r3, #1
 8003396:	d001      	beq.n	800339c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	e03a      	b.n	8003412 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2202      	movs	r2, #2
 80033a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	68da      	ldr	r2, [r3, #12]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f042 0201 	orr.w	r2, r2, #1
 80033b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a18      	ldr	r2, [pc, #96]	; (800341c <HAL_TIM_Base_Start_IT+0x98>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d00e      	beq.n	80033dc <HAL_TIM_Base_Start_IT+0x58>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033c6:	d009      	beq.n	80033dc <HAL_TIM_Base_Start_IT+0x58>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a14      	ldr	r2, [pc, #80]	; (8003420 <HAL_TIM_Base_Start_IT+0x9c>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d004      	beq.n	80033dc <HAL_TIM_Base_Start_IT+0x58>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a13      	ldr	r2, [pc, #76]	; (8003424 <HAL_TIM_Base_Start_IT+0xa0>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d111      	bne.n	8003400 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	f003 0307 	and.w	r3, r3, #7
 80033e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2b06      	cmp	r3, #6
 80033ec:	d010      	beq.n	8003410 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f042 0201 	orr.w	r2, r2, #1
 80033fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033fe:	e007      	b.n	8003410 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f042 0201 	orr.w	r2, r2, #1
 800340e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003410:	2300      	movs	r3, #0
}
 8003412:	4618      	mov	r0, r3
 8003414:	3714      	adds	r7, #20
 8003416:	46bd      	mov	sp, r7
 8003418:	bc80      	pop	{r7}
 800341a:	4770      	bx	lr
 800341c:	40012c00 	.word	0x40012c00
 8003420:	40000400 	.word	0x40000400
 8003424:	40000800 	.word	0x40000800

08003428 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68da      	ldr	r2, [r3, #12]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f022 0201 	bic.w	r2, r2, #1
 800343e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	6a1a      	ldr	r2, [r3, #32]
 8003446:	f241 1311 	movw	r3, #4369	; 0x1111
 800344a:	4013      	ands	r3, r2
 800344c:	2b00      	cmp	r3, #0
 800344e:	d10f      	bne.n	8003470 <HAL_TIM_Base_Stop_IT+0x48>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	6a1a      	ldr	r2, [r3, #32]
 8003456:	f240 4344 	movw	r3, #1092	; 0x444
 800345a:	4013      	ands	r3, r2
 800345c:	2b00      	cmp	r3, #0
 800345e:	d107      	bne.n	8003470 <HAL_TIM_Base_Stop_IT+0x48>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f022 0201 	bic.w	r2, r2, #1
 800346e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003478:	2300      	movs	r3, #0
}
 800347a:	4618      	mov	r0, r3
 800347c:	370c      	adds	r7, #12
 800347e:	46bd      	mov	sp, r7
 8003480:	bc80      	pop	{r7}
 8003482:	4770      	bx	lr

08003484 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	691b      	ldr	r3, [r3, #16]
 800349a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	f003 0302 	and.w	r3, r3, #2
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d020      	beq.n	80034e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	f003 0302 	and.w	r3, r3, #2
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d01b      	beq.n	80034e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f06f 0202 	mvn.w	r2, #2
 80034b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2201      	movs	r2, #1
 80034be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	699b      	ldr	r3, [r3, #24]
 80034c6:	f003 0303 	and.w	r3, r3, #3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d003      	beq.n	80034d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f000 f998 	bl	8003804 <HAL_TIM_IC_CaptureCallback>
 80034d4:	e005      	b.n	80034e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f000 f98b 	bl	80037f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f000 f99a 	bl	8003816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	f003 0304 	and.w	r3, r3, #4
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d020      	beq.n	8003534 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	f003 0304 	and.w	r3, r3, #4
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d01b      	beq.n	8003534 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f06f 0204 	mvn.w	r2, #4
 8003504:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2202      	movs	r2, #2
 800350a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	699b      	ldr	r3, [r3, #24]
 8003512:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003516:	2b00      	cmp	r3, #0
 8003518:	d003      	beq.n	8003522 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f000 f972 	bl	8003804 <HAL_TIM_IC_CaptureCallback>
 8003520:	e005      	b.n	800352e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f000 f965 	bl	80037f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f000 f974 	bl	8003816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	f003 0308 	and.w	r3, r3, #8
 800353a:	2b00      	cmp	r3, #0
 800353c:	d020      	beq.n	8003580 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	f003 0308 	and.w	r3, r3, #8
 8003544:	2b00      	cmp	r3, #0
 8003546:	d01b      	beq.n	8003580 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f06f 0208 	mvn.w	r2, #8
 8003550:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2204      	movs	r2, #4
 8003556:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	69db      	ldr	r3, [r3, #28]
 800355e:	f003 0303 	and.w	r3, r3, #3
 8003562:	2b00      	cmp	r3, #0
 8003564:	d003      	beq.n	800356e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 f94c 	bl	8003804 <HAL_TIM_IC_CaptureCallback>
 800356c:	e005      	b.n	800357a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f000 f93f 	bl	80037f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f000 f94e 	bl	8003816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	f003 0310 	and.w	r3, r3, #16
 8003586:	2b00      	cmp	r3, #0
 8003588:	d020      	beq.n	80035cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	f003 0310 	and.w	r3, r3, #16
 8003590:	2b00      	cmp	r3, #0
 8003592:	d01b      	beq.n	80035cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f06f 0210 	mvn.w	r2, #16
 800359c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2208      	movs	r2, #8
 80035a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	69db      	ldr	r3, [r3, #28]
 80035aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d003      	beq.n	80035ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f000 f926 	bl	8003804 <HAL_TIM_IC_CaptureCallback>
 80035b8:	e005      	b.n	80035c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 f919 	bl	80037f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f000 f928 	bl	8003816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	f003 0301 	and.w	r3, r3, #1
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d00c      	beq.n	80035f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f003 0301 	and.w	r3, r3, #1
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d007      	beq.n	80035f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f06f 0201 	mvn.w	r2, #1
 80035e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f7fd f90e 	bl	800080c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00c      	beq.n	8003614 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003600:	2b00      	cmp	r3, #0
 8003602:	d007      	beq.n	8003614 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800360c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 fa7f 	bl	8003b12 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800361a:	2b00      	cmp	r3, #0
 800361c:	d00c      	beq.n	8003638 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003624:	2b00      	cmp	r3, #0
 8003626:	d007      	beq.n	8003638 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003630:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f000 f8f8 	bl	8003828 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	f003 0320 	and.w	r3, r3, #32
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00c      	beq.n	800365c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f003 0320 	and.w	r3, r3, #32
 8003648:	2b00      	cmp	r3, #0
 800364a:	d007      	beq.n	800365c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f06f 0220 	mvn.w	r2, #32
 8003654:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 fa52 	bl	8003b00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800365c:	bf00      	nop
 800365e:	3710      	adds	r7, #16
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}

08003664 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b084      	sub	sp, #16
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800366e:	2300      	movs	r3, #0
 8003670:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003678:	2b01      	cmp	r3, #1
 800367a:	d101      	bne.n	8003680 <HAL_TIM_ConfigClockSource+0x1c>
 800367c:	2302      	movs	r3, #2
 800367e:	e0b4      	b.n	80037ea <HAL_TIM_ConfigClockSource+0x186>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2202      	movs	r2, #2
 800368c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800369e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80036a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	68ba      	ldr	r2, [r7, #8]
 80036ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036b8:	d03e      	beq.n	8003738 <HAL_TIM_ConfigClockSource+0xd4>
 80036ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036be:	f200 8087 	bhi.w	80037d0 <HAL_TIM_ConfigClockSource+0x16c>
 80036c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036c6:	f000 8086 	beq.w	80037d6 <HAL_TIM_ConfigClockSource+0x172>
 80036ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036ce:	d87f      	bhi.n	80037d0 <HAL_TIM_ConfigClockSource+0x16c>
 80036d0:	2b70      	cmp	r3, #112	; 0x70
 80036d2:	d01a      	beq.n	800370a <HAL_TIM_ConfigClockSource+0xa6>
 80036d4:	2b70      	cmp	r3, #112	; 0x70
 80036d6:	d87b      	bhi.n	80037d0 <HAL_TIM_ConfigClockSource+0x16c>
 80036d8:	2b60      	cmp	r3, #96	; 0x60
 80036da:	d050      	beq.n	800377e <HAL_TIM_ConfigClockSource+0x11a>
 80036dc:	2b60      	cmp	r3, #96	; 0x60
 80036de:	d877      	bhi.n	80037d0 <HAL_TIM_ConfigClockSource+0x16c>
 80036e0:	2b50      	cmp	r3, #80	; 0x50
 80036e2:	d03c      	beq.n	800375e <HAL_TIM_ConfigClockSource+0xfa>
 80036e4:	2b50      	cmp	r3, #80	; 0x50
 80036e6:	d873      	bhi.n	80037d0 <HAL_TIM_ConfigClockSource+0x16c>
 80036e8:	2b40      	cmp	r3, #64	; 0x40
 80036ea:	d058      	beq.n	800379e <HAL_TIM_ConfigClockSource+0x13a>
 80036ec:	2b40      	cmp	r3, #64	; 0x40
 80036ee:	d86f      	bhi.n	80037d0 <HAL_TIM_ConfigClockSource+0x16c>
 80036f0:	2b30      	cmp	r3, #48	; 0x30
 80036f2:	d064      	beq.n	80037be <HAL_TIM_ConfigClockSource+0x15a>
 80036f4:	2b30      	cmp	r3, #48	; 0x30
 80036f6:	d86b      	bhi.n	80037d0 <HAL_TIM_ConfigClockSource+0x16c>
 80036f8:	2b20      	cmp	r3, #32
 80036fa:	d060      	beq.n	80037be <HAL_TIM_ConfigClockSource+0x15a>
 80036fc:	2b20      	cmp	r3, #32
 80036fe:	d867      	bhi.n	80037d0 <HAL_TIM_ConfigClockSource+0x16c>
 8003700:	2b00      	cmp	r3, #0
 8003702:	d05c      	beq.n	80037be <HAL_TIM_ConfigClockSource+0x15a>
 8003704:	2b10      	cmp	r3, #16
 8003706:	d05a      	beq.n	80037be <HAL_TIM_ConfigClockSource+0x15a>
 8003708:	e062      	b.n	80037d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6818      	ldr	r0, [r3, #0]
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	6899      	ldr	r1, [r3, #8]
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	f000 f974 	bl	8003a06 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800372c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	68ba      	ldr	r2, [r7, #8]
 8003734:	609a      	str	r2, [r3, #8]
      break;
 8003736:	e04f      	b.n	80037d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6818      	ldr	r0, [r3, #0]
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	6899      	ldr	r1, [r3, #8]
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	685a      	ldr	r2, [r3, #4]
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	f000 f95d 	bl	8003a06 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	689a      	ldr	r2, [r3, #8]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800375a:	609a      	str	r2, [r3, #8]
      break;
 800375c:	e03c      	b.n	80037d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6818      	ldr	r0, [r3, #0]
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	6859      	ldr	r1, [r3, #4]
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	461a      	mov	r2, r3
 800376c:	f000 f8d4 	bl	8003918 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	2150      	movs	r1, #80	; 0x50
 8003776:	4618      	mov	r0, r3
 8003778:	f000 f92b 	bl	80039d2 <TIM_ITRx_SetConfig>
      break;
 800377c:	e02c      	b.n	80037d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6818      	ldr	r0, [r3, #0]
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	6859      	ldr	r1, [r3, #4]
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	461a      	mov	r2, r3
 800378c:	f000 f8f2 	bl	8003974 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	2160      	movs	r1, #96	; 0x60
 8003796:	4618      	mov	r0, r3
 8003798:	f000 f91b 	bl	80039d2 <TIM_ITRx_SetConfig>
      break;
 800379c:	e01c      	b.n	80037d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6818      	ldr	r0, [r3, #0]
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	6859      	ldr	r1, [r3, #4]
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	461a      	mov	r2, r3
 80037ac:	f000 f8b4 	bl	8003918 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2140      	movs	r1, #64	; 0x40
 80037b6:	4618      	mov	r0, r3
 80037b8:	f000 f90b 	bl	80039d2 <TIM_ITRx_SetConfig>
      break;
 80037bc:	e00c      	b.n	80037d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4619      	mov	r1, r3
 80037c8:	4610      	mov	r0, r2
 80037ca:	f000 f902 	bl	80039d2 <TIM_ITRx_SetConfig>
      break;
 80037ce:	e003      	b.n	80037d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	73fb      	strb	r3, [r7, #15]
      break;
 80037d4:	e000      	b.n	80037d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80037d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2201      	movs	r2, #1
 80037dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80037e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3710      	adds	r7, #16
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}

080037f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037f2:	b480      	push	{r7}
 80037f4:	b083      	sub	sp, #12
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037fa:	bf00      	nop
 80037fc:	370c      	adds	r7, #12
 80037fe:	46bd      	mov	sp, r7
 8003800:	bc80      	pop	{r7}
 8003802:	4770      	bx	lr

08003804 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800380c:	bf00      	nop
 800380e:	370c      	adds	r7, #12
 8003810:	46bd      	mov	sp, r7
 8003812:	bc80      	pop	{r7}
 8003814:	4770      	bx	lr

08003816 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003816:	b480      	push	{r7}
 8003818:	b083      	sub	sp, #12
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800381e:	bf00      	nop
 8003820:	370c      	adds	r7, #12
 8003822:	46bd      	mov	sp, r7
 8003824:	bc80      	pop	{r7}
 8003826:	4770      	bx	lr

08003828 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003830:	bf00      	nop
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	bc80      	pop	{r7}
 8003838:	4770      	bx	lr
	...

0800383c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800383c:	b480      	push	{r7}
 800383e:	b085      	sub	sp, #20
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
 8003844:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	4a2f      	ldr	r2, [pc, #188]	; (800390c <TIM_Base_SetConfig+0xd0>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d00b      	beq.n	800386c <TIM_Base_SetConfig+0x30>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800385a:	d007      	beq.n	800386c <TIM_Base_SetConfig+0x30>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	4a2c      	ldr	r2, [pc, #176]	; (8003910 <TIM_Base_SetConfig+0xd4>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d003      	beq.n	800386c <TIM_Base_SetConfig+0x30>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	4a2b      	ldr	r2, [pc, #172]	; (8003914 <TIM_Base_SetConfig+0xd8>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d108      	bne.n	800387e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003872:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	68fa      	ldr	r2, [r7, #12]
 800387a:	4313      	orrs	r3, r2
 800387c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a22      	ldr	r2, [pc, #136]	; (800390c <TIM_Base_SetConfig+0xd0>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d00b      	beq.n	800389e <TIM_Base_SetConfig+0x62>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800388c:	d007      	beq.n	800389e <TIM_Base_SetConfig+0x62>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4a1f      	ldr	r2, [pc, #124]	; (8003910 <TIM_Base_SetConfig+0xd4>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d003      	beq.n	800389e <TIM_Base_SetConfig+0x62>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a1e      	ldr	r2, [pc, #120]	; (8003914 <TIM_Base_SetConfig+0xd8>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d108      	bne.n	80038b0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	68db      	ldr	r3, [r3, #12]
 80038aa:	68fa      	ldr	r2, [r7, #12]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	695b      	ldr	r3, [r3, #20]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	68fa      	ldr	r2, [r7, #12]
 80038c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	689a      	ldr	r2, [r3, #8]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	4a0d      	ldr	r2, [pc, #52]	; (800390c <TIM_Base_SetConfig+0xd0>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d103      	bne.n	80038e4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	691a      	ldr	r2, [r3, #16]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2201      	movs	r2, #1
 80038e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	691b      	ldr	r3, [r3, #16]
 80038ee:	f003 0301 	and.w	r3, r3, #1
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d005      	beq.n	8003902 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	691b      	ldr	r3, [r3, #16]
 80038fa:	f023 0201 	bic.w	r2, r3, #1
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	611a      	str	r2, [r3, #16]
  }
}
 8003902:	bf00      	nop
 8003904:	3714      	adds	r7, #20
 8003906:	46bd      	mov	sp, r7
 8003908:	bc80      	pop	{r7}
 800390a:	4770      	bx	lr
 800390c:	40012c00 	.word	0x40012c00
 8003910:	40000400 	.word	0x40000400
 8003914:	40000800 	.word	0x40000800

08003918 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003918:	b480      	push	{r7}
 800391a:	b087      	sub	sp, #28
 800391c:	af00      	add	r7, sp, #0
 800391e:	60f8      	str	r0, [r7, #12]
 8003920:	60b9      	str	r1, [r7, #8]
 8003922:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6a1b      	ldr	r3, [r3, #32]
 8003928:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6a1b      	ldr	r3, [r3, #32]
 800392e:	f023 0201 	bic.w	r2, r3, #1
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	699b      	ldr	r3, [r3, #24]
 800393a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003942:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	011b      	lsls	r3, r3, #4
 8003948:	693a      	ldr	r2, [r7, #16]
 800394a:	4313      	orrs	r3, r2
 800394c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	f023 030a 	bic.w	r3, r3, #10
 8003954:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003956:	697a      	ldr	r2, [r7, #20]
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	4313      	orrs	r3, r2
 800395c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	693a      	ldr	r2, [r7, #16]
 8003962:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	621a      	str	r2, [r3, #32]
}
 800396a:	bf00      	nop
 800396c:	371c      	adds	r7, #28
 800396e:	46bd      	mov	sp, r7
 8003970:	bc80      	pop	{r7}
 8003972:	4770      	bx	lr

08003974 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003974:	b480      	push	{r7}
 8003976:	b087      	sub	sp, #28
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6a1b      	ldr	r3, [r3, #32]
 8003984:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6a1b      	ldr	r3, [r3, #32]
 800398a:	f023 0210 	bic.w	r2, r3, #16
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	699b      	ldr	r3, [r3, #24]
 8003996:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800399e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	031b      	lsls	r3, r3, #12
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80039b0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	011b      	lsls	r3, r3, #4
 80039b6:	697a      	ldr	r2, [r7, #20]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	693a      	ldr	r2, [r7, #16]
 80039c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	697a      	ldr	r2, [r7, #20]
 80039c6:	621a      	str	r2, [r3, #32]
}
 80039c8:	bf00      	nop
 80039ca:	371c      	adds	r7, #28
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bc80      	pop	{r7}
 80039d0:	4770      	bx	lr

080039d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80039d2:	b480      	push	{r7}
 80039d4:	b085      	sub	sp, #20
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	6078      	str	r0, [r7, #4]
 80039da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80039ea:	683a      	ldr	r2, [r7, #0]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	f043 0307 	orr.w	r3, r3, #7
 80039f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	68fa      	ldr	r2, [r7, #12]
 80039fa:	609a      	str	r2, [r3, #8]
}
 80039fc:	bf00      	nop
 80039fe:	3714      	adds	r7, #20
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bc80      	pop	{r7}
 8003a04:	4770      	bx	lr

08003a06 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a06:	b480      	push	{r7}
 8003a08:	b087      	sub	sp, #28
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	60f8      	str	r0, [r7, #12]
 8003a0e:	60b9      	str	r1, [r7, #8]
 8003a10:	607a      	str	r2, [r7, #4]
 8003a12:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a20:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	021a      	lsls	r2, r3, #8
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	431a      	orrs	r2, r3
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	697a      	ldr	r2, [r7, #20]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	697a      	ldr	r2, [r7, #20]
 8003a38:	609a      	str	r2, [r3, #8]
}
 8003a3a:	bf00      	nop
 8003a3c:	371c      	adds	r7, #28
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bc80      	pop	{r7}
 8003a42:	4770      	bx	lr

08003a44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b085      	sub	sp, #20
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d101      	bne.n	8003a5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003a58:	2302      	movs	r3, #2
 8003a5a:	e046      	b.n	8003aea <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2202      	movs	r2, #2
 8003a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	68fa      	ldr	r2, [r7, #12]
 8003a94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a16      	ldr	r2, [pc, #88]	; (8003af4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d00e      	beq.n	8003abe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003aa8:	d009      	beq.n	8003abe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a12      	ldr	r2, [pc, #72]	; (8003af8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d004      	beq.n	8003abe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a10      	ldr	r2, [pc, #64]	; (8003afc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d10c      	bne.n	8003ad8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ac4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	68ba      	ldr	r2, [r7, #8]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	68ba      	ldr	r2, [r7, #8]
 8003ad6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3714      	adds	r7, #20
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bc80      	pop	{r7}
 8003af2:	4770      	bx	lr
 8003af4:	40012c00 	.word	0x40012c00
 8003af8:	40000400 	.word	0x40000400
 8003afc:	40000800 	.word	0x40000800

08003b00 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bc80      	pop	{r7}
 8003b10:	4770      	bx	lr

08003b12 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003b12:	b480      	push	{r7}
 8003b14:	b083      	sub	sp, #12
 8003b16:	af00      	add	r7, sp, #0
 8003b18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003b1a:	bf00      	nop
 8003b1c:	370c      	adds	r7, #12
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bc80      	pop	{r7}
 8003b22:	4770      	bx	lr

08003b24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d101      	bne.n	8003b36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e042      	b.n	8003bbc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d106      	bne.n	8003b50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f7fd fb42 	bl	80011d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2224      	movs	r2, #36	; 0x24
 8003b54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	68da      	ldr	r2, [r3, #12]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f000 f971 	bl	8003e50 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	691a      	ldr	r2, [r3, #16]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	695a      	ldr	r2, [r3, #20]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	68da      	ldr	r2, [r3, #12]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2220      	movs	r2, #32
 8003bb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003bba:	2300      	movs	r3, #0
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3708      	adds	r7, #8
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}

08003bc4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b08a      	sub	sp, #40	; 0x28
 8003bc8:	af02      	add	r7, sp, #8
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	603b      	str	r3, [r7, #0]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	2b20      	cmp	r3, #32
 8003be2:	d175      	bne.n	8003cd0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d002      	beq.n	8003bf0 <HAL_UART_Transmit+0x2c>
 8003bea:	88fb      	ldrh	r3, [r7, #6]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d101      	bne.n	8003bf4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e06e      	b.n	8003cd2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2221      	movs	r2, #33	; 0x21
 8003bfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c02:	f7fd fbb1 	bl	8001368 <HAL_GetTick>
 8003c06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	88fa      	ldrh	r2, [r7, #6]
 8003c0c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	88fa      	ldrh	r2, [r7, #6]
 8003c12:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c1c:	d108      	bne.n	8003c30 <HAL_UART_Transmit+0x6c>
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	691b      	ldr	r3, [r3, #16]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d104      	bne.n	8003c30 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003c26:	2300      	movs	r3, #0
 8003c28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	61bb      	str	r3, [r7, #24]
 8003c2e:	e003      	b.n	8003c38 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c34:	2300      	movs	r3, #0
 8003c36:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003c38:	e02e      	b.n	8003c98 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	9300      	str	r3, [sp, #0]
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	2200      	movs	r2, #0
 8003c42:	2180      	movs	r1, #128	; 0x80
 8003c44:	68f8      	ldr	r0, [r7, #12]
 8003c46:	f000 f848 	bl	8003cda <UART_WaitOnFlagUntilTimeout>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d005      	beq.n	8003c5c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2220      	movs	r2, #32
 8003c54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8003c58:	2303      	movs	r3, #3
 8003c5a:	e03a      	b.n	8003cd2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d10b      	bne.n	8003c7a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c62:	69bb      	ldr	r3, [r7, #24]
 8003c64:	881b      	ldrh	r3, [r3, #0]
 8003c66:	461a      	mov	r2, r3
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c70:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	3302      	adds	r3, #2
 8003c76:	61bb      	str	r3, [r7, #24]
 8003c78:	e007      	b.n	8003c8a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	781a      	ldrb	r2, [r3, #0]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	3301      	adds	r3, #1
 8003c88:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	3b01      	subs	r3, #1
 8003c92:	b29a      	uxth	r2, r3
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d1cb      	bne.n	8003c3a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	9300      	str	r3, [sp, #0]
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	2140      	movs	r1, #64	; 0x40
 8003cac:	68f8      	ldr	r0, [r7, #12]
 8003cae:	f000 f814 	bl	8003cda <UART_WaitOnFlagUntilTimeout>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d005      	beq.n	8003cc4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2220      	movs	r2, #32
 8003cbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	e006      	b.n	8003cd2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2220      	movs	r2, #32
 8003cc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	e000      	b.n	8003cd2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003cd0:	2302      	movs	r3, #2
  }
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3720      	adds	r7, #32
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}

08003cda <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003cda:	b580      	push	{r7, lr}
 8003cdc:	b086      	sub	sp, #24
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	60f8      	str	r0, [r7, #12]
 8003ce2:	60b9      	str	r1, [r7, #8]
 8003ce4:	603b      	str	r3, [r7, #0]
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cea:	e03b      	b.n	8003d64 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cec:	6a3b      	ldr	r3, [r7, #32]
 8003cee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cf2:	d037      	beq.n	8003d64 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cf4:	f7fd fb38 	bl	8001368 <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	6a3a      	ldr	r2, [r7, #32]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d302      	bcc.n	8003d0a <UART_WaitOnFlagUntilTimeout+0x30>
 8003d04:	6a3b      	ldr	r3, [r7, #32]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d101      	bne.n	8003d0e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e03a      	b.n	8003d84 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	f003 0304 	and.w	r3, r3, #4
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d023      	beq.n	8003d64 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	2b80      	cmp	r3, #128	; 0x80
 8003d20:	d020      	beq.n	8003d64 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	2b40      	cmp	r3, #64	; 0x40
 8003d26:	d01d      	beq.n	8003d64 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 0308 	and.w	r3, r3, #8
 8003d32:	2b08      	cmp	r3, #8
 8003d34:	d116      	bne.n	8003d64 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003d36:	2300      	movs	r3, #0
 8003d38:	617b      	str	r3, [r7, #20]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	617b      	str	r3, [r7, #20]
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	617b      	str	r3, [r7, #20]
 8003d4a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f000 f81d 	bl	8003d8c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2208      	movs	r2, #8
 8003d56:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e00f      	b.n	8003d84 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	68ba      	ldr	r2, [r7, #8]
 8003d70:	429a      	cmp	r2, r3
 8003d72:	bf0c      	ite	eq
 8003d74:	2301      	moveq	r3, #1
 8003d76:	2300      	movne	r3, #0
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	79fb      	ldrb	r3, [r7, #7]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d0b4      	beq.n	8003cec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d82:	2300      	movs	r3, #0
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3718      	adds	r7, #24
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}

08003d8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b095      	sub	sp, #84	; 0x54
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	330c      	adds	r3, #12
 8003d9a:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d9e:	e853 3f00 	ldrex	r3, [r3]
 8003da2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003da6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003daa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	330c      	adds	r3, #12
 8003db2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003db4:	643a      	str	r2, [r7, #64]	; 0x40
 8003db6:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003dba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003dbc:	e841 2300 	strex	r3, r2, [r1]
 8003dc0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d1e5      	bne.n	8003d94 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	3314      	adds	r3, #20
 8003dce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd0:	6a3b      	ldr	r3, [r7, #32]
 8003dd2:	e853 3f00 	ldrex	r3, [r3]
 8003dd6:	61fb      	str	r3, [r7, #28]
   return(result);
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	f023 0301 	bic.w	r3, r3, #1
 8003dde:	64bb      	str	r3, [r7, #72]	; 0x48
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	3314      	adds	r3, #20
 8003de6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003de8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003dea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003dee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003df0:	e841 2300 	strex	r3, r2, [r1]
 8003df4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d1e5      	bne.n	8003dc8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d119      	bne.n	8003e38 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	330c      	adds	r3, #12
 8003e0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	e853 3f00 	ldrex	r3, [r3]
 8003e12:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	f023 0310 	bic.w	r3, r3, #16
 8003e1a:	647b      	str	r3, [r7, #68]	; 0x44
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	330c      	adds	r3, #12
 8003e22:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003e24:	61ba      	str	r2, [r7, #24]
 8003e26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e28:	6979      	ldr	r1, [r7, #20]
 8003e2a:	69ba      	ldr	r2, [r7, #24]
 8003e2c:	e841 2300 	strex	r3, r2, [r1]
 8003e30:	613b      	str	r3, [r7, #16]
   return(result);
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d1e5      	bne.n	8003e04 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2220      	movs	r2, #32
 8003e3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003e46:	bf00      	nop
 8003e48:	3754      	adds	r7, #84	; 0x54
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bc80      	pop	{r7}
 8003e4e:	4770      	bx	lr

08003e50 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	68da      	ldr	r2, [r3, #12]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	430a      	orrs	r2, r1
 8003e6c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	689a      	ldr	r2, [r3, #8]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	691b      	ldr	r3, [r3, #16]
 8003e76:	431a      	orrs	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	695b      	ldr	r3, [r3, #20]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003e8a:	f023 030c 	bic.w	r3, r3, #12
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	6812      	ldr	r2, [r2, #0]
 8003e92:	68b9      	ldr	r1, [r7, #8]
 8003e94:	430b      	orrs	r3, r1
 8003e96:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	695b      	ldr	r3, [r3, #20]
 8003e9e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	699a      	ldr	r2, [r3, #24]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	430a      	orrs	r2, r1
 8003eac:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a2c      	ldr	r2, [pc, #176]	; (8003f64 <UART_SetConfig+0x114>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d103      	bne.n	8003ec0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003eb8:	f7ff f876 	bl	8002fa8 <HAL_RCC_GetPCLK2Freq>
 8003ebc:	60f8      	str	r0, [r7, #12]
 8003ebe:	e002      	b.n	8003ec6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003ec0:	f7ff f85e 	bl	8002f80 <HAL_RCC_GetPCLK1Freq>
 8003ec4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ec6:	68fa      	ldr	r2, [r7, #12]
 8003ec8:	4613      	mov	r3, r2
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	4413      	add	r3, r2
 8003ece:	009a      	lsls	r2, r3, #2
 8003ed0:	441a      	add	r2, r3
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003edc:	4a22      	ldr	r2, [pc, #136]	; (8003f68 <UART_SetConfig+0x118>)
 8003ede:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee2:	095b      	lsrs	r3, r3, #5
 8003ee4:	0119      	lsls	r1, r3, #4
 8003ee6:	68fa      	ldr	r2, [r7, #12]
 8003ee8:	4613      	mov	r3, r2
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	4413      	add	r3, r2
 8003eee:	009a      	lsls	r2, r3, #2
 8003ef0:	441a      	add	r2, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003efc:	4b1a      	ldr	r3, [pc, #104]	; (8003f68 <UART_SetConfig+0x118>)
 8003efe:	fba3 0302 	umull	r0, r3, r3, r2
 8003f02:	095b      	lsrs	r3, r3, #5
 8003f04:	2064      	movs	r0, #100	; 0x64
 8003f06:	fb00 f303 	mul.w	r3, r0, r3
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	011b      	lsls	r3, r3, #4
 8003f0e:	3332      	adds	r3, #50	; 0x32
 8003f10:	4a15      	ldr	r2, [pc, #84]	; (8003f68 <UART_SetConfig+0x118>)
 8003f12:	fba2 2303 	umull	r2, r3, r2, r3
 8003f16:	095b      	lsrs	r3, r3, #5
 8003f18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f1c:	4419      	add	r1, r3
 8003f1e:	68fa      	ldr	r2, [r7, #12]
 8003f20:	4613      	mov	r3, r2
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	4413      	add	r3, r2
 8003f26:	009a      	lsls	r2, r3, #2
 8003f28:	441a      	add	r2, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f34:	4b0c      	ldr	r3, [pc, #48]	; (8003f68 <UART_SetConfig+0x118>)
 8003f36:	fba3 0302 	umull	r0, r3, r3, r2
 8003f3a:	095b      	lsrs	r3, r3, #5
 8003f3c:	2064      	movs	r0, #100	; 0x64
 8003f3e:	fb00 f303 	mul.w	r3, r0, r3
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	011b      	lsls	r3, r3, #4
 8003f46:	3332      	adds	r3, #50	; 0x32
 8003f48:	4a07      	ldr	r2, [pc, #28]	; (8003f68 <UART_SetConfig+0x118>)
 8003f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f4e:	095b      	lsrs	r3, r3, #5
 8003f50:	f003 020f 	and.w	r2, r3, #15
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	440a      	add	r2, r1
 8003f5a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003f5c:	bf00      	nop
 8003f5e:	3710      	adds	r7, #16
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}
 8003f64:	40013800 	.word	0x40013800
 8003f68:	51eb851f 	.word	0x51eb851f

08003f6c <__errno>:
 8003f6c:	4b01      	ldr	r3, [pc, #4]	; (8003f74 <__errno+0x8>)
 8003f6e:	6818      	ldr	r0, [r3, #0]
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop
 8003f74:	2000000c 	.word	0x2000000c

08003f78 <__libc_init_array>:
 8003f78:	b570      	push	{r4, r5, r6, lr}
 8003f7a:	2600      	movs	r6, #0
 8003f7c:	4d0c      	ldr	r5, [pc, #48]	; (8003fb0 <__libc_init_array+0x38>)
 8003f7e:	4c0d      	ldr	r4, [pc, #52]	; (8003fb4 <__libc_init_array+0x3c>)
 8003f80:	1b64      	subs	r4, r4, r5
 8003f82:	10a4      	asrs	r4, r4, #2
 8003f84:	42a6      	cmp	r6, r4
 8003f86:	d109      	bne.n	8003f9c <__libc_init_array+0x24>
 8003f88:	f003 ff14 	bl	8007db4 <_init>
 8003f8c:	2600      	movs	r6, #0
 8003f8e:	4d0a      	ldr	r5, [pc, #40]	; (8003fb8 <__libc_init_array+0x40>)
 8003f90:	4c0a      	ldr	r4, [pc, #40]	; (8003fbc <__libc_init_array+0x44>)
 8003f92:	1b64      	subs	r4, r4, r5
 8003f94:	10a4      	asrs	r4, r4, #2
 8003f96:	42a6      	cmp	r6, r4
 8003f98:	d105      	bne.n	8003fa6 <__libc_init_array+0x2e>
 8003f9a:	bd70      	pop	{r4, r5, r6, pc}
 8003f9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fa0:	4798      	blx	r3
 8003fa2:	3601      	adds	r6, #1
 8003fa4:	e7ee      	b.n	8003f84 <__libc_init_array+0xc>
 8003fa6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003faa:	4798      	blx	r3
 8003fac:	3601      	adds	r6, #1
 8003fae:	e7f2      	b.n	8003f96 <__libc_init_array+0x1e>
	...

08003fc0 <memset>:
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	4402      	add	r2, r0
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d100      	bne.n	8003fca <memset+0xa>
 8003fc8:	4770      	bx	lr
 8003fca:	f803 1b01 	strb.w	r1, [r3], #1
 8003fce:	e7f9      	b.n	8003fc4 <memset+0x4>

08003fd0 <__cvt>:
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fd6:	461f      	mov	r7, r3
 8003fd8:	bfbb      	ittet	lt
 8003fda:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003fde:	461f      	movlt	r7, r3
 8003fe0:	2300      	movge	r3, #0
 8003fe2:	232d      	movlt	r3, #45	; 0x2d
 8003fe4:	b088      	sub	sp, #32
 8003fe6:	4614      	mov	r4, r2
 8003fe8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003fea:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003fec:	7013      	strb	r3, [r2, #0]
 8003fee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003ff0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003ff4:	f023 0820 	bic.w	r8, r3, #32
 8003ff8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003ffc:	d005      	beq.n	800400a <__cvt+0x3a>
 8003ffe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004002:	d100      	bne.n	8004006 <__cvt+0x36>
 8004004:	3501      	adds	r5, #1
 8004006:	2302      	movs	r3, #2
 8004008:	e000      	b.n	800400c <__cvt+0x3c>
 800400a:	2303      	movs	r3, #3
 800400c:	aa07      	add	r2, sp, #28
 800400e:	9204      	str	r2, [sp, #16]
 8004010:	aa06      	add	r2, sp, #24
 8004012:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004016:	e9cd 3500 	strd	r3, r5, [sp]
 800401a:	4622      	mov	r2, r4
 800401c:	463b      	mov	r3, r7
 800401e:	f000 fceb 	bl	80049f8 <_dtoa_r>
 8004022:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004026:	4606      	mov	r6, r0
 8004028:	d102      	bne.n	8004030 <__cvt+0x60>
 800402a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800402c:	07db      	lsls	r3, r3, #31
 800402e:	d522      	bpl.n	8004076 <__cvt+0xa6>
 8004030:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004034:	eb06 0905 	add.w	r9, r6, r5
 8004038:	d110      	bne.n	800405c <__cvt+0x8c>
 800403a:	7833      	ldrb	r3, [r6, #0]
 800403c:	2b30      	cmp	r3, #48	; 0x30
 800403e:	d10a      	bne.n	8004056 <__cvt+0x86>
 8004040:	2200      	movs	r2, #0
 8004042:	2300      	movs	r3, #0
 8004044:	4620      	mov	r0, r4
 8004046:	4639      	mov	r1, r7
 8004048:	f003 fac6 	bl	80075d8 <__aeabi_dcmpeq>
 800404c:	b918      	cbnz	r0, 8004056 <__cvt+0x86>
 800404e:	f1c5 0501 	rsb	r5, r5, #1
 8004052:	f8ca 5000 	str.w	r5, [sl]
 8004056:	f8da 3000 	ldr.w	r3, [sl]
 800405a:	4499      	add	r9, r3
 800405c:	2200      	movs	r2, #0
 800405e:	2300      	movs	r3, #0
 8004060:	4620      	mov	r0, r4
 8004062:	4639      	mov	r1, r7
 8004064:	f003 fab8 	bl	80075d8 <__aeabi_dcmpeq>
 8004068:	b108      	cbz	r0, 800406e <__cvt+0x9e>
 800406a:	f8cd 901c 	str.w	r9, [sp, #28]
 800406e:	2230      	movs	r2, #48	; 0x30
 8004070:	9b07      	ldr	r3, [sp, #28]
 8004072:	454b      	cmp	r3, r9
 8004074:	d307      	bcc.n	8004086 <__cvt+0xb6>
 8004076:	4630      	mov	r0, r6
 8004078:	9b07      	ldr	r3, [sp, #28]
 800407a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800407c:	1b9b      	subs	r3, r3, r6
 800407e:	6013      	str	r3, [r2, #0]
 8004080:	b008      	add	sp, #32
 8004082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004086:	1c59      	adds	r1, r3, #1
 8004088:	9107      	str	r1, [sp, #28]
 800408a:	701a      	strb	r2, [r3, #0]
 800408c:	e7f0      	b.n	8004070 <__cvt+0xa0>

0800408e <__exponent>:
 800408e:	4603      	mov	r3, r0
 8004090:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004092:	2900      	cmp	r1, #0
 8004094:	f803 2b02 	strb.w	r2, [r3], #2
 8004098:	bfb6      	itet	lt
 800409a:	222d      	movlt	r2, #45	; 0x2d
 800409c:	222b      	movge	r2, #43	; 0x2b
 800409e:	4249      	neglt	r1, r1
 80040a0:	2909      	cmp	r1, #9
 80040a2:	7042      	strb	r2, [r0, #1]
 80040a4:	dd2b      	ble.n	80040fe <__exponent+0x70>
 80040a6:	f10d 0407 	add.w	r4, sp, #7
 80040aa:	46a4      	mov	ip, r4
 80040ac:	270a      	movs	r7, #10
 80040ae:	fb91 f6f7 	sdiv	r6, r1, r7
 80040b2:	460a      	mov	r2, r1
 80040b4:	46a6      	mov	lr, r4
 80040b6:	fb07 1516 	mls	r5, r7, r6, r1
 80040ba:	2a63      	cmp	r2, #99	; 0x63
 80040bc:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80040c0:	4631      	mov	r1, r6
 80040c2:	f104 34ff 	add.w	r4, r4, #4294967295
 80040c6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80040ca:	dcf0      	bgt.n	80040ae <__exponent+0x20>
 80040cc:	3130      	adds	r1, #48	; 0x30
 80040ce:	f1ae 0502 	sub.w	r5, lr, #2
 80040d2:	f804 1c01 	strb.w	r1, [r4, #-1]
 80040d6:	4629      	mov	r1, r5
 80040d8:	1c44      	adds	r4, r0, #1
 80040da:	4561      	cmp	r1, ip
 80040dc:	d30a      	bcc.n	80040f4 <__exponent+0x66>
 80040de:	f10d 0209 	add.w	r2, sp, #9
 80040e2:	eba2 020e 	sub.w	r2, r2, lr
 80040e6:	4565      	cmp	r5, ip
 80040e8:	bf88      	it	hi
 80040ea:	2200      	movhi	r2, #0
 80040ec:	4413      	add	r3, r2
 80040ee:	1a18      	subs	r0, r3, r0
 80040f0:	b003      	add	sp, #12
 80040f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040f4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80040f8:	f804 2f01 	strb.w	r2, [r4, #1]!
 80040fc:	e7ed      	b.n	80040da <__exponent+0x4c>
 80040fe:	2330      	movs	r3, #48	; 0x30
 8004100:	3130      	adds	r1, #48	; 0x30
 8004102:	7083      	strb	r3, [r0, #2]
 8004104:	70c1      	strb	r1, [r0, #3]
 8004106:	1d03      	adds	r3, r0, #4
 8004108:	e7f1      	b.n	80040ee <__exponent+0x60>
	...

0800410c <_printf_float>:
 800410c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004110:	b091      	sub	sp, #68	; 0x44
 8004112:	460c      	mov	r4, r1
 8004114:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004118:	4616      	mov	r6, r2
 800411a:	461f      	mov	r7, r3
 800411c:	4605      	mov	r5, r0
 800411e:	f001 fa59 	bl	80055d4 <_localeconv_r>
 8004122:	6803      	ldr	r3, [r0, #0]
 8004124:	4618      	mov	r0, r3
 8004126:	9309      	str	r3, [sp, #36]	; 0x24
 8004128:	f000 fbd2 	bl	80048d0 <strlen>
 800412c:	2300      	movs	r3, #0
 800412e:	930e      	str	r3, [sp, #56]	; 0x38
 8004130:	f8d8 3000 	ldr.w	r3, [r8]
 8004134:	900a      	str	r0, [sp, #40]	; 0x28
 8004136:	3307      	adds	r3, #7
 8004138:	f023 0307 	bic.w	r3, r3, #7
 800413c:	f103 0208 	add.w	r2, r3, #8
 8004140:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004144:	f8d4 b000 	ldr.w	fp, [r4]
 8004148:	f8c8 2000 	str.w	r2, [r8]
 800414c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004150:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004154:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8004158:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800415c:	930b      	str	r3, [sp, #44]	; 0x2c
 800415e:	f04f 32ff 	mov.w	r2, #4294967295
 8004162:	4640      	mov	r0, r8
 8004164:	4b9c      	ldr	r3, [pc, #624]	; (80043d8 <_printf_float+0x2cc>)
 8004166:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004168:	f003 fa68 	bl	800763c <__aeabi_dcmpun>
 800416c:	bb70      	cbnz	r0, 80041cc <_printf_float+0xc0>
 800416e:	f04f 32ff 	mov.w	r2, #4294967295
 8004172:	4640      	mov	r0, r8
 8004174:	4b98      	ldr	r3, [pc, #608]	; (80043d8 <_printf_float+0x2cc>)
 8004176:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004178:	f003 fa42 	bl	8007600 <__aeabi_dcmple>
 800417c:	bb30      	cbnz	r0, 80041cc <_printf_float+0xc0>
 800417e:	2200      	movs	r2, #0
 8004180:	2300      	movs	r3, #0
 8004182:	4640      	mov	r0, r8
 8004184:	4651      	mov	r1, sl
 8004186:	f003 fa31 	bl	80075ec <__aeabi_dcmplt>
 800418a:	b110      	cbz	r0, 8004192 <_printf_float+0x86>
 800418c:	232d      	movs	r3, #45	; 0x2d
 800418e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004192:	4b92      	ldr	r3, [pc, #584]	; (80043dc <_printf_float+0x2d0>)
 8004194:	4892      	ldr	r0, [pc, #584]	; (80043e0 <_printf_float+0x2d4>)
 8004196:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800419a:	bf94      	ite	ls
 800419c:	4698      	movls	r8, r3
 800419e:	4680      	movhi	r8, r0
 80041a0:	2303      	movs	r3, #3
 80041a2:	f04f 0a00 	mov.w	sl, #0
 80041a6:	6123      	str	r3, [r4, #16]
 80041a8:	f02b 0304 	bic.w	r3, fp, #4
 80041ac:	6023      	str	r3, [r4, #0]
 80041ae:	4633      	mov	r3, r6
 80041b0:	4621      	mov	r1, r4
 80041b2:	4628      	mov	r0, r5
 80041b4:	9700      	str	r7, [sp, #0]
 80041b6:	aa0f      	add	r2, sp, #60	; 0x3c
 80041b8:	f000 f9d4 	bl	8004564 <_printf_common>
 80041bc:	3001      	adds	r0, #1
 80041be:	f040 8090 	bne.w	80042e2 <_printf_float+0x1d6>
 80041c2:	f04f 30ff 	mov.w	r0, #4294967295
 80041c6:	b011      	add	sp, #68	; 0x44
 80041c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041cc:	4642      	mov	r2, r8
 80041ce:	4653      	mov	r3, sl
 80041d0:	4640      	mov	r0, r8
 80041d2:	4651      	mov	r1, sl
 80041d4:	f003 fa32 	bl	800763c <__aeabi_dcmpun>
 80041d8:	b148      	cbz	r0, 80041ee <_printf_float+0xe2>
 80041da:	f1ba 0f00 	cmp.w	sl, #0
 80041de:	bfb8      	it	lt
 80041e0:	232d      	movlt	r3, #45	; 0x2d
 80041e2:	4880      	ldr	r0, [pc, #512]	; (80043e4 <_printf_float+0x2d8>)
 80041e4:	bfb8      	it	lt
 80041e6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80041ea:	4b7f      	ldr	r3, [pc, #508]	; (80043e8 <_printf_float+0x2dc>)
 80041ec:	e7d3      	b.n	8004196 <_printf_float+0x8a>
 80041ee:	6863      	ldr	r3, [r4, #4]
 80041f0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80041f4:	1c5a      	adds	r2, r3, #1
 80041f6:	d142      	bne.n	800427e <_printf_float+0x172>
 80041f8:	2306      	movs	r3, #6
 80041fa:	6063      	str	r3, [r4, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	9206      	str	r2, [sp, #24]
 8004200:	aa0e      	add	r2, sp, #56	; 0x38
 8004202:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8004206:	aa0d      	add	r2, sp, #52	; 0x34
 8004208:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800420c:	9203      	str	r2, [sp, #12]
 800420e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004212:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004216:	6023      	str	r3, [r4, #0]
 8004218:	6863      	ldr	r3, [r4, #4]
 800421a:	4642      	mov	r2, r8
 800421c:	9300      	str	r3, [sp, #0]
 800421e:	4628      	mov	r0, r5
 8004220:	4653      	mov	r3, sl
 8004222:	910b      	str	r1, [sp, #44]	; 0x2c
 8004224:	f7ff fed4 	bl	8003fd0 <__cvt>
 8004228:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800422a:	4680      	mov	r8, r0
 800422c:	2947      	cmp	r1, #71	; 0x47
 800422e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004230:	d108      	bne.n	8004244 <_printf_float+0x138>
 8004232:	1cc8      	adds	r0, r1, #3
 8004234:	db02      	blt.n	800423c <_printf_float+0x130>
 8004236:	6863      	ldr	r3, [r4, #4]
 8004238:	4299      	cmp	r1, r3
 800423a:	dd40      	ble.n	80042be <_printf_float+0x1b2>
 800423c:	f1a9 0902 	sub.w	r9, r9, #2
 8004240:	fa5f f989 	uxtb.w	r9, r9
 8004244:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004248:	d81f      	bhi.n	800428a <_printf_float+0x17e>
 800424a:	464a      	mov	r2, r9
 800424c:	3901      	subs	r1, #1
 800424e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004252:	910d      	str	r1, [sp, #52]	; 0x34
 8004254:	f7ff ff1b 	bl	800408e <__exponent>
 8004258:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800425a:	4682      	mov	sl, r0
 800425c:	1813      	adds	r3, r2, r0
 800425e:	2a01      	cmp	r2, #1
 8004260:	6123      	str	r3, [r4, #16]
 8004262:	dc02      	bgt.n	800426a <_printf_float+0x15e>
 8004264:	6822      	ldr	r2, [r4, #0]
 8004266:	07d2      	lsls	r2, r2, #31
 8004268:	d501      	bpl.n	800426e <_printf_float+0x162>
 800426a:	3301      	adds	r3, #1
 800426c:	6123      	str	r3, [r4, #16]
 800426e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004272:	2b00      	cmp	r3, #0
 8004274:	d09b      	beq.n	80041ae <_printf_float+0xa2>
 8004276:	232d      	movs	r3, #45	; 0x2d
 8004278:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800427c:	e797      	b.n	80041ae <_printf_float+0xa2>
 800427e:	2947      	cmp	r1, #71	; 0x47
 8004280:	d1bc      	bne.n	80041fc <_printf_float+0xf0>
 8004282:	2b00      	cmp	r3, #0
 8004284:	d1ba      	bne.n	80041fc <_printf_float+0xf0>
 8004286:	2301      	movs	r3, #1
 8004288:	e7b7      	b.n	80041fa <_printf_float+0xee>
 800428a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800428e:	d118      	bne.n	80042c2 <_printf_float+0x1b6>
 8004290:	2900      	cmp	r1, #0
 8004292:	6863      	ldr	r3, [r4, #4]
 8004294:	dd0b      	ble.n	80042ae <_printf_float+0x1a2>
 8004296:	6121      	str	r1, [r4, #16]
 8004298:	b913      	cbnz	r3, 80042a0 <_printf_float+0x194>
 800429a:	6822      	ldr	r2, [r4, #0]
 800429c:	07d0      	lsls	r0, r2, #31
 800429e:	d502      	bpl.n	80042a6 <_printf_float+0x19a>
 80042a0:	3301      	adds	r3, #1
 80042a2:	440b      	add	r3, r1
 80042a4:	6123      	str	r3, [r4, #16]
 80042a6:	f04f 0a00 	mov.w	sl, #0
 80042aa:	65a1      	str	r1, [r4, #88]	; 0x58
 80042ac:	e7df      	b.n	800426e <_printf_float+0x162>
 80042ae:	b913      	cbnz	r3, 80042b6 <_printf_float+0x1aa>
 80042b0:	6822      	ldr	r2, [r4, #0]
 80042b2:	07d2      	lsls	r2, r2, #31
 80042b4:	d501      	bpl.n	80042ba <_printf_float+0x1ae>
 80042b6:	3302      	adds	r3, #2
 80042b8:	e7f4      	b.n	80042a4 <_printf_float+0x198>
 80042ba:	2301      	movs	r3, #1
 80042bc:	e7f2      	b.n	80042a4 <_printf_float+0x198>
 80042be:	f04f 0967 	mov.w	r9, #103	; 0x67
 80042c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80042c4:	4299      	cmp	r1, r3
 80042c6:	db05      	blt.n	80042d4 <_printf_float+0x1c8>
 80042c8:	6823      	ldr	r3, [r4, #0]
 80042ca:	6121      	str	r1, [r4, #16]
 80042cc:	07d8      	lsls	r0, r3, #31
 80042ce:	d5ea      	bpl.n	80042a6 <_printf_float+0x19a>
 80042d0:	1c4b      	adds	r3, r1, #1
 80042d2:	e7e7      	b.n	80042a4 <_printf_float+0x198>
 80042d4:	2900      	cmp	r1, #0
 80042d6:	bfcc      	ite	gt
 80042d8:	2201      	movgt	r2, #1
 80042da:	f1c1 0202 	rsble	r2, r1, #2
 80042de:	4413      	add	r3, r2
 80042e0:	e7e0      	b.n	80042a4 <_printf_float+0x198>
 80042e2:	6823      	ldr	r3, [r4, #0]
 80042e4:	055a      	lsls	r2, r3, #21
 80042e6:	d407      	bmi.n	80042f8 <_printf_float+0x1ec>
 80042e8:	6923      	ldr	r3, [r4, #16]
 80042ea:	4642      	mov	r2, r8
 80042ec:	4631      	mov	r1, r6
 80042ee:	4628      	mov	r0, r5
 80042f0:	47b8      	blx	r7
 80042f2:	3001      	adds	r0, #1
 80042f4:	d12b      	bne.n	800434e <_printf_float+0x242>
 80042f6:	e764      	b.n	80041c2 <_printf_float+0xb6>
 80042f8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80042fc:	f240 80dd 	bls.w	80044ba <_printf_float+0x3ae>
 8004300:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004304:	2200      	movs	r2, #0
 8004306:	2300      	movs	r3, #0
 8004308:	f003 f966 	bl	80075d8 <__aeabi_dcmpeq>
 800430c:	2800      	cmp	r0, #0
 800430e:	d033      	beq.n	8004378 <_printf_float+0x26c>
 8004310:	2301      	movs	r3, #1
 8004312:	4631      	mov	r1, r6
 8004314:	4628      	mov	r0, r5
 8004316:	4a35      	ldr	r2, [pc, #212]	; (80043ec <_printf_float+0x2e0>)
 8004318:	47b8      	blx	r7
 800431a:	3001      	adds	r0, #1
 800431c:	f43f af51 	beq.w	80041c2 <_printf_float+0xb6>
 8004320:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004324:	429a      	cmp	r2, r3
 8004326:	db02      	blt.n	800432e <_printf_float+0x222>
 8004328:	6823      	ldr	r3, [r4, #0]
 800432a:	07d8      	lsls	r0, r3, #31
 800432c:	d50f      	bpl.n	800434e <_printf_float+0x242>
 800432e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004332:	4631      	mov	r1, r6
 8004334:	4628      	mov	r0, r5
 8004336:	47b8      	blx	r7
 8004338:	3001      	adds	r0, #1
 800433a:	f43f af42 	beq.w	80041c2 <_printf_float+0xb6>
 800433e:	f04f 0800 	mov.w	r8, #0
 8004342:	f104 091a 	add.w	r9, r4, #26
 8004346:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004348:	3b01      	subs	r3, #1
 800434a:	4543      	cmp	r3, r8
 800434c:	dc09      	bgt.n	8004362 <_printf_float+0x256>
 800434e:	6823      	ldr	r3, [r4, #0]
 8004350:	079b      	lsls	r3, r3, #30
 8004352:	f100 8102 	bmi.w	800455a <_printf_float+0x44e>
 8004356:	68e0      	ldr	r0, [r4, #12]
 8004358:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800435a:	4298      	cmp	r0, r3
 800435c:	bfb8      	it	lt
 800435e:	4618      	movlt	r0, r3
 8004360:	e731      	b.n	80041c6 <_printf_float+0xba>
 8004362:	2301      	movs	r3, #1
 8004364:	464a      	mov	r2, r9
 8004366:	4631      	mov	r1, r6
 8004368:	4628      	mov	r0, r5
 800436a:	47b8      	blx	r7
 800436c:	3001      	adds	r0, #1
 800436e:	f43f af28 	beq.w	80041c2 <_printf_float+0xb6>
 8004372:	f108 0801 	add.w	r8, r8, #1
 8004376:	e7e6      	b.n	8004346 <_printf_float+0x23a>
 8004378:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800437a:	2b00      	cmp	r3, #0
 800437c:	dc38      	bgt.n	80043f0 <_printf_float+0x2e4>
 800437e:	2301      	movs	r3, #1
 8004380:	4631      	mov	r1, r6
 8004382:	4628      	mov	r0, r5
 8004384:	4a19      	ldr	r2, [pc, #100]	; (80043ec <_printf_float+0x2e0>)
 8004386:	47b8      	blx	r7
 8004388:	3001      	adds	r0, #1
 800438a:	f43f af1a 	beq.w	80041c2 <_printf_float+0xb6>
 800438e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004392:	4313      	orrs	r3, r2
 8004394:	d102      	bne.n	800439c <_printf_float+0x290>
 8004396:	6823      	ldr	r3, [r4, #0]
 8004398:	07d9      	lsls	r1, r3, #31
 800439a:	d5d8      	bpl.n	800434e <_printf_float+0x242>
 800439c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80043a0:	4631      	mov	r1, r6
 80043a2:	4628      	mov	r0, r5
 80043a4:	47b8      	blx	r7
 80043a6:	3001      	adds	r0, #1
 80043a8:	f43f af0b 	beq.w	80041c2 <_printf_float+0xb6>
 80043ac:	f04f 0900 	mov.w	r9, #0
 80043b0:	f104 0a1a 	add.w	sl, r4, #26
 80043b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80043b6:	425b      	negs	r3, r3
 80043b8:	454b      	cmp	r3, r9
 80043ba:	dc01      	bgt.n	80043c0 <_printf_float+0x2b4>
 80043bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80043be:	e794      	b.n	80042ea <_printf_float+0x1de>
 80043c0:	2301      	movs	r3, #1
 80043c2:	4652      	mov	r2, sl
 80043c4:	4631      	mov	r1, r6
 80043c6:	4628      	mov	r0, r5
 80043c8:	47b8      	blx	r7
 80043ca:	3001      	adds	r0, #1
 80043cc:	f43f aef9 	beq.w	80041c2 <_printf_float+0xb6>
 80043d0:	f109 0901 	add.w	r9, r9, #1
 80043d4:	e7ee      	b.n	80043b4 <_printf_float+0x2a8>
 80043d6:	bf00      	nop
 80043d8:	7fefffff 	.word	0x7fefffff
 80043dc:	08007994 	.word	0x08007994
 80043e0:	08007998 	.word	0x08007998
 80043e4:	080079a0 	.word	0x080079a0
 80043e8:	0800799c 	.word	0x0800799c
 80043ec:	080079a4 	.word	0x080079a4
 80043f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80043f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80043f4:	429a      	cmp	r2, r3
 80043f6:	bfa8      	it	ge
 80043f8:	461a      	movge	r2, r3
 80043fa:	2a00      	cmp	r2, #0
 80043fc:	4691      	mov	r9, r2
 80043fe:	dc37      	bgt.n	8004470 <_printf_float+0x364>
 8004400:	f04f 0b00 	mov.w	fp, #0
 8004404:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004408:	f104 021a 	add.w	r2, r4, #26
 800440c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004410:	ebaa 0309 	sub.w	r3, sl, r9
 8004414:	455b      	cmp	r3, fp
 8004416:	dc33      	bgt.n	8004480 <_printf_float+0x374>
 8004418:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800441c:	429a      	cmp	r2, r3
 800441e:	db3b      	blt.n	8004498 <_printf_float+0x38c>
 8004420:	6823      	ldr	r3, [r4, #0]
 8004422:	07da      	lsls	r2, r3, #31
 8004424:	d438      	bmi.n	8004498 <_printf_float+0x38c>
 8004426:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004428:	990d      	ldr	r1, [sp, #52]	; 0x34
 800442a:	eba3 020a 	sub.w	r2, r3, sl
 800442e:	eba3 0901 	sub.w	r9, r3, r1
 8004432:	4591      	cmp	r9, r2
 8004434:	bfa8      	it	ge
 8004436:	4691      	movge	r9, r2
 8004438:	f1b9 0f00 	cmp.w	r9, #0
 800443c:	dc34      	bgt.n	80044a8 <_printf_float+0x39c>
 800443e:	f04f 0800 	mov.w	r8, #0
 8004442:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004446:	f104 0a1a 	add.w	sl, r4, #26
 800444a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800444e:	1a9b      	subs	r3, r3, r2
 8004450:	eba3 0309 	sub.w	r3, r3, r9
 8004454:	4543      	cmp	r3, r8
 8004456:	f77f af7a 	ble.w	800434e <_printf_float+0x242>
 800445a:	2301      	movs	r3, #1
 800445c:	4652      	mov	r2, sl
 800445e:	4631      	mov	r1, r6
 8004460:	4628      	mov	r0, r5
 8004462:	47b8      	blx	r7
 8004464:	3001      	adds	r0, #1
 8004466:	f43f aeac 	beq.w	80041c2 <_printf_float+0xb6>
 800446a:	f108 0801 	add.w	r8, r8, #1
 800446e:	e7ec      	b.n	800444a <_printf_float+0x33e>
 8004470:	4613      	mov	r3, r2
 8004472:	4631      	mov	r1, r6
 8004474:	4642      	mov	r2, r8
 8004476:	4628      	mov	r0, r5
 8004478:	47b8      	blx	r7
 800447a:	3001      	adds	r0, #1
 800447c:	d1c0      	bne.n	8004400 <_printf_float+0x2f4>
 800447e:	e6a0      	b.n	80041c2 <_printf_float+0xb6>
 8004480:	2301      	movs	r3, #1
 8004482:	4631      	mov	r1, r6
 8004484:	4628      	mov	r0, r5
 8004486:	920b      	str	r2, [sp, #44]	; 0x2c
 8004488:	47b8      	blx	r7
 800448a:	3001      	adds	r0, #1
 800448c:	f43f ae99 	beq.w	80041c2 <_printf_float+0xb6>
 8004490:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004492:	f10b 0b01 	add.w	fp, fp, #1
 8004496:	e7b9      	b.n	800440c <_printf_float+0x300>
 8004498:	4631      	mov	r1, r6
 800449a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800449e:	4628      	mov	r0, r5
 80044a0:	47b8      	blx	r7
 80044a2:	3001      	adds	r0, #1
 80044a4:	d1bf      	bne.n	8004426 <_printf_float+0x31a>
 80044a6:	e68c      	b.n	80041c2 <_printf_float+0xb6>
 80044a8:	464b      	mov	r3, r9
 80044aa:	4631      	mov	r1, r6
 80044ac:	4628      	mov	r0, r5
 80044ae:	eb08 020a 	add.w	r2, r8, sl
 80044b2:	47b8      	blx	r7
 80044b4:	3001      	adds	r0, #1
 80044b6:	d1c2      	bne.n	800443e <_printf_float+0x332>
 80044b8:	e683      	b.n	80041c2 <_printf_float+0xb6>
 80044ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80044bc:	2a01      	cmp	r2, #1
 80044be:	dc01      	bgt.n	80044c4 <_printf_float+0x3b8>
 80044c0:	07db      	lsls	r3, r3, #31
 80044c2:	d537      	bpl.n	8004534 <_printf_float+0x428>
 80044c4:	2301      	movs	r3, #1
 80044c6:	4642      	mov	r2, r8
 80044c8:	4631      	mov	r1, r6
 80044ca:	4628      	mov	r0, r5
 80044cc:	47b8      	blx	r7
 80044ce:	3001      	adds	r0, #1
 80044d0:	f43f ae77 	beq.w	80041c2 <_printf_float+0xb6>
 80044d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80044d8:	4631      	mov	r1, r6
 80044da:	4628      	mov	r0, r5
 80044dc:	47b8      	blx	r7
 80044de:	3001      	adds	r0, #1
 80044e0:	f43f ae6f 	beq.w	80041c2 <_printf_float+0xb6>
 80044e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80044e8:	2200      	movs	r2, #0
 80044ea:	2300      	movs	r3, #0
 80044ec:	f003 f874 	bl	80075d8 <__aeabi_dcmpeq>
 80044f0:	b9d8      	cbnz	r0, 800452a <_printf_float+0x41e>
 80044f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80044f4:	f108 0201 	add.w	r2, r8, #1
 80044f8:	3b01      	subs	r3, #1
 80044fa:	4631      	mov	r1, r6
 80044fc:	4628      	mov	r0, r5
 80044fe:	47b8      	blx	r7
 8004500:	3001      	adds	r0, #1
 8004502:	d10e      	bne.n	8004522 <_printf_float+0x416>
 8004504:	e65d      	b.n	80041c2 <_printf_float+0xb6>
 8004506:	2301      	movs	r3, #1
 8004508:	464a      	mov	r2, r9
 800450a:	4631      	mov	r1, r6
 800450c:	4628      	mov	r0, r5
 800450e:	47b8      	blx	r7
 8004510:	3001      	adds	r0, #1
 8004512:	f43f ae56 	beq.w	80041c2 <_printf_float+0xb6>
 8004516:	f108 0801 	add.w	r8, r8, #1
 800451a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800451c:	3b01      	subs	r3, #1
 800451e:	4543      	cmp	r3, r8
 8004520:	dcf1      	bgt.n	8004506 <_printf_float+0x3fa>
 8004522:	4653      	mov	r3, sl
 8004524:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004528:	e6e0      	b.n	80042ec <_printf_float+0x1e0>
 800452a:	f04f 0800 	mov.w	r8, #0
 800452e:	f104 091a 	add.w	r9, r4, #26
 8004532:	e7f2      	b.n	800451a <_printf_float+0x40e>
 8004534:	2301      	movs	r3, #1
 8004536:	4642      	mov	r2, r8
 8004538:	e7df      	b.n	80044fa <_printf_float+0x3ee>
 800453a:	2301      	movs	r3, #1
 800453c:	464a      	mov	r2, r9
 800453e:	4631      	mov	r1, r6
 8004540:	4628      	mov	r0, r5
 8004542:	47b8      	blx	r7
 8004544:	3001      	adds	r0, #1
 8004546:	f43f ae3c 	beq.w	80041c2 <_printf_float+0xb6>
 800454a:	f108 0801 	add.w	r8, r8, #1
 800454e:	68e3      	ldr	r3, [r4, #12]
 8004550:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004552:	1a5b      	subs	r3, r3, r1
 8004554:	4543      	cmp	r3, r8
 8004556:	dcf0      	bgt.n	800453a <_printf_float+0x42e>
 8004558:	e6fd      	b.n	8004356 <_printf_float+0x24a>
 800455a:	f04f 0800 	mov.w	r8, #0
 800455e:	f104 0919 	add.w	r9, r4, #25
 8004562:	e7f4      	b.n	800454e <_printf_float+0x442>

08004564 <_printf_common>:
 8004564:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004568:	4616      	mov	r6, r2
 800456a:	4699      	mov	r9, r3
 800456c:	688a      	ldr	r2, [r1, #8]
 800456e:	690b      	ldr	r3, [r1, #16]
 8004570:	4607      	mov	r7, r0
 8004572:	4293      	cmp	r3, r2
 8004574:	bfb8      	it	lt
 8004576:	4613      	movlt	r3, r2
 8004578:	6033      	str	r3, [r6, #0]
 800457a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800457e:	460c      	mov	r4, r1
 8004580:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004584:	b10a      	cbz	r2, 800458a <_printf_common+0x26>
 8004586:	3301      	adds	r3, #1
 8004588:	6033      	str	r3, [r6, #0]
 800458a:	6823      	ldr	r3, [r4, #0]
 800458c:	0699      	lsls	r1, r3, #26
 800458e:	bf42      	ittt	mi
 8004590:	6833      	ldrmi	r3, [r6, #0]
 8004592:	3302      	addmi	r3, #2
 8004594:	6033      	strmi	r3, [r6, #0]
 8004596:	6825      	ldr	r5, [r4, #0]
 8004598:	f015 0506 	ands.w	r5, r5, #6
 800459c:	d106      	bne.n	80045ac <_printf_common+0x48>
 800459e:	f104 0a19 	add.w	sl, r4, #25
 80045a2:	68e3      	ldr	r3, [r4, #12]
 80045a4:	6832      	ldr	r2, [r6, #0]
 80045a6:	1a9b      	subs	r3, r3, r2
 80045a8:	42ab      	cmp	r3, r5
 80045aa:	dc28      	bgt.n	80045fe <_printf_common+0x9a>
 80045ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80045b0:	1e13      	subs	r3, r2, #0
 80045b2:	6822      	ldr	r2, [r4, #0]
 80045b4:	bf18      	it	ne
 80045b6:	2301      	movne	r3, #1
 80045b8:	0692      	lsls	r2, r2, #26
 80045ba:	d42d      	bmi.n	8004618 <_printf_common+0xb4>
 80045bc:	4649      	mov	r1, r9
 80045be:	4638      	mov	r0, r7
 80045c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80045c4:	47c0      	blx	r8
 80045c6:	3001      	adds	r0, #1
 80045c8:	d020      	beq.n	800460c <_printf_common+0xa8>
 80045ca:	6823      	ldr	r3, [r4, #0]
 80045cc:	68e5      	ldr	r5, [r4, #12]
 80045ce:	f003 0306 	and.w	r3, r3, #6
 80045d2:	2b04      	cmp	r3, #4
 80045d4:	bf18      	it	ne
 80045d6:	2500      	movne	r5, #0
 80045d8:	6832      	ldr	r2, [r6, #0]
 80045da:	f04f 0600 	mov.w	r6, #0
 80045de:	68a3      	ldr	r3, [r4, #8]
 80045e0:	bf08      	it	eq
 80045e2:	1aad      	subeq	r5, r5, r2
 80045e4:	6922      	ldr	r2, [r4, #16]
 80045e6:	bf08      	it	eq
 80045e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80045ec:	4293      	cmp	r3, r2
 80045ee:	bfc4      	itt	gt
 80045f0:	1a9b      	subgt	r3, r3, r2
 80045f2:	18ed      	addgt	r5, r5, r3
 80045f4:	341a      	adds	r4, #26
 80045f6:	42b5      	cmp	r5, r6
 80045f8:	d11a      	bne.n	8004630 <_printf_common+0xcc>
 80045fa:	2000      	movs	r0, #0
 80045fc:	e008      	b.n	8004610 <_printf_common+0xac>
 80045fe:	2301      	movs	r3, #1
 8004600:	4652      	mov	r2, sl
 8004602:	4649      	mov	r1, r9
 8004604:	4638      	mov	r0, r7
 8004606:	47c0      	blx	r8
 8004608:	3001      	adds	r0, #1
 800460a:	d103      	bne.n	8004614 <_printf_common+0xb0>
 800460c:	f04f 30ff 	mov.w	r0, #4294967295
 8004610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004614:	3501      	adds	r5, #1
 8004616:	e7c4      	b.n	80045a2 <_printf_common+0x3e>
 8004618:	2030      	movs	r0, #48	; 0x30
 800461a:	18e1      	adds	r1, r4, r3
 800461c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004620:	1c5a      	adds	r2, r3, #1
 8004622:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004626:	4422      	add	r2, r4
 8004628:	3302      	adds	r3, #2
 800462a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800462e:	e7c5      	b.n	80045bc <_printf_common+0x58>
 8004630:	2301      	movs	r3, #1
 8004632:	4622      	mov	r2, r4
 8004634:	4649      	mov	r1, r9
 8004636:	4638      	mov	r0, r7
 8004638:	47c0      	blx	r8
 800463a:	3001      	adds	r0, #1
 800463c:	d0e6      	beq.n	800460c <_printf_common+0xa8>
 800463e:	3601      	adds	r6, #1
 8004640:	e7d9      	b.n	80045f6 <_printf_common+0x92>
	...

08004644 <_printf_i>:
 8004644:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004648:	7e0f      	ldrb	r7, [r1, #24]
 800464a:	4691      	mov	r9, r2
 800464c:	2f78      	cmp	r7, #120	; 0x78
 800464e:	4680      	mov	r8, r0
 8004650:	460c      	mov	r4, r1
 8004652:	469a      	mov	sl, r3
 8004654:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004656:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800465a:	d807      	bhi.n	800466c <_printf_i+0x28>
 800465c:	2f62      	cmp	r7, #98	; 0x62
 800465e:	d80a      	bhi.n	8004676 <_printf_i+0x32>
 8004660:	2f00      	cmp	r7, #0
 8004662:	f000 80d9 	beq.w	8004818 <_printf_i+0x1d4>
 8004666:	2f58      	cmp	r7, #88	; 0x58
 8004668:	f000 80a4 	beq.w	80047b4 <_printf_i+0x170>
 800466c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004670:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004674:	e03a      	b.n	80046ec <_printf_i+0xa8>
 8004676:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800467a:	2b15      	cmp	r3, #21
 800467c:	d8f6      	bhi.n	800466c <_printf_i+0x28>
 800467e:	a101      	add	r1, pc, #4	; (adr r1, 8004684 <_printf_i+0x40>)
 8004680:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004684:	080046dd 	.word	0x080046dd
 8004688:	080046f1 	.word	0x080046f1
 800468c:	0800466d 	.word	0x0800466d
 8004690:	0800466d 	.word	0x0800466d
 8004694:	0800466d 	.word	0x0800466d
 8004698:	0800466d 	.word	0x0800466d
 800469c:	080046f1 	.word	0x080046f1
 80046a0:	0800466d 	.word	0x0800466d
 80046a4:	0800466d 	.word	0x0800466d
 80046a8:	0800466d 	.word	0x0800466d
 80046ac:	0800466d 	.word	0x0800466d
 80046b0:	080047ff 	.word	0x080047ff
 80046b4:	08004721 	.word	0x08004721
 80046b8:	080047e1 	.word	0x080047e1
 80046bc:	0800466d 	.word	0x0800466d
 80046c0:	0800466d 	.word	0x0800466d
 80046c4:	08004821 	.word	0x08004821
 80046c8:	0800466d 	.word	0x0800466d
 80046cc:	08004721 	.word	0x08004721
 80046d0:	0800466d 	.word	0x0800466d
 80046d4:	0800466d 	.word	0x0800466d
 80046d8:	080047e9 	.word	0x080047e9
 80046dc:	682b      	ldr	r3, [r5, #0]
 80046de:	1d1a      	adds	r2, r3, #4
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	602a      	str	r2, [r5, #0]
 80046e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80046e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80046ec:	2301      	movs	r3, #1
 80046ee:	e0a4      	b.n	800483a <_printf_i+0x1f6>
 80046f0:	6820      	ldr	r0, [r4, #0]
 80046f2:	6829      	ldr	r1, [r5, #0]
 80046f4:	0606      	lsls	r6, r0, #24
 80046f6:	f101 0304 	add.w	r3, r1, #4
 80046fa:	d50a      	bpl.n	8004712 <_printf_i+0xce>
 80046fc:	680e      	ldr	r6, [r1, #0]
 80046fe:	602b      	str	r3, [r5, #0]
 8004700:	2e00      	cmp	r6, #0
 8004702:	da03      	bge.n	800470c <_printf_i+0xc8>
 8004704:	232d      	movs	r3, #45	; 0x2d
 8004706:	4276      	negs	r6, r6
 8004708:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800470c:	230a      	movs	r3, #10
 800470e:	485e      	ldr	r0, [pc, #376]	; (8004888 <_printf_i+0x244>)
 8004710:	e019      	b.n	8004746 <_printf_i+0x102>
 8004712:	680e      	ldr	r6, [r1, #0]
 8004714:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004718:	602b      	str	r3, [r5, #0]
 800471a:	bf18      	it	ne
 800471c:	b236      	sxthne	r6, r6
 800471e:	e7ef      	b.n	8004700 <_printf_i+0xbc>
 8004720:	682b      	ldr	r3, [r5, #0]
 8004722:	6820      	ldr	r0, [r4, #0]
 8004724:	1d19      	adds	r1, r3, #4
 8004726:	6029      	str	r1, [r5, #0]
 8004728:	0601      	lsls	r1, r0, #24
 800472a:	d501      	bpl.n	8004730 <_printf_i+0xec>
 800472c:	681e      	ldr	r6, [r3, #0]
 800472e:	e002      	b.n	8004736 <_printf_i+0xf2>
 8004730:	0646      	lsls	r6, r0, #25
 8004732:	d5fb      	bpl.n	800472c <_printf_i+0xe8>
 8004734:	881e      	ldrh	r6, [r3, #0]
 8004736:	2f6f      	cmp	r7, #111	; 0x6f
 8004738:	bf0c      	ite	eq
 800473a:	2308      	moveq	r3, #8
 800473c:	230a      	movne	r3, #10
 800473e:	4852      	ldr	r0, [pc, #328]	; (8004888 <_printf_i+0x244>)
 8004740:	2100      	movs	r1, #0
 8004742:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004746:	6865      	ldr	r5, [r4, #4]
 8004748:	2d00      	cmp	r5, #0
 800474a:	bfa8      	it	ge
 800474c:	6821      	ldrge	r1, [r4, #0]
 800474e:	60a5      	str	r5, [r4, #8]
 8004750:	bfa4      	itt	ge
 8004752:	f021 0104 	bicge.w	r1, r1, #4
 8004756:	6021      	strge	r1, [r4, #0]
 8004758:	b90e      	cbnz	r6, 800475e <_printf_i+0x11a>
 800475a:	2d00      	cmp	r5, #0
 800475c:	d04d      	beq.n	80047fa <_printf_i+0x1b6>
 800475e:	4615      	mov	r5, r2
 8004760:	fbb6 f1f3 	udiv	r1, r6, r3
 8004764:	fb03 6711 	mls	r7, r3, r1, r6
 8004768:	5dc7      	ldrb	r7, [r0, r7]
 800476a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800476e:	4637      	mov	r7, r6
 8004770:	42bb      	cmp	r3, r7
 8004772:	460e      	mov	r6, r1
 8004774:	d9f4      	bls.n	8004760 <_printf_i+0x11c>
 8004776:	2b08      	cmp	r3, #8
 8004778:	d10b      	bne.n	8004792 <_printf_i+0x14e>
 800477a:	6823      	ldr	r3, [r4, #0]
 800477c:	07de      	lsls	r6, r3, #31
 800477e:	d508      	bpl.n	8004792 <_printf_i+0x14e>
 8004780:	6923      	ldr	r3, [r4, #16]
 8004782:	6861      	ldr	r1, [r4, #4]
 8004784:	4299      	cmp	r1, r3
 8004786:	bfde      	ittt	le
 8004788:	2330      	movle	r3, #48	; 0x30
 800478a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800478e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004792:	1b52      	subs	r2, r2, r5
 8004794:	6122      	str	r2, [r4, #16]
 8004796:	464b      	mov	r3, r9
 8004798:	4621      	mov	r1, r4
 800479a:	4640      	mov	r0, r8
 800479c:	f8cd a000 	str.w	sl, [sp]
 80047a0:	aa03      	add	r2, sp, #12
 80047a2:	f7ff fedf 	bl	8004564 <_printf_common>
 80047a6:	3001      	adds	r0, #1
 80047a8:	d14c      	bne.n	8004844 <_printf_i+0x200>
 80047aa:	f04f 30ff 	mov.w	r0, #4294967295
 80047ae:	b004      	add	sp, #16
 80047b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047b4:	4834      	ldr	r0, [pc, #208]	; (8004888 <_printf_i+0x244>)
 80047b6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80047ba:	6829      	ldr	r1, [r5, #0]
 80047bc:	6823      	ldr	r3, [r4, #0]
 80047be:	f851 6b04 	ldr.w	r6, [r1], #4
 80047c2:	6029      	str	r1, [r5, #0]
 80047c4:	061d      	lsls	r5, r3, #24
 80047c6:	d514      	bpl.n	80047f2 <_printf_i+0x1ae>
 80047c8:	07df      	lsls	r7, r3, #31
 80047ca:	bf44      	itt	mi
 80047cc:	f043 0320 	orrmi.w	r3, r3, #32
 80047d0:	6023      	strmi	r3, [r4, #0]
 80047d2:	b91e      	cbnz	r6, 80047dc <_printf_i+0x198>
 80047d4:	6823      	ldr	r3, [r4, #0]
 80047d6:	f023 0320 	bic.w	r3, r3, #32
 80047da:	6023      	str	r3, [r4, #0]
 80047dc:	2310      	movs	r3, #16
 80047de:	e7af      	b.n	8004740 <_printf_i+0xfc>
 80047e0:	6823      	ldr	r3, [r4, #0]
 80047e2:	f043 0320 	orr.w	r3, r3, #32
 80047e6:	6023      	str	r3, [r4, #0]
 80047e8:	2378      	movs	r3, #120	; 0x78
 80047ea:	4828      	ldr	r0, [pc, #160]	; (800488c <_printf_i+0x248>)
 80047ec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80047f0:	e7e3      	b.n	80047ba <_printf_i+0x176>
 80047f2:	0659      	lsls	r1, r3, #25
 80047f4:	bf48      	it	mi
 80047f6:	b2b6      	uxthmi	r6, r6
 80047f8:	e7e6      	b.n	80047c8 <_printf_i+0x184>
 80047fa:	4615      	mov	r5, r2
 80047fc:	e7bb      	b.n	8004776 <_printf_i+0x132>
 80047fe:	682b      	ldr	r3, [r5, #0]
 8004800:	6826      	ldr	r6, [r4, #0]
 8004802:	1d18      	adds	r0, r3, #4
 8004804:	6961      	ldr	r1, [r4, #20]
 8004806:	6028      	str	r0, [r5, #0]
 8004808:	0635      	lsls	r5, r6, #24
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	d501      	bpl.n	8004812 <_printf_i+0x1ce>
 800480e:	6019      	str	r1, [r3, #0]
 8004810:	e002      	b.n	8004818 <_printf_i+0x1d4>
 8004812:	0670      	lsls	r0, r6, #25
 8004814:	d5fb      	bpl.n	800480e <_printf_i+0x1ca>
 8004816:	8019      	strh	r1, [r3, #0]
 8004818:	2300      	movs	r3, #0
 800481a:	4615      	mov	r5, r2
 800481c:	6123      	str	r3, [r4, #16]
 800481e:	e7ba      	b.n	8004796 <_printf_i+0x152>
 8004820:	682b      	ldr	r3, [r5, #0]
 8004822:	2100      	movs	r1, #0
 8004824:	1d1a      	adds	r2, r3, #4
 8004826:	602a      	str	r2, [r5, #0]
 8004828:	681d      	ldr	r5, [r3, #0]
 800482a:	6862      	ldr	r2, [r4, #4]
 800482c:	4628      	mov	r0, r5
 800482e:	f000 fedd 	bl	80055ec <memchr>
 8004832:	b108      	cbz	r0, 8004838 <_printf_i+0x1f4>
 8004834:	1b40      	subs	r0, r0, r5
 8004836:	6060      	str	r0, [r4, #4]
 8004838:	6863      	ldr	r3, [r4, #4]
 800483a:	6123      	str	r3, [r4, #16]
 800483c:	2300      	movs	r3, #0
 800483e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004842:	e7a8      	b.n	8004796 <_printf_i+0x152>
 8004844:	462a      	mov	r2, r5
 8004846:	4649      	mov	r1, r9
 8004848:	4640      	mov	r0, r8
 800484a:	6923      	ldr	r3, [r4, #16]
 800484c:	47d0      	blx	sl
 800484e:	3001      	adds	r0, #1
 8004850:	d0ab      	beq.n	80047aa <_printf_i+0x166>
 8004852:	6823      	ldr	r3, [r4, #0]
 8004854:	079b      	lsls	r3, r3, #30
 8004856:	d413      	bmi.n	8004880 <_printf_i+0x23c>
 8004858:	68e0      	ldr	r0, [r4, #12]
 800485a:	9b03      	ldr	r3, [sp, #12]
 800485c:	4298      	cmp	r0, r3
 800485e:	bfb8      	it	lt
 8004860:	4618      	movlt	r0, r3
 8004862:	e7a4      	b.n	80047ae <_printf_i+0x16a>
 8004864:	2301      	movs	r3, #1
 8004866:	4632      	mov	r2, r6
 8004868:	4649      	mov	r1, r9
 800486a:	4640      	mov	r0, r8
 800486c:	47d0      	blx	sl
 800486e:	3001      	adds	r0, #1
 8004870:	d09b      	beq.n	80047aa <_printf_i+0x166>
 8004872:	3501      	adds	r5, #1
 8004874:	68e3      	ldr	r3, [r4, #12]
 8004876:	9903      	ldr	r1, [sp, #12]
 8004878:	1a5b      	subs	r3, r3, r1
 800487a:	42ab      	cmp	r3, r5
 800487c:	dcf2      	bgt.n	8004864 <_printf_i+0x220>
 800487e:	e7eb      	b.n	8004858 <_printf_i+0x214>
 8004880:	2500      	movs	r5, #0
 8004882:	f104 0619 	add.w	r6, r4, #25
 8004886:	e7f5      	b.n	8004874 <_printf_i+0x230>
 8004888:	080079a6 	.word	0x080079a6
 800488c:	080079b7 	.word	0x080079b7

08004890 <siprintf>:
 8004890:	b40e      	push	{r1, r2, r3}
 8004892:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004896:	b500      	push	{lr}
 8004898:	b09c      	sub	sp, #112	; 0x70
 800489a:	ab1d      	add	r3, sp, #116	; 0x74
 800489c:	9002      	str	r0, [sp, #8]
 800489e:	9006      	str	r0, [sp, #24]
 80048a0:	9107      	str	r1, [sp, #28]
 80048a2:	9104      	str	r1, [sp, #16]
 80048a4:	4808      	ldr	r0, [pc, #32]	; (80048c8 <siprintf+0x38>)
 80048a6:	4909      	ldr	r1, [pc, #36]	; (80048cc <siprintf+0x3c>)
 80048a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80048ac:	9105      	str	r1, [sp, #20]
 80048ae:	6800      	ldr	r0, [r0, #0]
 80048b0:	a902      	add	r1, sp, #8
 80048b2:	9301      	str	r3, [sp, #4]
 80048b4:	f001 fb84 	bl	8005fc0 <_svfiprintf_r>
 80048b8:	2200      	movs	r2, #0
 80048ba:	9b02      	ldr	r3, [sp, #8]
 80048bc:	701a      	strb	r2, [r3, #0]
 80048be:	b01c      	add	sp, #112	; 0x70
 80048c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80048c4:	b003      	add	sp, #12
 80048c6:	4770      	bx	lr
 80048c8:	2000000c 	.word	0x2000000c
 80048cc:	ffff0208 	.word	0xffff0208

080048d0 <strlen>:
 80048d0:	4603      	mov	r3, r0
 80048d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80048d6:	2a00      	cmp	r2, #0
 80048d8:	d1fb      	bne.n	80048d2 <strlen+0x2>
 80048da:	1a18      	subs	r0, r3, r0
 80048dc:	3801      	subs	r0, #1
 80048de:	4770      	bx	lr

080048e0 <quorem>:
 80048e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048e4:	6903      	ldr	r3, [r0, #16]
 80048e6:	690c      	ldr	r4, [r1, #16]
 80048e8:	4607      	mov	r7, r0
 80048ea:	42a3      	cmp	r3, r4
 80048ec:	f2c0 8082 	blt.w	80049f4 <quorem+0x114>
 80048f0:	3c01      	subs	r4, #1
 80048f2:	f100 0514 	add.w	r5, r0, #20
 80048f6:	f101 0814 	add.w	r8, r1, #20
 80048fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80048fe:	9301      	str	r3, [sp, #4]
 8004900:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004904:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004908:	3301      	adds	r3, #1
 800490a:	429a      	cmp	r2, r3
 800490c:	fbb2 f6f3 	udiv	r6, r2, r3
 8004910:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004914:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004918:	d331      	bcc.n	800497e <quorem+0x9e>
 800491a:	f04f 0e00 	mov.w	lr, #0
 800491e:	4640      	mov	r0, r8
 8004920:	46ac      	mov	ip, r5
 8004922:	46f2      	mov	sl, lr
 8004924:	f850 2b04 	ldr.w	r2, [r0], #4
 8004928:	b293      	uxth	r3, r2
 800492a:	fb06 e303 	mla	r3, r6, r3, lr
 800492e:	0c12      	lsrs	r2, r2, #16
 8004930:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004934:	b29b      	uxth	r3, r3
 8004936:	fb06 e202 	mla	r2, r6, r2, lr
 800493a:	ebaa 0303 	sub.w	r3, sl, r3
 800493e:	f8dc a000 	ldr.w	sl, [ip]
 8004942:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004946:	fa1f fa8a 	uxth.w	sl, sl
 800494a:	4453      	add	r3, sl
 800494c:	f8dc a000 	ldr.w	sl, [ip]
 8004950:	b292      	uxth	r2, r2
 8004952:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004956:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800495a:	b29b      	uxth	r3, r3
 800495c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004960:	4581      	cmp	r9, r0
 8004962:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004966:	f84c 3b04 	str.w	r3, [ip], #4
 800496a:	d2db      	bcs.n	8004924 <quorem+0x44>
 800496c:	f855 300b 	ldr.w	r3, [r5, fp]
 8004970:	b92b      	cbnz	r3, 800497e <quorem+0x9e>
 8004972:	9b01      	ldr	r3, [sp, #4]
 8004974:	3b04      	subs	r3, #4
 8004976:	429d      	cmp	r5, r3
 8004978:	461a      	mov	r2, r3
 800497a:	d32f      	bcc.n	80049dc <quorem+0xfc>
 800497c:	613c      	str	r4, [r7, #16]
 800497e:	4638      	mov	r0, r7
 8004980:	f001 f8ce 	bl	8005b20 <__mcmp>
 8004984:	2800      	cmp	r0, #0
 8004986:	db25      	blt.n	80049d4 <quorem+0xf4>
 8004988:	4628      	mov	r0, r5
 800498a:	f04f 0c00 	mov.w	ip, #0
 800498e:	3601      	adds	r6, #1
 8004990:	f858 1b04 	ldr.w	r1, [r8], #4
 8004994:	f8d0 e000 	ldr.w	lr, [r0]
 8004998:	b28b      	uxth	r3, r1
 800499a:	ebac 0303 	sub.w	r3, ip, r3
 800499e:	fa1f f28e 	uxth.w	r2, lr
 80049a2:	4413      	add	r3, r2
 80049a4:	0c0a      	lsrs	r2, r1, #16
 80049a6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80049aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80049b4:	45c1      	cmp	r9, r8
 80049b6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80049ba:	f840 3b04 	str.w	r3, [r0], #4
 80049be:	d2e7      	bcs.n	8004990 <quorem+0xb0>
 80049c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80049c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80049c8:	b922      	cbnz	r2, 80049d4 <quorem+0xf4>
 80049ca:	3b04      	subs	r3, #4
 80049cc:	429d      	cmp	r5, r3
 80049ce:	461a      	mov	r2, r3
 80049d0:	d30a      	bcc.n	80049e8 <quorem+0x108>
 80049d2:	613c      	str	r4, [r7, #16]
 80049d4:	4630      	mov	r0, r6
 80049d6:	b003      	add	sp, #12
 80049d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049dc:	6812      	ldr	r2, [r2, #0]
 80049de:	3b04      	subs	r3, #4
 80049e0:	2a00      	cmp	r2, #0
 80049e2:	d1cb      	bne.n	800497c <quorem+0x9c>
 80049e4:	3c01      	subs	r4, #1
 80049e6:	e7c6      	b.n	8004976 <quorem+0x96>
 80049e8:	6812      	ldr	r2, [r2, #0]
 80049ea:	3b04      	subs	r3, #4
 80049ec:	2a00      	cmp	r2, #0
 80049ee:	d1f0      	bne.n	80049d2 <quorem+0xf2>
 80049f0:	3c01      	subs	r4, #1
 80049f2:	e7eb      	b.n	80049cc <quorem+0xec>
 80049f4:	2000      	movs	r0, #0
 80049f6:	e7ee      	b.n	80049d6 <quorem+0xf6>

080049f8 <_dtoa_r>:
 80049f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049fc:	4616      	mov	r6, r2
 80049fe:	461f      	mov	r7, r3
 8004a00:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004a02:	b099      	sub	sp, #100	; 0x64
 8004a04:	4605      	mov	r5, r0
 8004a06:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004a0a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8004a0e:	b974      	cbnz	r4, 8004a2e <_dtoa_r+0x36>
 8004a10:	2010      	movs	r0, #16
 8004a12:	f000 fde3 	bl	80055dc <malloc>
 8004a16:	4602      	mov	r2, r0
 8004a18:	6268      	str	r0, [r5, #36]	; 0x24
 8004a1a:	b920      	cbnz	r0, 8004a26 <_dtoa_r+0x2e>
 8004a1c:	21ea      	movs	r1, #234	; 0xea
 8004a1e:	4ba8      	ldr	r3, [pc, #672]	; (8004cc0 <_dtoa_r+0x2c8>)
 8004a20:	48a8      	ldr	r0, [pc, #672]	; (8004cc4 <_dtoa_r+0x2cc>)
 8004a22:	f001 fbdd 	bl	80061e0 <__assert_func>
 8004a26:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004a2a:	6004      	str	r4, [r0, #0]
 8004a2c:	60c4      	str	r4, [r0, #12]
 8004a2e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004a30:	6819      	ldr	r1, [r3, #0]
 8004a32:	b151      	cbz	r1, 8004a4a <_dtoa_r+0x52>
 8004a34:	685a      	ldr	r2, [r3, #4]
 8004a36:	2301      	movs	r3, #1
 8004a38:	4093      	lsls	r3, r2
 8004a3a:	604a      	str	r2, [r1, #4]
 8004a3c:	608b      	str	r3, [r1, #8]
 8004a3e:	4628      	mov	r0, r5
 8004a40:	f000 fe30 	bl	80056a4 <_Bfree>
 8004a44:	2200      	movs	r2, #0
 8004a46:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004a48:	601a      	str	r2, [r3, #0]
 8004a4a:	1e3b      	subs	r3, r7, #0
 8004a4c:	bfaf      	iteee	ge
 8004a4e:	2300      	movge	r3, #0
 8004a50:	2201      	movlt	r2, #1
 8004a52:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004a56:	9305      	strlt	r3, [sp, #20]
 8004a58:	bfa8      	it	ge
 8004a5a:	f8c8 3000 	strge.w	r3, [r8]
 8004a5e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8004a62:	4b99      	ldr	r3, [pc, #612]	; (8004cc8 <_dtoa_r+0x2d0>)
 8004a64:	bfb8      	it	lt
 8004a66:	f8c8 2000 	strlt.w	r2, [r8]
 8004a6a:	ea33 0309 	bics.w	r3, r3, r9
 8004a6e:	d119      	bne.n	8004aa4 <_dtoa_r+0xac>
 8004a70:	f242 730f 	movw	r3, #9999	; 0x270f
 8004a74:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004a76:	6013      	str	r3, [r2, #0]
 8004a78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004a7c:	4333      	orrs	r3, r6
 8004a7e:	f000 857f 	beq.w	8005580 <_dtoa_r+0xb88>
 8004a82:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004a84:	b953      	cbnz	r3, 8004a9c <_dtoa_r+0xa4>
 8004a86:	4b91      	ldr	r3, [pc, #580]	; (8004ccc <_dtoa_r+0x2d4>)
 8004a88:	e022      	b.n	8004ad0 <_dtoa_r+0xd8>
 8004a8a:	4b91      	ldr	r3, [pc, #580]	; (8004cd0 <_dtoa_r+0x2d8>)
 8004a8c:	9303      	str	r3, [sp, #12]
 8004a8e:	3308      	adds	r3, #8
 8004a90:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004a92:	6013      	str	r3, [r2, #0]
 8004a94:	9803      	ldr	r0, [sp, #12]
 8004a96:	b019      	add	sp, #100	; 0x64
 8004a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a9c:	4b8b      	ldr	r3, [pc, #556]	; (8004ccc <_dtoa_r+0x2d4>)
 8004a9e:	9303      	str	r3, [sp, #12]
 8004aa0:	3303      	adds	r3, #3
 8004aa2:	e7f5      	b.n	8004a90 <_dtoa_r+0x98>
 8004aa4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004aa8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8004aac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	f002 fd90 	bl	80075d8 <__aeabi_dcmpeq>
 8004ab8:	4680      	mov	r8, r0
 8004aba:	b158      	cbz	r0, 8004ad4 <_dtoa_r+0xdc>
 8004abc:	2301      	movs	r3, #1
 8004abe:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004ac0:	6013      	str	r3, [r2, #0]
 8004ac2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	f000 8558 	beq.w	800557a <_dtoa_r+0xb82>
 8004aca:	4882      	ldr	r0, [pc, #520]	; (8004cd4 <_dtoa_r+0x2dc>)
 8004acc:	6018      	str	r0, [r3, #0]
 8004ace:	1e43      	subs	r3, r0, #1
 8004ad0:	9303      	str	r3, [sp, #12]
 8004ad2:	e7df      	b.n	8004a94 <_dtoa_r+0x9c>
 8004ad4:	ab16      	add	r3, sp, #88	; 0x58
 8004ad6:	9301      	str	r3, [sp, #4]
 8004ad8:	ab17      	add	r3, sp, #92	; 0x5c
 8004ada:	9300      	str	r3, [sp, #0]
 8004adc:	4628      	mov	r0, r5
 8004ade:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004ae2:	f001 f8c5 	bl	8005c70 <__d2b>
 8004ae6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004aea:	4683      	mov	fp, r0
 8004aec:	2c00      	cmp	r4, #0
 8004aee:	d07f      	beq.n	8004bf0 <_dtoa_r+0x1f8>
 8004af0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004af4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004af6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004afa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004afe:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004b02:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004b06:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	4b72      	ldr	r3, [pc, #456]	; (8004cd8 <_dtoa_r+0x2e0>)
 8004b0e:	f002 f943 	bl	8006d98 <__aeabi_dsub>
 8004b12:	a365      	add	r3, pc, #404	; (adr r3, 8004ca8 <_dtoa_r+0x2b0>)
 8004b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b18:	f002 faf6 	bl	8007108 <__aeabi_dmul>
 8004b1c:	a364      	add	r3, pc, #400	; (adr r3, 8004cb0 <_dtoa_r+0x2b8>)
 8004b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b22:	f002 f93b 	bl	8006d9c <__adddf3>
 8004b26:	4606      	mov	r6, r0
 8004b28:	4620      	mov	r0, r4
 8004b2a:	460f      	mov	r7, r1
 8004b2c:	f002 fa82 	bl	8007034 <__aeabi_i2d>
 8004b30:	a361      	add	r3, pc, #388	; (adr r3, 8004cb8 <_dtoa_r+0x2c0>)
 8004b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b36:	f002 fae7 	bl	8007108 <__aeabi_dmul>
 8004b3a:	4602      	mov	r2, r0
 8004b3c:	460b      	mov	r3, r1
 8004b3e:	4630      	mov	r0, r6
 8004b40:	4639      	mov	r1, r7
 8004b42:	f002 f92b 	bl	8006d9c <__adddf3>
 8004b46:	4606      	mov	r6, r0
 8004b48:	460f      	mov	r7, r1
 8004b4a:	f002 fd8d 	bl	8007668 <__aeabi_d2iz>
 8004b4e:	2200      	movs	r2, #0
 8004b50:	4682      	mov	sl, r0
 8004b52:	2300      	movs	r3, #0
 8004b54:	4630      	mov	r0, r6
 8004b56:	4639      	mov	r1, r7
 8004b58:	f002 fd48 	bl	80075ec <__aeabi_dcmplt>
 8004b5c:	b148      	cbz	r0, 8004b72 <_dtoa_r+0x17a>
 8004b5e:	4650      	mov	r0, sl
 8004b60:	f002 fa68 	bl	8007034 <__aeabi_i2d>
 8004b64:	4632      	mov	r2, r6
 8004b66:	463b      	mov	r3, r7
 8004b68:	f002 fd36 	bl	80075d8 <__aeabi_dcmpeq>
 8004b6c:	b908      	cbnz	r0, 8004b72 <_dtoa_r+0x17a>
 8004b6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004b72:	f1ba 0f16 	cmp.w	sl, #22
 8004b76:	d858      	bhi.n	8004c2a <_dtoa_r+0x232>
 8004b78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004b7c:	4b57      	ldr	r3, [pc, #348]	; (8004cdc <_dtoa_r+0x2e4>)
 8004b7e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b86:	f002 fd31 	bl	80075ec <__aeabi_dcmplt>
 8004b8a:	2800      	cmp	r0, #0
 8004b8c:	d04f      	beq.n	8004c2e <_dtoa_r+0x236>
 8004b8e:	2300      	movs	r3, #0
 8004b90:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004b94:	930f      	str	r3, [sp, #60]	; 0x3c
 8004b96:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004b98:	1b1c      	subs	r4, r3, r4
 8004b9a:	1e63      	subs	r3, r4, #1
 8004b9c:	9309      	str	r3, [sp, #36]	; 0x24
 8004b9e:	bf49      	itett	mi
 8004ba0:	f1c4 0301 	rsbmi	r3, r4, #1
 8004ba4:	2300      	movpl	r3, #0
 8004ba6:	9306      	strmi	r3, [sp, #24]
 8004ba8:	2300      	movmi	r3, #0
 8004baa:	bf54      	ite	pl
 8004bac:	9306      	strpl	r3, [sp, #24]
 8004bae:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004bb0:	f1ba 0f00 	cmp.w	sl, #0
 8004bb4:	db3d      	blt.n	8004c32 <_dtoa_r+0x23a>
 8004bb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bb8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8004bbc:	4453      	add	r3, sl
 8004bbe:	9309      	str	r3, [sp, #36]	; 0x24
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	930a      	str	r3, [sp, #40]	; 0x28
 8004bc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004bc6:	2b09      	cmp	r3, #9
 8004bc8:	f200 808c 	bhi.w	8004ce4 <_dtoa_r+0x2ec>
 8004bcc:	2b05      	cmp	r3, #5
 8004bce:	bfc4      	itt	gt
 8004bd0:	3b04      	subgt	r3, #4
 8004bd2:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004bd4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004bd6:	bfc8      	it	gt
 8004bd8:	2400      	movgt	r4, #0
 8004bda:	f1a3 0302 	sub.w	r3, r3, #2
 8004bde:	bfd8      	it	le
 8004be0:	2401      	movle	r4, #1
 8004be2:	2b03      	cmp	r3, #3
 8004be4:	f200 808a 	bhi.w	8004cfc <_dtoa_r+0x304>
 8004be8:	e8df f003 	tbb	[pc, r3]
 8004bec:	5b4d4f2d 	.word	0x5b4d4f2d
 8004bf0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004bf4:	441c      	add	r4, r3
 8004bf6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004bfa:	2b20      	cmp	r3, #32
 8004bfc:	bfc3      	ittte	gt
 8004bfe:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004c02:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8004c06:	fa09 f303 	lslgt.w	r3, r9, r3
 8004c0a:	f1c3 0320 	rsble	r3, r3, #32
 8004c0e:	bfc6      	itte	gt
 8004c10:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004c14:	4318      	orrgt	r0, r3
 8004c16:	fa06 f003 	lslle.w	r0, r6, r3
 8004c1a:	f002 f9fb 	bl	8007014 <__aeabi_ui2d>
 8004c1e:	2301      	movs	r3, #1
 8004c20:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004c24:	3c01      	subs	r4, #1
 8004c26:	9313      	str	r3, [sp, #76]	; 0x4c
 8004c28:	e76f      	b.n	8004b0a <_dtoa_r+0x112>
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e7b2      	b.n	8004b94 <_dtoa_r+0x19c>
 8004c2e:	900f      	str	r0, [sp, #60]	; 0x3c
 8004c30:	e7b1      	b.n	8004b96 <_dtoa_r+0x19e>
 8004c32:	9b06      	ldr	r3, [sp, #24]
 8004c34:	eba3 030a 	sub.w	r3, r3, sl
 8004c38:	9306      	str	r3, [sp, #24]
 8004c3a:	f1ca 0300 	rsb	r3, sl, #0
 8004c3e:	930a      	str	r3, [sp, #40]	; 0x28
 8004c40:	2300      	movs	r3, #0
 8004c42:	930e      	str	r3, [sp, #56]	; 0x38
 8004c44:	e7be      	b.n	8004bc4 <_dtoa_r+0x1cc>
 8004c46:	2300      	movs	r3, #0
 8004c48:	930b      	str	r3, [sp, #44]	; 0x2c
 8004c4a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	dc58      	bgt.n	8004d02 <_dtoa_r+0x30a>
 8004c50:	f04f 0901 	mov.w	r9, #1
 8004c54:	464b      	mov	r3, r9
 8004c56:	f8cd 9020 	str.w	r9, [sp, #32]
 8004c5a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8004c5e:	2200      	movs	r2, #0
 8004c60:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8004c62:	6042      	str	r2, [r0, #4]
 8004c64:	2204      	movs	r2, #4
 8004c66:	f102 0614 	add.w	r6, r2, #20
 8004c6a:	429e      	cmp	r6, r3
 8004c6c:	6841      	ldr	r1, [r0, #4]
 8004c6e:	d94e      	bls.n	8004d0e <_dtoa_r+0x316>
 8004c70:	4628      	mov	r0, r5
 8004c72:	f000 fcd7 	bl	8005624 <_Balloc>
 8004c76:	9003      	str	r0, [sp, #12]
 8004c78:	2800      	cmp	r0, #0
 8004c7a:	d14c      	bne.n	8004d16 <_dtoa_r+0x31e>
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004c82:	4b17      	ldr	r3, [pc, #92]	; (8004ce0 <_dtoa_r+0x2e8>)
 8004c84:	e6cc      	b.n	8004a20 <_dtoa_r+0x28>
 8004c86:	2301      	movs	r3, #1
 8004c88:	e7de      	b.n	8004c48 <_dtoa_r+0x250>
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	930b      	str	r3, [sp, #44]	; 0x2c
 8004c8e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004c90:	eb0a 0903 	add.w	r9, sl, r3
 8004c94:	f109 0301 	add.w	r3, r9, #1
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	9308      	str	r3, [sp, #32]
 8004c9c:	bfb8      	it	lt
 8004c9e:	2301      	movlt	r3, #1
 8004ca0:	e7dd      	b.n	8004c5e <_dtoa_r+0x266>
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e7f2      	b.n	8004c8c <_dtoa_r+0x294>
 8004ca6:	bf00      	nop
 8004ca8:	636f4361 	.word	0x636f4361
 8004cac:	3fd287a7 	.word	0x3fd287a7
 8004cb0:	8b60c8b3 	.word	0x8b60c8b3
 8004cb4:	3fc68a28 	.word	0x3fc68a28
 8004cb8:	509f79fb 	.word	0x509f79fb
 8004cbc:	3fd34413 	.word	0x3fd34413
 8004cc0:	080079d5 	.word	0x080079d5
 8004cc4:	080079ec 	.word	0x080079ec
 8004cc8:	7ff00000 	.word	0x7ff00000
 8004ccc:	080079d1 	.word	0x080079d1
 8004cd0:	080079c8 	.word	0x080079c8
 8004cd4:	080079a5 	.word	0x080079a5
 8004cd8:	3ff80000 	.word	0x3ff80000
 8004cdc:	08007b28 	.word	0x08007b28
 8004ce0:	08007a6a 	.word	0x08007a6a
 8004ce4:	2401      	movs	r4, #1
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	940b      	str	r4, [sp, #44]	; 0x2c
 8004cea:	9322      	str	r3, [sp, #136]	; 0x88
 8004cec:	f04f 39ff 	mov.w	r9, #4294967295
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	2312      	movs	r3, #18
 8004cf4:	f8cd 9020 	str.w	r9, [sp, #32]
 8004cf8:	9223      	str	r2, [sp, #140]	; 0x8c
 8004cfa:	e7b0      	b.n	8004c5e <_dtoa_r+0x266>
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d00:	e7f4      	b.n	8004cec <_dtoa_r+0x2f4>
 8004d02:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8004d06:	464b      	mov	r3, r9
 8004d08:	f8cd 9020 	str.w	r9, [sp, #32]
 8004d0c:	e7a7      	b.n	8004c5e <_dtoa_r+0x266>
 8004d0e:	3101      	adds	r1, #1
 8004d10:	6041      	str	r1, [r0, #4]
 8004d12:	0052      	lsls	r2, r2, #1
 8004d14:	e7a7      	b.n	8004c66 <_dtoa_r+0x26e>
 8004d16:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004d18:	9a03      	ldr	r2, [sp, #12]
 8004d1a:	601a      	str	r2, [r3, #0]
 8004d1c:	9b08      	ldr	r3, [sp, #32]
 8004d1e:	2b0e      	cmp	r3, #14
 8004d20:	f200 80a8 	bhi.w	8004e74 <_dtoa_r+0x47c>
 8004d24:	2c00      	cmp	r4, #0
 8004d26:	f000 80a5 	beq.w	8004e74 <_dtoa_r+0x47c>
 8004d2a:	f1ba 0f00 	cmp.w	sl, #0
 8004d2e:	dd34      	ble.n	8004d9a <_dtoa_r+0x3a2>
 8004d30:	4a9a      	ldr	r2, [pc, #616]	; (8004f9c <_dtoa_r+0x5a4>)
 8004d32:	f00a 030f 	and.w	r3, sl, #15
 8004d36:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004d3a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004d3e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004d42:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004d46:	ea4f 142a 	mov.w	r4, sl, asr #4
 8004d4a:	d016      	beq.n	8004d7a <_dtoa_r+0x382>
 8004d4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004d50:	4b93      	ldr	r3, [pc, #588]	; (8004fa0 <_dtoa_r+0x5a8>)
 8004d52:	2703      	movs	r7, #3
 8004d54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004d58:	f002 fb00 	bl	800735c <__aeabi_ddiv>
 8004d5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004d60:	f004 040f 	and.w	r4, r4, #15
 8004d64:	4e8e      	ldr	r6, [pc, #568]	; (8004fa0 <_dtoa_r+0x5a8>)
 8004d66:	b954      	cbnz	r4, 8004d7e <_dtoa_r+0x386>
 8004d68:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004d6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004d70:	f002 faf4 	bl	800735c <__aeabi_ddiv>
 8004d74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004d78:	e029      	b.n	8004dce <_dtoa_r+0x3d6>
 8004d7a:	2702      	movs	r7, #2
 8004d7c:	e7f2      	b.n	8004d64 <_dtoa_r+0x36c>
 8004d7e:	07e1      	lsls	r1, r4, #31
 8004d80:	d508      	bpl.n	8004d94 <_dtoa_r+0x39c>
 8004d82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004d86:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004d8a:	f002 f9bd 	bl	8007108 <__aeabi_dmul>
 8004d8e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004d92:	3701      	adds	r7, #1
 8004d94:	1064      	asrs	r4, r4, #1
 8004d96:	3608      	adds	r6, #8
 8004d98:	e7e5      	b.n	8004d66 <_dtoa_r+0x36e>
 8004d9a:	f000 80a5 	beq.w	8004ee8 <_dtoa_r+0x4f0>
 8004d9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004da2:	f1ca 0400 	rsb	r4, sl, #0
 8004da6:	4b7d      	ldr	r3, [pc, #500]	; (8004f9c <_dtoa_r+0x5a4>)
 8004da8:	f004 020f 	and.w	r2, r4, #15
 8004dac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004db4:	f002 f9a8 	bl	8007108 <__aeabi_dmul>
 8004db8:	2702      	movs	r7, #2
 8004dba:	2300      	movs	r3, #0
 8004dbc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004dc0:	4e77      	ldr	r6, [pc, #476]	; (8004fa0 <_dtoa_r+0x5a8>)
 8004dc2:	1124      	asrs	r4, r4, #4
 8004dc4:	2c00      	cmp	r4, #0
 8004dc6:	f040 8084 	bne.w	8004ed2 <_dtoa_r+0x4da>
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d1d2      	bne.n	8004d74 <_dtoa_r+0x37c>
 8004dce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	f000 808b 	beq.w	8004eec <_dtoa_r+0x4f4>
 8004dd6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004dda:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004dde:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004de2:	2200      	movs	r2, #0
 8004de4:	4b6f      	ldr	r3, [pc, #444]	; (8004fa4 <_dtoa_r+0x5ac>)
 8004de6:	f002 fc01 	bl	80075ec <__aeabi_dcmplt>
 8004dea:	2800      	cmp	r0, #0
 8004dec:	d07e      	beq.n	8004eec <_dtoa_r+0x4f4>
 8004dee:	9b08      	ldr	r3, [sp, #32]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d07b      	beq.n	8004eec <_dtoa_r+0x4f4>
 8004df4:	f1b9 0f00 	cmp.w	r9, #0
 8004df8:	dd38      	ble.n	8004e6c <_dtoa_r+0x474>
 8004dfa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004dfe:	2200      	movs	r2, #0
 8004e00:	4b69      	ldr	r3, [pc, #420]	; (8004fa8 <_dtoa_r+0x5b0>)
 8004e02:	f002 f981 	bl	8007108 <__aeabi_dmul>
 8004e06:	464c      	mov	r4, r9
 8004e08:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e0c:	f10a 38ff 	add.w	r8, sl, #4294967295
 8004e10:	3701      	adds	r7, #1
 8004e12:	4638      	mov	r0, r7
 8004e14:	f002 f90e 	bl	8007034 <__aeabi_i2d>
 8004e18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e1c:	f002 f974 	bl	8007108 <__aeabi_dmul>
 8004e20:	2200      	movs	r2, #0
 8004e22:	4b62      	ldr	r3, [pc, #392]	; (8004fac <_dtoa_r+0x5b4>)
 8004e24:	f001 ffba 	bl	8006d9c <__adddf3>
 8004e28:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004e2c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004e30:	9611      	str	r6, [sp, #68]	; 0x44
 8004e32:	2c00      	cmp	r4, #0
 8004e34:	d15d      	bne.n	8004ef2 <_dtoa_r+0x4fa>
 8004e36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	4b5c      	ldr	r3, [pc, #368]	; (8004fb0 <_dtoa_r+0x5b8>)
 8004e3e:	f001 ffab 	bl	8006d98 <__aeabi_dsub>
 8004e42:	4602      	mov	r2, r0
 8004e44:	460b      	mov	r3, r1
 8004e46:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004e4a:	4633      	mov	r3, r6
 8004e4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004e4e:	f002 fbeb 	bl	8007628 <__aeabi_dcmpgt>
 8004e52:	2800      	cmp	r0, #0
 8004e54:	f040 829c 	bne.w	8005390 <_dtoa_r+0x998>
 8004e58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e5c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004e5e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004e62:	f002 fbc3 	bl	80075ec <__aeabi_dcmplt>
 8004e66:	2800      	cmp	r0, #0
 8004e68:	f040 8290 	bne.w	800538c <_dtoa_r+0x994>
 8004e6c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004e70:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004e74:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	f2c0 8152 	blt.w	8005120 <_dtoa_r+0x728>
 8004e7c:	f1ba 0f0e 	cmp.w	sl, #14
 8004e80:	f300 814e 	bgt.w	8005120 <_dtoa_r+0x728>
 8004e84:	4b45      	ldr	r3, [pc, #276]	; (8004f9c <_dtoa_r+0x5a4>)
 8004e86:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004e8a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004e8e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004e92:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	f280 80db 	bge.w	8005050 <_dtoa_r+0x658>
 8004e9a:	9b08      	ldr	r3, [sp, #32]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	f300 80d7 	bgt.w	8005050 <_dtoa_r+0x658>
 8004ea2:	f040 8272 	bne.w	800538a <_dtoa_r+0x992>
 8004ea6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	4b40      	ldr	r3, [pc, #256]	; (8004fb0 <_dtoa_r+0x5b8>)
 8004eae:	f002 f92b 	bl	8007108 <__aeabi_dmul>
 8004eb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004eb6:	f002 fbad 	bl	8007614 <__aeabi_dcmpge>
 8004eba:	9c08      	ldr	r4, [sp, #32]
 8004ebc:	4626      	mov	r6, r4
 8004ebe:	2800      	cmp	r0, #0
 8004ec0:	f040 8248 	bne.w	8005354 <_dtoa_r+0x95c>
 8004ec4:	2331      	movs	r3, #49	; 0x31
 8004ec6:	9f03      	ldr	r7, [sp, #12]
 8004ec8:	f10a 0a01 	add.w	sl, sl, #1
 8004ecc:	f807 3b01 	strb.w	r3, [r7], #1
 8004ed0:	e244      	b.n	800535c <_dtoa_r+0x964>
 8004ed2:	07e2      	lsls	r2, r4, #31
 8004ed4:	d505      	bpl.n	8004ee2 <_dtoa_r+0x4ea>
 8004ed6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004eda:	f002 f915 	bl	8007108 <__aeabi_dmul>
 8004ede:	2301      	movs	r3, #1
 8004ee0:	3701      	adds	r7, #1
 8004ee2:	1064      	asrs	r4, r4, #1
 8004ee4:	3608      	adds	r6, #8
 8004ee6:	e76d      	b.n	8004dc4 <_dtoa_r+0x3cc>
 8004ee8:	2702      	movs	r7, #2
 8004eea:	e770      	b.n	8004dce <_dtoa_r+0x3d6>
 8004eec:	46d0      	mov	r8, sl
 8004eee:	9c08      	ldr	r4, [sp, #32]
 8004ef0:	e78f      	b.n	8004e12 <_dtoa_r+0x41a>
 8004ef2:	9903      	ldr	r1, [sp, #12]
 8004ef4:	4b29      	ldr	r3, [pc, #164]	; (8004f9c <_dtoa_r+0x5a4>)
 8004ef6:	4421      	add	r1, r4
 8004ef8:	9112      	str	r1, [sp, #72]	; 0x48
 8004efa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004efc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004f00:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004f04:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004f08:	2900      	cmp	r1, #0
 8004f0a:	d055      	beq.n	8004fb8 <_dtoa_r+0x5c0>
 8004f0c:	2000      	movs	r0, #0
 8004f0e:	4929      	ldr	r1, [pc, #164]	; (8004fb4 <_dtoa_r+0x5bc>)
 8004f10:	f002 fa24 	bl	800735c <__aeabi_ddiv>
 8004f14:	463b      	mov	r3, r7
 8004f16:	4632      	mov	r2, r6
 8004f18:	f001 ff3e 	bl	8006d98 <__aeabi_dsub>
 8004f1c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004f20:	9f03      	ldr	r7, [sp, #12]
 8004f22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f26:	f002 fb9f 	bl	8007668 <__aeabi_d2iz>
 8004f2a:	4604      	mov	r4, r0
 8004f2c:	f002 f882 	bl	8007034 <__aeabi_i2d>
 8004f30:	4602      	mov	r2, r0
 8004f32:	460b      	mov	r3, r1
 8004f34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f38:	f001 ff2e 	bl	8006d98 <__aeabi_dsub>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	460b      	mov	r3, r1
 8004f40:	3430      	adds	r4, #48	; 0x30
 8004f42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004f46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004f4a:	f807 4b01 	strb.w	r4, [r7], #1
 8004f4e:	f002 fb4d 	bl	80075ec <__aeabi_dcmplt>
 8004f52:	2800      	cmp	r0, #0
 8004f54:	d174      	bne.n	8005040 <_dtoa_r+0x648>
 8004f56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f5a:	2000      	movs	r0, #0
 8004f5c:	4911      	ldr	r1, [pc, #68]	; (8004fa4 <_dtoa_r+0x5ac>)
 8004f5e:	f001 ff1b 	bl	8006d98 <__aeabi_dsub>
 8004f62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004f66:	f002 fb41 	bl	80075ec <__aeabi_dcmplt>
 8004f6a:	2800      	cmp	r0, #0
 8004f6c:	f040 80b7 	bne.w	80050de <_dtoa_r+0x6e6>
 8004f70:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004f72:	429f      	cmp	r7, r3
 8004f74:	f43f af7a 	beq.w	8004e6c <_dtoa_r+0x474>
 8004f78:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	4b0a      	ldr	r3, [pc, #40]	; (8004fa8 <_dtoa_r+0x5b0>)
 8004f80:	f002 f8c2 	bl	8007108 <__aeabi_dmul>
 8004f84:	2200      	movs	r2, #0
 8004f86:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004f8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f8e:	4b06      	ldr	r3, [pc, #24]	; (8004fa8 <_dtoa_r+0x5b0>)
 8004f90:	f002 f8ba 	bl	8007108 <__aeabi_dmul>
 8004f94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004f98:	e7c3      	b.n	8004f22 <_dtoa_r+0x52a>
 8004f9a:	bf00      	nop
 8004f9c:	08007b28 	.word	0x08007b28
 8004fa0:	08007b00 	.word	0x08007b00
 8004fa4:	3ff00000 	.word	0x3ff00000
 8004fa8:	40240000 	.word	0x40240000
 8004fac:	401c0000 	.word	0x401c0000
 8004fb0:	40140000 	.word	0x40140000
 8004fb4:	3fe00000 	.word	0x3fe00000
 8004fb8:	4630      	mov	r0, r6
 8004fba:	4639      	mov	r1, r7
 8004fbc:	f002 f8a4 	bl	8007108 <__aeabi_dmul>
 8004fc0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004fc2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004fc6:	9c03      	ldr	r4, [sp, #12]
 8004fc8:	9314      	str	r3, [sp, #80]	; 0x50
 8004fca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004fce:	f002 fb4b 	bl	8007668 <__aeabi_d2iz>
 8004fd2:	9015      	str	r0, [sp, #84]	; 0x54
 8004fd4:	f002 f82e 	bl	8007034 <__aeabi_i2d>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	460b      	mov	r3, r1
 8004fdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004fe0:	f001 feda 	bl	8006d98 <__aeabi_dsub>
 8004fe4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004fe6:	4606      	mov	r6, r0
 8004fe8:	3330      	adds	r3, #48	; 0x30
 8004fea:	f804 3b01 	strb.w	r3, [r4], #1
 8004fee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004ff0:	460f      	mov	r7, r1
 8004ff2:	429c      	cmp	r4, r3
 8004ff4:	f04f 0200 	mov.w	r2, #0
 8004ff8:	d124      	bne.n	8005044 <_dtoa_r+0x64c>
 8004ffa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004ffe:	4bb0      	ldr	r3, [pc, #704]	; (80052c0 <_dtoa_r+0x8c8>)
 8005000:	f001 fecc 	bl	8006d9c <__adddf3>
 8005004:	4602      	mov	r2, r0
 8005006:	460b      	mov	r3, r1
 8005008:	4630      	mov	r0, r6
 800500a:	4639      	mov	r1, r7
 800500c:	f002 fb0c 	bl	8007628 <__aeabi_dcmpgt>
 8005010:	2800      	cmp	r0, #0
 8005012:	d163      	bne.n	80050dc <_dtoa_r+0x6e4>
 8005014:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005018:	2000      	movs	r0, #0
 800501a:	49a9      	ldr	r1, [pc, #676]	; (80052c0 <_dtoa_r+0x8c8>)
 800501c:	f001 febc 	bl	8006d98 <__aeabi_dsub>
 8005020:	4602      	mov	r2, r0
 8005022:	460b      	mov	r3, r1
 8005024:	4630      	mov	r0, r6
 8005026:	4639      	mov	r1, r7
 8005028:	f002 fae0 	bl	80075ec <__aeabi_dcmplt>
 800502c:	2800      	cmp	r0, #0
 800502e:	f43f af1d 	beq.w	8004e6c <_dtoa_r+0x474>
 8005032:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005034:	1e7b      	subs	r3, r7, #1
 8005036:	9314      	str	r3, [sp, #80]	; 0x50
 8005038:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800503c:	2b30      	cmp	r3, #48	; 0x30
 800503e:	d0f8      	beq.n	8005032 <_dtoa_r+0x63a>
 8005040:	46c2      	mov	sl, r8
 8005042:	e03b      	b.n	80050bc <_dtoa_r+0x6c4>
 8005044:	4b9f      	ldr	r3, [pc, #636]	; (80052c4 <_dtoa_r+0x8cc>)
 8005046:	f002 f85f 	bl	8007108 <__aeabi_dmul>
 800504a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800504e:	e7bc      	b.n	8004fca <_dtoa_r+0x5d2>
 8005050:	9f03      	ldr	r7, [sp, #12]
 8005052:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005056:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800505a:	4640      	mov	r0, r8
 800505c:	4649      	mov	r1, r9
 800505e:	f002 f97d 	bl	800735c <__aeabi_ddiv>
 8005062:	f002 fb01 	bl	8007668 <__aeabi_d2iz>
 8005066:	4604      	mov	r4, r0
 8005068:	f001 ffe4 	bl	8007034 <__aeabi_i2d>
 800506c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005070:	f002 f84a 	bl	8007108 <__aeabi_dmul>
 8005074:	4602      	mov	r2, r0
 8005076:	460b      	mov	r3, r1
 8005078:	4640      	mov	r0, r8
 800507a:	4649      	mov	r1, r9
 800507c:	f001 fe8c 	bl	8006d98 <__aeabi_dsub>
 8005080:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8005084:	f807 6b01 	strb.w	r6, [r7], #1
 8005088:	9e03      	ldr	r6, [sp, #12]
 800508a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800508e:	1bbe      	subs	r6, r7, r6
 8005090:	45b4      	cmp	ip, r6
 8005092:	4602      	mov	r2, r0
 8005094:	460b      	mov	r3, r1
 8005096:	d136      	bne.n	8005106 <_dtoa_r+0x70e>
 8005098:	f001 fe80 	bl	8006d9c <__adddf3>
 800509c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80050a0:	4680      	mov	r8, r0
 80050a2:	4689      	mov	r9, r1
 80050a4:	f002 fac0 	bl	8007628 <__aeabi_dcmpgt>
 80050a8:	bb58      	cbnz	r0, 8005102 <_dtoa_r+0x70a>
 80050aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80050ae:	4640      	mov	r0, r8
 80050b0:	4649      	mov	r1, r9
 80050b2:	f002 fa91 	bl	80075d8 <__aeabi_dcmpeq>
 80050b6:	b108      	cbz	r0, 80050bc <_dtoa_r+0x6c4>
 80050b8:	07e1      	lsls	r1, r4, #31
 80050ba:	d422      	bmi.n	8005102 <_dtoa_r+0x70a>
 80050bc:	4628      	mov	r0, r5
 80050be:	4659      	mov	r1, fp
 80050c0:	f000 faf0 	bl	80056a4 <_Bfree>
 80050c4:	2300      	movs	r3, #0
 80050c6:	703b      	strb	r3, [r7, #0]
 80050c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80050ca:	f10a 0001 	add.w	r0, sl, #1
 80050ce:	6018      	str	r0, [r3, #0]
 80050d0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	f43f acde 	beq.w	8004a94 <_dtoa_r+0x9c>
 80050d8:	601f      	str	r7, [r3, #0]
 80050da:	e4db      	b.n	8004a94 <_dtoa_r+0x9c>
 80050dc:	4627      	mov	r7, r4
 80050de:	463b      	mov	r3, r7
 80050e0:	461f      	mov	r7, r3
 80050e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80050e6:	2a39      	cmp	r2, #57	; 0x39
 80050e8:	d107      	bne.n	80050fa <_dtoa_r+0x702>
 80050ea:	9a03      	ldr	r2, [sp, #12]
 80050ec:	429a      	cmp	r2, r3
 80050ee:	d1f7      	bne.n	80050e0 <_dtoa_r+0x6e8>
 80050f0:	2230      	movs	r2, #48	; 0x30
 80050f2:	9903      	ldr	r1, [sp, #12]
 80050f4:	f108 0801 	add.w	r8, r8, #1
 80050f8:	700a      	strb	r2, [r1, #0]
 80050fa:	781a      	ldrb	r2, [r3, #0]
 80050fc:	3201      	adds	r2, #1
 80050fe:	701a      	strb	r2, [r3, #0]
 8005100:	e79e      	b.n	8005040 <_dtoa_r+0x648>
 8005102:	46d0      	mov	r8, sl
 8005104:	e7eb      	b.n	80050de <_dtoa_r+0x6e6>
 8005106:	2200      	movs	r2, #0
 8005108:	4b6e      	ldr	r3, [pc, #440]	; (80052c4 <_dtoa_r+0x8cc>)
 800510a:	f001 fffd 	bl	8007108 <__aeabi_dmul>
 800510e:	2200      	movs	r2, #0
 8005110:	2300      	movs	r3, #0
 8005112:	4680      	mov	r8, r0
 8005114:	4689      	mov	r9, r1
 8005116:	f002 fa5f 	bl	80075d8 <__aeabi_dcmpeq>
 800511a:	2800      	cmp	r0, #0
 800511c:	d09b      	beq.n	8005056 <_dtoa_r+0x65e>
 800511e:	e7cd      	b.n	80050bc <_dtoa_r+0x6c4>
 8005120:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005122:	2a00      	cmp	r2, #0
 8005124:	f000 80d0 	beq.w	80052c8 <_dtoa_r+0x8d0>
 8005128:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800512a:	2a01      	cmp	r2, #1
 800512c:	f300 80ae 	bgt.w	800528c <_dtoa_r+0x894>
 8005130:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005132:	2a00      	cmp	r2, #0
 8005134:	f000 80a6 	beq.w	8005284 <_dtoa_r+0x88c>
 8005138:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800513c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800513e:	9f06      	ldr	r7, [sp, #24]
 8005140:	9a06      	ldr	r2, [sp, #24]
 8005142:	2101      	movs	r1, #1
 8005144:	441a      	add	r2, r3
 8005146:	9206      	str	r2, [sp, #24]
 8005148:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800514a:	4628      	mov	r0, r5
 800514c:	441a      	add	r2, r3
 800514e:	9209      	str	r2, [sp, #36]	; 0x24
 8005150:	f000 fb5e 	bl	8005810 <__i2b>
 8005154:	4606      	mov	r6, r0
 8005156:	2f00      	cmp	r7, #0
 8005158:	dd0c      	ble.n	8005174 <_dtoa_r+0x77c>
 800515a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800515c:	2b00      	cmp	r3, #0
 800515e:	dd09      	ble.n	8005174 <_dtoa_r+0x77c>
 8005160:	42bb      	cmp	r3, r7
 8005162:	bfa8      	it	ge
 8005164:	463b      	movge	r3, r7
 8005166:	9a06      	ldr	r2, [sp, #24]
 8005168:	1aff      	subs	r7, r7, r3
 800516a:	1ad2      	subs	r2, r2, r3
 800516c:	9206      	str	r2, [sp, #24]
 800516e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	9309      	str	r3, [sp, #36]	; 0x24
 8005174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005176:	b1f3      	cbz	r3, 80051b6 <_dtoa_r+0x7be>
 8005178:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800517a:	2b00      	cmp	r3, #0
 800517c:	f000 80a8 	beq.w	80052d0 <_dtoa_r+0x8d8>
 8005180:	2c00      	cmp	r4, #0
 8005182:	dd10      	ble.n	80051a6 <_dtoa_r+0x7ae>
 8005184:	4631      	mov	r1, r6
 8005186:	4622      	mov	r2, r4
 8005188:	4628      	mov	r0, r5
 800518a:	f000 fbff 	bl	800598c <__pow5mult>
 800518e:	465a      	mov	r2, fp
 8005190:	4601      	mov	r1, r0
 8005192:	4606      	mov	r6, r0
 8005194:	4628      	mov	r0, r5
 8005196:	f000 fb51 	bl	800583c <__multiply>
 800519a:	4680      	mov	r8, r0
 800519c:	4659      	mov	r1, fp
 800519e:	4628      	mov	r0, r5
 80051a0:	f000 fa80 	bl	80056a4 <_Bfree>
 80051a4:	46c3      	mov	fp, r8
 80051a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051a8:	1b1a      	subs	r2, r3, r4
 80051aa:	d004      	beq.n	80051b6 <_dtoa_r+0x7be>
 80051ac:	4659      	mov	r1, fp
 80051ae:	4628      	mov	r0, r5
 80051b0:	f000 fbec 	bl	800598c <__pow5mult>
 80051b4:	4683      	mov	fp, r0
 80051b6:	2101      	movs	r1, #1
 80051b8:	4628      	mov	r0, r5
 80051ba:	f000 fb29 	bl	8005810 <__i2b>
 80051be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80051c0:	4604      	mov	r4, r0
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	f340 8086 	ble.w	80052d4 <_dtoa_r+0x8dc>
 80051c8:	461a      	mov	r2, r3
 80051ca:	4601      	mov	r1, r0
 80051cc:	4628      	mov	r0, r5
 80051ce:	f000 fbdd 	bl	800598c <__pow5mult>
 80051d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80051d4:	4604      	mov	r4, r0
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	dd7f      	ble.n	80052da <_dtoa_r+0x8e2>
 80051da:	f04f 0800 	mov.w	r8, #0
 80051de:	6923      	ldr	r3, [r4, #16]
 80051e0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80051e4:	6918      	ldr	r0, [r3, #16]
 80051e6:	f000 fac5 	bl	8005774 <__hi0bits>
 80051ea:	f1c0 0020 	rsb	r0, r0, #32
 80051ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051f0:	4418      	add	r0, r3
 80051f2:	f010 001f 	ands.w	r0, r0, #31
 80051f6:	f000 8092 	beq.w	800531e <_dtoa_r+0x926>
 80051fa:	f1c0 0320 	rsb	r3, r0, #32
 80051fe:	2b04      	cmp	r3, #4
 8005200:	f340 808a 	ble.w	8005318 <_dtoa_r+0x920>
 8005204:	f1c0 001c 	rsb	r0, r0, #28
 8005208:	9b06      	ldr	r3, [sp, #24]
 800520a:	4407      	add	r7, r0
 800520c:	4403      	add	r3, r0
 800520e:	9306      	str	r3, [sp, #24]
 8005210:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005212:	4403      	add	r3, r0
 8005214:	9309      	str	r3, [sp, #36]	; 0x24
 8005216:	9b06      	ldr	r3, [sp, #24]
 8005218:	2b00      	cmp	r3, #0
 800521a:	dd05      	ble.n	8005228 <_dtoa_r+0x830>
 800521c:	4659      	mov	r1, fp
 800521e:	461a      	mov	r2, r3
 8005220:	4628      	mov	r0, r5
 8005222:	f000 fc0d 	bl	8005a40 <__lshift>
 8005226:	4683      	mov	fp, r0
 8005228:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800522a:	2b00      	cmp	r3, #0
 800522c:	dd05      	ble.n	800523a <_dtoa_r+0x842>
 800522e:	4621      	mov	r1, r4
 8005230:	461a      	mov	r2, r3
 8005232:	4628      	mov	r0, r5
 8005234:	f000 fc04 	bl	8005a40 <__lshift>
 8005238:	4604      	mov	r4, r0
 800523a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800523c:	2b00      	cmp	r3, #0
 800523e:	d070      	beq.n	8005322 <_dtoa_r+0x92a>
 8005240:	4621      	mov	r1, r4
 8005242:	4658      	mov	r0, fp
 8005244:	f000 fc6c 	bl	8005b20 <__mcmp>
 8005248:	2800      	cmp	r0, #0
 800524a:	da6a      	bge.n	8005322 <_dtoa_r+0x92a>
 800524c:	2300      	movs	r3, #0
 800524e:	4659      	mov	r1, fp
 8005250:	220a      	movs	r2, #10
 8005252:	4628      	mov	r0, r5
 8005254:	f000 fa48 	bl	80056e8 <__multadd>
 8005258:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800525a:	4683      	mov	fp, r0
 800525c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005260:	2b00      	cmp	r3, #0
 8005262:	f000 8194 	beq.w	800558e <_dtoa_r+0xb96>
 8005266:	4631      	mov	r1, r6
 8005268:	2300      	movs	r3, #0
 800526a:	220a      	movs	r2, #10
 800526c:	4628      	mov	r0, r5
 800526e:	f000 fa3b 	bl	80056e8 <__multadd>
 8005272:	f1b9 0f00 	cmp.w	r9, #0
 8005276:	4606      	mov	r6, r0
 8005278:	f300 8093 	bgt.w	80053a2 <_dtoa_r+0x9aa>
 800527c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800527e:	2b02      	cmp	r3, #2
 8005280:	dc57      	bgt.n	8005332 <_dtoa_r+0x93a>
 8005282:	e08e      	b.n	80053a2 <_dtoa_r+0x9aa>
 8005284:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005286:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800528a:	e757      	b.n	800513c <_dtoa_r+0x744>
 800528c:	9b08      	ldr	r3, [sp, #32]
 800528e:	1e5c      	subs	r4, r3, #1
 8005290:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005292:	42a3      	cmp	r3, r4
 8005294:	bfb7      	itett	lt
 8005296:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005298:	1b1c      	subge	r4, r3, r4
 800529a:	1ae2      	sublt	r2, r4, r3
 800529c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800529e:	bfbe      	ittt	lt
 80052a0:	940a      	strlt	r4, [sp, #40]	; 0x28
 80052a2:	189b      	addlt	r3, r3, r2
 80052a4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80052a6:	9b08      	ldr	r3, [sp, #32]
 80052a8:	bfb8      	it	lt
 80052aa:	2400      	movlt	r4, #0
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	bfbb      	ittet	lt
 80052b0:	9b06      	ldrlt	r3, [sp, #24]
 80052b2:	9a08      	ldrlt	r2, [sp, #32]
 80052b4:	9f06      	ldrge	r7, [sp, #24]
 80052b6:	1a9f      	sublt	r7, r3, r2
 80052b8:	bfac      	ite	ge
 80052ba:	9b08      	ldrge	r3, [sp, #32]
 80052bc:	2300      	movlt	r3, #0
 80052be:	e73f      	b.n	8005140 <_dtoa_r+0x748>
 80052c0:	3fe00000 	.word	0x3fe00000
 80052c4:	40240000 	.word	0x40240000
 80052c8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80052ca:	9f06      	ldr	r7, [sp, #24]
 80052cc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80052ce:	e742      	b.n	8005156 <_dtoa_r+0x75e>
 80052d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80052d2:	e76b      	b.n	80051ac <_dtoa_r+0x7b4>
 80052d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	dc19      	bgt.n	800530e <_dtoa_r+0x916>
 80052da:	9b04      	ldr	r3, [sp, #16]
 80052dc:	b9bb      	cbnz	r3, 800530e <_dtoa_r+0x916>
 80052de:	9b05      	ldr	r3, [sp, #20]
 80052e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052e4:	b99b      	cbnz	r3, 800530e <_dtoa_r+0x916>
 80052e6:	9b05      	ldr	r3, [sp, #20]
 80052e8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80052ec:	0d1b      	lsrs	r3, r3, #20
 80052ee:	051b      	lsls	r3, r3, #20
 80052f0:	b183      	cbz	r3, 8005314 <_dtoa_r+0x91c>
 80052f2:	f04f 0801 	mov.w	r8, #1
 80052f6:	9b06      	ldr	r3, [sp, #24]
 80052f8:	3301      	adds	r3, #1
 80052fa:	9306      	str	r3, [sp, #24]
 80052fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052fe:	3301      	adds	r3, #1
 8005300:	9309      	str	r3, [sp, #36]	; 0x24
 8005302:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005304:	2b00      	cmp	r3, #0
 8005306:	f47f af6a 	bne.w	80051de <_dtoa_r+0x7e6>
 800530a:	2001      	movs	r0, #1
 800530c:	e76f      	b.n	80051ee <_dtoa_r+0x7f6>
 800530e:	f04f 0800 	mov.w	r8, #0
 8005312:	e7f6      	b.n	8005302 <_dtoa_r+0x90a>
 8005314:	4698      	mov	r8, r3
 8005316:	e7f4      	b.n	8005302 <_dtoa_r+0x90a>
 8005318:	f43f af7d 	beq.w	8005216 <_dtoa_r+0x81e>
 800531c:	4618      	mov	r0, r3
 800531e:	301c      	adds	r0, #28
 8005320:	e772      	b.n	8005208 <_dtoa_r+0x810>
 8005322:	9b08      	ldr	r3, [sp, #32]
 8005324:	2b00      	cmp	r3, #0
 8005326:	dc36      	bgt.n	8005396 <_dtoa_r+0x99e>
 8005328:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800532a:	2b02      	cmp	r3, #2
 800532c:	dd33      	ble.n	8005396 <_dtoa_r+0x99e>
 800532e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005332:	f1b9 0f00 	cmp.w	r9, #0
 8005336:	d10d      	bne.n	8005354 <_dtoa_r+0x95c>
 8005338:	4621      	mov	r1, r4
 800533a:	464b      	mov	r3, r9
 800533c:	2205      	movs	r2, #5
 800533e:	4628      	mov	r0, r5
 8005340:	f000 f9d2 	bl	80056e8 <__multadd>
 8005344:	4601      	mov	r1, r0
 8005346:	4604      	mov	r4, r0
 8005348:	4658      	mov	r0, fp
 800534a:	f000 fbe9 	bl	8005b20 <__mcmp>
 800534e:	2800      	cmp	r0, #0
 8005350:	f73f adb8 	bgt.w	8004ec4 <_dtoa_r+0x4cc>
 8005354:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005356:	9f03      	ldr	r7, [sp, #12]
 8005358:	ea6f 0a03 	mvn.w	sl, r3
 800535c:	f04f 0800 	mov.w	r8, #0
 8005360:	4621      	mov	r1, r4
 8005362:	4628      	mov	r0, r5
 8005364:	f000 f99e 	bl	80056a4 <_Bfree>
 8005368:	2e00      	cmp	r6, #0
 800536a:	f43f aea7 	beq.w	80050bc <_dtoa_r+0x6c4>
 800536e:	f1b8 0f00 	cmp.w	r8, #0
 8005372:	d005      	beq.n	8005380 <_dtoa_r+0x988>
 8005374:	45b0      	cmp	r8, r6
 8005376:	d003      	beq.n	8005380 <_dtoa_r+0x988>
 8005378:	4641      	mov	r1, r8
 800537a:	4628      	mov	r0, r5
 800537c:	f000 f992 	bl	80056a4 <_Bfree>
 8005380:	4631      	mov	r1, r6
 8005382:	4628      	mov	r0, r5
 8005384:	f000 f98e 	bl	80056a4 <_Bfree>
 8005388:	e698      	b.n	80050bc <_dtoa_r+0x6c4>
 800538a:	2400      	movs	r4, #0
 800538c:	4626      	mov	r6, r4
 800538e:	e7e1      	b.n	8005354 <_dtoa_r+0x95c>
 8005390:	46c2      	mov	sl, r8
 8005392:	4626      	mov	r6, r4
 8005394:	e596      	b.n	8004ec4 <_dtoa_r+0x4cc>
 8005396:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005398:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800539c:	2b00      	cmp	r3, #0
 800539e:	f000 80fd 	beq.w	800559c <_dtoa_r+0xba4>
 80053a2:	2f00      	cmp	r7, #0
 80053a4:	dd05      	ble.n	80053b2 <_dtoa_r+0x9ba>
 80053a6:	4631      	mov	r1, r6
 80053a8:	463a      	mov	r2, r7
 80053aa:	4628      	mov	r0, r5
 80053ac:	f000 fb48 	bl	8005a40 <__lshift>
 80053b0:	4606      	mov	r6, r0
 80053b2:	f1b8 0f00 	cmp.w	r8, #0
 80053b6:	d05c      	beq.n	8005472 <_dtoa_r+0xa7a>
 80053b8:	4628      	mov	r0, r5
 80053ba:	6871      	ldr	r1, [r6, #4]
 80053bc:	f000 f932 	bl	8005624 <_Balloc>
 80053c0:	4607      	mov	r7, r0
 80053c2:	b928      	cbnz	r0, 80053d0 <_dtoa_r+0x9d8>
 80053c4:	4602      	mov	r2, r0
 80053c6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80053ca:	4b7f      	ldr	r3, [pc, #508]	; (80055c8 <_dtoa_r+0xbd0>)
 80053cc:	f7ff bb28 	b.w	8004a20 <_dtoa_r+0x28>
 80053d0:	6932      	ldr	r2, [r6, #16]
 80053d2:	f106 010c 	add.w	r1, r6, #12
 80053d6:	3202      	adds	r2, #2
 80053d8:	0092      	lsls	r2, r2, #2
 80053da:	300c      	adds	r0, #12
 80053dc:	f000 f914 	bl	8005608 <memcpy>
 80053e0:	2201      	movs	r2, #1
 80053e2:	4639      	mov	r1, r7
 80053e4:	4628      	mov	r0, r5
 80053e6:	f000 fb2b 	bl	8005a40 <__lshift>
 80053ea:	46b0      	mov	r8, r6
 80053ec:	4606      	mov	r6, r0
 80053ee:	9b03      	ldr	r3, [sp, #12]
 80053f0:	3301      	adds	r3, #1
 80053f2:	9308      	str	r3, [sp, #32]
 80053f4:	9b03      	ldr	r3, [sp, #12]
 80053f6:	444b      	add	r3, r9
 80053f8:	930a      	str	r3, [sp, #40]	; 0x28
 80053fa:	9b04      	ldr	r3, [sp, #16]
 80053fc:	f003 0301 	and.w	r3, r3, #1
 8005400:	9309      	str	r3, [sp, #36]	; 0x24
 8005402:	9b08      	ldr	r3, [sp, #32]
 8005404:	4621      	mov	r1, r4
 8005406:	3b01      	subs	r3, #1
 8005408:	4658      	mov	r0, fp
 800540a:	9304      	str	r3, [sp, #16]
 800540c:	f7ff fa68 	bl	80048e0 <quorem>
 8005410:	4603      	mov	r3, r0
 8005412:	4641      	mov	r1, r8
 8005414:	3330      	adds	r3, #48	; 0x30
 8005416:	9006      	str	r0, [sp, #24]
 8005418:	4658      	mov	r0, fp
 800541a:	930b      	str	r3, [sp, #44]	; 0x2c
 800541c:	f000 fb80 	bl	8005b20 <__mcmp>
 8005420:	4632      	mov	r2, r6
 8005422:	4681      	mov	r9, r0
 8005424:	4621      	mov	r1, r4
 8005426:	4628      	mov	r0, r5
 8005428:	f000 fb96 	bl	8005b58 <__mdiff>
 800542c:	68c2      	ldr	r2, [r0, #12]
 800542e:	4607      	mov	r7, r0
 8005430:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005432:	bb02      	cbnz	r2, 8005476 <_dtoa_r+0xa7e>
 8005434:	4601      	mov	r1, r0
 8005436:	4658      	mov	r0, fp
 8005438:	f000 fb72 	bl	8005b20 <__mcmp>
 800543c:	4602      	mov	r2, r0
 800543e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005440:	4639      	mov	r1, r7
 8005442:	4628      	mov	r0, r5
 8005444:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005448:	f000 f92c 	bl	80056a4 <_Bfree>
 800544c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800544e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005450:	9f08      	ldr	r7, [sp, #32]
 8005452:	ea43 0102 	orr.w	r1, r3, r2
 8005456:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005458:	430b      	orrs	r3, r1
 800545a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800545c:	d10d      	bne.n	800547a <_dtoa_r+0xa82>
 800545e:	2b39      	cmp	r3, #57	; 0x39
 8005460:	d029      	beq.n	80054b6 <_dtoa_r+0xabe>
 8005462:	f1b9 0f00 	cmp.w	r9, #0
 8005466:	dd01      	ble.n	800546c <_dtoa_r+0xa74>
 8005468:	9b06      	ldr	r3, [sp, #24]
 800546a:	3331      	adds	r3, #49	; 0x31
 800546c:	9a04      	ldr	r2, [sp, #16]
 800546e:	7013      	strb	r3, [r2, #0]
 8005470:	e776      	b.n	8005360 <_dtoa_r+0x968>
 8005472:	4630      	mov	r0, r6
 8005474:	e7b9      	b.n	80053ea <_dtoa_r+0x9f2>
 8005476:	2201      	movs	r2, #1
 8005478:	e7e2      	b.n	8005440 <_dtoa_r+0xa48>
 800547a:	f1b9 0f00 	cmp.w	r9, #0
 800547e:	db06      	blt.n	800548e <_dtoa_r+0xa96>
 8005480:	9922      	ldr	r1, [sp, #136]	; 0x88
 8005482:	ea41 0909 	orr.w	r9, r1, r9
 8005486:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005488:	ea59 0101 	orrs.w	r1, r9, r1
 800548c:	d120      	bne.n	80054d0 <_dtoa_r+0xad8>
 800548e:	2a00      	cmp	r2, #0
 8005490:	ddec      	ble.n	800546c <_dtoa_r+0xa74>
 8005492:	4659      	mov	r1, fp
 8005494:	2201      	movs	r2, #1
 8005496:	4628      	mov	r0, r5
 8005498:	9308      	str	r3, [sp, #32]
 800549a:	f000 fad1 	bl	8005a40 <__lshift>
 800549e:	4621      	mov	r1, r4
 80054a0:	4683      	mov	fp, r0
 80054a2:	f000 fb3d 	bl	8005b20 <__mcmp>
 80054a6:	2800      	cmp	r0, #0
 80054a8:	9b08      	ldr	r3, [sp, #32]
 80054aa:	dc02      	bgt.n	80054b2 <_dtoa_r+0xaba>
 80054ac:	d1de      	bne.n	800546c <_dtoa_r+0xa74>
 80054ae:	07da      	lsls	r2, r3, #31
 80054b0:	d5dc      	bpl.n	800546c <_dtoa_r+0xa74>
 80054b2:	2b39      	cmp	r3, #57	; 0x39
 80054b4:	d1d8      	bne.n	8005468 <_dtoa_r+0xa70>
 80054b6:	2339      	movs	r3, #57	; 0x39
 80054b8:	9a04      	ldr	r2, [sp, #16]
 80054ba:	7013      	strb	r3, [r2, #0]
 80054bc:	463b      	mov	r3, r7
 80054be:	461f      	mov	r7, r3
 80054c0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80054c4:	3b01      	subs	r3, #1
 80054c6:	2a39      	cmp	r2, #57	; 0x39
 80054c8:	d050      	beq.n	800556c <_dtoa_r+0xb74>
 80054ca:	3201      	adds	r2, #1
 80054cc:	701a      	strb	r2, [r3, #0]
 80054ce:	e747      	b.n	8005360 <_dtoa_r+0x968>
 80054d0:	2a00      	cmp	r2, #0
 80054d2:	dd03      	ble.n	80054dc <_dtoa_r+0xae4>
 80054d4:	2b39      	cmp	r3, #57	; 0x39
 80054d6:	d0ee      	beq.n	80054b6 <_dtoa_r+0xabe>
 80054d8:	3301      	adds	r3, #1
 80054da:	e7c7      	b.n	800546c <_dtoa_r+0xa74>
 80054dc:	9a08      	ldr	r2, [sp, #32]
 80054de:	990a      	ldr	r1, [sp, #40]	; 0x28
 80054e0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80054e4:	428a      	cmp	r2, r1
 80054e6:	d02a      	beq.n	800553e <_dtoa_r+0xb46>
 80054e8:	4659      	mov	r1, fp
 80054ea:	2300      	movs	r3, #0
 80054ec:	220a      	movs	r2, #10
 80054ee:	4628      	mov	r0, r5
 80054f0:	f000 f8fa 	bl	80056e8 <__multadd>
 80054f4:	45b0      	cmp	r8, r6
 80054f6:	4683      	mov	fp, r0
 80054f8:	f04f 0300 	mov.w	r3, #0
 80054fc:	f04f 020a 	mov.w	r2, #10
 8005500:	4641      	mov	r1, r8
 8005502:	4628      	mov	r0, r5
 8005504:	d107      	bne.n	8005516 <_dtoa_r+0xb1e>
 8005506:	f000 f8ef 	bl	80056e8 <__multadd>
 800550a:	4680      	mov	r8, r0
 800550c:	4606      	mov	r6, r0
 800550e:	9b08      	ldr	r3, [sp, #32]
 8005510:	3301      	adds	r3, #1
 8005512:	9308      	str	r3, [sp, #32]
 8005514:	e775      	b.n	8005402 <_dtoa_r+0xa0a>
 8005516:	f000 f8e7 	bl	80056e8 <__multadd>
 800551a:	4631      	mov	r1, r6
 800551c:	4680      	mov	r8, r0
 800551e:	2300      	movs	r3, #0
 8005520:	220a      	movs	r2, #10
 8005522:	4628      	mov	r0, r5
 8005524:	f000 f8e0 	bl	80056e8 <__multadd>
 8005528:	4606      	mov	r6, r0
 800552a:	e7f0      	b.n	800550e <_dtoa_r+0xb16>
 800552c:	f1b9 0f00 	cmp.w	r9, #0
 8005530:	bfcc      	ite	gt
 8005532:	464f      	movgt	r7, r9
 8005534:	2701      	movle	r7, #1
 8005536:	f04f 0800 	mov.w	r8, #0
 800553a:	9a03      	ldr	r2, [sp, #12]
 800553c:	4417      	add	r7, r2
 800553e:	4659      	mov	r1, fp
 8005540:	2201      	movs	r2, #1
 8005542:	4628      	mov	r0, r5
 8005544:	9308      	str	r3, [sp, #32]
 8005546:	f000 fa7b 	bl	8005a40 <__lshift>
 800554a:	4621      	mov	r1, r4
 800554c:	4683      	mov	fp, r0
 800554e:	f000 fae7 	bl	8005b20 <__mcmp>
 8005552:	2800      	cmp	r0, #0
 8005554:	dcb2      	bgt.n	80054bc <_dtoa_r+0xac4>
 8005556:	d102      	bne.n	800555e <_dtoa_r+0xb66>
 8005558:	9b08      	ldr	r3, [sp, #32]
 800555a:	07db      	lsls	r3, r3, #31
 800555c:	d4ae      	bmi.n	80054bc <_dtoa_r+0xac4>
 800555e:	463b      	mov	r3, r7
 8005560:	461f      	mov	r7, r3
 8005562:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005566:	2a30      	cmp	r2, #48	; 0x30
 8005568:	d0fa      	beq.n	8005560 <_dtoa_r+0xb68>
 800556a:	e6f9      	b.n	8005360 <_dtoa_r+0x968>
 800556c:	9a03      	ldr	r2, [sp, #12]
 800556e:	429a      	cmp	r2, r3
 8005570:	d1a5      	bne.n	80054be <_dtoa_r+0xac6>
 8005572:	2331      	movs	r3, #49	; 0x31
 8005574:	f10a 0a01 	add.w	sl, sl, #1
 8005578:	e779      	b.n	800546e <_dtoa_r+0xa76>
 800557a:	4b14      	ldr	r3, [pc, #80]	; (80055cc <_dtoa_r+0xbd4>)
 800557c:	f7ff baa8 	b.w	8004ad0 <_dtoa_r+0xd8>
 8005580:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005582:	2b00      	cmp	r3, #0
 8005584:	f47f aa81 	bne.w	8004a8a <_dtoa_r+0x92>
 8005588:	4b11      	ldr	r3, [pc, #68]	; (80055d0 <_dtoa_r+0xbd8>)
 800558a:	f7ff baa1 	b.w	8004ad0 <_dtoa_r+0xd8>
 800558e:	f1b9 0f00 	cmp.w	r9, #0
 8005592:	dc03      	bgt.n	800559c <_dtoa_r+0xba4>
 8005594:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005596:	2b02      	cmp	r3, #2
 8005598:	f73f aecb 	bgt.w	8005332 <_dtoa_r+0x93a>
 800559c:	9f03      	ldr	r7, [sp, #12]
 800559e:	4621      	mov	r1, r4
 80055a0:	4658      	mov	r0, fp
 80055a2:	f7ff f99d 	bl	80048e0 <quorem>
 80055a6:	9a03      	ldr	r2, [sp, #12]
 80055a8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80055ac:	f807 3b01 	strb.w	r3, [r7], #1
 80055b0:	1aba      	subs	r2, r7, r2
 80055b2:	4591      	cmp	r9, r2
 80055b4:	ddba      	ble.n	800552c <_dtoa_r+0xb34>
 80055b6:	4659      	mov	r1, fp
 80055b8:	2300      	movs	r3, #0
 80055ba:	220a      	movs	r2, #10
 80055bc:	4628      	mov	r0, r5
 80055be:	f000 f893 	bl	80056e8 <__multadd>
 80055c2:	4683      	mov	fp, r0
 80055c4:	e7eb      	b.n	800559e <_dtoa_r+0xba6>
 80055c6:	bf00      	nop
 80055c8:	08007a6a 	.word	0x08007a6a
 80055cc:	080079a4 	.word	0x080079a4
 80055d0:	080079c8 	.word	0x080079c8

080055d4 <_localeconv_r>:
 80055d4:	4800      	ldr	r0, [pc, #0]	; (80055d8 <_localeconv_r+0x4>)
 80055d6:	4770      	bx	lr
 80055d8:	20000160 	.word	0x20000160

080055dc <malloc>:
 80055dc:	4b02      	ldr	r3, [pc, #8]	; (80055e8 <malloc+0xc>)
 80055de:	4601      	mov	r1, r0
 80055e0:	6818      	ldr	r0, [r3, #0]
 80055e2:	f000 bc1d 	b.w	8005e20 <_malloc_r>
 80055e6:	bf00      	nop
 80055e8:	2000000c 	.word	0x2000000c

080055ec <memchr>:
 80055ec:	4603      	mov	r3, r0
 80055ee:	b510      	push	{r4, lr}
 80055f0:	b2c9      	uxtb	r1, r1
 80055f2:	4402      	add	r2, r0
 80055f4:	4293      	cmp	r3, r2
 80055f6:	4618      	mov	r0, r3
 80055f8:	d101      	bne.n	80055fe <memchr+0x12>
 80055fa:	2000      	movs	r0, #0
 80055fc:	e003      	b.n	8005606 <memchr+0x1a>
 80055fe:	7804      	ldrb	r4, [r0, #0]
 8005600:	3301      	adds	r3, #1
 8005602:	428c      	cmp	r4, r1
 8005604:	d1f6      	bne.n	80055f4 <memchr+0x8>
 8005606:	bd10      	pop	{r4, pc}

08005608 <memcpy>:
 8005608:	440a      	add	r2, r1
 800560a:	4291      	cmp	r1, r2
 800560c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005610:	d100      	bne.n	8005614 <memcpy+0xc>
 8005612:	4770      	bx	lr
 8005614:	b510      	push	{r4, lr}
 8005616:	f811 4b01 	ldrb.w	r4, [r1], #1
 800561a:	4291      	cmp	r1, r2
 800561c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005620:	d1f9      	bne.n	8005616 <memcpy+0xe>
 8005622:	bd10      	pop	{r4, pc}

08005624 <_Balloc>:
 8005624:	b570      	push	{r4, r5, r6, lr}
 8005626:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005628:	4604      	mov	r4, r0
 800562a:	460d      	mov	r5, r1
 800562c:	b976      	cbnz	r6, 800564c <_Balloc+0x28>
 800562e:	2010      	movs	r0, #16
 8005630:	f7ff ffd4 	bl	80055dc <malloc>
 8005634:	4602      	mov	r2, r0
 8005636:	6260      	str	r0, [r4, #36]	; 0x24
 8005638:	b920      	cbnz	r0, 8005644 <_Balloc+0x20>
 800563a:	2166      	movs	r1, #102	; 0x66
 800563c:	4b17      	ldr	r3, [pc, #92]	; (800569c <_Balloc+0x78>)
 800563e:	4818      	ldr	r0, [pc, #96]	; (80056a0 <_Balloc+0x7c>)
 8005640:	f000 fdce 	bl	80061e0 <__assert_func>
 8005644:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005648:	6006      	str	r6, [r0, #0]
 800564a:	60c6      	str	r6, [r0, #12]
 800564c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800564e:	68f3      	ldr	r3, [r6, #12]
 8005650:	b183      	cbz	r3, 8005674 <_Balloc+0x50>
 8005652:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800565a:	b9b8      	cbnz	r0, 800568c <_Balloc+0x68>
 800565c:	2101      	movs	r1, #1
 800565e:	fa01 f605 	lsl.w	r6, r1, r5
 8005662:	1d72      	adds	r2, r6, #5
 8005664:	4620      	mov	r0, r4
 8005666:	0092      	lsls	r2, r2, #2
 8005668:	f000 fb5e 	bl	8005d28 <_calloc_r>
 800566c:	b160      	cbz	r0, 8005688 <_Balloc+0x64>
 800566e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005672:	e00e      	b.n	8005692 <_Balloc+0x6e>
 8005674:	2221      	movs	r2, #33	; 0x21
 8005676:	2104      	movs	r1, #4
 8005678:	4620      	mov	r0, r4
 800567a:	f000 fb55 	bl	8005d28 <_calloc_r>
 800567e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005680:	60f0      	str	r0, [r6, #12]
 8005682:	68db      	ldr	r3, [r3, #12]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d1e4      	bne.n	8005652 <_Balloc+0x2e>
 8005688:	2000      	movs	r0, #0
 800568a:	bd70      	pop	{r4, r5, r6, pc}
 800568c:	6802      	ldr	r2, [r0, #0]
 800568e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005692:	2300      	movs	r3, #0
 8005694:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005698:	e7f7      	b.n	800568a <_Balloc+0x66>
 800569a:	bf00      	nop
 800569c:	080079d5 	.word	0x080079d5
 80056a0:	08007a7b 	.word	0x08007a7b

080056a4 <_Bfree>:
 80056a4:	b570      	push	{r4, r5, r6, lr}
 80056a6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80056a8:	4605      	mov	r5, r0
 80056aa:	460c      	mov	r4, r1
 80056ac:	b976      	cbnz	r6, 80056cc <_Bfree+0x28>
 80056ae:	2010      	movs	r0, #16
 80056b0:	f7ff ff94 	bl	80055dc <malloc>
 80056b4:	4602      	mov	r2, r0
 80056b6:	6268      	str	r0, [r5, #36]	; 0x24
 80056b8:	b920      	cbnz	r0, 80056c4 <_Bfree+0x20>
 80056ba:	218a      	movs	r1, #138	; 0x8a
 80056bc:	4b08      	ldr	r3, [pc, #32]	; (80056e0 <_Bfree+0x3c>)
 80056be:	4809      	ldr	r0, [pc, #36]	; (80056e4 <_Bfree+0x40>)
 80056c0:	f000 fd8e 	bl	80061e0 <__assert_func>
 80056c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80056c8:	6006      	str	r6, [r0, #0]
 80056ca:	60c6      	str	r6, [r0, #12]
 80056cc:	b13c      	cbz	r4, 80056de <_Bfree+0x3a>
 80056ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80056d0:	6862      	ldr	r2, [r4, #4]
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80056d8:	6021      	str	r1, [r4, #0]
 80056da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80056de:	bd70      	pop	{r4, r5, r6, pc}
 80056e0:	080079d5 	.word	0x080079d5
 80056e4:	08007a7b 	.word	0x08007a7b

080056e8 <__multadd>:
 80056e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056ec:	4607      	mov	r7, r0
 80056ee:	460c      	mov	r4, r1
 80056f0:	461e      	mov	r6, r3
 80056f2:	2000      	movs	r0, #0
 80056f4:	690d      	ldr	r5, [r1, #16]
 80056f6:	f101 0c14 	add.w	ip, r1, #20
 80056fa:	f8dc 3000 	ldr.w	r3, [ip]
 80056fe:	3001      	adds	r0, #1
 8005700:	b299      	uxth	r1, r3
 8005702:	fb02 6101 	mla	r1, r2, r1, r6
 8005706:	0c1e      	lsrs	r6, r3, #16
 8005708:	0c0b      	lsrs	r3, r1, #16
 800570a:	fb02 3306 	mla	r3, r2, r6, r3
 800570e:	b289      	uxth	r1, r1
 8005710:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005714:	4285      	cmp	r5, r0
 8005716:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800571a:	f84c 1b04 	str.w	r1, [ip], #4
 800571e:	dcec      	bgt.n	80056fa <__multadd+0x12>
 8005720:	b30e      	cbz	r6, 8005766 <__multadd+0x7e>
 8005722:	68a3      	ldr	r3, [r4, #8]
 8005724:	42ab      	cmp	r3, r5
 8005726:	dc19      	bgt.n	800575c <__multadd+0x74>
 8005728:	6861      	ldr	r1, [r4, #4]
 800572a:	4638      	mov	r0, r7
 800572c:	3101      	adds	r1, #1
 800572e:	f7ff ff79 	bl	8005624 <_Balloc>
 8005732:	4680      	mov	r8, r0
 8005734:	b928      	cbnz	r0, 8005742 <__multadd+0x5a>
 8005736:	4602      	mov	r2, r0
 8005738:	21b5      	movs	r1, #181	; 0xb5
 800573a:	4b0c      	ldr	r3, [pc, #48]	; (800576c <__multadd+0x84>)
 800573c:	480c      	ldr	r0, [pc, #48]	; (8005770 <__multadd+0x88>)
 800573e:	f000 fd4f 	bl	80061e0 <__assert_func>
 8005742:	6922      	ldr	r2, [r4, #16]
 8005744:	f104 010c 	add.w	r1, r4, #12
 8005748:	3202      	adds	r2, #2
 800574a:	0092      	lsls	r2, r2, #2
 800574c:	300c      	adds	r0, #12
 800574e:	f7ff ff5b 	bl	8005608 <memcpy>
 8005752:	4621      	mov	r1, r4
 8005754:	4638      	mov	r0, r7
 8005756:	f7ff ffa5 	bl	80056a4 <_Bfree>
 800575a:	4644      	mov	r4, r8
 800575c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005760:	3501      	adds	r5, #1
 8005762:	615e      	str	r6, [r3, #20]
 8005764:	6125      	str	r5, [r4, #16]
 8005766:	4620      	mov	r0, r4
 8005768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800576c:	08007a6a 	.word	0x08007a6a
 8005770:	08007a7b 	.word	0x08007a7b

08005774 <__hi0bits>:
 8005774:	0c02      	lsrs	r2, r0, #16
 8005776:	0412      	lsls	r2, r2, #16
 8005778:	4603      	mov	r3, r0
 800577a:	b9ca      	cbnz	r2, 80057b0 <__hi0bits+0x3c>
 800577c:	0403      	lsls	r3, r0, #16
 800577e:	2010      	movs	r0, #16
 8005780:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005784:	bf04      	itt	eq
 8005786:	021b      	lsleq	r3, r3, #8
 8005788:	3008      	addeq	r0, #8
 800578a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800578e:	bf04      	itt	eq
 8005790:	011b      	lsleq	r3, r3, #4
 8005792:	3004      	addeq	r0, #4
 8005794:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005798:	bf04      	itt	eq
 800579a:	009b      	lsleq	r3, r3, #2
 800579c:	3002      	addeq	r0, #2
 800579e:	2b00      	cmp	r3, #0
 80057a0:	db05      	blt.n	80057ae <__hi0bits+0x3a>
 80057a2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80057a6:	f100 0001 	add.w	r0, r0, #1
 80057aa:	bf08      	it	eq
 80057ac:	2020      	moveq	r0, #32
 80057ae:	4770      	bx	lr
 80057b0:	2000      	movs	r0, #0
 80057b2:	e7e5      	b.n	8005780 <__hi0bits+0xc>

080057b4 <__lo0bits>:
 80057b4:	6803      	ldr	r3, [r0, #0]
 80057b6:	4602      	mov	r2, r0
 80057b8:	f013 0007 	ands.w	r0, r3, #7
 80057bc:	d00b      	beq.n	80057d6 <__lo0bits+0x22>
 80057be:	07d9      	lsls	r1, r3, #31
 80057c0:	d421      	bmi.n	8005806 <__lo0bits+0x52>
 80057c2:	0798      	lsls	r0, r3, #30
 80057c4:	bf49      	itett	mi
 80057c6:	085b      	lsrmi	r3, r3, #1
 80057c8:	089b      	lsrpl	r3, r3, #2
 80057ca:	2001      	movmi	r0, #1
 80057cc:	6013      	strmi	r3, [r2, #0]
 80057ce:	bf5c      	itt	pl
 80057d0:	2002      	movpl	r0, #2
 80057d2:	6013      	strpl	r3, [r2, #0]
 80057d4:	4770      	bx	lr
 80057d6:	b299      	uxth	r1, r3
 80057d8:	b909      	cbnz	r1, 80057de <__lo0bits+0x2a>
 80057da:	2010      	movs	r0, #16
 80057dc:	0c1b      	lsrs	r3, r3, #16
 80057de:	b2d9      	uxtb	r1, r3
 80057e0:	b909      	cbnz	r1, 80057e6 <__lo0bits+0x32>
 80057e2:	3008      	adds	r0, #8
 80057e4:	0a1b      	lsrs	r3, r3, #8
 80057e6:	0719      	lsls	r1, r3, #28
 80057e8:	bf04      	itt	eq
 80057ea:	091b      	lsreq	r3, r3, #4
 80057ec:	3004      	addeq	r0, #4
 80057ee:	0799      	lsls	r1, r3, #30
 80057f0:	bf04      	itt	eq
 80057f2:	089b      	lsreq	r3, r3, #2
 80057f4:	3002      	addeq	r0, #2
 80057f6:	07d9      	lsls	r1, r3, #31
 80057f8:	d403      	bmi.n	8005802 <__lo0bits+0x4e>
 80057fa:	085b      	lsrs	r3, r3, #1
 80057fc:	f100 0001 	add.w	r0, r0, #1
 8005800:	d003      	beq.n	800580a <__lo0bits+0x56>
 8005802:	6013      	str	r3, [r2, #0]
 8005804:	4770      	bx	lr
 8005806:	2000      	movs	r0, #0
 8005808:	4770      	bx	lr
 800580a:	2020      	movs	r0, #32
 800580c:	4770      	bx	lr
	...

08005810 <__i2b>:
 8005810:	b510      	push	{r4, lr}
 8005812:	460c      	mov	r4, r1
 8005814:	2101      	movs	r1, #1
 8005816:	f7ff ff05 	bl	8005624 <_Balloc>
 800581a:	4602      	mov	r2, r0
 800581c:	b928      	cbnz	r0, 800582a <__i2b+0x1a>
 800581e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005822:	4b04      	ldr	r3, [pc, #16]	; (8005834 <__i2b+0x24>)
 8005824:	4804      	ldr	r0, [pc, #16]	; (8005838 <__i2b+0x28>)
 8005826:	f000 fcdb 	bl	80061e0 <__assert_func>
 800582a:	2301      	movs	r3, #1
 800582c:	6144      	str	r4, [r0, #20]
 800582e:	6103      	str	r3, [r0, #16]
 8005830:	bd10      	pop	{r4, pc}
 8005832:	bf00      	nop
 8005834:	08007a6a 	.word	0x08007a6a
 8005838:	08007a7b 	.word	0x08007a7b

0800583c <__multiply>:
 800583c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005840:	4691      	mov	r9, r2
 8005842:	690a      	ldr	r2, [r1, #16]
 8005844:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005848:	460c      	mov	r4, r1
 800584a:	429a      	cmp	r2, r3
 800584c:	bfbe      	ittt	lt
 800584e:	460b      	movlt	r3, r1
 8005850:	464c      	movlt	r4, r9
 8005852:	4699      	movlt	r9, r3
 8005854:	6927      	ldr	r7, [r4, #16]
 8005856:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800585a:	68a3      	ldr	r3, [r4, #8]
 800585c:	6861      	ldr	r1, [r4, #4]
 800585e:	eb07 060a 	add.w	r6, r7, sl
 8005862:	42b3      	cmp	r3, r6
 8005864:	b085      	sub	sp, #20
 8005866:	bfb8      	it	lt
 8005868:	3101      	addlt	r1, #1
 800586a:	f7ff fedb 	bl	8005624 <_Balloc>
 800586e:	b930      	cbnz	r0, 800587e <__multiply+0x42>
 8005870:	4602      	mov	r2, r0
 8005872:	f240 115d 	movw	r1, #349	; 0x15d
 8005876:	4b43      	ldr	r3, [pc, #268]	; (8005984 <__multiply+0x148>)
 8005878:	4843      	ldr	r0, [pc, #268]	; (8005988 <__multiply+0x14c>)
 800587a:	f000 fcb1 	bl	80061e0 <__assert_func>
 800587e:	f100 0514 	add.w	r5, r0, #20
 8005882:	462b      	mov	r3, r5
 8005884:	2200      	movs	r2, #0
 8005886:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800588a:	4543      	cmp	r3, r8
 800588c:	d321      	bcc.n	80058d2 <__multiply+0x96>
 800588e:	f104 0314 	add.w	r3, r4, #20
 8005892:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005896:	f109 0314 	add.w	r3, r9, #20
 800589a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800589e:	9202      	str	r2, [sp, #8]
 80058a0:	1b3a      	subs	r2, r7, r4
 80058a2:	3a15      	subs	r2, #21
 80058a4:	f022 0203 	bic.w	r2, r2, #3
 80058a8:	3204      	adds	r2, #4
 80058aa:	f104 0115 	add.w	r1, r4, #21
 80058ae:	428f      	cmp	r7, r1
 80058b0:	bf38      	it	cc
 80058b2:	2204      	movcc	r2, #4
 80058b4:	9201      	str	r2, [sp, #4]
 80058b6:	9a02      	ldr	r2, [sp, #8]
 80058b8:	9303      	str	r3, [sp, #12]
 80058ba:	429a      	cmp	r2, r3
 80058bc:	d80c      	bhi.n	80058d8 <__multiply+0x9c>
 80058be:	2e00      	cmp	r6, #0
 80058c0:	dd03      	ble.n	80058ca <__multiply+0x8e>
 80058c2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d059      	beq.n	800597e <__multiply+0x142>
 80058ca:	6106      	str	r6, [r0, #16]
 80058cc:	b005      	add	sp, #20
 80058ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058d2:	f843 2b04 	str.w	r2, [r3], #4
 80058d6:	e7d8      	b.n	800588a <__multiply+0x4e>
 80058d8:	f8b3 a000 	ldrh.w	sl, [r3]
 80058dc:	f1ba 0f00 	cmp.w	sl, #0
 80058e0:	d023      	beq.n	800592a <__multiply+0xee>
 80058e2:	46a9      	mov	r9, r5
 80058e4:	f04f 0c00 	mov.w	ip, #0
 80058e8:	f104 0e14 	add.w	lr, r4, #20
 80058ec:	f85e 2b04 	ldr.w	r2, [lr], #4
 80058f0:	f8d9 1000 	ldr.w	r1, [r9]
 80058f4:	fa1f fb82 	uxth.w	fp, r2
 80058f8:	b289      	uxth	r1, r1
 80058fa:	fb0a 110b 	mla	r1, sl, fp, r1
 80058fe:	4461      	add	r1, ip
 8005900:	f8d9 c000 	ldr.w	ip, [r9]
 8005904:	0c12      	lsrs	r2, r2, #16
 8005906:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800590a:	fb0a c202 	mla	r2, sl, r2, ip
 800590e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005912:	b289      	uxth	r1, r1
 8005914:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005918:	4577      	cmp	r7, lr
 800591a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800591e:	f849 1b04 	str.w	r1, [r9], #4
 8005922:	d8e3      	bhi.n	80058ec <__multiply+0xb0>
 8005924:	9a01      	ldr	r2, [sp, #4]
 8005926:	f845 c002 	str.w	ip, [r5, r2]
 800592a:	9a03      	ldr	r2, [sp, #12]
 800592c:	3304      	adds	r3, #4
 800592e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005932:	f1b9 0f00 	cmp.w	r9, #0
 8005936:	d020      	beq.n	800597a <__multiply+0x13e>
 8005938:	46ae      	mov	lr, r5
 800593a:	f04f 0a00 	mov.w	sl, #0
 800593e:	6829      	ldr	r1, [r5, #0]
 8005940:	f104 0c14 	add.w	ip, r4, #20
 8005944:	f8bc b000 	ldrh.w	fp, [ip]
 8005948:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800594c:	b289      	uxth	r1, r1
 800594e:	fb09 220b 	mla	r2, r9, fp, r2
 8005952:	4492      	add	sl, r2
 8005954:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005958:	f84e 1b04 	str.w	r1, [lr], #4
 800595c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005960:	f8be 1000 	ldrh.w	r1, [lr]
 8005964:	0c12      	lsrs	r2, r2, #16
 8005966:	fb09 1102 	mla	r1, r9, r2, r1
 800596a:	4567      	cmp	r7, ip
 800596c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005970:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005974:	d8e6      	bhi.n	8005944 <__multiply+0x108>
 8005976:	9a01      	ldr	r2, [sp, #4]
 8005978:	50a9      	str	r1, [r5, r2]
 800597a:	3504      	adds	r5, #4
 800597c:	e79b      	b.n	80058b6 <__multiply+0x7a>
 800597e:	3e01      	subs	r6, #1
 8005980:	e79d      	b.n	80058be <__multiply+0x82>
 8005982:	bf00      	nop
 8005984:	08007a6a 	.word	0x08007a6a
 8005988:	08007a7b 	.word	0x08007a7b

0800598c <__pow5mult>:
 800598c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005990:	4615      	mov	r5, r2
 8005992:	f012 0203 	ands.w	r2, r2, #3
 8005996:	4606      	mov	r6, r0
 8005998:	460f      	mov	r7, r1
 800599a:	d007      	beq.n	80059ac <__pow5mult+0x20>
 800599c:	4c25      	ldr	r4, [pc, #148]	; (8005a34 <__pow5mult+0xa8>)
 800599e:	3a01      	subs	r2, #1
 80059a0:	2300      	movs	r3, #0
 80059a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80059a6:	f7ff fe9f 	bl	80056e8 <__multadd>
 80059aa:	4607      	mov	r7, r0
 80059ac:	10ad      	asrs	r5, r5, #2
 80059ae:	d03d      	beq.n	8005a2c <__pow5mult+0xa0>
 80059b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80059b2:	b97c      	cbnz	r4, 80059d4 <__pow5mult+0x48>
 80059b4:	2010      	movs	r0, #16
 80059b6:	f7ff fe11 	bl	80055dc <malloc>
 80059ba:	4602      	mov	r2, r0
 80059bc:	6270      	str	r0, [r6, #36]	; 0x24
 80059be:	b928      	cbnz	r0, 80059cc <__pow5mult+0x40>
 80059c0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80059c4:	4b1c      	ldr	r3, [pc, #112]	; (8005a38 <__pow5mult+0xac>)
 80059c6:	481d      	ldr	r0, [pc, #116]	; (8005a3c <__pow5mult+0xb0>)
 80059c8:	f000 fc0a 	bl	80061e0 <__assert_func>
 80059cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80059d0:	6004      	str	r4, [r0, #0]
 80059d2:	60c4      	str	r4, [r0, #12]
 80059d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80059d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80059dc:	b94c      	cbnz	r4, 80059f2 <__pow5mult+0x66>
 80059de:	f240 2171 	movw	r1, #625	; 0x271
 80059e2:	4630      	mov	r0, r6
 80059e4:	f7ff ff14 	bl	8005810 <__i2b>
 80059e8:	2300      	movs	r3, #0
 80059ea:	4604      	mov	r4, r0
 80059ec:	f8c8 0008 	str.w	r0, [r8, #8]
 80059f0:	6003      	str	r3, [r0, #0]
 80059f2:	f04f 0900 	mov.w	r9, #0
 80059f6:	07eb      	lsls	r3, r5, #31
 80059f8:	d50a      	bpl.n	8005a10 <__pow5mult+0x84>
 80059fa:	4639      	mov	r1, r7
 80059fc:	4622      	mov	r2, r4
 80059fe:	4630      	mov	r0, r6
 8005a00:	f7ff ff1c 	bl	800583c <__multiply>
 8005a04:	4680      	mov	r8, r0
 8005a06:	4639      	mov	r1, r7
 8005a08:	4630      	mov	r0, r6
 8005a0a:	f7ff fe4b 	bl	80056a4 <_Bfree>
 8005a0e:	4647      	mov	r7, r8
 8005a10:	106d      	asrs	r5, r5, #1
 8005a12:	d00b      	beq.n	8005a2c <__pow5mult+0xa0>
 8005a14:	6820      	ldr	r0, [r4, #0]
 8005a16:	b938      	cbnz	r0, 8005a28 <__pow5mult+0x9c>
 8005a18:	4622      	mov	r2, r4
 8005a1a:	4621      	mov	r1, r4
 8005a1c:	4630      	mov	r0, r6
 8005a1e:	f7ff ff0d 	bl	800583c <__multiply>
 8005a22:	6020      	str	r0, [r4, #0]
 8005a24:	f8c0 9000 	str.w	r9, [r0]
 8005a28:	4604      	mov	r4, r0
 8005a2a:	e7e4      	b.n	80059f6 <__pow5mult+0x6a>
 8005a2c:	4638      	mov	r0, r7
 8005a2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a32:	bf00      	nop
 8005a34:	08007bf0 	.word	0x08007bf0
 8005a38:	080079d5 	.word	0x080079d5
 8005a3c:	08007a7b 	.word	0x08007a7b

08005a40 <__lshift>:
 8005a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a44:	460c      	mov	r4, r1
 8005a46:	4607      	mov	r7, r0
 8005a48:	4691      	mov	r9, r2
 8005a4a:	6923      	ldr	r3, [r4, #16]
 8005a4c:	6849      	ldr	r1, [r1, #4]
 8005a4e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005a52:	68a3      	ldr	r3, [r4, #8]
 8005a54:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005a58:	f108 0601 	add.w	r6, r8, #1
 8005a5c:	42b3      	cmp	r3, r6
 8005a5e:	db0b      	blt.n	8005a78 <__lshift+0x38>
 8005a60:	4638      	mov	r0, r7
 8005a62:	f7ff fddf 	bl	8005624 <_Balloc>
 8005a66:	4605      	mov	r5, r0
 8005a68:	b948      	cbnz	r0, 8005a7e <__lshift+0x3e>
 8005a6a:	4602      	mov	r2, r0
 8005a6c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005a70:	4b29      	ldr	r3, [pc, #164]	; (8005b18 <__lshift+0xd8>)
 8005a72:	482a      	ldr	r0, [pc, #168]	; (8005b1c <__lshift+0xdc>)
 8005a74:	f000 fbb4 	bl	80061e0 <__assert_func>
 8005a78:	3101      	adds	r1, #1
 8005a7a:	005b      	lsls	r3, r3, #1
 8005a7c:	e7ee      	b.n	8005a5c <__lshift+0x1c>
 8005a7e:	2300      	movs	r3, #0
 8005a80:	f100 0114 	add.w	r1, r0, #20
 8005a84:	f100 0210 	add.w	r2, r0, #16
 8005a88:	4618      	mov	r0, r3
 8005a8a:	4553      	cmp	r3, sl
 8005a8c:	db37      	blt.n	8005afe <__lshift+0xbe>
 8005a8e:	6920      	ldr	r0, [r4, #16]
 8005a90:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005a94:	f104 0314 	add.w	r3, r4, #20
 8005a98:	f019 091f 	ands.w	r9, r9, #31
 8005a9c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005aa0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005aa4:	d02f      	beq.n	8005b06 <__lshift+0xc6>
 8005aa6:	468a      	mov	sl, r1
 8005aa8:	f04f 0c00 	mov.w	ip, #0
 8005aac:	f1c9 0e20 	rsb	lr, r9, #32
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	fa02 f209 	lsl.w	r2, r2, r9
 8005ab6:	ea42 020c 	orr.w	r2, r2, ip
 8005aba:	f84a 2b04 	str.w	r2, [sl], #4
 8005abe:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ac2:	4298      	cmp	r0, r3
 8005ac4:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005ac8:	d8f2      	bhi.n	8005ab0 <__lshift+0x70>
 8005aca:	1b03      	subs	r3, r0, r4
 8005acc:	3b15      	subs	r3, #21
 8005ace:	f023 0303 	bic.w	r3, r3, #3
 8005ad2:	3304      	adds	r3, #4
 8005ad4:	f104 0215 	add.w	r2, r4, #21
 8005ad8:	4290      	cmp	r0, r2
 8005ada:	bf38      	it	cc
 8005adc:	2304      	movcc	r3, #4
 8005ade:	f841 c003 	str.w	ip, [r1, r3]
 8005ae2:	f1bc 0f00 	cmp.w	ip, #0
 8005ae6:	d001      	beq.n	8005aec <__lshift+0xac>
 8005ae8:	f108 0602 	add.w	r6, r8, #2
 8005aec:	3e01      	subs	r6, #1
 8005aee:	4638      	mov	r0, r7
 8005af0:	4621      	mov	r1, r4
 8005af2:	612e      	str	r6, [r5, #16]
 8005af4:	f7ff fdd6 	bl	80056a4 <_Bfree>
 8005af8:	4628      	mov	r0, r5
 8005afa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005afe:	f842 0f04 	str.w	r0, [r2, #4]!
 8005b02:	3301      	adds	r3, #1
 8005b04:	e7c1      	b.n	8005a8a <__lshift+0x4a>
 8005b06:	3904      	subs	r1, #4
 8005b08:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b0c:	4298      	cmp	r0, r3
 8005b0e:	f841 2f04 	str.w	r2, [r1, #4]!
 8005b12:	d8f9      	bhi.n	8005b08 <__lshift+0xc8>
 8005b14:	e7ea      	b.n	8005aec <__lshift+0xac>
 8005b16:	bf00      	nop
 8005b18:	08007a6a 	.word	0x08007a6a
 8005b1c:	08007a7b 	.word	0x08007a7b

08005b20 <__mcmp>:
 8005b20:	4603      	mov	r3, r0
 8005b22:	690a      	ldr	r2, [r1, #16]
 8005b24:	6900      	ldr	r0, [r0, #16]
 8005b26:	b530      	push	{r4, r5, lr}
 8005b28:	1a80      	subs	r0, r0, r2
 8005b2a:	d10d      	bne.n	8005b48 <__mcmp+0x28>
 8005b2c:	3314      	adds	r3, #20
 8005b2e:	3114      	adds	r1, #20
 8005b30:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005b34:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005b38:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005b3c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005b40:	4295      	cmp	r5, r2
 8005b42:	d002      	beq.n	8005b4a <__mcmp+0x2a>
 8005b44:	d304      	bcc.n	8005b50 <__mcmp+0x30>
 8005b46:	2001      	movs	r0, #1
 8005b48:	bd30      	pop	{r4, r5, pc}
 8005b4a:	42a3      	cmp	r3, r4
 8005b4c:	d3f4      	bcc.n	8005b38 <__mcmp+0x18>
 8005b4e:	e7fb      	b.n	8005b48 <__mcmp+0x28>
 8005b50:	f04f 30ff 	mov.w	r0, #4294967295
 8005b54:	e7f8      	b.n	8005b48 <__mcmp+0x28>
	...

08005b58 <__mdiff>:
 8005b58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b5c:	460d      	mov	r5, r1
 8005b5e:	4607      	mov	r7, r0
 8005b60:	4611      	mov	r1, r2
 8005b62:	4628      	mov	r0, r5
 8005b64:	4614      	mov	r4, r2
 8005b66:	f7ff ffdb 	bl	8005b20 <__mcmp>
 8005b6a:	1e06      	subs	r6, r0, #0
 8005b6c:	d111      	bne.n	8005b92 <__mdiff+0x3a>
 8005b6e:	4631      	mov	r1, r6
 8005b70:	4638      	mov	r0, r7
 8005b72:	f7ff fd57 	bl	8005624 <_Balloc>
 8005b76:	4602      	mov	r2, r0
 8005b78:	b928      	cbnz	r0, 8005b86 <__mdiff+0x2e>
 8005b7a:	f240 2132 	movw	r1, #562	; 0x232
 8005b7e:	4b3a      	ldr	r3, [pc, #232]	; (8005c68 <__mdiff+0x110>)
 8005b80:	483a      	ldr	r0, [pc, #232]	; (8005c6c <__mdiff+0x114>)
 8005b82:	f000 fb2d 	bl	80061e0 <__assert_func>
 8005b86:	2301      	movs	r3, #1
 8005b88:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005b8c:	4610      	mov	r0, r2
 8005b8e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b92:	bfa4      	itt	ge
 8005b94:	4623      	movge	r3, r4
 8005b96:	462c      	movge	r4, r5
 8005b98:	4638      	mov	r0, r7
 8005b9a:	6861      	ldr	r1, [r4, #4]
 8005b9c:	bfa6      	itte	ge
 8005b9e:	461d      	movge	r5, r3
 8005ba0:	2600      	movge	r6, #0
 8005ba2:	2601      	movlt	r6, #1
 8005ba4:	f7ff fd3e 	bl	8005624 <_Balloc>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	b918      	cbnz	r0, 8005bb4 <__mdiff+0x5c>
 8005bac:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005bb0:	4b2d      	ldr	r3, [pc, #180]	; (8005c68 <__mdiff+0x110>)
 8005bb2:	e7e5      	b.n	8005b80 <__mdiff+0x28>
 8005bb4:	f102 0814 	add.w	r8, r2, #20
 8005bb8:	46c2      	mov	sl, r8
 8005bba:	f04f 0c00 	mov.w	ip, #0
 8005bbe:	6927      	ldr	r7, [r4, #16]
 8005bc0:	60c6      	str	r6, [r0, #12]
 8005bc2:	692e      	ldr	r6, [r5, #16]
 8005bc4:	f104 0014 	add.w	r0, r4, #20
 8005bc8:	f105 0914 	add.w	r9, r5, #20
 8005bcc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005bd0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005bd4:	3410      	adds	r4, #16
 8005bd6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8005bda:	f859 3b04 	ldr.w	r3, [r9], #4
 8005bde:	fa1f f18b 	uxth.w	r1, fp
 8005be2:	448c      	add	ip, r1
 8005be4:	b299      	uxth	r1, r3
 8005be6:	0c1b      	lsrs	r3, r3, #16
 8005be8:	ebac 0101 	sub.w	r1, ip, r1
 8005bec:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005bf0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005bf4:	b289      	uxth	r1, r1
 8005bf6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005bfa:	454e      	cmp	r6, r9
 8005bfc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005c00:	f84a 3b04 	str.w	r3, [sl], #4
 8005c04:	d8e7      	bhi.n	8005bd6 <__mdiff+0x7e>
 8005c06:	1b73      	subs	r3, r6, r5
 8005c08:	3b15      	subs	r3, #21
 8005c0a:	f023 0303 	bic.w	r3, r3, #3
 8005c0e:	3515      	adds	r5, #21
 8005c10:	3304      	adds	r3, #4
 8005c12:	42ae      	cmp	r6, r5
 8005c14:	bf38      	it	cc
 8005c16:	2304      	movcc	r3, #4
 8005c18:	4418      	add	r0, r3
 8005c1a:	4443      	add	r3, r8
 8005c1c:	461e      	mov	r6, r3
 8005c1e:	4605      	mov	r5, r0
 8005c20:	4575      	cmp	r5, lr
 8005c22:	d30e      	bcc.n	8005c42 <__mdiff+0xea>
 8005c24:	f10e 0103 	add.w	r1, lr, #3
 8005c28:	1a09      	subs	r1, r1, r0
 8005c2a:	f021 0103 	bic.w	r1, r1, #3
 8005c2e:	3803      	subs	r0, #3
 8005c30:	4586      	cmp	lr, r0
 8005c32:	bf38      	it	cc
 8005c34:	2100      	movcc	r1, #0
 8005c36:	4419      	add	r1, r3
 8005c38:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005c3c:	b18b      	cbz	r3, 8005c62 <__mdiff+0x10a>
 8005c3e:	6117      	str	r7, [r2, #16]
 8005c40:	e7a4      	b.n	8005b8c <__mdiff+0x34>
 8005c42:	f855 8b04 	ldr.w	r8, [r5], #4
 8005c46:	fa1f f188 	uxth.w	r1, r8
 8005c4a:	4461      	add	r1, ip
 8005c4c:	140c      	asrs	r4, r1, #16
 8005c4e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005c52:	b289      	uxth	r1, r1
 8005c54:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005c58:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8005c5c:	f846 1b04 	str.w	r1, [r6], #4
 8005c60:	e7de      	b.n	8005c20 <__mdiff+0xc8>
 8005c62:	3f01      	subs	r7, #1
 8005c64:	e7e8      	b.n	8005c38 <__mdiff+0xe0>
 8005c66:	bf00      	nop
 8005c68:	08007a6a 	.word	0x08007a6a
 8005c6c:	08007a7b 	.word	0x08007a7b

08005c70 <__d2b>:
 8005c70:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005c74:	2101      	movs	r1, #1
 8005c76:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8005c7a:	4690      	mov	r8, r2
 8005c7c:	461d      	mov	r5, r3
 8005c7e:	f7ff fcd1 	bl	8005624 <_Balloc>
 8005c82:	4604      	mov	r4, r0
 8005c84:	b930      	cbnz	r0, 8005c94 <__d2b+0x24>
 8005c86:	4602      	mov	r2, r0
 8005c88:	f240 310a 	movw	r1, #778	; 0x30a
 8005c8c:	4b24      	ldr	r3, [pc, #144]	; (8005d20 <__d2b+0xb0>)
 8005c8e:	4825      	ldr	r0, [pc, #148]	; (8005d24 <__d2b+0xb4>)
 8005c90:	f000 faa6 	bl	80061e0 <__assert_func>
 8005c94:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005c98:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8005c9c:	bb2d      	cbnz	r5, 8005cea <__d2b+0x7a>
 8005c9e:	9301      	str	r3, [sp, #4]
 8005ca0:	f1b8 0300 	subs.w	r3, r8, #0
 8005ca4:	d026      	beq.n	8005cf4 <__d2b+0x84>
 8005ca6:	4668      	mov	r0, sp
 8005ca8:	9300      	str	r3, [sp, #0]
 8005caa:	f7ff fd83 	bl	80057b4 <__lo0bits>
 8005cae:	9900      	ldr	r1, [sp, #0]
 8005cb0:	b1f0      	cbz	r0, 8005cf0 <__d2b+0x80>
 8005cb2:	9a01      	ldr	r2, [sp, #4]
 8005cb4:	f1c0 0320 	rsb	r3, r0, #32
 8005cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8005cbc:	430b      	orrs	r3, r1
 8005cbe:	40c2      	lsrs	r2, r0
 8005cc0:	6163      	str	r3, [r4, #20]
 8005cc2:	9201      	str	r2, [sp, #4]
 8005cc4:	9b01      	ldr	r3, [sp, #4]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	bf14      	ite	ne
 8005cca:	2102      	movne	r1, #2
 8005ccc:	2101      	moveq	r1, #1
 8005cce:	61a3      	str	r3, [r4, #24]
 8005cd0:	6121      	str	r1, [r4, #16]
 8005cd2:	b1c5      	cbz	r5, 8005d06 <__d2b+0x96>
 8005cd4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005cd8:	4405      	add	r5, r0
 8005cda:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005cde:	603d      	str	r5, [r7, #0]
 8005ce0:	6030      	str	r0, [r6, #0]
 8005ce2:	4620      	mov	r0, r4
 8005ce4:	b002      	add	sp, #8
 8005ce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005cee:	e7d6      	b.n	8005c9e <__d2b+0x2e>
 8005cf0:	6161      	str	r1, [r4, #20]
 8005cf2:	e7e7      	b.n	8005cc4 <__d2b+0x54>
 8005cf4:	a801      	add	r0, sp, #4
 8005cf6:	f7ff fd5d 	bl	80057b4 <__lo0bits>
 8005cfa:	2101      	movs	r1, #1
 8005cfc:	9b01      	ldr	r3, [sp, #4]
 8005cfe:	6121      	str	r1, [r4, #16]
 8005d00:	6163      	str	r3, [r4, #20]
 8005d02:	3020      	adds	r0, #32
 8005d04:	e7e5      	b.n	8005cd2 <__d2b+0x62>
 8005d06:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8005d0a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005d0e:	6038      	str	r0, [r7, #0]
 8005d10:	6918      	ldr	r0, [r3, #16]
 8005d12:	f7ff fd2f 	bl	8005774 <__hi0bits>
 8005d16:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8005d1a:	6031      	str	r1, [r6, #0]
 8005d1c:	e7e1      	b.n	8005ce2 <__d2b+0x72>
 8005d1e:	bf00      	nop
 8005d20:	08007a6a 	.word	0x08007a6a
 8005d24:	08007a7b 	.word	0x08007a7b

08005d28 <_calloc_r>:
 8005d28:	b570      	push	{r4, r5, r6, lr}
 8005d2a:	fba1 5402 	umull	r5, r4, r1, r2
 8005d2e:	b934      	cbnz	r4, 8005d3e <_calloc_r+0x16>
 8005d30:	4629      	mov	r1, r5
 8005d32:	f000 f875 	bl	8005e20 <_malloc_r>
 8005d36:	4606      	mov	r6, r0
 8005d38:	b928      	cbnz	r0, 8005d46 <_calloc_r+0x1e>
 8005d3a:	4630      	mov	r0, r6
 8005d3c:	bd70      	pop	{r4, r5, r6, pc}
 8005d3e:	220c      	movs	r2, #12
 8005d40:	2600      	movs	r6, #0
 8005d42:	6002      	str	r2, [r0, #0]
 8005d44:	e7f9      	b.n	8005d3a <_calloc_r+0x12>
 8005d46:	462a      	mov	r2, r5
 8005d48:	4621      	mov	r1, r4
 8005d4a:	f7fe f939 	bl	8003fc0 <memset>
 8005d4e:	e7f4      	b.n	8005d3a <_calloc_r+0x12>

08005d50 <_free_r>:
 8005d50:	b538      	push	{r3, r4, r5, lr}
 8005d52:	4605      	mov	r5, r0
 8005d54:	2900      	cmp	r1, #0
 8005d56:	d040      	beq.n	8005dda <_free_r+0x8a>
 8005d58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d5c:	1f0c      	subs	r4, r1, #4
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	bfb8      	it	lt
 8005d62:	18e4      	addlt	r4, r4, r3
 8005d64:	f000 fa98 	bl	8006298 <__malloc_lock>
 8005d68:	4a1c      	ldr	r2, [pc, #112]	; (8005ddc <_free_r+0x8c>)
 8005d6a:	6813      	ldr	r3, [r2, #0]
 8005d6c:	b933      	cbnz	r3, 8005d7c <_free_r+0x2c>
 8005d6e:	6063      	str	r3, [r4, #4]
 8005d70:	6014      	str	r4, [r2, #0]
 8005d72:	4628      	mov	r0, r5
 8005d74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d78:	f000 ba94 	b.w	80062a4 <__malloc_unlock>
 8005d7c:	42a3      	cmp	r3, r4
 8005d7e:	d908      	bls.n	8005d92 <_free_r+0x42>
 8005d80:	6820      	ldr	r0, [r4, #0]
 8005d82:	1821      	adds	r1, r4, r0
 8005d84:	428b      	cmp	r3, r1
 8005d86:	bf01      	itttt	eq
 8005d88:	6819      	ldreq	r1, [r3, #0]
 8005d8a:	685b      	ldreq	r3, [r3, #4]
 8005d8c:	1809      	addeq	r1, r1, r0
 8005d8e:	6021      	streq	r1, [r4, #0]
 8005d90:	e7ed      	b.n	8005d6e <_free_r+0x1e>
 8005d92:	461a      	mov	r2, r3
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	b10b      	cbz	r3, 8005d9c <_free_r+0x4c>
 8005d98:	42a3      	cmp	r3, r4
 8005d9a:	d9fa      	bls.n	8005d92 <_free_r+0x42>
 8005d9c:	6811      	ldr	r1, [r2, #0]
 8005d9e:	1850      	adds	r0, r2, r1
 8005da0:	42a0      	cmp	r0, r4
 8005da2:	d10b      	bne.n	8005dbc <_free_r+0x6c>
 8005da4:	6820      	ldr	r0, [r4, #0]
 8005da6:	4401      	add	r1, r0
 8005da8:	1850      	adds	r0, r2, r1
 8005daa:	4283      	cmp	r3, r0
 8005dac:	6011      	str	r1, [r2, #0]
 8005dae:	d1e0      	bne.n	8005d72 <_free_r+0x22>
 8005db0:	6818      	ldr	r0, [r3, #0]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	4401      	add	r1, r0
 8005db6:	6011      	str	r1, [r2, #0]
 8005db8:	6053      	str	r3, [r2, #4]
 8005dba:	e7da      	b.n	8005d72 <_free_r+0x22>
 8005dbc:	d902      	bls.n	8005dc4 <_free_r+0x74>
 8005dbe:	230c      	movs	r3, #12
 8005dc0:	602b      	str	r3, [r5, #0]
 8005dc2:	e7d6      	b.n	8005d72 <_free_r+0x22>
 8005dc4:	6820      	ldr	r0, [r4, #0]
 8005dc6:	1821      	adds	r1, r4, r0
 8005dc8:	428b      	cmp	r3, r1
 8005dca:	bf01      	itttt	eq
 8005dcc:	6819      	ldreq	r1, [r3, #0]
 8005dce:	685b      	ldreq	r3, [r3, #4]
 8005dd0:	1809      	addeq	r1, r1, r0
 8005dd2:	6021      	streq	r1, [r4, #0]
 8005dd4:	6063      	str	r3, [r4, #4]
 8005dd6:	6054      	str	r4, [r2, #4]
 8005dd8:	e7cb      	b.n	8005d72 <_free_r+0x22>
 8005dda:	bd38      	pop	{r3, r4, r5, pc}
 8005ddc:	20000364 	.word	0x20000364

08005de0 <sbrk_aligned>:
 8005de0:	b570      	push	{r4, r5, r6, lr}
 8005de2:	4e0e      	ldr	r6, [pc, #56]	; (8005e1c <sbrk_aligned+0x3c>)
 8005de4:	460c      	mov	r4, r1
 8005de6:	6831      	ldr	r1, [r6, #0]
 8005de8:	4605      	mov	r5, r0
 8005dea:	b911      	cbnz	r1, 8005df2 <sbrk_aligned+0x12>
 8005dec:	f000 f9e8 	bl	80061c0 <_sbrk_r>
 8005df0:	6030      	str	r0, [r6, #0]
 8005df2:	4621      	mov	r1, r4
 8005df4:	4628      	mov	r0, r5
 8005df6:	f000 f9e3 	bl	80061c0 <_sbrk_r>
 8005dfa:	1c43      	adds	r3, r0, #1
 8005dfc:	d00a      	beq.n	8005e14 <sbrk_aligned+0x34>
 8005dfe:	1cc4      	adds	r4, r0, #3
 8005e00:	f024 0403 	bic.w	r4, r4, #3
 8005e04:	42a0      	cmp	r0, r4
 8005e06:	d007      	beq.n	8005e18 <sbrk_aligned+0x38>
 8005e08:	1a21      	subs	r1, r4, r0
 8005e0a:	4628      	mov	r0, r5
 8005e0c:	f000 f9d8 	bl	80061c0 <_sbrk_r>
 8005e10:	3001      	adds	r0, #1
 8005e12:	d101      	bne.n	8005e18 <sbrk_aligned+0x38>
 8005e14:	f04f 34ff 	mov.w	r4, #4294967295
 8005e18:	4620      	mov	r0, r4
 8005e1a:	bd70      	pop	{r4, r5, r6, pc}
 8005e1c:	20000368 	.word	0x20000368

08005e20 <_malloc_r>:
 8005e20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e24:	1ccd      	adds	r5, r1, #3
 8005e26:	f025 0503 	bic.w	r5, r5, #3
 8005e2a:	3508      	adds	r5, #8
 8005e2c:	2d0c      	cmp	r5, #12
 8005e2e:	bf38      	it	cc
 8005e30:	250c      	movcc	r5, #12
 8005e32:	2d00      	cmp	r5, #0
 8005e34:	4607      	mov	r7, r0
 8005e36:	db01      	blt.n	8005e3c <_malloc_r+0x1c>
 8005e38:	42a9      	cmp	r1, r5
 8005e3a:	d905      	bls.n	8005e48 <_malloc_r+0x28>
 8005e3c:	230c      	movs	r3, #12
 8005e3e:	2600      	movs	r6, #0
 8005e40:	603b      	str	r3, [r7, #0]
 8005e42:	4630      	mov	r0, r6
 8005e44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e48:	4e2e      	ldr	r6, [pc, #184]	; (8005f04 <_malloc_r+0xe4>)
 8005e4a:	f000 fa25 	bl	8006298 <__malloc_lock>
 8005e4e:	6833      	ldr	r3, [r6, #0]
 8005e50:	461c      	mov	r4, r3
 8005e52:	bb34      	cbnz	r4, 8005ea2 <_malloc_r+0x82>
 8005e54:	4629      	mov	r1, r5
 8005e56:	4638      	mov	r0, r7
 8005e58:	f7ff ffc2 	bl	8005de0 <sbrk_aligned>
 8005e5c:	1c43      	adds	r3, r0, #1
 8005e5e:	4604      	mov	r4, r0
 8005e60:	d14d      	bne.n	8005efe <_malloc_r+0xde>
 8005e62:	6834      	ldr	r4, [r6, #0]
 8005e64:	4626      	mov	r6, r4
 8005e66:	2e00      	cmp	r6, #0
 8005e68:	d140      	bne.n	8005eec <_malloc_r+0xcc>
 8005e6a:	6823      	ldr	r3, [r4, #0]
 8005e6c:	4631      	mov	r1, r6
 8005e6e:	4638      	mov	r0, r7
 8005e70:	eb04 0803 	add.w	r8, r4, r3
 8005e74:	f000 f9a4 	bl	80061c0 <_sbrk_r>
 8005e78:	4580      	cmp	r8, r0
 8005e7a:	d13a      	bne.n	8005ef2 <_malloc_r+0xd2>
 8005e7c:	6821      	ldr	r1, [r4, #0]
 8005e7e:	3503      	adds	r5, #3
 8005e80:	1a6d      	subs	r5, r5, r1
 8005e82:	f025 0503 	bic.w	r5, r5, #3
 8005e86:	3508      	adds	r5, #8
 8005e88:	2d0c      	cmp	r5, #12
 8005e8a:	bf38      	it	cc
 8005e8c:	250c      	movcc	r5, #12
 8005e8e:	4638      	mov	r0, r7
 8005e90:	4629      	mov	r1, r5
 8005e92:	f7ff ffa5 	bl	8005de0 <sbrk_aligned>
 8005e96:	3001      	adds	r0, #1
 8005e98:	d02b      	beq.n	8005ef2 <_malloc_r+0xd2>
 8005e9a:	6823      	ldr	r3, [r4, #0]
 8005e9c:	442b      	add	r3, r5
 8005e9e:	6023      	str	r3, [r4, #0]
 8005ea0:	e00e      	b.n	8005ec0 <_malloc_r+0xa0>
 8005ea2:	6822      	ldr	r2, [r4, #0]
 8005ea4:	1b52      	subs	r2, r2, r5
 8005ea6:	d41e      	bmi.n	8005ee6 <_malloc_r+0xc6>
 8005ea8:	2a0b      	cmp	r2, #11
 8005eaa:	d916      	bls.n	8005eda <_malloc_r+0xba>
 8005eac:	1961      	adds	r1, r4, r5
 8005eae:	42a3      	cmp	r3, r4
 8005eb0:	6025      	str	r5, [r4, #0]
 8005eb2:	bf18      	it	ne
 8005eb4:	6059      	strne	r1, [r3, #4]
 8005eb6:	6863      	ldr	r3, [r4, #4]
 8005eb8:	bf08      	it	eq
 8005eba:	6031      	streq	r1, [r6, #0]
 8005ebc:	5162      	str	r2, [r4, r5]
 8005ebe:	604b      	str	r3, [r1, #4]
 8005ec0:	4638      	mov	r0, r7
 8005ec2:	f104 060b 	add.w	r6, r4, #11
 8005ec6:	f000 f9ed 	bl	80062a4 <__malloc_unlock>
 8005eca:	f026 0607 	bic.w	r6, r6, #7
 8005ece:	1d23      	adds	r3, r4, #4
 8005ed0:	1af2      	subs	r2, r6, r3
 8005ed2:	d0b6      	beq.n	8005e42 <_malloc_r+0x22>
 8005ed4:	1b9b      	subs	r3, r3, r6
 8005ed6:	50a3      	str	r3, [r4, r2]
 8005ed8:	e7b3      	b.n	8005e42 <_malloc_r+0x22>
 8005eda:	6862      	ldr	r2, [r4, #4]
 8005edc:	42a3      	cmp	r3, r4
 8005ede:	bf0c      	ite	eq
 8005ee0:	6032      	streq	r2, [r6, #0]
 8005ee2:	605a      	strne	r2, [r3, #4]
 8005ee4:	e7ec      	b.n	8005ec0 <_malloc_r+0xa0>
 8005ee6:	4623      	mov	r3, r4
 8005ee8:	6864      	ldr	r4, [r4, #4]
 8005eea:	e7b2      	b.n	8005e52 <_malloc_r+0x32>
 8005eec:	4634      	mov	r4, r6
 8005eee:	6876      	ldr	r6, [r6, #4]
 8005ef0:	e7b9      	b.n	8005e66 <_malloc_r+0x46>
 8005ef2:	230c      	movs	r3, #12
 8005ef4:	4638      	mov	r0, r7
 8005ef6:	603b      	str	r3, [r7, #0]
 8005ef8:	f000 f9d4 	bl	80062a4 <__malloc_unlock>
 8005efc:	e7a1      	b.n	8005e42 <_malloc_r+0x22>
 8005efe:	6025      	str	r5, [r4, #0]
 8005f00:	e7de      	b.n	8005ec0 <_malloc_r+0xa0>
 8005f02:	bf00      	nop
 8005f04:	20000364 	.word	0x20000364

08005f08 <__ssputs_r>:
 8005f08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f0c:	688e      	ldr	r6, [r1, #8]
 8005f0e:	4682      	mov	sl, r0
 8005f10:	429e      	cmp	r6, r3
 8005f12:	460c      	mov	r4, r1
 8005f14:	4690      	mov	r8, r2
 8005f16:	461f      	mov	r7, r3
 8005f18:	d838      	bhi.n	8005f8c <__ssputs_r+0x84>
 8005f1a:	898a      	ldrh	r2, [r1, #12]
 8005f1c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005f20:	d032      	beq.n	8005f88 <__ssputs_r+0x80>
 8005f22:	6825      	ldr	r5, [r4, #0]
 8005f24:	6909      	ldr	r1, [r1, #16]
 8005f26:	3301      	adds	r3, #1
 8005f28:	eba5 0901 	sub.w	r9, r5, r1
 8005f2c:	6965      	ldr	r5, [r4, #20]
 8005f2e:	444b      	add	r3, r9
 8005f30:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005f34:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005f38:	106d      	asrs	r5, r5, #1
 8005f3a:	429d      	cmp	r5, r3
 8005f3c:	bf38      	it	cc
 8005f3e:	461d      	movcc	r5, r3
 8005f40:	0553      	lsls	r3, r2, #21
 8005f42:	d531      	bpl.n	8005fa8 <__ssputs_r+0xa0>
 8005f44:	4629      	mov	r1, r5
 8005f46:	f7ff ff6b 	bl	8005e20 <_malloc_r>
 8005f4a:	4606      	mov	r6, r0
 8005f4c:	b950      	cbnz	r0, 8005f64 <__ssputs_r+0x5c>
 8005f4e:	230c      	movs	r3, #12
 8005f50:	f04f 30ff 	mov.w	r0, #4294967295
 8005f54:	f8ca 3000 	str.w	r3, [sl]
 8005f58:	89a3      	ldrh	r3, [r4, #12]
 8005f5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f5e:	81a3      	strh	r3, [r4, #12]
 8005f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f64:	464a      	mov	r2, r9
 8005f66:	6921      	ldr	r1, [r4, #16]
 8005f68:	f7ff fb4e 	bl	8005608 <memcpy>
 8005f6c:	89a3      	ldrh	r3, [r4, #12]
 8005f6e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005f72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f76:	81a3      	strh	r3, [r4, #12]
 8005f78:	6126      	str	r6, [r4, #16]
 8005f7a:	444e      	add	r6, r9
 8005f7c:	6026      	str	r6, [r4, #0]
 8005f7e:	463e      	mov	r6, r7
 8005f80:	6165      	str	r5, [r4, #20]
 8005f82:	eba5 0509 	sub.w	r5, r5, r9
 8005f86:	60a5      	str	r5, [r4, #8]
 8005f88:	42be      	cmp	r6, r7
 8005f8a:	d900      	bls.n	8005f8e <__ssputs_r+0x86>
 8005f8c:	463e      	mov	r6, r7
 8005f8e:	4632      	mov	r2, r6
 8005f90:	4641      	mov	r1, r8
 8005f92:	6820      	ldr	r0, [r4, #0]
 8005f94:	f000 f966 	bl	8006264 <memmove>
 8005f98:	68a3      	ldr	r3, [r4, #8]
 8005f9a:	2000      	movs	r0, #0
 8005f9c:	1b9b      	subs	r3, r3, r6
 8005f9e:	60a3      	str	r3, [r4, #8]
 8005fa0:	6823      	ldr	r3, [r4, #0]
 8005fa2:	4433      	add	r3, r6
 8005fa4:	6023      	str	r3, [r4, #0]
 8005fa6:	e7db      	b.n	8005f60 <__ssputs_r+0x58>
 8005fa8:	462a      	mov	r2, r5
 8005faa:	f000 f981 	bl	80062b0 <_realloc_r>
 8005fae:	4606      	mov	r6, r0
 8005fb0:	2800      	cmp	r0, #0
 8005fb2:	d1e1      	bne.n	8005f78 <__ssputs_r+0x70>
 8005fb4:	4650      	mov	r0, sl
 8005fb6:	6921      	ldr	r1, [r4, #16]
 8005fb8:	f7ff feca 	bl	8005d50 <_free_r>
 8005fbc:	e7c7      	b.n	8005f4e <__ssputs_r+0x46>
	...

08005fc0 <_svfiprintf_r>:
 8005fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fc4:	4698      	mov	r8, r3
 8005fc6:	898b      	ldrh	r3, [r1, #12]
 8005fc8:	4607      	mov	r7, r0
 8005fca:	061b      	lsls	r3, r3, #24
 8005fcc:	460d      	mov	r5, r1
 8005fce:	4614      	mov	r4, r2
 8005fd0:	b09d      	sub	sp, #116	; 0x74
 8005fd2:	d50e      	bpl.n	8005ff2 <_svfiprintf_r+0x32>
 8005fd4:	690b      	ldr	r3, [r1, #16]
 8005fd6:	b963      	cbnz	r3, 8005ff2 <_svfiprintf_r+0x32>
 8005fd8:	2140      	movs	r1, #64	; 0x40
 8005fda:	f7ff ff21 	bl	8005e20 <_malloc_r>
 8005fde:	6028      	str	r0, [r5, #0]
 8005fe0:	6128      	str	r0, [r5, #16]
 8005fe2:	b920      	cbnz	r0, 8005fee <_svfiprintf_r+0x2e>
 8005fe4:	230c      	movs	r3, #12
 8005fe6:	603b      	str	r3, [r7, #0]
 8005fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fec:	e0d1      	b.n	8006192 <_svfiprintf_r+0x1d2>
 8005fee:	2340      	movs	r3, #64	; 0x40
 8005ff0:	616b      	str	r3, [r5, #20]
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	9309      	str	r3, [sp, #36]	; 0x24
 8005ff6:	2320      	movs	r3, #32
 8005ff8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005ffc:	2330      	movs	r3, #48	; 0x30
 8005ffe:	f04f 0901 	mov.w	r9, #1
 8006002:	f8cd 800c 	str.w	r8, [sp, #12]
 8006006:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80061ac <_svfiprintf_r+0x1ec>
 800600a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800600e:	4623      	mov	r3, r4
 8006010:	469a      	mov	sl, r3
 8006012:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006016:	b10a      	cbz	r2, 800601c <_svfiprintf_r+0x5c>
 8006018:	2a25      	cmp	r2, #37	; 0x25
 800601a:	d1f9      	bne.n	8006010 <_svfiprintf_r+0x50>
 800601c:	ebba 0b04 	subs.w	fp, sl, r4
 8006020:	d00b      	beq.n	800603a <_svfiprintf_r+0x7a>
 8006022:	465b      	mov	r3, fp
 8006024:	4622      	mov	r2, r4
 8006026:	4629      	mov	r1, r5
 8006028:	4638      	mov	r0, r7
 800602a:	f7ff ff6d 	bl	8005f08 <__ssputs_r>
 800602e:	3001      	adds	r0, #1
 8006030:	f000 80aa 	beq.w	8006188 <_svfiprintf_r+0x1c8>
 8006034:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006036:	445a      	add	r2, fp
 8006038:	9209      	str	r2, [sp, #36]	; 0x24
 800603a:	f89a 3000 	ldrb.w	r3, [sl]
 800603e:	2b00      	cmp	r3, #0
 8006040:	f000 80a2 	beq.w	8006188 <_svfiprintf_r+0x1c8>
 8006044:	2300      	movs	r3, #0
 8006046:	f04f 32ff 	mov.w	r2, #4294967295
 800604a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800604e:	f10a 0a01 	add.w	sl, sl, #1
 8006052:	9304      	str	r3, [sp, #16]
 8006054:	9307      	str	r3, [sp, #28]
 8006056:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800605a:	931a      	str	r3, [sp, #104]	; 0x68
 800605c:	4654      	mov	r4, sl
 800605e:	2205      	movs	r2, #5
 8006060:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006064:	4851      	ldr	r0, [pc, #324]	; (80061ac <_svfiprintf_r+0x1ec>)
 8006066:	f7ff fac1 	bl	80055ec <memchr>
 800606a:	9a04      	ldr	r2, [sp, #16]
 800606c:	b9d8      	cbnz	r0, 80060a6 <_svfiprintf_r+0xe6>
 800606e:	06d0      	lsls	r0, r2, #27
 8006070:	bf44      	itt	mi
 8006072:	2320      	movmi	r3, #32
 8006074:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006078:	0711      	lsls	r1, r2, #28
 800607a:	bf44      	itt	mi
 800607c:	232b      	movmi	r3, #43	; 0x2b
 800607e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006082:	f89a 3000 	ldrb.w	r3, [sl]
 8006086:	2b2a      	cmp	r3, #42	; 0x2a
 8006088:	d015      	beq.n	80060b6 <_svfiprintf_r+0xf6>
 800608a:	4654      	mov	r4, sl
 800608c:	2000      	movs	r0, #0
 800608e:	f04f 0c0a 	mov.w	ip, #10
 8006092:	9a07      	ldr	r2, [sp, #28]
 8006094:	4621      	mov	r1, r4
 8006096:	f811 3b01 	ldrb.w	r3, [r1], #1
 800609a:	3b30      	subs	r3, #48	; 0x30
 800609c:	2b09      	cmp	r3, #9
 800609e:	d94e      	bls.n	800613e <_svfiprintf_r+0x17e>
 80060a0:	b1b0      	cbz	r0, 80060d0 <_svfiprintf_r+0x110>
 80060a2:	9207      	str	r2, [sp, #28]
 80060a4:	e014      	b.n	80060d0 <_svfiprintf_r+0x110>
 80060a6:	eba0 0308 	sub.w	r3, r0, r8
 80060aa:	fa09 f303 	lsl.w	r3, r9, r3
 80060ae:	4313      	orrs	r3, r2
 80060b0:	46a2      	mov	sl, r4
 80060b2:	9304      	str	r3, [sp, #16]
 80060b4:	e7d2      	b.n	800605c <_svfiprintf_r+0x9c>
 80060b6:	9b03      	ldr	r3, [sp, #12]
 80060b8:	1d19      	adds	r1, r3, #4
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	9103      	str	r1, [sp, #12]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	bfbb      	ittet	lt
 80060c2:	425b      	neglt	r3, r3
 80060c4:	f042 0202 	orrlt.w	r2, r2, #2
 80060c8:	9307      	strge	r3, [sp, #28]
 80060ca:	9307      	strlt	r3, [sp, #28]
 80060cc:	bfb8      	it	lt
 80060ce:	9204      	strlt	r2, [sp, #16]
 80060d0:	7823      	ldrb	r3, [r4, #0]
 80060d2:	2b2e      	cmp	r3, #46	; 0x2e
 80060d4:	d10c      	bne.n	80060f0 <_svfiprintf_r+0x130>
 80060d6:	7863      	ldrb	r3, [r4, #1]
 80060d8:	2b2a      	cmp	r3, #42	; 0x2a
 80060da:	d135      	bne.n	8006148 <_svfiprintf_r+0x188>
 80060dc:	9b03      	ldr	r3, [sp, #12]
 80060de:	3402      	adds	r4, #2
 80060e0:	1d1a      	adds	r2, r3, #4
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	9203      	str	r2, [sp, #12]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	bfb8      	it	lt
 80060ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80060ee:	9305      	str	r3, [sp, #20]
 80060f0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80061b0 <_svfiprintf_r+0x1f0>
 80060f4:	2203      	movs	r2, #3
 80060f6:	4650      	mov	r0, sl
 80060f8:	7821      	ldrb	r1, [r4, #0]
 80060fa:	f7ff fa77 	bl	80055ec <memchr>
 80060fe:	b140      	cbz	r0, 8006112 <_svfiprintf_r+0x152>
 8006100:	2340      	movs	r3, #64	; 0x40
 8006102:	eba0 000a 	sub.w	r0, r0, sl
 8006106:	fa03 f000 	lsl.w	r0, r3, r0
 800610a:	9b04      	ldr	r3, [sp, #16]
 800610c:	3401      	adds	r4, #1
 800610e:	4303      	orrs	r3, r0
 8006110:	9304      	str	r3, [sp, #16]
 8006112:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006116:	2206      	movs	r2, #6
 8006118:	4826      	ldr	r0, [pc, #152]	; (80061b4 <_svfiprintf_r+0x1f4>)
 800611a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800611e:	f7ff fa65 	bl	80055ec <memchr>
 8006122:	2800      	cmp	r0, #0
 8006124:	d038      	beq.n	8006198 <_svfiprintf_r+0x1d8>
 8006126:	4b24      	ldr	r3, [pc, #144]	; (80061b8 <_svfiprintf_r+0x1f8>)
 8006128:	bb1b      	cbnz	r3, 8006172 <_svfiprintf_r+0x1b2>
 800612a:	9b03      	ldr	r3, [sp, #12]
 800612c:	3307      	adds	r3, #7
 800612e:	f023 0307 	bic.w	r3, r3, #7
 8006132:	3308      	adds	r3, #8
 8006134:	9303      	str	r3, [sp, #12]
 8006136:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006138:	4433      	add	r3, r6
 800613a:	9309      	str	r3, [sp, #36]	; 0x24
 800613c:	e767      	b.n	800600e <_svfiprintf_r+0x4e>
 800613e:	460c      	mov	r4, r1
 8006140:	2001      	movs	r0, #1
 8006142:	fb0c 3202 	mla	r2, ip, r2, r3
 8006146:	e7a5      	b.n	8006094 <_svfiprintf_r+0xd4>
 8006148:	2300      	movs	r3, #0
 800614a:	f04f 0c0a 	mov.w	ip, #10
 800614e:	4619      	mov	r1, r3
 8006150:	3401      	adds	r4, #1
 8006152:	9305      	str	r3, [sp, #20]
 8006154:	4620      	mov	r0, r4
 8006156:	f810 2b01 	ldrb.w	r2, [r0], #1
 800615a:	3a30      	subs	r2, #48	; 0x30
 800615c:	2a09      	cmp	r2, #9
 800615e:	d903      	bls.n	8006168 <_svfiprintf_r+0x1a8>
 8006160:	2b00      	cmp	r3, #0
 8006162:	d0c5      	beq.n	80060f0 <_svfiprintf_r+0x130>
 8006164:	9105      	str	r1, [sp, #20]
 8006166:	e7c3      	b.n	80060f0 <_svfiprintf_r+0x130>
 8006168:	4604      	mov	r4, r0
 800616a:	2301      	movs	r3, #1
 800616c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006170:	e7f0      	b.n	8006154 <_svfiprintf_r+0x194>
 8006172:	ab03      	add	r3, sp, #12
 8006174:	9300      	str	r3, [sp, #0]
 8006176:	462a      	mov	r2, r5
 8006178:	4638      	mov	r0, r7
 800617a:	4b10      	ldr	r3, [pc, #64]	; (80061bc <_svfiprintf_r+0x1fc>)
 800617c:	a904      	add	r1, sp, #16
 800617e:	f7fd ffc5 	bl	800410c <_printf_float>
 8006182:	1c42      	adds	r2, r0, #1
 8006184:	4606      	mov	r6, r0
 8006186:	d1d6      	bne.n	8006136 <_svfiprintf_r+0x176>
 8006188:	89ab      	ldrh	r3, [r5, #12]
 800618a:	065b      	lsls	r3, r3, #25
 800618c:	f53f af2c 	bmi.w	8005fe8 <_svfiprintf_r+0x28>
 8006190:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006192:	b01d      	add	sp, #116	; 0x74
 8006194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006198:	ab03      	add	r3, sp, #12
 800619a:	9300      	str	r3, [sp, #0]
 800619c:	462a      	mov	r2, r5
 800619e:	4638      	mov	r0, r7
 80061a0:	4b06      	ldr	r3, [pc, #24]	; (80061bc <_svfiprintf_r+0x1fc>)
 80061a2:	a904      	add	r1, sp, #16
 80061a4:	f7fe fa4e 	bl	8004644 <_printf_i>
 80061a8:	e7eb      	b.n	8006182 <_svfiprintf_r+0x1c2>
 80061aa:	bf00      	nop
 80061ac:	08007bfc 	.word	0x08007bfc
 80061b0:	08007c02 	.word	0x08007c02
 80061b4:	08007c06 	.word	0x08007c06
 80061b8:	0800410d 	.word	0x0800410d
 80061bc:	08005f09 	.word	0x08005f09

080061c0 <_sbrk_r>:
 80061c0:	b538      	push	{r3, r4, r5, lr}
 80061c2:	2300      	movs	r3, #0
 80061c4:	4d05      	ldr	r5, [pc, #20]	; (80061dc <_sbrk_r+0x1c>)
 80061c6:	4604      	mov	r4, r0
 80061c8:	4608      	mov	r0, r1
 80061ca:	602b      	str	r3, [r5, #0]
 80061cc:	f7fa fec0 	bl	8000f50 <_sbrk>
 80061d0:	1c43      	adds	r3, r0, #1
 80061d2:	d102      	bne.n	80061da <_sbrk_r+0x1a>
 80061d4:	682b      	ldr	r3, [r5, #0]
 80061d6:	b103      	cbz	r3, 80061da <_sbrk_r+0x1a>
 80061d8:	6023      	str	r3, [r4, #0]
 80061da:	bd38      	pop	{r3, r4, r5, pc}
 80061dc:	2000036c 	.word	0x2000036c

080061e0 <__assert_func>:
 80061e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80061e2:	4614      	mov	r4, r2
 80061e4:	461a      	mov	r2, r3
 80061e6:	4b09      	ldr	r3, [pc, #36]	; (800620c <__assert_func+0x2c>)
 80061e8:	4605      	mov	r5, r0
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	68d8      	ldr	r0, [r3, #12]
 80061ee:	b14c      	cbz	r4, 8006204 <__assert_func+0x24>
 80061f0:	4b07      	ldr	r3, [pc, #28]	; (8006210 <__assert_func+0x30>)
 80061f2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80061f6:	9100      	str	r1, [sp, #0]
 80061f8:	462b      	mov	r3, r5
 80061fa:	4906      	ldr	r1, [pc, #24]	; (8006214 <__assert_func+0x34>)
 80061fc:	f000 f80e 	bl	800621c <fiprintf>
 8006200:	f000 faaa 	bl	8006758 <abort>
 8006204:	4b04      	ldr	r3, [pc, #16]	; (8006218 <__assert_func+0x38>)
 8006206:	461c      	mov	r4, r3
 8006208:	e7f3      	b.n	80061f2 <__assert_func+0x12>
 800620a:	bf00      	nop
 800620c:	2000000c 	.word	0x2000000c
 8006210:	08007c0d 	.word	0x08007c0d
 8006214:	08007c1a 	.word	0x08007c1a
 8006218:	08007c48 	.word	0x08007c48

0800621c <fiprintf>:
 800621c:	b40e      	push	{r1, r2, r3}
 800621e:	b503      	push	{r0, r1, lr}
 8006220:	4601      	mov	r1, r0
 8006222:	ab03      	add	r3, sp, #12
 8006224:	4805      	ldr	r0, [pc, #20]	; (800623c <fiprintf+0x20>)
 8006226:	f853 2b04 	ldr.w	r2, [r3], #4
 800622a:	6800      	ldr	r0, [r0, #0]
 800622c:	9301      	str	r3, [sp, #4]
 800622e:	f000 f895 	bl	800635c <_vfiprintf_r>
 8006232:	b002      	add	sp, #8
 8006234:	f85d eb04 	ldr.w	lr, [sp], #4
 8006238:	b003      	add	sp, #12
 800623a:	4770      	bx	lr
 800623c:	2000000c 	.word	0x2000000c

08006240 <__ascii_mbtowc>:
 8006240:	b082      	sub	sp, #8
 8006242:	b901      	cbnz	r1, 8006246 <__ascii_mbtowc+0x6>
 8006244:	a901      	add	r1, sp, #4
 8006246:	b142      	cbz	r2, 800625a <__ascii_mbtowc+0x1a>
 8006248:	b14b      	cbz	r3, 800625e <__ascii_mbtowc+0x1e>
 800624a:	7813      	ldrb	r3, [r2, #0]
 800624c:	600b      	str	r3, [r1, #0]
 800624e:	7812      	ldrb	r2, [r2, #0]
 8006250:	1e10      	subs	r0, r2, #0
 8006252:	bf18      	it	ne
 8006254:	2001      	movne	r0, #1
 8006256:	b002      	add	sp, #8
 8006258:	4770      	bx	lr
 800625a:	4610      	mov	r0, r2
 800625c:	e7fb      	b.n	8006256 <__ascii_mbtowc+0x16>
 800625e:	f06f 0001 	mvn.w	r0, #1
 8006262:	e7f8      	b.n	8006256 <__ascii_mbtowc+0x16>

08006264 <memmove>:
 8006264:	4288      	cmp	r0, r1
 8006266:	b510      	push	{r4, lr}
 8006268:	eb01 0402 	add.w	r4, r1, r2
 800626c:	d902      	bls.n	8006274 <memmove+0x10>
 800626e:	4284      	cmp	r4, r0
 8006270:	4623      	mov	r3, r4
 8006272:	d807      	bhi.n	8006284 <memmove+0x20>
 8006274:	1e43      	subs	r3, r0, #1
 8006276:	42a1      	cmp	r1, r4
 8006278:	d008      	beq.n	800628c <memmove+0x28>
 800627a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800627e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006282:	e7f8      	b.n	8006276 <memmove+0x12>
 8006284:	4601      	mov	r1, r0
 8006286:	4402      	add	r2, r0
 8006288:	428a      	cmp	r2, r1
 800628a:	d100      	bne.n	800628e <memmove+0x2a>
 800628c:	bd10      	pop	{r4, pc}
 800628e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006292:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006296:	e7f7      	b.n	8006288 <memmove+0x24>

08006298 <__malloc_lock>:
 8006298:	4801      	ldr	r0, [pc, #4]	; (80062a0 <__malloc_lock+0x8>)
 800629a:	f000 bc19 	b.w	8006ad0 <__retarget_lock_acquire_recursive>
 800629e:	bf00      	nop
 80062a0:	20000370 	.word	0x20000370

080062a4 <__malloc_unlock>:
 80062a4:	4801      	ldr	r0, [pc, #4]	; (80062ac <__malloc_unlock+0x8>)
 80062a6:	f000 bc14 	b.w	8006ad2 <__retarget_lock_release_recursive>
 80062aa:	bf00      	nop
 80062ac:	20000370 	.word	0x20000370

080062b0 <_realloc_r>:
 80062b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062b4:	4680      	mov	r8, r0
 80062b6:	4614      	mov	r4, r2
 80062b8:	460e      	mov	r6, r1
 80062ba:	b921      	cbnz	r1, 80062c6 <_realloc_r+0x16>
 80062bc:	4611      	mov	r1, r2
 80062be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062c2:	f7ff bdad 	b.w	8005e20 <_malloc_r>
 80062c6:	b92a      	cbnz	r2, 80062d4 <_realloc_r+0x24>
 80062c8:	f7ff fd42 	bl	8005d50 <_free_r>
 80062cc:	4625      	mov	r5, r4
 80062ce:	4628      	mov	r0, r5
 80062d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062d4:	f000 fc64 	bl	8006ba0 <_malloc_usable_size_r>
 80062d8:	4284      	cmp	r4, r0
 80062da:	4607      	mov	r7, r0
 80062dc:	d802      	bhi.n	80062e4 <_realloc_r+0x34>
 80062de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80062e2:	d812      	bhi.n	800630a <_realloc_r+0x5a>
 80062e4:	4621      	mov	r1, r4
 80062e6:	4640      	mov	r0, r8
 80062e8:	f7ff fd9a 	bl	8005e20 <_malloc_r>
 80062ec:	4605      	mov	r5, r0
 80062ee:	2800      	cmp	r0, #0
 80062f0:	d0ed      	beq.n	80062ce <_realloc_r+0x1e>
 80062f2:	42bc      	cmp	r4, r7
 80062f4:	4622      	mov	r2, r4
 80062f6:	4631      	mov	r1, r6
 80062f8:	bf28      	it	cs
 80062fa:	463a      	movcs	r2, r7
 80062fc:	f7ff f984 	bl	8005608 <memcpy>
 8006300:	4631      	mov	r1, r6
 8006302:	4640      	mov	r0, r8
 8006304:	f7ff fd24 	bl	8005d50 <_free_r>
 8006308:	e7e1      	b.n	80062ce <_realloc_r+0x1e>
 800630a:	4635      	mov	r5, r6
 800630c:	e7df      	b.n	80062ce <_realloc_r+0x1e>

0800630e <__sfputc_r>:
 800630e:	6893      	ldr	r3, [r2, #8]
 8006310:	b410      	push	{r4}
 8006312:	3b01      	subs	r3, #1
 8006314:	2b00      	cmp	r3, #0
 8006316:	6093      	str	r3, [r2, #8]
 8006318:	da07      	bge.n	800632a <__sfputc_r+0x1c>
 800631a:	6994      	ldr	r4, [r2, #24]
 800631c:	42a3      	cmp	r3, r4
 800631e:	db01      	blt.n	8006324 <__sfputc_r+0x16>
 8006320:	290a      	cmp	r1, #10
 8006322:	d102      	bne.n	800632a <__sfputc_r+0x1c>
 8006324:	bc10      	pop	{r4}
 8006326:	f000 b949 	b.w	80065bc <__swbuf_r>
 800632a:	6813      	ldr	r3, [r2, #0]
 800632c:	1c58      	adds	r0, r3, #1
 800632e:	6010      	str	r0, [r2, #0]
 8006330:	7019      	strb	r1, [r3, #0]
 8006332:	4608      	mov	r0, r1
 8006334:	bc10      	pop	{r4}
 8006336:	4770      	bx	lr

08006338 <__sfputs_r>:
 8006338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800633a:	4606      	mov	r6, r0
 800633c:	460f      	mov	r7, r1
 800633e:	4614      	mov	r4, r2
 8006340:	18d5      	adds	r5, r2, r3
 8006342:	42ac      	cmp	r4, r5
 8006344:	d101      	bne.n	800634a <__sfputs_r+0x12>
 8006346:	2000      	movs	r0, #0
 8006348:	e007      	b.n	800635a <__sfputs_r+0x22>
 800634a:	463a      	mov	r2, r7
 800634c:	4630      	mov	r0, r6
 800634e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006352:	f7ff ffdc 	bl	800630e <__sfputc_r>
 8006356:	1c43      	adds	r3, r0, #1
 8006358:	d1f3      	bne.n	8006342 <__sfputs_r+0xa>
 800635a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800635c <_vfiprintf_r>:
 800635c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006360:	460d      	mov	r5, r1
 8006362:	4614      	mov	r4, r2
 8006364:	4698      	mov	r8, r3
 8006366:	4606      	mov	r6, r0
 8006368:	b09d      	sub	sp, #116	; 0x74
 800636a:	b118      	cbz	r0, 8006374 <_vfiprintf_r+0x18>
 800636c:	6983      	ldr	r3, [r0, #24]
 800636e:	b90b      	cbnz	r3, 8006374 <_vfiprintf_r+0x18>
 8006370:	f000 fb10 	bl	8006994 <__sinit>
 8006374:	4b89      	ldr	r3, [pc, #548]	; (800659c <_vfiprintf_r+0x240>)
 8006376:	429d      	cmp	r5, r3
 8006378:	d11b      	bne.n	80063b2 <_vfiprintf_r+0x56>
 800637a:	6875      	ldr	r5, [r6, #4]
 800637c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800637e:	07d9      	lsls	r1, r3, #31
 8006380:	d405      	bmi.n	800638e <_vfiprintf_r+0x32>
 8006382:	89ab      	ldrh	r3, [r5, #12]
 8006384:	059a      	lsls	r2, r3, #22
 8006386:	d402      	bmi.n	800638e <_vfiprintf_r+0x32>
 8006388:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800638a:	f000 fba1 	bl	8006ad0 <__retarget_lock_acquire_recursive>
 800638e:	89ab      	ldrh	r3, [r5, #12]
 8006390:	071b      	lsls	r3, r3, #28
 8006392:	d501      	bpl.n	8006398 <_vfiprintf_r+0x3c>
 8006394:	692b      	ldr	r3, [r5, #16]
 8006396:	b9eb      	cbnz	r3, 80063d4 <_vfiprintf_r+0x78>
 8006398:	4629      	mov	r1, r5
 800639a:	4630      	mov	r0, r6
 800639c:	f000 f96e 	bl	800667c <__swsetup_r>
 80063a0:	b1c0      	cbz	r0, 80063d4 <_vfiprintf_r+0x78>
 80063a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80063a4:	07dc      	lsls	r4, r3, #31
 80063a6:	d50e      	bpl.n	80063c6 <_vfiprintf_r+0x6a>
 80063a8:	f04f 30ff 	mov.w	r0, #4294967295
 80063ac:	b01d      	add	sp, #116	; 0x74
 80063ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063b2:	4b7b      	ldr	r3, [pc, #492]	; (80065a0 <_vfiprintf_r+0x244>)
 80063b4:	429d      	cmp	r5, r3
 80063b6:	d101      	bne.n	80063bc <_vfiprintf_r+0x60>
 80063b8:	68b5      	ldr	r5, [r6, #8]
 80063ba:	e7df      	b.n	800637c <_vfiprintf_r+0x20>
 80063bc:	4b79      	ldr	r3, [pc, #484]	; (80065a4 <_vfiprintf_r+0x248>)
 80063be:	429d      	cmp	r5, r3
 80063c0:	bf08      	it	eq
 80063c2:	68f5      	ldreq	r5, [r6, #12]
 80063c4:	e7da      	b.n	800637c <_vfiprintf_r+0x20>
 80063c6:	89ab      	ldrh	r3, [r5, #12]
 80063c8:	0598      	lsls	r0, r3, #22
 80063ca:	d4ed      	bmi.n	80063a8 <_vfiprintf_r+0x4c>
 80063cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80063ce:	f000 fb80 	bl	8006ad2 <__retarget_lock_release_recursive>
 80063d2:	e7e9      	b.n	80063a8 <_vfiprintf_r+0x4c>
 80063d4:	2300      	movs	r3, #0
 80063d6:	9309      	str	r3, [sp, #36]	; 0x24
 80063d8:	2320      	movs	r3, #32
 80063da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80063de:	2330      	movs	r3, #48	; 0x30
 80063e0:	f04f 0901 	mov.w	r9, #1
 80063e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80063e8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80065a8 <_vfiprintf_r+0x24c>
 80063ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80063f0:	4623      	mov	r3, r4
 80063f2:	469a      	mov	sl, r3
 80063f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80063f8:	b10a      	cbz	r2, 80063fe <_vfiprintf_r+0xa2>
 80063fa:	2a25      	cmp	r2, #37	; 0x25
 80063fc:	d1f9      	bne.n	80063f2 <_vfiprintf_r+0x96>
 80063fe:	ebba 0b04 	subs.w	fp, sl, r4
 8006402:	d00b      	beq.n	800641c <_vfiprintf_r+0xc0>
 8006404:	465b      	mov	r3, fp
 8006406:	4622      	mov	r2, r4
 8006408:	4629      	mov	r1, r5
 800640a:	4630      	mov	r0, r6
 800640c:	f7ff ff94 	bl	8006338 <__sfputs_r>
 8006410:	3001      	adds	r0, #1
 8006412:	f000 80aa 	beq.w	800656a <_vfiprintf_r+0x20e>
 8006416:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006418:	445a      	add	r2, fp
 800641a:	9209      	str	r2, [sp, #36]	; 0x24
 800641c:	f89a 3000 	ldrb.w	r3, [sl]
 8006420:	2b00      	cmp	r3, #0
 8006422:	f000 80a2 	beq.w	800656a <_vfiprintf_r+0x20e>
 8006426:	2300      	movs	r3, #0
 8006428:	f04f 32ff 	mov.w	r2, #4294967295
 800642c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006430:	f10a 0a01 	add.w	sl, sl, #1
 8006434:	9304      	str	r3, [sp, #16]
 8006436:	9307      	str	r3, [sp, #28]
 8006438:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800643c:	931a      	str	r3, [sp, #104]	; 0x68
 800643e:	4654      	mov	r4, sl
 8006440:	2205      	movs	r2, #5
 8006442:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006446:	4858      	ldr	r0, [pc, #352]	; (80065a8 <_vfiprintf_r+0x24c>)
 8006448:	f7ff f8d0 	bl	80055ec <memchr>
 800644c:	9a04      	ldr	r2, [sp, #16]
 800644e:	b9d8      	cbnz	r0, 8006488 <_vfiprintf_r+0x12c>
 8006450:	06d1      	lsls	r1, r2, #27
 8006452:	bf44      	itt	mi
 8006454:	2320      	movmi	r3, #32
 8006456:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800645a:	0713      	lsls	r3, r2, #28
 800645c:	bf44      	itt	mi
 800645e:	232b      	movmi	r3, #43	; 0x2b
 8006460:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006464:	f89a 3000 	ldrb.w	r3, [sl]
 8006468:	2b2a      	cmp	r3, #42	; 0x2a
 800646a:	d015      	beq.n	8006498 <_vfiprintf_r+0x13c>
 800646c:	4654      	mov	r4, sl
 800646e:	2000      	movs	r0, #0
 8006470:	f04f 0c0a 	mov.w	ip, #10
 8006474:	9a07      	ldr	r2, [sp, #28]
 8006476:	4621      	mov	r1, r4
 8006478:	f811 3b01 	ldrb.w	r3, [r1], #1
 800647c:	3b30      	subs	r3, #48	; 0x30
 800647e:	2b09      	cmp	r3, #9
 8006480:	d94e      	bls.n	8006520 <_vfiprintf_r+0x1c4>
 8006482:	b1b0      	cbz	r0, 80064b2 <_vfiprintf_r+0x156>
 8006484:	9207      	str	r2, [sp, #28]
 8006486:	e014      	b.n	80064b2 <_vfiprintf_r+0x156>
 8006488:	eba0 0308 	sub.w	r3, r0, r8
 800648c:	fa09 f303 	lsl.w	r3, r9, r3
 8006490:	4313      	orrs	r3, r2
 8006492:	46a2      	mov	sl, r4
 8006494:	9304      	str	r3, [sp, #16]
 8006496:	e7d2      	b.n	800643e <_vfiprintf_r+0xe2>
 8006498:	9b03      	ldr	r3, [sp, #12]
 800649a:	1d19      	adds	r1, r3, #4
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	9103      	str	r1, [sp, #12]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	bfbb      	ittet	lt
 80064a4:	425b      	neglt	r3, r3
 80064a6:	f042 0202 	orrlt.w	r2, r2, #2
 80064aa:	9307      	strge	r3, [sp, #28]
 80064ac:	9307      	strlt	r3, [sp, #28]
 80064ae:	bfb8      	it	lt
 80064b0:	9204      	strlt	r2, [sp, #16]
 80064b2:	7823      	ldrb	r3, [r4, #0]
 80064b4:	2b2e      	cmp	r3, #46	; 0x2e
 80064b6:	d10c      	bne.n	80064d2 <_vfiprintf_r+0x176>
 80064b8:	7863      	ldrb	r3, [r4, #1]
 80064ba:	2b2a      	cmp	r3, #42	; 0x2a
 80064bc:	d135      	bne.n	800652a <_vfiprintf_r+0x1ce>
 80064be:	9b03      	ldr	r3, [sp, #12]
 80064c0:	3402      	adds	r4, #2
 80064c2:	1d1a      	adds	r2, r3, #4
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	9203      	str	r2, [sp, #12]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	bfb8      	it	lt
 80064cc:	f04f 33ff 	movlt.w	r3, #4294967295
 80064d0:	9305      	str	r3, [sp, #20]
 80064d2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80065ac <_vfiprintf_r+0x250>
 80064d6:	2203      	movs	r2, #3
 80064d8:	4650      	mov	r0, sl
 80064da:	7821      	ldrb	r1, [r4, #0]
 80064dc:	f7ff f886 	bl	80055ec <memchr>
 80064e0:	b140      	cbz	r0, 80064f4 <_vfiprintf_r+0x198>
 80064e2:	2340      	movs	r3, #64	; 0x40
 80064e4:	eba0 000a 	sub.w	r0, r0, sl
 80064e8:	fa03 f000 	lsl.w	r0, r3, r0
 80064ec:	9b04      	ldr	r3, [sp, #16]
 80064ee:	3401      	adds	r4, #1
 80064f0:	4303      	orrs	r3, r0
 80064f2:	9304      	str	r3, [sp, #16]
 80064f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064f8:	2206      	movs	r2, #6
 80064fa:	482d      	ldr	r0, [pc, #180]	; (80065b0 <_vfiprintf_r+0x254>)
 80064fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006500:	f7ff f874 	bl	80055ec <memchr>
 8006504:	2800      	cmp	r0, #0
 8006506:	d03f      	beq.n	8006588 <_vfiprintf_r+0x22c>
 8006508:	4b2a      	ldr	r3, [pc, #168]	; (80065b4 <_vfiprintf_r+0x258>)
 800650a:	bb1b      	cbnz	r3, 8006554 <_vfiprintf_r+0x1f8>
 800650c:	9b03      	ldr	r3, [sp, #12]
 800650e:	3307      	adds	r3, #7
 8006510:	f023 0307 	bic.w	r3, r3, #7
 8006514:	3308      	adds	r3, #8
 8006516:	9303      	str	r3, [sp, #12]
 8006518:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800651a:	443b      	add	r3, r7
 800651c:	9309      	str	r3, [sp, #36]	; 0x24
 800651e:	e767      	b.n	80063f0 <_vfiprintf_r+0x94>
 8006520:	460c      	mov	r4, r1
 8006522:	2001      	movs	r0, #1
 8006524:	fb0c 3202 	mla	r2, ip, r2, r3
 8006528:	e7a5      	b.n	8006476 <_vfiprintf_r+0x11a>
 800652a:	2300      	movs	r3, #0
 800652c:	f04f 0c0a 	mov.w	ip, #10
 8006530:	4619      	mov	r1, r3
 8006532:	3401      	adds	r4, #1
 8006534:	9305      	str	r3, [sp, #20]
 8006536:	4620      	mov	r0, r4
 8006538:	f810 2b01 	ldrb.w	r2, [r0], #1
 800653c:	3a30      	subs	r2, #48	; 0x30
 800653e:	2a09      	cmp	r2, #9
 8006540:	d903      	bls.n	800654a <_vfiprintf_r+0x1ee>
 8006542:	2b00      	cmp	r3, #0
 8006544:	d0c5      	beq.n	80064d2 <_vfiprintf_r+0x176>
 8006546:	9105      	str	r1, [sp, #20]
 8006548:	e7c3      	b.n	80064d2 <_vfiprintf_r+0x176>
 800654a:	4604      	mov	r4, r0
 800654c:	2301      	movs	r3, #1
 800654e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006552:	e7f0      	b.n	8006536 <_vfiprintf_r+0x1da>
 8006554:	ab03      	add	r3, sp, #12
 8006556:	9300      	str	r3, [sp, #0]
 8006558:	462a      	mov	r2, r5
 800655a:	4630      	mov	r0, r6
 800655c:	4b16      	ldr	r3, [pc, #88]	; (80065b8 <_vfiprintf_r+0x25c>)
 800655e:	a904      	add	r1, sp, #16
 8006560:	f7fd fdd4 	bl	800410c <_printf_float>
 8006564:	4607      	mov	r7, r0
 8006566:	1c78      	adds	r0, r7, #1
 8006568:	d1d6      	bne.n	8006518 <_vfiprintf_r+0x1bc>
 800656a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800656c:	07d9      	lsls	r1, r3, #31
 800656e:	d405      	bmi.n	800657c <_vfiprintf_r+0x220>
 8006570:	89ab      	ldrh	r3, [r5, #12]
 8006572:	059a      	lsls	r2, r3, #22
 8006574:	d402      	bmi.n	800657c <_vfiprintf_r+0x220>
 8006576:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006578:	f000 faab 	bl	8006ad2 <__retarget_lock_release_recursive>
 800657c:	89ab      	ldrh	r3, [r5, #12]
 800657e:	065b      	lsls	r3, r3, #25
 8006580:	f53f af12 	bmi.w	80063a8 <_vfiprintf_r+0x4c>
 8006584:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006586:	e711      	b.n	80063ac <_vfiprintf_r+0x50>
 8006588:	ab03      	add	r3, sp, #12
 800658a:	9300      	str	r3, [sp, #0]
 800658c:	462a      	mov	r2, r5
 800658e:	4630      	mov	r0, r6
 8006590:	4b09      	ldr	r3, [pc, #36]	; (80065b8 <_vfiprintf_r+0x25c>)
 8006592:	a904      	add	r1, sp, #16
 8006594:	f7fe f856 	bl	8004644 <_printf_i>
 8006598:	e7e4      	b.n	8006564 <_vfiprintf_r+0x208>
 800659a:	bf00      	nop
 800659c:	08007d74 	.word	0x08007d74
 80065a0:	08007d94 	.word	0x08007d94
 80065a4:	08007d54 	.word	0x08007d54
 80065a8:	08007bfc 	.word	0x08007bfc
 80065ac:	08007c02 	.word	0x08007c02
 80065b0:	08007c06 	.word	0x08007c06
 80065b4:	0800410d 	.word	0x0800410d
 80065b8:	08006339 	.word	0x08006339

080065bc <__swbuf_r>:
 80065bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065be:	460e      	mov	r6, r1
 80065c0:	4614      	mov	r4, r2
 80065c2:	4605      	mov	r5, r0
 80065c4:	b118      	cbz	r0, 80065ce <__swbuf_r+0x12>
 80065c6:	6983      	ldr	r3, [r0, #24]
 80065c8:	b90b      	cbnz	r3, 80065ce <__swbuf_r+0x12>
 80065ca:	f000 f9e3 	bl	8006994 <__sinit>
 80065ce:	4b21      	ldr	r3, [pc, #132]	; (8006654 <__swbuf_r+0x98>)
 80065d0:	429c      	cmp	r4, r3
 80065d2:	d12b      	bne.n	800662c <__swbuf_r+0x70>
 80065d4:	686c      	ldr	r4, [r5, #4]
 80065d6:	69a3      	ldr	r3, [r4, #24]
 80065d8:	60a3      	str	r3, [r4, #8]
 80065da:	89a3      	ldrh	r3, [r4, #12]
 80065dc:	071a      	lsls	r2, r3, #28
 80065de:	d52f      	bpl.n	8006640 <__swbuf_r+0x84>
 80065e0:	6923      	ldr	r3, [r4, #16]
 80065e2:	b36b      	cbz	r3, 8006640 <__swbuf_r+0x84>
 80065e4:	6923      	ldr	r3, [r4, #16]
 80065e6:	6820      	ldr	r0, [r4, #0]
 80065e8:	b2f6      	uxtb	r6, r6
 80065ea:	1ac0      	subs	r0, r0, r3
 80065ec:	6963      	ldr	r3, [r4, #20]
 80065ee:	4637      	mov	r7, r6
 80065f0:	4283      	cmp	r3, r0
 80065f2:	dc04      	bgt.n	80065fe <__swbuf_r+0x42>
 80065f4:	4621      	mov	r1, r4
 80065f6:	4628      	mov	r0, r5
 80065f8:	f000 f938 	bl	800686c <_fflush_r>
 80065fc:	bb30      	cbnz	r0, 800664c <__swbuf_r+0x90>
 80065fe:	68a3      	ldr	r3, [r4, #8]
 8006600:	3001      	adds	r0, #1
 8006602:	3b01      	subs	r3, #1
 8006604:	60a3      	str	r3, [r4, #8]
 8006606:	6823      	ldr	r3, [r4, #0]
 8006608:	1c5a      	adds	r2, r3, #1
 800660a:	6022      	str	r2, [r4, #0]
 800660c:	701e      	strb	r6, [r3, #0]
 800660e:	6963      	ldr	r3, [r4, #20]
 8006610:	4283      	cmp	r3, r0
 8006612:	d004      	beq.n	800661e <__swbuf_r+0x62>
 8006614:	89a3      	ldrh	r3, [r4, #12]
 8006616:	07db      	lsls	r3, r3, #31
 8006618:	d506      	bpl.n	8006628 <__swbuf_r+0x6c>
 800661a:	2e0a      	cmp	r6, #10
 800661c:	d104      	bne.n	8006628 <__swbuf_r+0x6c>
 800661e:	4621      	mov	r1, r4
 8006620:	4628      	mov	r0, r5
 8006622:	f000 f923 	bl	800686c <_fflush_r>
 8006626:	b988      	cbnz	r0, 800664c <__swbuf_r+0x90>
 8006628:	4638      	mov	r0, r7
 800662a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800662c:	4b0a      	ldr	r3, [pc, #40]	; (8006658 <__swbuf_r+0x9c>)
 800662e:	429c      	cmp	r4, r3
 8006630:	d101      	bne.n	8006636 <__swbuf_r+0x7a>
 8006632:	68ac      	ldr	r4, [r5, #8]
 8006634:	e7cf      	b.n	80065d6 <__swbuf_r+0x1a>
 8006636:	4b09      	ldr	r3, [pc, #36]	; (800665c <__swbuf_r+0xa0>)
 8006638:	429c      	cmp	r4, r3
 800663a:	bf08      	it	eq
 800663c:	68ec      	ldreq	r4, [r5, #12]
 800663e:	e7ca      	b.n	80065d6 <__swbuf_r+0x1a>
 8006640:	4621      	mov	r1, r4
 8006642:	4628      	mov	r0, r5
 8006644:	f000 f81a 	bl	800667c <__swsetup_r>
 8006648:	2800      	cmp	r0, #0
 800664a:	d0cb      	beq.n	80065e4 <__swbuf_r+0x28>
 800664c:	f04f 37ff 	mov.w	r7, #4294967295
 8006650:	e7ea      	b.n	8006628 <__swbuf_r+0x6c>
 8006652:	bf00      	nop
 8006654:	08007d74 	.word	0x08007d74
 8006658:	08007d94 	.word	0x08007d94
 800665c:	08007d54 	.word	0x08007d54

08006660 <__ascii_wctomb>:
 8006660:	4603      	mov	r3, r0
 8006662:	4608      	mov	r0, r1
 8006664:	b141      	cbz	r1, 8006678 <__ascii_wctomb+0x18>
 8006666:	2aff      	cmp	r2, #255	; 0xff
 8006668:	d904      	bls.n	8006674 <__ascii_wctomb+0x14>
 800666a:	228a      	movs	r2, #138	; 0x8a
 800666c:	f04f 30ff 	mov.w	r0, #4294967295
 8006670:	601a      	str	r2, [r3, #0]
 8006672:	4770      	bx	lr
 8006674:	2001      	movs	r0, #1
 8006676:	700a      	strb	r2, [r1, #0]
 8006678:	4770      	bx	lr
	...

0800667c <__swsetup_r>:
 800667c:	4b32      	ldr	r3, [pc, #200]	; (8006748 <__swsetup_r+0xcc>)
 800667e:	b570      	push	{r4, r5, r6, lr}
 8006680:	681d      	ldr	r5, [r3, #0]
 8006682:	4606      	mov	r6, r0
 8006684:	460c      	mov	r4, r1
 8006686:	b125      	cbz	r5, 8006692 <__swsetup_r+0x16>
 8006688:	69ab      	ldr	r3, [r5, #24]
 800668a:	b913      	cbnz	r3, 8006692 <__swsetup_r+0x16>
 800668c:	4628      	mov	r0, r5
 800668e:	f000 f981 	bl	8006994 <__sinit>
 8006692:	4b2e      	ldr	r3, [pc, #184]	; (800674c <__swsetup_r+0xd0>)
 8006694:	429c      	cmp	r4, r3
 8006696:	d10f      	bne.n	80066b8 <__swsetup_r+0x3c>
 8006698:	686c      	ldr	r4, [r5, #4]
 800669a:	89a3      	ldrh	r3, [r4, #12]
 800669c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80066a0:	0719      	lsls	r1, r3, #28
 80066a2:	d42c      	bmi.n	80066fe <__swsetup_r+0x82>
 80066a4:	06dd      	lsls	r5, r3, #27
 80066a6:	d411      	bmi.n	80066cc <__swsetup_r+0x50>
 80066a8:	2309      	movs	r3, #9
 80066aa:	6033      	str	r3, [r6, #0]
 80066ac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80066b0:	f04f 30ff 	mov.w	r0, #4294967295
 80066b4:	81a3      	strh	r3, [r4, #12]
 80066b6:	e03e      	b.n	8006736 <__swsetup_r+0xba>
 80066b8:	4b25      	ldr	r3, [pc, #148]	; (8006750 <__swsetup_r+0xd4>)
 80066ba:	429c      	cmp	r4, r3
 80066bc:	d101      	bne.n	80066c2 <__swsetup_r+0x46>
 80066be:	68ac      	ldr	r4, [r5, #8]
 80066c0:	e7eb      	b.n	800669a <__swsetup_r+0x1e>
 80066c2:	4b24      	ldr	r3, [pc, #144]	; (8006754 <__swsetup_r+0xd8>)
 80066c4:	429c      	cmp	r4, r3
 80066c6:	bf08      	it	eq
 80066c8:	68ec      	ldreq	r4, [r5, #12]
 80066ca:	e7e6      	b.n	800669a <__swsetup_r+0x1e>
 80066cc:	0758      	lsls	r0, r3, #29
 80066ce:	d512      	bpl.n	80066f6 <__swsetup_r+0x7a>
 80066d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80066d2:	b141      	cbz	r1, 80066e6 <__swsetup_r+0x6a>
 80066d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80066d8:	4299      	cmp	r1, r3
 80066da:	d002      	beq.n	80066e2 <__swsetup_r+0x66>
 80066dc:	4630      	mov	r0, r6
 80066de:	f7ff fb37 	bl	8005d50 <_free_r>
 80066e2:	2300      	movs	r3, #0
 80066e4:	6363      	str	r3, [r4, #52]	; 0x34
 80066e6:	89a3      	ldrh	r3, [r4, #12]
 80066e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80066ec:	81a3      	strh	r3, [r4, #12]
 80066ee:	2300      	movs	r3, #0
 80066f0:	6063      	str	r3, [r4, #4]
 80066f2:	6923      	ldr	r3, [r4, #16]
 80066f4:	6023      	str	r3, [r4, #0]
 80066f6:	89a3      	ldrh	r3, [r4, #12]
 80066f8:	f043 0308 	orr.w	r3, r3, #8
 80066fc:	81a3      	strh	r3, [r4, #12]
 80066fe:	6923      	ldr	r3, [r4, #16]
 8006700:	b94b      	cbnz	r3, 8006716 <__swsetup_r+0x9a>
 8006702:	89a3      	ldrh	r3, [r4, #12]
 8006704:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006708:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800670c:	d003      	beq.n	8006716 <__swsetup_r+0x9a>
 800670e:	4621      	mov	r1, r4
 8006710:	4630      	mov	r0, r6
 8006712:	f000 fa05 	bl	8006b20 <__smakebuf_r>
 8006716:	89a0      	ldrh	r0, [r4, #12]
 8006718:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800671c:	f010 0301 	ands.w	r3, r0, #1
 8006720:	d00a      	beq.n	8006738 <__swsetup_r+0xbc>
 8006722:	2300      	movs	r3, #0
 8006724:	60a3      	str	r3, [r4, #8]
 8006726:	6963      	ldr	r3, [r4, #20]
 8006728:	425b      	negs	r3, r3
 800672a:	61a3      	str	r3, [r4, #24]
 800672c:	6923      	ldr	r3, [r4, #16]
 800672e:	b943      	cbnz	r3, 8006742 <__swsetup_r+0xc6>
 8006730:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006734:	d1ba      	bne.n	80066ac <__swsetup_r+0x30>
 8006736:	bd70      	pop	{r4, r5, r6, pc}
 8006738:	0781      	lsls	r1, r0, #30
 800673a:	bf58      	it	pl
 800673c:	6963      	ldrpl	r3, [r4, #20]
 800673e:	60a3      	str	r3, [r4, #8]
 8006740:	e7f4      	b.n	800672c <__swsetup_r+0xb0>
 8006742:	2000      	movs	r0, #0
 8006744:	e7f7      	b.n	8006736 <__swsetup_r+0xba>
 8006746:	bf00      	nop
 8006748:	2000000c 	.word	0x2000000c
 800674c:	08007d74 	.word	0x08007d74
 8006750:	08007d94 	.word	0x08007d94
 8006754:	08007d54 	.word	0x08007d54

08006758 <abort>:
 8006758:	2006      	movs	r0, #6
 800675a:	b508      	push	{r3, lr}
 800675c:	f000 fa50 	bl	8006c00 <raise>
 8006760:	2001      	movs	r0, #1
 8006762:	f7fa fb82 	bl	8000e6a <_exit>
	...

08006768 <__sflush_r>:
 8006768:	898a      	ldrh	r2, [r1, #12]
 800676a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800676c:	4605      	mov	r5, r0
 800676e:	0710      	lsls	r0, r2, #28
 8006770:	460c      	mov	r4, r1
 8006772:	d457      	bmi.n	8006824 <__sflush_r+0xbc>
 8006774:	684b      	ldr	r3, [r1, #4]
 8006776:	2b00      	cmp	r3, #0
 8006778:	dc04      	bgt.n	8006784 <__sflush_r+0x1c>
 800677a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800677c:	2b00      	cmp	r3, #0
 800677e:	dc01      	bgt.n	8006784 <__sflush_r+0x1c>
 8006780:	2000      	movs	r0, #0
 8006782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006784:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006786:	2e00      	cmp	r6, #0
 8006788:	d0fa      	beq.n	8006780 <__sflush_r+0x18>
 800678a:	2300      	movs	r3, #0
 800678c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006790:	682f      	ldr	r7, [r5, #0]
 8006792:	602b      	str	r3, [r5, #0]
 8006794:	d032      	beq.n	80067fc <__sflush_r+0x94>
 8006796:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006798:	89a3      	ldrh	r3, [r4, #12]
 800679a:	075a      	lsls	r2, r3, #29
 800679c:	d505      	bpl.n	80067aa <__sflush_r+0x42>
 800679e:	6863      	ldr	r3, [r4, #4]
 80067a0:	1ac0      	subs	r0, r0, r3
 80067a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80067a4:	b10b      	cbz	r3, 80067aa <__sflush_r+0x42>
 80067a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80067a8:	1ac0      	subs	r0, r0, r3
 80067aa:	2300      	movs	r3, #0
 80067ac:	4602      	mov	r2, r0
 80067ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80067b0:	4628      	mov	r0, r5
 80067b2:	6a21      	ldr	r1, [r4, #32]
 80067b4:	47b0      	blx	r6
 80067b6:	1c43      	adds	r3, r0, #1
 80067b8:	89a3      	ldrh	r3, [r4, #12]
 80067ba:	d106      	bne.n	80067ca <__sflush_r+0x62>
 80067bc:	6829      	ldr	r1, [r5, #0]
 80067be:	291d      	cmp	r1, #29
 80067c0:	d82c      	bhi.n	800681c <__sflush_r+0xb4>
 80067c2:	4a29      	ldr	r2, [pc, #164]	; (8006868 <__sflush_r+0x100>)
 80067c4:	40ca      	lsrs	r2, r1
 80067c6:	07d6      	lsls	r6, r2, #31
 80067c8:	d528      	bpl.n	800681c <__sflush_r+0xb4>
 80067ca:	2200      	movs	r2, #0
 80067cc:	6062      	str	r2, [r4, #4]
 80067ce:	6922      	ldr	r2, [r4, #16]
 80067d0:	04d9      	lsls	r1, r3, #19
 80067d2:	6022      	str	r2, [r4, #0]
 80067d4:	d504      	bpl.n	80067e0 <__sflush_r+0x78>
 80067d6:	1c42      	adds	r2, r0, #1
 80067d8:	d101      	bne.n	80067de <__sflush_r+0x76>
 80067da:	682b      	ldr	r3, [r5, #0]
 80067dc:	b903      	cbnz	r3, 80067e0 <__sflush_r+0x78>
 80067de:	6560      	str	r0, [r4, #84]	; 0x54
 80067e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80067e2:	602f      	str	r7, [r5, #0]
 80067e4:	2900      	cmp	r1, #0
 80067e6:	d0cb      	beq.n	8006780 <__sflush_r+0x18>
 80067e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80067ec:	4299      	cmp	r1, r3
 80067ee:	d002      	beq.n	80067f6 <__sflush_r+0x8e>
 80067f0:	4628      	mov	r0, r5
 80067f2:	f7ff faad 	bl	8005d50 <_free_r>
 80067f6:	2000      	movs	r0, #0
 80067f8:	6360      	str	r0, [r4, #52]	; 0x34
 80067fa:	e7c2      	b.n	8006782 <__sflush_r+0x1a>
 80067fc:	6a21      	ldr	r1, [r4, #32]
 80067fe:	2301      	movs	r3, #1
 8006800:	4628      	mov	r0, r5
 8006802:	47b0      	blx	r6
 8006804:	1c41      	adds	r1, r0, #1
 8006806:	d1c7      	bne.n	8006798 <__sflush_r+0x30>
 8006808:	682b      	ldr	r3, [r5, #0]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d0c4      	beq.n	8006798 <__sflush_r+0x30>
 800680e:	2b1d      	cmp	r3, #29
 8006810:	d001      	beq.n	8006816 <__sflush_r+0xae>
 8006812:	2b16      	cmp	r3, #22
 8006814:	d101      	bne.n	800681a <__sflush_r+0xb2>
 8006816:	602f      	str	r7, [r5, #0]
 8006818:	e7b2      	b.n	8006780 <__sflush_r+0x18>
 800681a:	89a3      	ldrh	r3, [r4, #12]
 800681c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006820:	81a3      	strh	r3, [r4, #12]
 8006822:	e7ae      	b.n	8006782 <__sflush_r+0x1a>
 8006824:	690f      	ldr	r7, [r1, #16]
 8006826:	2f00      	cmp	r7, #0
 8006828:	d0aa      	beq.n	8006780 <__sflush_r+0x18>
 800682a:	0793      	lsls	r3, r2, #30
 800682c:	bf18      	it	ne
 800682e:	2300      	movne	r3, #0
 8006830:	680e      	ldr	r6, [r1, #0]
 8006832:	bf08      	it	eq
 8006834:	694b      	ldreq	r3, [r1, #20]
 8006836:	1bf6      	subs	r6, r6, r7
 8006838:	600f      	str	r7, [r1, #0]
 800683a:	608b      	str	r3, [r1, #8]
 800683c:	2e00      	cmp	r6, #0
 800683e:	dd9f      	ble.n	8006780 <__sflush_r+0x18>
 8006840:	4633      	mov	r3, r6
 8006842:	463a      	mov	r2, r7
 8006844:	4628      	mov	r0, r5
 8006846:	6a21      	ldr	r1, [r4, #32]
 8006848:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800684c:	47e0      	blx	ip
 800684e:	2800      	cmp	r0, #0
 8006850:	dc06      	bgt.n	8006860 <__sflush_r+0xf8>
 8006852:	89a3      	ldrh	r3, [r4, #12]
 8006854:	f04f 30ff 	mov.w	r0, #4294967295
 8006858:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800685c:	81a3      	strh	r3, [r4, #12]
 800685e:	e790      	b.n	8006782 <__sflush_r+0x1a>
 8006860:	4407      	add	r7, r0
 8006862:	1a36      	subs	r6, r6, r0
 8006864:	e7ea      	b.n	800683c <__sflush_r+0xd4>
 8006866:	bf00      	nop
 8006868:	20400001 	.word	0x20400001

0800686c <_fflush_r>:
 800686c:	b538      	push	{r3, r4, r5, lr}
 800686e:	690b      	ldr	r3, [r1, #16]
 8006870:	4605      	mov	r5, r0
 8006872:	460c      	mov	r4, r1
 8006874:	b913      	cbnz	r3, 800687c <_fflush_r+0x10>
 8006876:	2500      	movs	r5, #0
 8006878:	4628      	mov	r0, r5
 800687a:	bd38      	pop	{r3, r4, r5, pc}
 800687c:	b118      	cbz	r0, 8006886 <_fflush_r+0x1a>
 800687e:	6983      	ldr	r3, [r0, #24]
 8006880:	b90b      	cbnz	r3, 8006886 <_fflush_r+0x1a>
 8006882:	f000 f887 	bl	8006994 <__sinit>
 8006886:	4b14      	ldr	r3, [pc, #80]	; (80068d8 <_fflush_r+0x6c>)
 8006888:	429c      	cmp	r4, r3
 800688a:	d11b      	bne.n	80068c4 <_fflush_r+0x58>
 800688c:	686c      	ldr	r4, [r5, #4]
 800688e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d0ef      	beq.n	8006876 <_fflush_r+0xa>
 8006896:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006898:	07d0      	lsls	r0, r2, #31
 800689a:	d404      	bmi.n	80068a6 <_fflush_r+0x3a>
 800689c:	0599      	lsls	r1, r3, #22
 800689e:	d402      	bmi.n	80068a6 <_fflush_r+0x3a>
 80068a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80068a2:	f000 f915 	bl	8006ad0 <__retarget_lock_acquire_recursive>
 80068a6:	4628      	mov	r0, r5
 80068a8:	4621      	mov	r1, r4
 80068aa:	f7ff ff5d 	bl	8006768 <__sflush_r>
 80068ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80068b0:	4605      	mov	r5, r0
 80068b2:	07da      	lsls	r2, r3, #31
 80068b4:	d4e0      	bmi.n	8006878 <_fflush_r+0xc>
 80068b6:	89a3      	ldrh	r3, [r4, #12]
 80068b8:	059b      	lsls	r3, r3, #22
 80068ba:	d4dd      	bmi.n	8006878 <_fflush_r+0xc>
 80068bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80068be:	f000 f908 	bl	8006ad2 <__retarget_lock_release_recursive>
 80068c2:	e7d9      	b.n	8006878 <_fflush_r+0xc>
 80068c4:	4b05      	ldr	r3, [pc, #20]	; (80068dc <_fflush_r+0x70>)
 80068c6:	429c      	cmp	r4, r3
 80068c8:	d101      	bne.n	80068ce <_fflush_r+0x62>
 80068ca:	68ac      	ldr	r4, [r5, #8]
 80068cc:	e7df      	b.n	800688e <_fflush_r+0x22>
 80068ce:	4b04      	ldr	r3, [pc, #16]	; (80068e0 <_fflush_r+0x74>)
 80068d0:	429c      	cmp	r4, r3
 80068d2:	bf08      	it	eq
 80068d4:	68ec      	ldreq	r4, [r5, #12]
 80068d6:	e7da      	b.n	800688e <_fflush_r+0x22>
 80068d8:	08007d74 	.word	0x08007d74
 80068dc:	08007d94 	.word	0x08007d94
 80068e0:	08007d54 	.word	0x08007d54

080068e4 <std>:
 80068e4:	2300      	movs	r3, #0
 80068e6:	b510      	push	{r4, lr}
 80068e8:	4604      	mov	r4, r0
 80068ea:	e9c0 3300 	strd	r3, r3, [r0]
 80068ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80068f2:	6083      	str	r3, [r0, #8]
 80068f4:	8181      	strh	r1, [r0, #12]
 80068f6:	6643      	str	r3, [r0, #100]	; 0x64
 80068f8:	81c2      	strh	r2, [r0, #14]
 80068fa:	6183      	str	r3, [r0, #24]
 80068fc:	4619      	mov	r1, r3
 80068fe:	2208      	movs	r2, #8
 8006900:	305c      	adds	r0, #92	; 0x5c
 8006902:	f7fd fb5d 	bl	8003fc0 <memset>
 8006906:	4b05      	ldr	r3, [pc, #20]	; (800691c <std+0x38>)
 8006908:	6224      	str	r4, [r4, #32]
 800690a:	6263      	str	r3, [r4, #36]	; 0x24
 800690c:	4b04      	ldr	r3, [pc, #16]	; (8006920 <std+0x3c>)
 800690e:	62a3      	str	r3, [r4, #40]	; 0x28
 8006910:	4b04      	ldr	r3, [pc, #16]	; (8006924 <std+0x40>)
 8006912:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006914:	4b04      	ldr	r3, [pc, #16]	; (8006928 <std+0x44>)
 8006916:	6323      	str	r3, [r4, #48]	; 0x30
 8006918:	bd10      	pop	{r4, pc}
 800691a:	bf00      	nop
 800691c:	08006c39 	.word	0x08006c39
 8006920:	08006c5b 	.word	0x08006c5b
 8006924:	08006c93 	.word	0x08006c93
 8006928:	08006cb7 	.word	0x08006cb7

0800692c <_cleanup_r>:
 800692c:	4901      	ldr	r1, [pc, #4]	; (8006934 <_cleanup_r+0x8>)
 800692e:	f000 b8af 	b.w	8006a90 <_fwalk_reent>
 8006932:	bf00      	nop
 8006934:	0800686d 	.word	0x0800686d

08006938 <__sfmoreglue>:
 8006938:	2268      	movs	r2, #104	; 0x68
 800693a:	b570      	push	{r4, r5, r6, lr}
 800693c:	1e4d      	subs	r5, r1, #1
 800693e:	4355      	muls	r5, r2
 8006940:	460e      	mov	r6, r1
 8006942:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006946:	f7ff fa6b 	bl	8005e20 <_malloc_r>
 800694a:	4604      	mov	r4, r0
 800694c:	b140      	cbz	r0, 8006960 <__sfmoreglue+0x28>
 800694e:	2100      	movs	r1, #0
 8006950:	e9c0 1600 	strd	r1, r6, [r0]
 8006954:	300c      	adds	r0, #12
 8006956:	60a0      	str	r0, [r4, #8]
 8006958:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800695c:	f7fd fb30 	bl	8003fc0 <memset>
 8006960:	4620      	mov	r0, r4
 8006962:	bd70      	pop	{r4, r5, r6, pc}

08006964 <__sfp_lock_acquire>:
 8006964:	4801      	ldr	r0, [pc, #4]	; (800696c <__sfp_lock_acquire+0x8>)
 8006966:	f000 b8b3 	b.w	8006ad0 <__retarget_lock_acquire_recursive>
 800696a:	bf00      	nop
 800696c:	20000371 	.word	0x20000371

08006970 <__sfp_lock_release>:
 8006970:	4801      	ldr	r0, [pc, #4]	; (8006978 <__sfp_lock_release+0x8>)
 8006972:	f000 b8ae 	b.w	8006ad2 <__retarget_lock_release_recursive>
 8006976:	bf00      	nop
 8006978:	20000371 	.word	0x20000371

0800697c <__sinit_lock_acquire>:
 800697c:	4801      	ldr	r0, [pc, #4]	; (8006984 <__sinit_lock_acquire+0x8>)
 800697e:	f000 b8a7 	b.w	8006ad0 <__retarget_lock_acquire_recursive>
 8006982:	bf00      	nop
 8006984:	20000372 	.word	0x20000372

08006988 <__sinit_lock_release>:
 8006988:	4801      	ldr	r0, [pc, #4]	; (8006990 <__sinit_lock_release+0x8>)
 800698a:	f000 b8a2 	b.w	8006ad2 <__retarget_lock_release_recursive>
 800698e:	bf00      	nop
 8006990:	20000372 	.word	0x20000372

08006994 <__sinit>:
 8006994:	b510      	push	{r4, lr}
 8006996:	4604      	mov	r4, r0
 8006998:	f7ff fff0 	bl	800697c <__sinit_lock_acquire>
 800699c:	69a3      	ldr	r3, [r4, #24]
 800699e:	b11b      	cbz	r3, 80069a8 <__sinit+0x14>
 80069a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069a4:	f7ff bff0 	b.w	8006988 <__sinit_lock_release>
 80069a8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80069ac:	6523      	str	r3, [r4, #80]	; 0x50
 80069ae:	4b13      	ldr	r3, [pc, #76]	; (80069fc <__sinit+0x68>)
 80069b0:	4a13      	ldr	r2, [pc, #76]	; (8006a00 <__sinit+0x6c>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	62a2      	str	r2, [r4, #40]	; 0x28
 80069b6:	42a3      	cmp	r3, r4
 80069b8:	bf08      	it	eq
 80069ba:	2301      	moveq	r3, #1
 80069bc:	4620      	mov	r0, r4
 80069be:	bf08      	it	eq
 80069c0:	61a3      	streq	r3, [r4, #24]
 80069c2:	f000 f81f 	bl	8006a04 <__sfp>
 80069c6:	6060      	str	r0, [r4, #4]
 80069c8:	4620      	mov	r0, r4
 80069ca:	f000 f81b 	bl	8006a04 <__sfp>
 80069ce:	60a0      	str	r0, [r4, #8]
 80069d0:	4620      	mov	r0, r4
 80069d2:	f000 f817 	bl	8006a04 <__sfp>
 80069d6:	2200      	movs	r2, #0
 80069d8:	2104      	movs	r1, #4
 80069da:	60e0      	str	r0, [r4, #12]
 80069dc:	6860      	ldr	r0, [r4, #4]
 80069de:	f7ff ff81 	bl	80068e4 <std>
 80069e2:	2201      	movs	r2, #1
 80069e4:	2109      	movs	r1, #9
 80069e6:	68a0      	ldr	r0, [r4, #8]
 80069e8:	f7ff ff7c 	bl	80068e4 <std>
 80069ec:	2202      	movs	r2, #2
 80069ee:	2112      	movs	r1, #18
 80069f0:	68e0      	ldr	r0, [r4, #12]
 80069f2:	f7ff ff77 	bl	80068e4 <std>
 80069f6:	2301      	movs	r3, #1
 80069f8:	61a3      	str	r3, [r4, #24]
 80069fa:	e7d1      	b.n	80069a0 <__sinit+0xc>
 80069fc:	08007990 	.word	0x08007990
 8006a00:	0800692d 	.word	0x0800692d

08006a04 <__sfp>:
 8006a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a06:	4607      	mov	r7, r0
 8006a08:	f7ff ffac 	bl	8006964 <__sfp_lock_acquire>
 8006a0c:	4b1e      	ldr	r3, [pc, #120]	; (8006a88 <__sfp+0x84>)
 8006a0e:	681e      	ldr	r6, [r3, #0]
 8006a10:	69b3      	ldr	r3, [r6, #24]
 8006a12:	b913      	cbnz	r3, 8006a1a <__sfp+0x16>
 8006a14:	4630      	mov	r0, r6
 8006a16:	f7ff ffbd 	bl	8006994 <__sinit>
 8006a1a:	3648      	adds	r6, #72	; 0x48
 8006a1c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006a20:	3b01      	subs	r3, #1
 8006a22:	d503      	bpl.n	8006a2c <__sfp+0x28>
 8006a24:	6833      	ldr	r3, [r6, #0]
 8006a26:	b30b      	cbz	r3, 8006a6c <__sfp+0x68>
 8006a28:	6836      	ldr	r6, [r6, #0]
 8006a2a:	e7f7      	b.n	8006a1c <__sfp+0x18>
 8006a2c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006a30:	b9d5      	cbnz	r5, 8006a68 <__sfp+0x64>
 8006a32:	4b16      	ldr	r3, [pc, #88]	; (8006a8c <__sfp+0x88>)
 8006a34:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006a38:	60e3      	str	r3, [r4, #12]
 8006a3a:	6665      	str	r5, [r4, #100]	; 0x64
 8006a3c:	f000 f847 	bl	8006ace <__retarget_lock_init_recursive>
 8006a40:	f7ff ff96 	bl	8006970 <__sfp_lock_release>
 8006a44:	2208      	movs	r2, #8
 8006a46:	4629      	mov	r1, r5
 8006a48:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006a4c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006a50:	6025      	str	r5, [r4, #0]
 8006a52:	61a5      	str	r5, [r4, #24]
 8006a54:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006a58:	f7fd fab2 	bl	8003fc0 <memset>
 8006a5c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006a60:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006a64:	4620      	mov	r0, r4
 8006a66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a68:	3468      	adds	r4, #104	; 0x68
 8006a6a:	e7d9      	b.n	8006a20 <__sfp+0x1c>
 8006a6c:	2104      	movs	r1, #4
 8006a6e:	4638      	mov	r0, r7
 8006a70:	f7ff ff62 	bl	8006938 <__sfmoreglue>
 8006a74:	4604      	mov	r4, r0
 8006a76:	6030      	str	r0, [r6, #0]
 8006a78:	2800      	cmp	r0, #0
 8006a7a:	d1d5      	bne.n	8006a28 <__sfp+0x24>
 8006a7c:	f7ff ff78 	bl	8006970 <__sfp_lock_release>
 8006a80:	230c      	movs	r3, #12
 8006a82:	603b      	str	r3, [r7, #0]
 8006a84:	e7ee      	b.n	8006a64 <__sfp+0x60>
 8006a86:	bf00      	nop
 8006a88:	08007990 	.word	0x08007990
 8006a8c:	ffff0001 	.word	0xffff0001

08006a90 <_fwalk_reent>:
 8006a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a94:	4606      	mov	r6, r0
 8006a96:	4688      	mov	r8, r1
 8006a98:	2700      	movs	r7, #0
 8006a9a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006a9e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006aa2:	f1b9 0901 	subs.w	r9, r9, #1
 8006aa6:	d505      	bpl.n	8006ab4 <_fwalk_reent+0x24>
 8006aa8:	6824      	ldr	r4, [r4, #0]
 8006aaa:	2c00      	cmp	r4, #0
 8006aac:	d1f7      	bne.n	8006a9e <_fwalk_reent+0xe>
 8006aae:	4638      	mov	r0, r7
 8006ab0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ab4:	89ab      	ldrh	r3, [r5, #12]
 8006ab6:	2b01      	cmp	r3, #1
 8006ab8:	d907      	bls.n	8006aca <_fwalk_reent+0x3a>
 8006aba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006abe:	3301      	adds	r3, #1
 8006ac0:	d003      	beq.n	8006aca <_fwalk_reent+0x3a>
 8006ac2:	4629      	mov	r1, r5
 8006ac4:	4630      	mov	r0, r6
 8006ac6:	47c0      	blx	r8
 8006ac8:	4307      	orrs	r7, r0
 8006aca:	3568      	adds	r5, #104	; 0x68
 8006acc:	e7e9      	b.n	8006aa2 <_fwalk_reent+0x12>

08006ace <__retarget_lock_init_recursive>:
 8006ace:	4770      	bx	lr

08006ad0 <__retarget_lock_acquire_recursive>:
 8006ad0:	4770      	bx	lr

08006ad2 <__retarget_lock_release_recursive>:
 8006ad2:	4770      	bx	lr

08006ad4 <__swhatbuf_r>:
 8006ad4:	b570      	push	{r4, r5, r6, lr}
 8006ad6:	460e      	mov	r6, r1
 8006ad8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006adc:	4614      	mov	r4, r2
 8006ade:	2900      	cmp	r1, #0
 8006ae0:	461d      	mov	r5, r3
 8006ae2:	b096      	sub	sp, #88	; 0x58
 8006ae4:	da08      	bge.n	8006af8 <__swhatbuf_r+0x24>
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006aec:	602a      	str	r2, [r5, #0]
 8006aee:	061a      	lsls	r2, r3, #24
 8006af0:	d410      	bmi.n	8006b14 <__swhatbuf_r+0x40>
 8006af2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006af6:	e00e      	b.n	8006b16 <__swhatbuf_r+0x42>
 8006af8:	466a      	mov	r2, sp
 8006afa:	f000 f903 	bl	8006d04 <_fstat_r>
 8006afe:	2800      	cmp	r0, #0
 8006b00:	dbf1      	blt.n	8006ae6 <__swhatbuf_r+0x12>
 8006b02:	9a01      	ldr	r2, [sp, #4]
 8006b04:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006b08:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006b0c:	425a      	negs	r2, r3
 8006b0e:	415a      	adcs	r2, r3
 8006b10:	602a      	str	r2, [r5, #0]
 8006b12:	e7ee      	b.n	8006af2 <__swhatbuf_r+0x1e>
 8006b14:	2340      	movs	r3, #64	; 0x40
 8006b16:	2000      	movs	r0, #0
 8006b18:	6023      	str	r3, [r4, #0]
 8006b1a:	b016      	add	sp, #88	; 0x58
 8006b1c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006b20 <__smakebuf_r>:
 8006b20:	898b      	ldrh	r3, [r1, #12]
 8006b22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006b24:	079d      	lsls	r5, r3, #30
 8006b26:	4606      	mov	r6, r0
 8006b28:	460c      	mov	r4, r1
 8006b2a:	d507      	bpl.n	8006b3c <__smakebuf_r+0x1c>
 8006b2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006b30:	6023      	str	r3, [r4, #0]
 8006b32:	6123      	str	r3, [r4, #16]
 8006b34:	2301      	movs	r3, #1
 8006b36:	6163      	str	r3, [r4, #20]
 8006b38:	b002      	add	sp, #8
 8006b3a:	bd70      	pop	{r4, r5, r6, pc}
 8006b3c:	466a      	mov	r2, sp
 8006b3e:	ab01      	add	r3, sp, #4
 8006b40:	f7ff ffc8 	bl	8006ad4 <__swhatbuf_r>
 8006b44:	9900      	ldr	r1, [sp, #0]
 8006b46:	4605      	mov	r5, r0
 8006b48:	4630      	mov	r0, r6
 8006b4a:	f7ff f969 	bl	8005e20 <_malloc_r>
 8006b4e:	b948      	cbnz	r0, 8006b64 <__smakebuf_r+0x44>
 8006b50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b54:	059a      	lsls	r2, r3, #22
 8006b56:	d4ef      	bmi.n	8006b38 <__smakebuf_r+0x18>
 8006b58:	f023 0303 	bic.w	r3, r3, #3
 8006b5c:	f043 0302 	orr.w	r3, r3, #2
 8006b60:	81a3      	strh	r3, [r4, #12]
 8006b62:	e7e3      	b.n	8006b2c <__smakebuf_r+0xc>
 8006b64:	4b0d      	ldr	r3, [pc, #52]	; (8006b9c <__smakebuf_r+0x7c>)
 8006b66:	62b3      	str	r3, [r6, #40]	; 0x28
 8006b68:	89a3      	ldrh	r3, [r4, #12]
 8006b6a:	6020      	str	r0, [r4, #0]
 8006b6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b70:	81a3      	strh	r3, [r4, #12]
 8006b72:	9b00      	ldr	r3, [sp, #0]
 8006b74:	6120      	str	r0, [r4, #16]
 8006b76:	6163      	str	r3, [r4, #20]
 8006b78:	9b01      	ldr	r3, [sp, #4]
 8006b7a:	b15b      	cbz	r3, 8006b94 <__smakebuf_r+0x74>
 8006b7c:	4630      	mov	r0, r6
 8006b7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b82:	f000 f8d1 	bl	8006d28 <_isatty_r>
 8006b86:	b128      	cbz	r0, 8006b94 <__smakebuf_r+0x74>
 8006b88:	89a3      	ldrh	r3, [r4, #12]
 8006b8a:	f023 0303 	bic.w	r3, r3, #3
 8006b8e:	f043 0301 	orr.w	r3, r3, #1
 8006b92:	81a3      	strh	r3, [r4, #12]
 8006b94:	89a0      	ldrh	r0, [r4, #12]
 8006b96:	4305      	orrs	r5, r0
 8006b98:	81a5      	strh	r5, [r4, #12]
 8006b9a:	e7cd      	b.n	8006b38 <__smakebuf_r+0x18>
 8006b9c:	0800692d 	.word	0x0800692d

08006ba0 <_malloc_usable_size_r>:
 8006ba0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ba4:	1f18      	subs	r0, r3, #4
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	bfbc      	itt	lt
 8006baa:	580b      	ldrlt	r3, [r1, r0]
 8006bac:	18c0      	addlt	r0, r0, r3
 8006bae:	4770      	bx	lr

08006bb0 <_raise_r>:
 8006bb0:	291f      	cmp	r1, #31
 8006bb2:	b538      	push	{r3, r4, r5, lr}
 8006bb4:	4604      	mov	r4, r0
 8006bb6:	460d      	mov	r5, r1
 8006bb8:	d904      	bls.n	8006bc4 <_raise_r+0x14>
 8006bba:	2316      	movs	r3, #22
 8006bbc:	6003      	str	r3, [r0, #0]
 8006bbe:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc2:	bd38      	pop	{r3, r4, r5, pc}
 8006bc4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006bc6:	b112      	cbz	r2, 8006bce <_raise_r+0x1e>
 8006bc8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006bcc:	b94b      	cbnz	r3, 8006be2 <_raise_r+0x32>
 8006bce:	4620      	mov	r0, r4
 8006bd0:	f000 f830 	bl	8006c34 <_getpid_r>
 8006bd4:	462a      	mov	r2, r5
 8006bd6:	4601      	mov	r1, r0
 8006bd8:	4620      	mov	r0, r4
 8006bda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006bde:	f000 b817 	b.w	8006c10 <_kill_r>
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d00a      	beq.n	8006bfc <_raise_r+0x4c>
 8006be6:	1c59      	adds	r1, r3, #1
 8006be8:	d103      	bne.n	8006bf2 <_raise_r+0x42>
 8006bea:	2316      	movs	r3, #22
 8006bec:	6003      	str	r3, [r0, #0]
 8006bee:	2001      	movs	r0, #1
 8006bf0:	e7e7      	b.n	8006bc2 <_raise_r+0x12>
 8006bf2:	2400      	movs	r4, #0
 8006bf4:	4628      	mov	r0, r5
 8006bf6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006bfa:	4798      	blx	r3
 8006bfc:	2000      	movs	r0, #0
 8006bfe:	e7e0      	b.n	8006bc2 <_raise_r+0x12>

08006c00 <raise>:
 8006c00:	4b02      	ldr	r3, [pc, #8]	; (8006c0c <raise+0xc>)
 8006c02:	4601      	mov	r1, r0
 8006c04:	6818      	ldr	r0, [r3, #0]
 8006c06:	f7ff bfd3 	b.w	8006bb0 <_raise_r>
 8006c0a:	bf00      	nop
 8006c0c:	2000000c 	.word	0x2000000c

08006c10 <_kill_r>:
 8006c10:	b538      	push	{r3, r4, r5, lr}
 8006c12:	2300      	movs	r3, #0
 8006c14:	4d06      	ldr	r5, [pc, #24]	; (8006c30 <_kill_r+0x20>)
 8006c16:	4604      	mov	r4, r0
 8006c18:	4608      	mov	r0, r1
 8006c1a:	4611      	mov	r1, r2
 8006c1c:	602b      	str	r3, [r5, #0]
 8006c1e:	f7fa f914 	bl	8000e4a <_kill>
 8006c22:	1c43      	adds	r3, r0, #1
 8006c24:	d102      	bne.n	8006c2c <_kill_r+0x1c>
 8006c26:	682b      	ldr	r3, [r5, #0]
 8006c28:	b103      	cbz	r3, 8006c2c <_kill_r+0x1c>
 8006c2a:	6023      	str	r3, [r4, #0]
 8006c2c:	bd38      	pop	{r3, r4, r5, pc}
 8006c2e:	bf00      	nop
 8006c30:	2000036c 	.word	0x2000036c

08006c34 <_getpid_r>:
 8006c34:	f7fa b902 	b.w	8000e3c <_getpid>

08006c38 <__sread>:
 8006c38:	b510      	push	{r4, lr}
 8006c3a:	460c      	mov	r4, r1
 8006c3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c40:	f000 f894 	bl	8006d6c <_read_r>
 8006c44:	2800      	cmp	r0, #0
 8006c46:	bfab      	itete	ge
 8006c48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006c4a:	89a3      	ldrhlt	r3, [r4, #12]
 8006c4c:	181b      	addge	r3, r3, r0
 8006c4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006c52:	bfac      	ite	ge
 8006c54:	6563      	strge	r3, [r4, #84]	; 0x54
 8006c56:	81a3      	strhlt	r3, [r4, #12]
 8006c58:	bd10      	pop	{r4, pc}

08006c5a <__swrite>:
 8006c5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c5e:	461f      	mov	r7, r3
 8006c60:	898b      	ldrh	r3, [r1, #12]
 8006c62:	4605      	mov	r5, r0
 8006c64:	05db      	lsls	r3, r3, #23
 8006c66:	460c      	mov	r4, r1
 8006c68:	4616      	mov	r6, r2
 8006c6a:	d505      	bpl.n	8006c78 <__swrite+0x1e>
 8006c6c:	2302      	movs	r3, #2
 8006c6e:	2200      	movs	r2, #0
 8006c70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c74:	f000 f868 	bl	8006d48 <_lseek_r>
 8006c78:	89a3      	ldrh	r3, [r4, #12]
 8006c7a:	4632      	mov	r2, r6
 8006c7c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c80:	81a3      	strh	r3, [r4, #12]
 8006c82:	4628      	mov	r0, r5
 8006c84:	463b      	mov	r3, r7
 8006c86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c8e:	f000 b817 	b.w	8006cc0 <_write_r>

08006c92 <__sseek>:
 8006c92:	b510      	push	{r4, lr}
 8006c94:	460c      	mov	r4, r1
 8006c96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c9a:	f000 f855 	bl	8006d48 <_lseek_r>
 8006c9e:	1c43      	adds	r3, r0, #1
 8006ca0:	89a3      	ldrh	r3, [r4, #12]
 8006ca2:	bf15      	itete	ne
 8006ca4:	6560      	strne	r0, [r4, #84]	; 0x54
 8006ca6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006caa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006cae:	81a3      	strheq	r3, [r4, #12]
 8006cb0:	bf18      	it	ne
 8006cb2:	81a3      	strhne	r3, [r4, #12]
 8006cb4:	bd10      	pop	{r4, pc}

08006cb6 <__sclose>:
 8006cb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cba:	f000 b813 	b.w	8006ce4 <_close_r>
	...

08006cc0 <_write_r>:
 8006cc0:	b538      	push	{r3, r4, r5, lr}
 8006cc2:	4604      	mov	r4, r0
 8006cc4:	4608      	mov	r0, r1
 8006cc6:	4611      	mov	r1, r2
 8006cc8:	2200      	movs	r2, #0
 8006cca:	4d05      	ldr	r5, [pc, #20]	; (8006ce0 <_write_r+0x20>)
 8006ccc:	602a      	str	r2, [r5, #0]
 8006cce:	461a      	mov	r2, r3
 8006cd0:	f7fa f8f2 	bl	8000eb8 <_write>
 8006cd4:	1c43      	adds	r3, r0, #1
 8006cd6:	d102      	bne.n	8006cde <_write_r+0x1e>
 8006cd8:	682b      	ldr	r3, [r5, #0]
 8006cda:	b103      	cbz	r3, 8006cde <_write_r+0x1e>
 8006cdc:	6023      	str	r3, [r4, #0]
 8006cde:	bd38      	pop	{r3, r4, r5, pc}
 8006ce0:	2000036c 	.word	0x2000036c

08006ce4 <_close_r>:
 8006ce4:	b538      	push	{r3, r4, r5, lr}
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	4d05      	ldr	r5, [pc, #20]	; (8006d00 <_close_r+0x1c>)
 8006cea:	4604      	mov	r4, r0
 8006cec:	4608      	mov	r0, r1
 8006cee:	602b      	str	r3, [r5, #0]
 8006cf0:	f7fa f8fe 	bl	8000ef0 <_close>
 8006cf4:	1c43      	adds	r3, r0, #1
 8006cf6:	d102      	bne.n	8006cfe <_close_r+0x1a>
 8006cf8:	682b      	ldr	r3, [r5, #0]
 8006cfa:	b103      	cbz	r3, 8006cfe <_close_r+0x1a>
 8006cfc:	6023      	str	r3, [r4, #0]
 8006cfe:	bd38      	pop	{r3, r4, r5, pc}
 8006d00:	2000036c 	.word	0x2000036c

08006d04 <_fstat_r>:
 8006d04:	b538      	push	{r3, r4, r5, lr}
 8006d06:	2300      	movs	r3, #0
 8006d08:	4d06      	ldr	r5, [pc, #24]	; (8006d24 <_fstat_r+0x20>)
 8006d0a:	4604      	mov	r4, r0
 8006d0c:	4608      	mov	r0, r1
 8006d0e:	4611      	mov	r1, r2
 8006d10:	602b      	str	r3, [r5, #0]
 8006d12:	f7fa f8f8 	bl	8000f06 <_fstat>
 8006d16:	1c43      	adds	r3, r0, #1
 8006d18:	d102      	bne.n	8006d20 <_fstat_r+0x1c>
 8006d1a:	682b      	ldr	r3, [r5, #0]
 8006d1c:	b103      	cbz	r3, 8006d20 <_fstat_r+0x1c>
 8006d1e:	6023      	str	r3, [r4, #0]
 8006d20:	bd38      	pop	{r3, r4, r5, pc}
 8006d22:	bf00      	nop
 8006d24:	2000036c 	.word	0x2000036c

08006d28 <_isatty_r>:
 8006d28:	b538      	push	{r3, r4, r5, lr}
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	4d05      	ldr	r5, [pc, #20]	; (8006d44 <_isatty_r+0x1c>)
 8006d2e:	4604      	mov	r4, r0
 8006d30:	4608      	mov	r0, r1
 8006d32:	602b      	str	r3, [r5, #0]
 8006d34:	f7fa f8f6 	bl	8000f24 <_isatty>
 8006d38:	1c43      	adds	r3, r0, #1
 8006d3a:	d102      	bne.n	8006d42 <_isatty_r+0x1a>
 8006d3c:	682b      	ldr	r3, [r5, #0]
 8006d3e:	b103      	cbz	r3, 8006d42 <_isatty_r+0x1a>
 8006d40:	6023      	str	r3, [r4, #0]
 8006d42:	bd38      	pop	{r3, r4, r5, pc}
 8006d44:	2000036c 	.word	0x2000036c

08006d48 <_lseek_r>:
 8006d48:	b538      	push	{r3, r4, r5, lr}
 8006d4a:	4604      	mov	r4, r0
 8006d4c:	4608      	mov	r0, r1
 8006d4e:	4611      	mov	r1, r2
 8006d50:	2200      	movs	r2, #0
 8006d52:	4d05      	ldr	r5, [pc, #20]	; (8006d68 <_lseek_r+0x20>)
 8006d54:	602a      	str	r2, [r5, #0]
 8006d56:	461a      	mov	r2, r3
 8006d58:	f7fa f8ee 	bl	8000f38 <_lseek>
 8006d5c:	1c43      	adds	r3, r0, #1
 8006d5e:	d102      	bne.n	8006d66 <_lseek_r+0x1e>
 8006d60:	682b      	ldr	r3, [r5, #0]
 8006d62:	b103      	cbz	r3, 8006d66 <_lseek_r+0x1e>
 8006d64:	6023      	str	r3, [r4, #0]
 8006d66:	bd38      	pop	{r3, r4, r5, pc}
 8006d68:	2000036c 	.word	0x2000036c

08006d6c <_read_r>:
 8006d6c:	b538      	push	{r3, r4, r5, lr}
 8006d6e:	4604      	mov	r4, r0
 8006d70:	4608      	mov	r0, r1
 8006d72:	4611      	mov	r1, r2
 8006d74:	2200      	movs	r2, #0
 8006d76:	4d05      	ldr	r5, [pc, #20]	; (8006d8c <_read_r+0x20>)
 8006d78:	602a      	str	r2, [r5, #0]
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	f7fa f87f 	bl	8000e7e <_read>
 8006d80:	1c43      	adds	r3, r0, #1
 8006d82:	d102      	bne.n	8006d8a <_read_r+0x1e>
 8006d84:	682b      	ldr	r3, [r5, #0]
 8006d86:	b103      	cbz	r3, 8006d8a <_read_r+0x1e>
 8006d88:	6023      	str	r3, [r4, #0]
 8006d8a:	bd38      	pop	{r3, r4, r5, pc}
 8006d8c:	2000036c 	.word	0x2000036c

08006d90 <__aeabi_drsub>:
 8006d90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8006d94:	e002      	b.n	8006d9c <__adddf3>
 8006d96:	bf00      	nop

08006d98 <__aeabi_dsub>:
 8006d98:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08006d9c <__adddf3>:
 8006d9c:	b530      	push	{r4, r5, lr}
 8006d9e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8006da2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8006da6:	ea94 0f05 	teq	r4, r5
 8006daa:	bf08      	it	eq
 8006dac:	ea90 0f02 	teqeq	r0, r2
 8006db0:	bf1f      	itttt	ne
 8006db2:	ea54 0c00 	orrsne.w	ip, r4, r0
 8006db6:	ea55 0c02 	orrsne.w	ip, r5, r2
 8006dba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8006dbe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8006dc2:	f000 80e2 	beq.w	8006f8a <__adddf3+0x1ee>
 8006dc6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8006dca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8006dce:	bfb8      	it	lt
 8006dd0:	426d      	neglt	r5, r5
 8006dd2:	dd0c      	ble.n	8006dee <__adddf3+0x52>
 8006dd4:	442c      	add	r4, r5
 8006dd6:	ea80 0202 	eor.w	r2, r0, r2
 8006dda:	ea81 0303 	eor.w	r3, r1, r3
 8006dde:	ea82 0000 	eor.w	r0, r2, r0
 8006de2:	ea83 0101 	eor.w	r1, r3, r1
 8006de6:	ea80 0202 	eor.w	r2, r0, r2
 8006dea:	ea81 0303 	eor.w	r3, r1, r3
 8006dee:	2d36      	cmp	r5, #54	; 0x36
 8006df0:	bf88      	it	hi
 8006df2:	bd30      	pophi	{r4, r5, pc}
 8006df4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8006df8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8006dfc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8006e00:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8006e04:	d002      	beq.n	8006e0c <__adddf3+0x70>
 8006e06:	4240      	negs	r0, r0
 8006e08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8006e0c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8006e10:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8006e14:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8006e18:	d002      	beq.n	8006e20 <__adddf3+0x84>
 8006e1a:	4252      	negs	r2, r2
 8006e1c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8006e20:	ea94 0f05 	teq	r4, r5
 8006e24:	f000 80a7 	beq.w	8006f76 <__adddf3+0x1da>
 8006e28:	f1a4 0401 	sub.w	r4, r4, #1
 8006e2c:	f1d5 0e20 	rsbs	lr, r5, #32
 8006e30:	db0d      	blt.n	8006e4e <__adddf3+0xb2>
 8006e32:	fa02 fc0e 	lsl.w	ip, r2, lr
 8006e36:	fa22 f205 	lsr.w	r2, r2, r5
 8006e3a:	1880      	adds	r0, r0, r2
 8006e3c:	f141 0100 	adc.w	r1, r1, #0
 8006e40:	fa03 f20e 	lsl.w	r2, r3, lr
 8006e44:	1880      	adds	r0, r0, r2
 8006e46:	fa43 f305 	asr.w	r3, r3, r5
 8006e4a:	4159      	adcs	r1, r3
 8006e4c:	e00e      	b.n	8006e6c <__adddf3+0xd0>
 8006e4e:	f1a5 0520 	sub.w	r5, r5, #32
 8006e52:	f10e 0e20 	add.w	lr, lr, #32
 8006e56:	2a01      	cmp	r2, #1
 8006e58:	fa03 fc0e 	lsl.w	ip, r3, lr
 8006e5c:	bf28      	it	cs
 8006e5e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8006e62:	fa43 f305 	asr.w	r3, r3, r5
 8006e66:	18c0      	adds	r0, r0, r3
 8006e68:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8006e6c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8006e70:	d507      	bpl.n	8006e82 <__adddf3+0xe6>
 8006e72:	f04f 0e00 	mov.w	lr, #0
 8006e76:	f1dc 0c00 	rsbs	ip, ip, #0
 8006e7a:	eb7e 0000 	sbcs.w	r0, lr, r0
 8006e7e:	eb6e 0101 	sbc.w	r1, lr, r1
 8006e82:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8006e86:	d31b      	bcc.n	8006ec0 <__adddf3+0x124>
 8006e88:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8006e8c:	d30c      	bcc.n	8006ea8 <__adddf3+0x10c>
 8006e8e:	0849      	lsrs	r1, r1, #1
 8006e90:	ea5f 0030 	movs.w	r0, r0, rrx
 8006e94:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8006e98:	f104 0401 	add.w	r4, r4, #1
 8006e9c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8006ea0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8006ea4:	f080 809a 	bcs.w	8006fdc <__adddf3+0x240>
 8006ea8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8006eac:	bf08      	it	eq
 8006eae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8006eb2:	f150 0000 	adcs.w	r0, r0, #0
 8006eb6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8006eba:	ea41 0105 	orr.w	r1, r1, r5
 8006ebe:	bd30      	pop	{r4, r5, pc}
 8006ec0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8006ec4:	4140      	adcs	r0, r0
 8006ec6:	eb41 0101 	adc.w	r1, r1, r1
 8006eca:	3c01      	subs	r4, #1
 8006ecc:	bf28      	it	cs
 8006ece:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8006ed2:	d2e9      	bcs.n	8006ea8 <__adddf3+0x10c>
 8006ed4:	f091 0f00 	teq	r1, #0
 8006ed8:	bf04      	itt	eq
 8006eda:	4601      	moveq	r1, r0
 8006edc:	2000      	moveq	r0, #0
 8006ede:	fab1 f381 	clz	r3, r1
 8006ee2:	bf08      	it	eq
 8006ee4:	3320      	addeq	r3, #32
 8006ee6:	f1a3 030b 	sub.w	r3, r3, #11
 8006eea:	f1b3 0220 	subs.w	r2, r3, #32
 8006eee:	da0c      	bge.n	8006f0a <__adddf3+0x16e>
 8006ef0:	320c      	adds	r2, #12
 8006ef2:	dd08      	ble.n	8006f06 <__adddf3+0x16a>
 8006ef4:	f102 0c14 	add.w	ip, r2, #20
 8006ef8:	f1c2 020c 	rsb	r2, r2, #12
 8006efc:	fa01 f00c 	lsl.w	r0, r1, ip
 8006f00:	fa21 f102 	lsr.w	r1, r1, r2
 8006f04:	e00c      	b.n	8006f20 <__adddf3+0x184>
 8006f06:	f102 0214 	add.w	r2, r2, #20
 8006f0a:	bfd8      	it	le
 8006f0c:	f1c2 0c20 	rsble	ip, r2, #32
 8006f10:	fa01 f102 	lsl.w	r1, r1, r2
 8006f14:	fa20 fc0c 	lsr.w	ip, r0, ip
 8006f18:	bfdc      	itt	le
 8006f1a:	ea41 010c 	orrle.w	r1, r1, ip
 8006f1e:	4090      	lslle	r0, r2
 8006f20:	1ae4      	subs	r4, r4, r3
 8006f22:	bfa2      	ittt	ge
 8006f24:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8006f28:	4329      	orrge	r1, r5
 8006f2a:	bd30      	popge	{r4, r5, pc}
 8006f2c:	ea6f 0404 	mvn.w	r4, r4
 8006f30:	3c1f      	subs	r4, #31
 8006f32:	da1c      	bge.n	8006f6e <__adddf3+0x1d2>
 8006f34:	340c      	adds	r4, #12
 8006f36:	dc0e      	bgt.n	8006f56 <__adddf3+0x1ba>
 8006f38:	f104 0414 	add.w	r4, r4, #20
 8006f3c:	f1c4 0220 	rsb	r2, r4, #32
 8006f40:	fa20 f004 	lsr.w	r0, r0, r4
 8006f44:	fa01 f302 	lsl.w	r3, r1, r2
 8006f48:	ea40 0003 	orr.w	r0, r0, r3
 8006f4c:	fa21 f304 	lsr.w	r3, r1, r4
 8006f50:	ea45 0103 	orr.w	r1, r5, r3
 8006f54:	bd30      	pop	{r4, r5, pc}
 8006f56:	f1c4 040c 	rsb	r4, r4, #12
 8006f5a:	f1c4 0220 	rsb	r2, r4, #32
 8006f5e:	fa20 f002 	lsr.w	r0, r0, r2
 8006f62:	fa01 f304 	lsl.w	r3, r1, r4
 8006f66:	ea40 0003 	orr.w	r0, r0, r3
 8006f6a:	4629      	mov	r1, r5
 8006f6c:	bd30      	pop	{r4, r5, pc}
 8006f6e:	fa21 f004 	lsr.w	r0, r1, r4
 8006f72:	4629      	mov	r1, r5
 8006f74:	bd30      	pop	{r4, r5, pc}
 8006f76:	f094 0f00 	teq	r4, #0
 8006f7a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8006f7e:	bf06      	itte	eq
 8006f80:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8006f84:	3401      	addeq	r4, #1
 8006f86:	3d01      	subne	r5, #1
 8006f88:	e74e      	b.n	8006e28 <__adddf3+0x8c>
 8006f8a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8006f8e:	bf18      	it	ne
 8006f90:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8006f94:	d029      	beq.n	8006fea <__adddf3+0x24e>
 8006f96:	ea94 0f05 	teq	r4, r5
 8006f9a:	bf08      	it	eq
 8006f9c:	ea90 0f02 	teqeq	r0, r2
 8006fa0:	d005      	beq.n	8006fae <__adddf3+0x212>
 8006fa2:	ea54 0c00 	orrs.w	ip, r4, r0
 8006fa6:	bf04      	itt	eq
 8006fa8:	4619      	moveq	r1, r3
 8006faa:	4610      	moveq	r0, r2
 8006fac:	bd30      	pop	{r4, r5, pc}
 8006fae:	ea91 0f03 	teq	r1, r3
 8006fb2:	bf1e      	ittt	ne
 8006fb4:	2100      	movne	r1, #0
 8006fb6:	2000      	movne	r0, #0
 8006fb8:	bd30      	popne	{r4, r5, pc}
 8006fba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8006fbe:	d105      	bne.n	8006fcc <__adddf3+0x230>
 8006fc0:	0040      	lsls	r0, r0, #1
 8006fc2:	4149      	adcs	r1, r1
 8006fc4:	bf28      	it	cs
 8006fc6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8006fca:	bd30      	pop	{r4, r5, pc}
 8006fcc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8006fd0:	bf3c      	itt	cc
 8006fd2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8006fd6:	bd30      	popcc	{r4, r5, pc}
 8006fd8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8006fdc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8006fe0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006fe4:	f04f 0000 	mov.w	r0, #0
 8006fe8:	bd30      	pop	{r4, r5, pc}
 8006fea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8006fee:	bf1a      	itte	ne
 8006ff0:	4619      	movne	r1, r3
 8006ff2:	4610      	movne	r0, r2
 8006ff4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8006ff8:	bf1c      	itt	ne
 8006ffa:	460b      	movne	r3, r1
 8006ffc:	4602      	movne	r2, r0
 8006ffe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8007002:	bf06      	itte	eq
 8007004:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8007008:	ea91 0f03 	teqeq	r1, r3
 800700c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8007010:	bd30      	pop	{r4, r5, pc}
 8007012:	bf00      	nop

08007014 <__aeabi_ui2d>:
 8007014:	f090 0f00 	teq	r0, #0
 8007018:	bf04      	itt	eq
 800701a:	2100      	moveq	r1, #0
 800701c:	4770      	bxeq	lr
 800701e:	b530      	push	{r4, r5, lr}
 8007020:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8007024:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8007028:	f04f 0500 	mov.w	r5, #0
 800702c:	f04f 0100 	mov.w	r1, #0
 8007030:	e750      	b.n	8006ed4 <__adddf3+0x138>
 8007032:	bf00      	nop

08007034 <__aeabi_i2d>:
 8007034:	f090 0f00 	teq	r0, #0
 8007038:	bf04      	itt	eq
 800703a:	2100      	moveq	r1, #0
 800703c:	4770      	bxeq	lr
 800703e:	b530      	push	{r4, r5, lr}
 8007040:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8007044:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8007048:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800704c:	bf48      	it	mi
 800704e:	4240      	negmi	r0, r0
 8007050:	f04f 0100 	mov.w	r1, #0
 8007054:	e73e      	b.n	8006ed4 <__adddf3+0x138>
 8007056:	bf00      	nop

08007058 <__aeabi_f2d>:
 8007058:	0042      	lsls	r2, r0, #1
 800705a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800705e:	ea4f 0131 	mov.w	r1, r1, rrx
 8007062:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8007066:	bf1f      	itttt	ne
 8007068:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800706c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8007070:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8007074:	4770      	bxne	lr
 8007076:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800707a:	bf08      	it	eq
 800707c:	4770      	bxeq	lr
 800707e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8007082:	bf04      	itt	eq
 8007084:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8007088:	4770      	bxeq	lr
 800708a:	b530      	push	{r4, r5, lr}
 800708c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8007090:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8007094:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007098:	e71c      	b.n	8006ed4 <__adddf3+0x138>
 800709a:	bf00      	nop

0800709c <__aeabi_ul2d>:
 800709c:	ea50 0201 	orrs.w	r2, r0, r1
 80070a0:	bf08      	it	eq
 80070a2:	4770      	bxeq	lr
 80070a4:	b530      	push	{r4, r5, lr}
 80070a6:	f04f 0500 	mov.w	r5, #0
 80070aa:	e00a      	b.n	80070c2 <__aeabi_l2d+0x16>

080070ac <__aeabi_l2d>:
 80070ac:	ea50 0201 	orrs.w	r2, r0, r1
 80070b0:	bf08      	it	eq
 80070b2:	4770      	bxeq	lr
 80070b4:	b530      	push	{r4, r5, lr}
 80070b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80070ba:	d502      	bpl.n	80070c2 <__aeabi_l2d+0x16>
 80070bc:	4240      	negs	r0, r0
 80070be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80070c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80070c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80070ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80070ce:	f43f aed8 	beq.w	8006e82 <__adddf3+0xe6>
 80070d2:	f04f 0203 	mov.w	r2, #3
 80070d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80070da:	bf18      	it	ne
 80070dc:	3203      	addne	r2, #3
 80070de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80070e2:	bf18      	it	ne
 80070e4:	3203      	addne	r2, #3
 80070e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80070ea:	f1c2 0320 	rsb	r3, r2, #32
 80070ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80070f2:	fa20 f002 	lsr.w	r0, r0, r2
 80070f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80070fa:	ea40 000e 	orr.w	r0, r0, lr
 80070fe:	fa21 f102 	lsr.w	r1, r1, r2
 8007102:	4414      	add	r4, r2
 8007104:	e6bd      	b.n	8006e82 <__adddf3+0xe6>
 8007106:	bf00      	nop

08007108 <__aeabi_dmul>:
 8007108:	b570      	push	{r4, r5, r6, lr}
 800710a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800710e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8007112:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8007116:	bf1d      	ittte	ne
 8007118:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800711c:	ea94 0f0c 	teqne	r4, ip
 8007120:	ea95 0f0c 	teqne	r5, ip
 8007124:	f000 f8de 	bleq	80072e4 <__aeabi_dmul+0x1dc>
 8007128:	442c      	add	r4, r5
 800712a:	ea81 0603 	eor.w	r6, r1, r3
 800712e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8007132:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8007136:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800713a:	bf18      	it	ne
 800713c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8007140:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007144:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007148:	d038      	beq.n	80071bc <__aeabi_dmul+0xb4>
 800714a:	fba0 ce02 	umull	ip, lr, r0, r2
 800714e:	f04f 0500 	mov.w	r5, #0
 8007152:	fbe1 e502 	umlal	lr, r5, r1, r2
 8007156:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800715a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800715e:	f04f 0600 	mov.w	r6, #0
 8007162:	fbe1 5603 	umlal	r5, r6, r1, r3
 8007166:	f09c 0f00 	teq	ip, #0
 800716a:	bf18      	it	ne
 800716c:	f04e 0e01 	orrne.w	lr, lr, #1
 8007170:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8007174:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8007178:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800717c:	d204      	bcs.n	8007188 <__aeabi_dmul+0x80>
 800717e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8007182:	416d      	adcs	r5, r5
 8007184:	eb46 0606 	adc.w	r6, r6, r6
 8007188:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800718c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8007190:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8007194:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8007198:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800719c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80071a0:	bf88      	it	hi
 80071a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80071a6:	d81e      	bhi.n	80071e6 <__aeabi_dmul+0xde>
 80071a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80071ac:	bf08      	it	eq
 80071ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80071b2:	f150 0000 	adcs.w	r0, r0, #0
 80071b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80071ba:	bd70      	pop	{r4, r5, r6, pc}
 80071bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80071c0:	ea46 0101 	orr.w	r1, r6, r1
 80071c4:	ea40 0002 	orr.w	r0, r0, r2
 80071c8:	ea81 0103 	eor.w	r1, r1, r3
 80071cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80071d0:	bfc2      	ittt	gt
 80071d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80071d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80071da:	bd70      	popgt	{r4, r5, r6, pc}
 80071dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80071e0:	f04f 0e00 	mov.w	lr, #0
 80071e4:	3c01      	subs	r4, #1
 80071e6:	f300 80ab 	bgt.w	8007340 <__aeabi_dmul+0x238>
 80071ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80071ee:	bfde      	ittt	le
 80071f0:	2000      	movle	r0, #0
 80071f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80071f6:	bd70      	pople	{r4, r5, r6, pc}
 80071f8:	f1c4 0400 	rsb	r4, r4, #0
 80071fc:	3c20      	subs	r4, #32
 80071fe:	da35      	bge.n	800726c <__aeabi_dmul+0x164>
 8007200:	340c      	adds	r4, #12
 8007202:	dc1b      	bgt.n	800723c <__aeabi_dmul+0x134>
 8007204:	f104 0414 	add.w	r4, r4, #20
 8007208:	f1c4 0520 	rsb	r5, r4, #32
 800720c:	fa00 f305 	lsl.w	r3, r0, r5
 8007210:	fa20 f004 	lsr.w	r0, r0, r4
 8007214:	fa01 f205 	lsl.w	r2, r1, r5
 8007218:	ea40 0002 	orr.w	r0, r0, r2
 800721c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8007220:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007224:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8007228:	fa21 f604 	lsr.w	r6, r1, r4
 800722c:	eb42 0106 	adc.w	r1, r2, r6
 8007230:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8007234:	bf08      	it	eq
 8007236:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800723a:	bd70      	pop	{r4, r5, r6, pc}
 800723c:	f1c4 040c 	rsb	r4, r4, #12
 8007240:	f1c4 0520 	rsb	r5, r4, #32
 8007244:	fa00 f304 	lsl.w	r3, r0, r4
 8007248:	fa20 f005 	lsr.w	r0, r0, r5
 800724c:	fa01 f204 	lsl.w	r2, r1, r4
 8007250:	ea40 0002 	orr.w	r0, r0, r2
 8007254:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007258:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800725c:	f141 0100 	adc.w	r1, r1, #0
 8007260:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8007264:	bf08      	it	eq
 8007266:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800726a:	bd70      	pop	{r4, r5, r6, pc}
 800726c:	f1c4 0520 	rsb	r5, r4, #32
 8007270:	fa00 f205 	lsl.w	r2, r0, r5
 8007274:	ea4e 0e02 	orr.w	lr, lr, r2
 8007278:	fa20 f304 	lsr.w	r3, r0, r4
 800727c:	fa01 f205 	lsl.w	r2, r1, r5
 8007280:	ea43 0302 	orr.w	r3, r3, r2
 8007284:	fa21 f004 	lsr.w	r0, r1, r4
 8007288:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800728c:	fa21 f204 	lsr.w	r2, r1, r4
 8007290:	ea20 0002 	bic.w	r0, r0, r2
 8007294:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8007298:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800729c:	bf08      	it	eq
 800729e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80072a2:	bd70      	pop	{r4, r5, r6, pc}
 80072a4:	f094 0f00 	teq	r4, #0
 80072a8:	d10f      	bne.n	80072ca <__aeabi_dmul+0x1c2>
 80072aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80072ae:	0040      	lsls	r0, r0, #1
 80072b0:	eb41 0101 	adc.w	r1, r1, r1
 80072b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80072b8:	bf08      	it	eq
 80072ba:	3c01      	subeq	r4, #1
 80072bc:	d0f7      	beq.n	80072ae <__aeabi_dmul+0x1a6>
 80072be:	ea41 0106 	orr.w	r1, r1, r6
 80072c2:	f095 0f00 	teq	r5, #0
 80072c6:	bf18      	it	ne
 80072c8:	4770      	bxne	lr
 80072ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80072ce:	0052      	lsls	r2, r2, #1
 80072d0:	eb43 0303 	adc.w	r3, r3, r3
 80072d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80072d8:	bf08      	it	eq
 80072da:	3d01      	subeq	r5, #1
 80072dc:	d0f7      	beq.n	80072ce <__aeabi_dmul+0x1c6>
 80072de:	ea43 0306 	orr.w	r3, r3, r6
 80072e2:	4770      	bx	lr
 80072e4:	ea94 0f0c 	teq	r4, ip
 80072e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80072ec:	bf18      	it	ne
 80072ee:	ea95 0f0c 	teqne	r5, ip
 80072f2:	d00c      	beq.n	800730e <__aeabi_dmul+0x206>
 80072f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80072f8:	bf18      	it	ne
 80072fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80072fe:	d1d1      	bne.n	80072a4 <__aeabi_dmul+0x19c>
 8007300:	ea81 0103 	eor.w	r1, r1, r3
 8007304:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007308:	f04f 0000 	mov.w	r0, #0
 800730c:	bd70      	pop	{r4, r5, r6, pc}
 800730e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8007312:	bf06      	itte	eq
 8007314:	4610      	moveq	r0, r2
 8007316:	4619      	moveq	r1, r3
 8007318:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800731c:	d019      	beq.n	8007352 <__aeabi_dmul+0x24a>
 800731e:	ea94 0f0c 	teq	r4, ip
 8007322:	d102      	bne.n	800732a <__aeabi_dmul+0x222>
 8007324:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8007328:	d113      	bne.n	8007352 <__aeabi_dmul+0x24a>
 800732a:	ea95 0f0c 	teq	r5, ip
 800732e:	d105      	bne.n	800733c <__aeabi_dmul+0x234>
 8007330:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8007334:	bf1c      	itt	ne
 8007336:	4610      	movne	r0, r2
 8007338:	4619      	movne	r1, r3
 800733a:	d10a      	bne.n	8007352 <__aeabi_dmul+0x24a>
 800733c:	ea81 0103 	eor.w	r1, r1, r3
 8007340:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007344:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8007348:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800734c:	f04f 0000 	mov.w	r0, #0
 8007350:	bd70      	pop	{r4, r5, r6, pc}
 8007352:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8007356:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800735a:	bd70      	pop	{r4, r5, r6, pc}

0800735c <__aeabi_ddiv>:
 800735c:	b570      	push	{r4, r5, r6, lr}
 800735e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8007362:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8007366:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800736a:	bf1d      	ittte	ne
 800736c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8007370:	ea94 0f0c 	teqne	r4, ip
 8007374:	ea95 0f0c 	teqne	r5, ip
 8007378:	f000 f8a7 	bleq	80074ca <__aeabi_ddiv+0x16e>
 800737c:	eba4 0405 	sub.w	r4, r4, r5
 8007380:	ea81 0e03 	eor.w	lr, r1, r3
 8007384:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8007388:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800738c:	f000 8088 	beq.w	80074a0 <__aeabi_ddiv+0x144>
 8007390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8007394:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8007398:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800739c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80073a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80073a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80073a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80073ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80073b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80073b4:	429d      	cmp	r5, r3
 80073b6:	bf08      	it	eq
 80073b8:	4296      	cmpeq	r6, r2
 80073ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80073be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80073c2:	d202      	bcs.n	80073ca <__aeabi_ddiv+0x6e>
 80073c4:	085b      	lsrs	r3, r3, #1
 80073c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80073ca:	1ab6      	subs	r6, r6, r2
 80073cc:	eb65 0503 	sbc.w	r5, r5, r3
 80073d0:	085b      	lsrs	r3, r3, #1
 80073d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80073d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80073da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80073de:	ebb6 0e02 	subs.w	lr, r6, r2
 80073e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80073e6:	bf22      	ittt	cs
 80073e8:	1ab6      	subcs	r6, r6, r2
 80073ea:	4675      	movcs	r5, lr
 80073ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80073f0:	085b      	lsrs	r3, r3, #1
 80073f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80073f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80073fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80073fe:	bf22      	ittt	cs
 8007400:	1ab6      	subcs	r6, r6, r2
 8007402:	4675      	movcs	r5, lr
 8007404:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8007408:	085b      	lsrs	r3, r3, #1
 800740a:	ea4f 0232 	mov.w	r2, r2, rrx
 800740e:	ebb6 0e02 	subs.w	lr, r6, r2
 8007412:	eb75 0e03 	sbcs.w	lr, r5, r3
 8007416:	bf22      	ittt	cs
 8007418:	1ab6      	subcs	r6, r6, r2
 800741a:	4675      	movcs	r5, lr
 800741c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8007420:	085b      	lsrs	r3, r3, #1
 8007422:	ea4f 0232 	mov.w	r2, r2, rrx
 8007426:	ebb6 0e02 	subs.w	lr, r6, r2
 800742a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800742e:	bf22      	ittt	cs
 8007430:	1ab6      	subcs	r6, r6, r2
 8007432:	4675      	movcs	r5, lr
 8007434:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8007438:	ea55 0e06 	orrs.w	lr, r5, r6
 800743c:	d018      	beq.n	8007470 <__aeabi_ddiv+0x114>
 800743e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8007442:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8007446:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800744a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800744e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8007452:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007456:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800745a:	d1c0      	bne.n	80073de <__aeabi_ddiv+0x82>
 800745c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8007460:	d10b      	bne.n	800747a <__aeabi_ddiv+0x11e>
 8007462:	ea41 0100 	orr.w	r1, r1, r0
 8007466:	f04f 0000 	mov.w	r0, #0
 800746a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800746e:	e7b6      	b.n	80073de <__aeabi_ddiv+0x82>
 8007470:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8007474:	bf04      	itt	eq
 8007476:	4301      	orreq	r1, r0
 8007478:	2000      	moveq	r0, #0
 800747a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800747e:	bf88      	it	hi
 8007480:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8007484:	f63f aeaf 	bhi.w	80071e6 <__aeabi_dmul+0xde>
 8007488:	ebb5 0c03 	subs.w	ip, r5, r3
 800748c:	bf04      	itt	eq
 800748e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8007492:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8007496:	f150 0000 	adcs.w	r0, r0, #0
 800749a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800749e:	bd70      	pop	{r4, r5, r6, pc}
 80074a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80074a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80074a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80074ac:	bfc2      	ittt	gt
 80074ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80074b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80074b6:	bd70      	popgt	{r4, r5, r6, pc}
 80074b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80074bc:	f04f 0e00 	mov.w	lr, #0
 80074c0:	3c01      	subs	r4, #1
 80074c2:	e690      	b.n	80071e6 <__aeabi_dmul+0xde>
 80074c4:	ea45 0e06 	orr.w	lr, r5, r6
 80074c8:	e68d      	b.n	80071e6 <__aeabi_dmul+0xde>
 80074ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80074ce:	ea94 0f0c 	teq	r4, ip
 80074d2:	bf08      	it	eq
 80074d4:	ea95 0f0c 	teqeq	r5, ip
 80074d8:	f43f af3b 	beq.w	8007352 <__aeabi_dmul+0x24a>
 80074dc:	ea94 0f0c 	teq	r4, ip
 80074e0:	d10a      	bne.n	80074f8 <__aeabi_ddiv+0x19c>
 80074e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80074e6:	f47f af34 	bne.w	8007352 <__aeabi_dmul+0x24a>
 80074ea:	ea95 0f0c 	teq	r5, ip
 80074ee:	f47f af25 	bne.w	800733c <__aeabi_dmul+0x234>
 80074f2:	4610      	mov	r0, r2
 80074f4:	4619      	mov	r1, r3
 80074f6:	e72c      	b.n	8007352 <__aeabi_dmul+0x24a>
 80074f8:	ea95 0f0c 	teq	r5, ip
 80074fc:	d106      	bne.n	800750c <__aeabi_ddiv+0x1b0>
 80074fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8007502:	f43f aefd 	beq.w	8007300 <__aeabi_dmul+0x1f8>
 8007506:	4610      	mov	r0, r2
 8007508:	4619      	mov	r1, r3
 800750a:	e722      	b.n	8007352 <__aeabi_dmul+0x24a>
 800750c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8007510:	bf18      	it	ne
 8007512:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8007516:	f47f aec5 	bne.w	80072a4 <__aeabi_dmul+0x19c>
 800751a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800751e:	f47f af0d 	bne.w	800733c <__aeabi_dmul+0x234>
 8007522:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8007526:	f47f aeeb 	bne.w	8007300 <__aeabi_dmul+0x1f8>
 800752a:	e712      	b.n	8007352 <__aeabi_dmul+0x24a>

0800752c <__gedf2>:
 800752c:	f04f 3cff 	mov.w	ip, #4294967295
 8007530:	e006      	b.n	8007540 <__cmpdf2+0x4>
 8007532:	bf00      	nop

08007534 <__ledf2>:
 8007534:	f04f 0c01 	mov.w	ip, #1
 8007538:	e002      	b.n	8007540 <__cmpdf2+0x4>
 800753a:	bf00      	nop

0800753c <__cmpdf2>:
 800753c:	f04f 0c01 	mov.w	ip, #1
 8007540:	f84d cd04 	str.w	ip, [sp, #-4]!
 8007544:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8007548:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800754c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007550:	bf18      	it	ne
 8007552:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8007556:	d01b      	beq.n	8007590 <__cmpdf2+0x54>
 8007558:	b001      	add	sp, #4
 800755a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800755e:	bf0c      	ite	eq
 8007560:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8007564:	ea91 0f03 	teqne	r1, r3
 8007568:	bf02      	ittt	eq
 800756a:	ea90 0f02 	teqeq	r0, r2
 800756e:	2000      	moveq	r0, #0
 8007570:	4770      	bxeq	lr
 8007572:	f110 0f00 	cmn.w	r0, #0
 8007576:	ea91 0f03 	teq	r1, r3
 800757a:	bf58      	it	pl
 800757c:	4299      	cmppl	r1, r3
 800757e:	bf08      	it	eq
 8007580:	4290      	cmpeq	r0, r2
 8007582:	bf2c      	ite	cs
 8007584:	17d8      	asrcs	r0, r3, #31
 8007586:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800758a:	f040 0001 	orr.w	r0, r0, #1
 800758e:	4770      	bx	lr
 8007590:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8007594:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007598:	d102      	bne.n	80075a0 <__cmpdf2+0x64>
 800759a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800759e:	d107      	bne.n	80075b0 <__cmpdf2+0x74>
 80075a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80075a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80075a8:	d1d6      	bne.n	8007558 <__cmpdf2+0x1c>
 80075aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80075ae:	d0d3      	beq.n	8007558 <__cmpdf2+0x1c>
 80075b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80075b4:	4770      	bx	lr
 80075b6:	bf00      	nop

080075b8 <__aeabi_cdrcmple>:
 80075b8:	4684      	mov	ip, r0
 80075ba:	4610      	mov	r0, r2
 80075bc:	4662      	mov	r2, ip
 80075be:	468c      	mov	ip, r1
 80075c0:	4619      	mov	r1, r3
 80075c2:	4663      	mov	r3, ip
 80075c4:	e000      	b.n	80075c8 <__aeabi_cdcmpeq>
 80075c6:	bf00      	nop

080075c8 <__aeabi_cdcmpeq>:
 80075c8:	b501      	push	{r0, lr}
 80075ca:	f7ff ffb7 	bl	800753c <__cmpdf2>
 80075ce:	2800      	cmp	r0, #0
 80075d0:	bf48      	it	mi
 80075d2:	f110 0f00 	cmnmi.w	r0, #0
 80075d6:	bd01      	pop	{r0, pc}

080075d8 <__aeabi_dcmpeq>:
 80075d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80075dc:	f7ff fff4 	bl	80075c8 <__aeabi_cdcmpeq>
 80075e0:	bf0c      	ite	eq
 80075e2:	2001      	moveq	r0, #1
 80075e4:	2000      	movne	r0, #0
 80075e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80075ea:	bf00      	nop

080075ec <__aeabi_dcmplt>:
 80075ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80075f0:	f7ff ffea 	bl	80075c8 <__aeabi_cdcmpeq>
 80075f4:	bf34      	ite	cc
 80075f6:	2001      	movcc	r0, #1
 80075f8:	2000      	movcs	r0, #0
 80075fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80075fe:	bf00      	nop

08007600 <__aeabi_dcmple>:
 8007600:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007604:	f7ff ffe0 	bl	80075c8 <__aeabi_cdcmpeq>
 8007608:	bf94      	ite	ls
 800760a:	2001      	movls	r0, #1
 800760c:	2000      	movhi	r0, #0
 800760e:	f85d fb08 	ldr.w	pc, [sp], #8
 8007612:	bf00      	nop

08007614 <__aeabi_dcmpge>:
 8007614:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007618:	f7ff ffce 	bl	80075b8 <__aeabi_cdrcmple>
 800761c:	bf94      	ite	ls
 800761e:	2001      	movls	r0, #1
 8007620:	2000      	movhi	r0, #0
 8007622:	f85d fb08 	ldr.w	pc, [sp], #8
 8007626:	bf00      	nop

08007628 <__aeabi_dcmpgt>:
 8007628:	f84d ed08 	str.w	lr, [sp, #-8]!
 800762c:	f7ff ffc4 	bl	80075b8 <__aeabi_cdrcmple>
 8007630:	bf34      	ite	cc
 8007632:	2001      	movcc	r0, #1
 8007634:	2000      	movcs	r0, #0
 8007636:	f85d fb08 	ldr.w	pc, [sp], #8
 800763a:	bf00      	nop

0800763c <__aeabi_dcmpun>:
 800763c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8007640:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007644:	d102      	bne.n	800764c <__aeabi_dcmpun+0x10>
 8007646:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800764a:	d10a      	bne.n	8007662 <__aeabi_dcmpun+0x26>
 800764c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007650:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007654:	d102      	bne.n	800765c <__aeabi_dcmpun+0x20>
 8007656:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800765a:	d102      	bne.n	8007662 <__aeabi_dcmpun+0x26>
 800765c:	f04f 0000 	mov.w	r0, #0
 8007660:	4770      	bx	lr
 8007662:	f04f 0001 	mov.w	r0, #1
 8007666:	4770      	bx	lr

08007668 <__aeabi_d2iz>:
 8007668:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800766c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8007670:	d215      	bcs.n	800769e <__aeabi_d2iz+0x36>
 8007672:	d511      	bpl.n	8007698 <__aeabi_d2iz+0x30>
 8007674:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8007678:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800767c:	d912      	bls.n	80076a4 <__aeabi_d2iz+0x3c>
 800767e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8007682:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007686:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800768a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800768e:	fa23 f002 	lsr.w	r0, r3, r2
 8007692:	bf18      	it	ne
 8007694:	4240      	negne	r0, r0
 8007696:	4770      	bx	lr
 8007698:	f04f 0000 	mov.w	r0, #0
 800769c:	4770      	bx	lr
 800769e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80076a2:	d105      	bne.n	80076b0 <__aeabi_d2iz+0x48>
 80076a4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80076a8:	bf08      	it	eq
 80076aa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80076ae:	4770      	bx	lr
 80076b0:	f04f 0000 	mov.w	r0, #0
 80076b4:	4770      	bx	lr
 80076b6:	bf00      	nop

080076b8 <__aeabi_frsub>:
 80076b8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80076bc:	e002      	b.n	80076c4 <__addsf3>
 80076be:	bf00      	nop

080076c0 <__aeabi_fsub>:
 80076c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080076c4 <__addsf3>:
 80076c4:	0042      	lsls	r2, r0, #1
 80076c6:	bf1f      	itttt	ne
 80076c8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80076cc:	ea92 0f03 	teqne	r2, r3
 80076d0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80076d4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80076d8:	d06a      	beq.n	80077b0 <__addsf3+0xec>
 80076da:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80076de:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80076e2:	bfc1      	itttt	gt
 80076e4:	18d2      	addgt	r2, r2, r3
 80076e6:	4041      	eorgt	r1, r0
 80076e8:	4048      	eorgt	r0, r1
 80076ea:	4041      	eorgt	r1, r0
 80076ec:	bfb8      	it	lt
 80076ee:	425b      	neglt	r3, r3
 80076f0:	2b19      	cmp	r3, #25
 80076f2:	bf88      	it	hi
 80076f4:	4770      	bxhi	lr
 80076f6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80076fa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80076fe:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8007702:	bf18      	it	ne
 8007704:	4240      	negne	r0, r0
 8007706:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800770a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800770e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8007712:	bf18      	it	ne
 8007714:	4249      	negne	r1, r1
 8007716:	ea92 0f03 	teq	r2, r3
 800771a:	d03f      	beq.n	800779c <__addsf3+0xd8>
 800771c:	f1a2 0201 	sub.w	r2, r2, #1
 8007720:	fa41 fc03 	asr.w	ip, r1, r3
 8007724:	eb10 000c 	adds.w	r0, r0, ip
 8007728:	f1c3 0320 	rsb	r3, r3, #32
 800772c:	fa01 f103 	lsl.w	r1, r1, r3
 8007730:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8007734:	d502      	bpl.n	800773c <__addsf3+0x78>
 8007736:	4249      	negs	r1, r1
 8007738:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800773c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8007740:	d313      	bcc.n	800776a <__addsf3+0xa6>
 8007742:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8007746:	d306      	bcc.n	8007756 <__addsf3+0x92>
 8007748:	0840      	lsrs	r0, r0, #1
 800774a:	ea4f 0131 	mov.w	r1, r1, rrx
 800774e:	f102 0201 	add.w	r2, r2, #1
 8007752:	2afe      	cmp	r2, #254	; 0xfe
 8007754:	d251      	bcs.n	80077fa <__addsf3+0x136>
 8007756:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800775a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800775e:	bf08      	it	eq
 8007760:	f020 0001 	biceq.w	r0, r0, #1
 8007764:	ea40 0003 	orr.w	r0, r0, r3
 8007768:	4770      	bx	lr
 800776a:	0049      	lsls	r1, r1, #1
 800776c:	eb40 0000 	adc.w	r0, r0, r0
 8007770:	3a01      	subs	r2, #1
 8007772:	bf28      	it	cs
 8007774:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8007778:	d2ed      	bcs.n	8007756 <__addsf3+0x92>
 800777a:	fab0 fc80 	clz	ip, r0
 800777e:	f1ac 0c08 	sub.w	ip, ip, #8
 8007782:	ebb2 020c 	subs.w	r2, r2, ip
 8007786:	fa00 f00c 	lsl.w	r0, r0, ip
 800778a:	bfaa      	itet	ge
 800778c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8007790:	4252      	neglt	r2, r2
 8007792:	4318      	orrge	r0, r3
 8007794:	bfbc      	itt	lt
 8007796:	40d0      	lsrlt	r0, r2
 8007798:	4318      	orrlt	r0, r3
 800779a:	4770      	bx	lr
 800779c:	f092 0f00 	teq	r2, #0
 80077a0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80077a4:	bf06      	itte	eq
 80077a6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80077aa:	3201      	addeq	r2, #1
 80077ac:	3b01      	subne	r3, #1
 80077ae:	e7b5      	b.n	800771c <__addsf3+0x58>
 80077b0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80077b4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80077b8:	bf18      	it	ne
 80077ba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80077be:	d021      	beq.n	8007804 <__addsf3+0x140>
 80077c0:	ea92 0f03 	teq	r2, r3
 80077c4:	d004      	beq.n	80077d0 <__addsf3+0x10c>
 80077c6:	f092 0f00 	teq	r2, #0
 80077ca:	bf08      	it	eq
 80077cc:	4608      	moveq	r0, r1
 80077ce:	4770      	bx	lr
 80077d0:	ea90 0f01 	teq	r0, r1
 80077d4:	bf1c      	itt	ne
 80077d6:	2000      	movne	r0, #0
 80077d8:	4770      	bxne	lr
 80077da:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80077de:	d104      	bne.n	80077ea <__addsf3+0x126>
 80077e0:	0040      	lsls	r0, r0, #1
 80077e2:	bf28      	it	cs
 80077e4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80077e8:	4770      	bx	lr
 80077ea:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80077ee:	bf3c      	itt	cc
 80077f0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80077f4:	4770      	bxcc	lr
 80077f6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80077fa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80077fe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8007802:	4770      	bx	lr
 8007804:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8007808:	bf16      	itet	ne
 800780a:	4608      	movne	r0, r1
 800780c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8007810:	4601      	movne	r1, r0
 8007812:	0242      	lsls	r2, r0, #9
 8007814:	bf06      	itte	eq
 8007816:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800781a:	ea90 0f01 	teqeq	r0, r1
 800781e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8007822:	4770      	bx	lr

08007824 <__aeabi_ui2f>:
 8007824:	f04f 0300 	mov.w	r3, #0
 8007828:	e004      	b.n	8007834 <__aeabi_i2f+0x8>
 800782a:	bf00      	nop

0800782c <__aeabi_i2f>:
 800782c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8007830:	bf48      	it	mi
 8007832:	4240      	negmi	r0, r0
 8007834:	ea5f 0c00 	movs.w	ip, r0
 8007838:	bf08      	it	eq
 800783a:	4770      	bxeq	lr
 800783c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8007840:	4601      	mov	r1, r0
 8007842:	f04f 0000 	mov.w	r0, #0
 8007846:	e01c      	b.n	8007882 <__aeabi_l2f+0x2a>

08007848 <__aeabi_ul2f>:
 8007848:	ea50 0201 	orrs.w	r2, r0, r1
 800784c:	bf08      	it	eq
 800784e:	4770      	bxeq	lr
 8007850:	f04f 0300 	mov.w	r3, #0
 8007854:	e00a      	b.n	800786c <__aeabi_l2f+0x14>
 8007856:	bf00      	nop

08007858 <__aeabi_l2f>:
 8007858:	ea50 0201 	orrs.w	r2, r0, r1
 800785c:	bf08      	it	eq
 800785e:	4770      	bxeq	lr
 8007860:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8007864:	d502      	bpl.n	800786c <__aeabi_l2f+0x14>
 8007866:	4240      	negs	r0, r0
 8007868:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800786c:	ea5f 0c01 	movs.w	ip, r1
 8007870:	bf02      	ittt	eq
 8007872:	4684      	moveq	ip, r0
 8007874:	4601      	moveq	r1, r0
 8007876:	2000      	moveq	r0, #0
 8007878:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 800787c:	bf08      	it	eq
 800787e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8007882:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8007886:	fabc f28c 	clz	r2, ip
 800788a:	3a08      	subs	r2, #8
 800788c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8007890:	db10      	blt.n	80078b4 <__aeabi_l2f+0x5c>
 8007892:	fa01 fc02 	lsl.w	ip, r1, r2
 8007896:	4463      	add	r3, ip
 8007898:	fa00 fc02 	lsl.w	ip, r0, r2
 800789c:	f1c2 0220 	rsb	r2, r2, #32
 80078a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80078a4:	fa20 f202 	lsr.w	r2, r0, r2
 80078a8:	eb43 0002 	adc.w	r0, r3, r2
 80078ac:	bf08      	it	eq
 80078ae:	f020 0001 	biceq.w	r0, r0, #1
 80078b2:	4770      	bx	lr
 80078b4:	f102 0220 	add.w	r2, r2, #32
 80078b8:	fa01 fc02 	lsl.w	ip, r1, r2
 80078bc:	f1c2 0220 	rsb	r2, r2, #32
 80078c0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80078c4:	fa21 f202 	lsr.w	r2, r1, r2
 80078c8:	eb43 0002 	adc.w	r0, r3, r2
 80078cc:	bf08      	it	eq
 80078ce:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80078d2:	4770      	bx	lr

080078d4 <__aeabi_f2uiz>:
 80078d4:	0042      	lsls	r2, r0, #1
 80078d6:	d20e      	bcs.n	80078f6 <__aeabi_f2uiz+0x22>
 80078d8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80078dc:	d30b      	bcc.n	80078f6 <__aeabi_f2uiz+0x22>
 80078de:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80078e2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80078e6:	d409      	bmi.n	80078fc <__aeabi_f2uiz+0x28>
 80078e8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80078ec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80078f0:	fa23 f002 	lsr.w	r0, r3, r2
 80078f4:	4770      	bx	lr
 80078f6:	f04f 0000 	mov.w	r0, #0
 80078fa:	4770      	bx	lr
 80078fc:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8007900:	d101      	bne.n	8007906 <__aeabi_f2uiz+0x32>
 8007902:	0242      	lsls	r2, r0, #9
 8007904:	d102      	bne.n	800790c <__aeabi_f2uiz+0x38>
 8007906:	f04f 30ff 	mov.w	r0, #4294967295
 800790a:	4770      	bx	lr
 800790c:	f04f 0000 	mov.w	r0, #0
 8007910:	4770      	bx	lr
 8007912:	bf00      	nop
 8007914:	2e532e4b 	.word	0x2e532e4b
 8007918:	61332041 	.word	0x61332041
 800791c:	20736978 	.word	0x20736978
 8007920:	746e6f63 	.word	0x746e6f63
 8007924:	206c6f72 	.word	0x206c6f72
 8007928:	00000000 	.word	0x00000000
 800792c:	494d4f48 	.word	0x494d4f48
 8007930:	2e20474e 	.word	0x2e20474e
 8007934:	2e2e2e2e 	.word	0x2e2e2e2e
 8007938:	00002e2e 	.word	0x00002e2e
 800793c:	66332e25 	.word	0x66332e25
 8007940:	00000000 	.word	0x00000000
 8007944:	69736f50 	.word	0x69736f50
 8007948:	6e6f6974 	.word	0x6e6f6974
 800794c:	0000003a 	.word	0x0000003a

08007950 <AHBPrescTable>:
	...
 8007958:	04030201 09080706                       ........

08007960 <APBPrescTable>:
 8007960:	00000000 04030201                       ........

08007968 <aPLLMULFactorTable.1>:
 8007968:	05040302 09080706 0d0c0b0a 10100f0e     ................

08007978 <aPredivFactorTable.0>:
 8007978:	00000201                                ....

0800797c <aPLLMULFactorTable.1>:
 800797c:	05040302 09080706 0d0c0b0a 10100f0e     ................

0800798c <aPredivFactorTable.0>:
 800798c:	00000201                                ....

08007990 <_global_impure_ptr>:
 8007990:	20000010 00464e49 00666e69 004e414e     ... INF.inf.NAN.
 80079a0:	006e616e 31300030 35343332 39383736     nan.0.0123456789
 80079b0:	44434241 30004645 34333231 38373635     ABCDEF.012345678
 80079c0:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
 80079d0:	4e614e00 45455200 6d20544e 6f6c6c61     .NaN.REENT mallo
 80079e0:	75732063 65656363 00646564 746e6d2f     c succeeded./mnt
 80079f0:	726f772f 6170736b 772f6563 736b726f     /workspace/works
 8007a00:	65636170 4343472f 2d30312d 65706970     pace/GCC-10-pipe
 8007a10:	656e696c 6e656a2f 736e696b 4343472d     line/jenkins-GCC
 8007a20:	2d30312d 65706970 656e696c 3833332d     -10-pipeline-338
 8007a30:	3230325f 31303131 36315f38 31353433     _20211018_163451
 8007a40:	33303236 6372732f 77656e2f 2f62696c     6203/src/newlib/
 8007a50:	6c77656e 6c2f6269 2f636269 6c647473     newlib/libc/stdl
 8007a60:	642f6269 2e616f74 61420063 636f6c6c     ib/dtoa.c.Balloc
 8007a70:	63757320 64656563 2f006465 2f746e6d      succeeded./mnt/
 8007a80:	6b726f77 63617073 6f772f65 70736b72     workspace/worksp
 8007a90:	2f656361 2d434347 702d3031 6c657069     ace/GCC-10-pipel
 8007aa0:	2f656e69 6b6e656a 2d736e69 2d434347     ine/jenkins-GCC-
 8007ab0:	702d3031 6c657069 2d656e69 5f383333     10-pipeline-338_
 8007ac0:	31323032 38313031 3336315f 36313534     20211018_1634516
 8007ad0:	2f333032 2f637273 6c77656e 6e2f6269     203/src/newlib/n
 8007ae0:	696c7765 696c2f62 732f6362 696c6474     ewlib/libc/stdli
 8007af0:	706d2f62 2e636572 00000063 00000000     b/mprec.c.......

08007b00 <__mprec_bigtens>:
 8007b00:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
 8007b10:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
 8007b20:	7f73bf3c 75154fdd                       <.s..O.u

08007b28 <__mprec_tens>:
 8007b28:	00000000 3ff00000 00000000 40240000     .......?......$@
 8007b38:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
 8007b48:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
 8007b58:	00000000 412e8480 00000000 416312d0     .......A......cA
 8007b68:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
 8007b78:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
 8007b88:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
 8007b98:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
 8007ba8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
 8007bb8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
 8007bc8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
 8007bd8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
 8007be8:	79d99db4 44ea7843                       ...yCx.D

08007bf0 <p05.0>:
 8007bf0:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
 8007c00:	6c680020 6665004c 47464567 66202c00      .hlL.efgEFG., f
 8007c10:	74636e75 3a6e6f69 73610020 74726573     unction: .assert
 8007c20:	206e6f69 22732522 69616620 3a64656c     ion "%s" failed:
 8007c30:	6c696620 25222065 202c2273 656e696c      file "%s", line
 8007c40:	25642520 0a732573 50004300 5849534f      %d%s%s..C.POSIX
 8007c50:	                                         ...

08007c53 <_ctype_>:
 8007c53:	20202000 20202020 28282020 20282828     .         ((((( 
 8007c63:	20202020 20202020 20202020 20202020                     
 8007c73:	10108820 10101010 10101010 10101010      ...............
 8007c83:	04040410 04040404 10040404 10101010     ................
 8007c93:	41411010 41414141 01010101 01010101     ..AAAAAA........
 8007ca3:	01010101 01010101 01010101 10101010     ................
 8007cb3:	42421010 42424242 02020202 02020202     ..BBBBBB........
 8007cc3:	02020202 02020202 02020202 10101010     ................
 8007cd3:	00000020 00000000 00000000 00000000      ...............
	...

08007d54 <__sf_fake_stderr>:
	...

08007d74 <__sf_fake_stdin>:
	...

08007d94 <__sf_fake_stdout>:
	...

08007db4 <_init>:
 8007db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007db6:	bf00      	nop
 8007db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dba:	bc08      	pop	{r3}
 8007dbc:	469e      	mov	lr, r3
 8007dbe:	4770      	bx	lr

08007dc0 <_fini>:
 8007dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dc2:	bf00      	nop
 8007dc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dc6:	bc08      	pop	{r3}
 8007dc8:	469e      	mov	lr, r3
 8007dca:	4770      	bx	lr
