// Seed: 3159740061
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41
);
  inout wire id_41;
  output wire id_40;
  output wire id_39;
  output wire id_38;
  inout wire id_37;
  output wire id_36;
  inout wire id_35;
  output wire id_34;
  inout wire id_33;
  output wire id_32;
  output wire id_31;
  input wire id_30;
  inout wire id_29;
  input wire id_28;
  input wire id_27;
  inout wire id_26;
  output wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_42;
  logic id_43, id_44, id_45;
  assign id_31 = id_28;
  wire id_46;
  logic [1 : 1 'd0] id_47;
  ;
endmodule
module module_1 #(
    parameter id_15 = 32'd56,
    parameter id_8  = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire _id_15;
  inout wire id_14;
  inout wire id_13;
  inout logic [7:0] id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire _id_8;
  module_0 modCall_1 (
      id_21,
      id_5,
      id_10,
      id_20,
      id_1,
      id_20,
      id_3,
      id_13,
      id_19,
      id_14,
      id_3,
      id_7,
      id_23,
      id_23,
      id_7,
      id_23,
      id_23,
      id_7,
      id_13,
      id_9,
      id_3,
      id_5,
      id_14,
      id_5,
      id_18,
      id_13,
      id_1,
      id_22,
      id_3,
      id_1,
      id_4,
      id_6,
      id_23,
      id_20,
      id_23,
      id_10,
      id_3,
      id_7,
      id_23,
      id_13,
      id_22
  );
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [1 : id_15  +  -1] id_25;
  wire id_26;
  logic id_27;
  ;
  logic [7:0][1  &  1 : 1] id_28;
  assign id_12[1] = id_28[id_8<->""];
  always @(posedge -1);
  assign id_12 = id_25;
endmodule
