// Seed: 1733859264
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input wor id_2,
    input tri0 id_3
    , id_10,
    output tri1 id_4,
    input tri0 id_5,
    input wire id_6,
    input wor module_0,
    input supply0 id_8
);
  supply1 id_11 = 1;
  tri id_12;
  wire id_13;
  assign id_12 = id_3 ? id_7 : 1;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri id_3,
    output wire id_4,
    input tri0 id_5,
    output tri1 id_6,
    input tri1 id_7
    , id_18,
    input supply1 id_8,
    input tri0 id_9,
    output wor id_10,
    output wire id_11,
    input wand id_12,
    input tri0 id_13,
    output logic id_14,
    output wand id_15,
    output wire id_16
);
  always @(1) begin
    id_14 = new(id_18[1], id_16++, id_2);
    id_11 = id_8 == 1 << 1'b0;
  end
  nand (id_15, id_9, id_8, id_13, id_2, id_5, id_1, id_18, id_12, id_19, id_7, id_3);
  wire id_19 = ~id_9;
  wire id_20;
  module_0(
      id_5, id_11, id_5, id_13, id_6, id_2, id_13, id_9, id_9
  );
endmodule
