$date
	Tue May 13 12:41:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in_seq $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # in_seq $end
$var wire 1 $ rst $end
$var parameter 2 % idle $end
$var parameter 2 & s1 $end
$var parameter 2 ' s2 $end
$var reg 2 ( ns [1:0] $end
$var reg 1 ! out $end
$var reg 2 ) ps [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx )
bx (
0$
x#
0"
x!
$end
#5
0!
b0 (
b0 )
1"
#10
0"
#12
b1 (
1#
1$
#15
b1 )
1"
#20
0"
#22
b10 (
0#
#25
b0 (
b10 )
1"
#30
0"
#32
1!
b1 (
1#
#35
0!
b1 )
1"
#40
0"
#42
b10 (
0#
#45
b0 (
b10 )
1"
#50
0"
#52
1!
b1 (
1#
#55
0!
b1 )
1"
#60
0"
#62
b10 (
0#
#65
b0 (
b10 )
1"
#70
0"
#72
1!
b1 (
1#
#75
0!
b1 )
1"
#80
0"
#85
1"
#90
0"
#92
