{"Source Block": ["hdl/library/axi_dmac/axi_register_slice.v@67:106@HdlStmIf", "wire bwd_ready_s;\nwire [DATA_WIDTH-1:0] fwd_data_s;\nwire fwd_valid_s;\nwire fwd_ready_s;\n\ngenerate if (FORWARD_REGISTERED == 1) begin\n\nreg fwd_valid;\nreg [DATA_WIDTH-1:0] fwd_data;\n\nassign fwd_ready_s = ~fwd_valid | m_axi_ready;\nassign fwd_valid_s = fwd_valid;\nassign fwd_data_s = fwd_data;\n\nalways @(posedge clk) begin\n\tif (~fwd_valid | m_axi_ready)\n\t\tfwd_data <= bwd_data_s;\nend\n\nalways @(posedge clk) begin\n\tif (resetn == 1'b0) begin\n\t\tfwd_valid <= 1'b0;\n\tend else begin \n\t\tif (bwd_valid_s)\n\t\t\tfwd_valid <= 1'b1;\n\t\telse if (m_axi_ready)\n\t\t\tfwd_valid <= 1'b0;\n\tend\nend\n\nend else begin\nassign fwd_data_s = bwd_data_s;\nassign fwd_valid_s = bwd_valid_s;\nassign fwd_ready_s = m_axi_ready;\nend\nendgenerate\n\ngenerate if (BACKWARD_REGISTERED == 1) begin\n\nreg bwd_ready;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_register_slice.v@99:138", "assign fwd_valid_s = bwd_valid_s;\nassign fwd_ready_s = m_axi_ready;\nend\nendgenerate\n\ngenerate if (BACKWARD_REGISTERED == 1) begin\n\nreg bwd_ready;\nreg [DATA_WIDTH-1:0] bwd_data;\n\nassign bwd_valid_s = ~bwd_ready | s_axi_valid;\nassign bwd_data_s = bwd_ready ? s_axi_data : bwd_data;\nassign bwd_ready_s = bwd_ready;\n\nalways @(posedge clk) begin\n\tif (bwd_ready)\n\t\tbwd_data <= s_axi_data;\nend\n\nalways @(posedge clk) begin\n\tif (resetn == 1'b0) begin\n\t\tbwd_ready <= 1'b1;\n\tend else begin\n\t\tif (fwd_ready_s)\n\t\t\tbwd_ready <= 1'b1;\n\t\telse if (s_axi_valid)\n\t\t\tbwd_ready <= 1'b0;\n\tend\nend\n\nend else begin\nassign bwd_valid_s = s_axi_valid;\nassign bwd_data_s = s_axi_data;\nassign bwd_ready_s = fwd_ready_s;\nend endgenerate\n\nassign m_axi_data = fwd_data_s;\nassign m_axi_valid = fwd_valid_s;\nassign s_axi_ready = bwd_ready_s;\n\n"]], "Diff Content": {"Delete": [[74, "reg fwd_valid;\n"], [75, "reg [DATA_WIDTH-1:0] fwd_data;\n"]], "Add": [[75, "reg fwd_valid = 1'b0;\n"], [75, "reg [DATA_WIDTH-1:0] fwd_data = 'h00;\n"]]}}