<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message prefix="[COSIM 212-47]" severity="INFO" keynum="COSIM_TCL_47_1115" content="Using XSIM for RTL simulation." tag=""/>
	<Message prefix="[COSIM 212-14]" severity="INFO" keynum="COSIM_TCL_14_1084" content="Instrumenting C test bench ..." tag=""/>
	<Message prefix="[COSIM 212-75]" severity="WARNING" keynum="COSIM_TCL_75_1137" content="Fifo port &apos;out_pixel&apos; has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in &apos;set_directive_interface&apos; using the option &apos;-depth&apos;." tag=""/>
	<Message prefix="[COSIM 212-302]" severity="INFO" keynum="COSIM_TCL_302_1177" content="Starting C TB testing ... " tag=""/>
	<Message prefix="[COSIM 212-333]" severity="INFO" keynum="COSIM_TCL_333_1204" content="Generating C post check test bench ..." tag=""/>
	<Message prefix="[COSIM 212-12]" severity="INFO" keynum="COSIM_TCL_12_1082" content="Generating RTL test bench ..." tag=""/>
	<Message prefix="[COSIM 212-376]" severity="WARNING" keynum="COSIM_TCL_376_1247" content="This design mixes AXI slave interface and pipeline mode, which could potentially result in simulation dead-lock and/or get mismatching results." tag=""/>
	<Message prefix="[COSIM 212-376]" severity="WARNING" keynum="COSIM_TCL_376_1247" content="This design mixes AXI slave interface and pipeline mode, which could potentially result in simulation dead-lock and/or get mismatching results." tag=""/>
	<Message prefix="[COSIM 212-322]" severity="INFO" keynum="COSIM_TCL_322_1194" content="Starting VHDL simulation. " tag=""/>
	<Message prefix="[COSIM 212-15]" severity="INFO" keynum="COSIM_TCL_15_1085" content="Starting XSIM ..." tag=""/>
	<Message prefix="[COSIM 212-316]" severity="INFO" keynum="COSIM_TCL_316_1188" content="Starting C post checking ..." tag=""/>
	<Message prefix="[COSIM 212-1000]" severity="INFO" keynum="COSIM_TCL_1000_1070" content="*** C/RTL co-simulation finished: PASS ***" tag=""/>
</Messages>
