# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf"
vhdl xil_defaultlib  "../../../project_4.srcs/sim_1/imports/lab3_reg_file/lab3_reg_file_tb.vhd"

# Do not sort compile order
nosort
