5 18 1fd81 3 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (trigger1.vcd) 2 -o (trigger1.cdd) 2 -v (trigger1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 trigger1.v 8 27 1 
2 1 12 12 12 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 3080006 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 10 3080009 1 0 0 0 1 17 1 1 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 trigger1.v 12 16 1 
2 2 13 13 13 10004 1 3c 1012 0 0 1 1 a
2 3 14 14 14 30003 0 1 1000 0 0 1 1 b
2 4 14 14 14 30003 1 29 1002 3 0 1 18 0 1 0 0 0 0
2 5 15 15 15 10004 0 3c 1012 0 0 1 1 a
4 2 11 4 4 2
4 4 0 5 0 2
4 5 0 0 0 2
3 1 main.u$1 "main.u$1" 0 trigger1.v 18 25 1 
