-- Project:   ODAS-PSOC5-03-CheckPWMs
-- Generated: 12/13/2016 17:32:40
-- PSoC Creator  4.0

ENTITY \ODAS-PSOC5-03-CheckPWMs\ IS
    PORT(
        P1_22(0)_PAD : OUT std_ulogic;
        P1_20(0)_PAD : OUT std_ulogic;
        P1_26(0)_PAD : OUT std_ulogic;
        P1_24(0)_PAD : OUT std_ulogic;
        P1_19(0)_PAD : OUT std_ulogic;
        P1_33(0)_PAD : OUT std_ulogic;
        P1_14(0)_PAD : OUT std_ulogic;
        P1_13(0)_PAD : OUT std_ulogic;
        P1_12(0)_PAD : OUT std_ulogic;
        P1_06(0)_PAD : OUT std_ulogic;
        P1_1(0)_PAD : OUT std_ulogic;
        P1_32(0)_PAD : OUT std_ulogic;
        P1_31(0)_PAD : OUT std_ulogic;
        P1_30(0)_PAD : OUT std_ulogic;
        P1_29(0)_PAD : OUT std_ulogic;
        P1_28(0)_PAD : OUT std_ulogic;
        P1_27(0)_PAD : OUT std_ulogic;
        P1_23(0)_PAD : IN std_ulogic;
        P1_21(0)_PAD : OUT std_ulogic;
        P1_34(0)_PAD : OUT std_ulogic;
        P1_25(0)_PAD : OUT std_ulogic;
        LED(0)_PAD : OUT std_ulogic;
        P1_2(0)_PAD : OUT std_ulogic;
        P1_3(0)_PAD : OUT std_ulogic;
        P1_05(0)_PAD : OUT std_ulogic;
        P1_11(0)_PAD : OUT std_ulogic;
        P1_4(0)_PAD : OUT std_ulogic;
        P1_5(0)_PAD : IN std_ulogic;
        P1_6(0)_PAD : IN std_ulogic;
        P1_7(0)_PAD : IN std_ulogic;
        P1_8(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END \ODAS-PSOC5-03-CheckPWMs\;

ARCHITECTURE __DEFAULT__ OF \ODAS-PSOC5-03-CheckPWMs\ IS
    SIGNAL Busy : bit;
    ATTRIBUTE placement_force OF Busy : SIGNAL IS "U(3,4,B)1";
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL FreqTC : bit;
    ATTRIBUTE placement_force OF FreqTC : SIGNAL IS "U(3,2,A)1";
    ATTRIBUTE soft OF FreqTC : SIGNAL IS 1;
    SIGNAL GO : bit;
    SIGNAL LED(0)__PA : bit;
    SIGNAL MyCLK2 : bit;
    ATTRIBUTE udbclken_assigned OF MyCLK2 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF MyCLK2 : SIGNAL IS true;
    SIGNAL MyCLK2_local : bit;
    SIGNAL Net_1242 : bit;
    ATTRIBUTE placement_force OF Net_1242 : SIGNAL IS "U(3,3,B)1";
    SIGNAL Net_138 : bit;
    ATTRIBUTE global_signal OF Net_138 : SIGNAL IS true;
    SIGNAL Net_138_local : bit;
    SIGNAL Net_139_0 : bit;
    ATTRIBUTE placement_force OF Net_139_0 : SIGNAL IS "U(2,3,A)3";
    SIGNAL Net_139_1 : bit;
    ATTRIBUTE placement_force OF Net_139_1 : SIGNAL IS "U(3,1,A)2";
    SIGNAL Net_139_2 : bit;
    ATTRIBUTE placement_force OF Net_139_2 : SIGNAL IS "U(3,1,A)3";
    SIGNAL Net_139_3 : bit;
    ATTRIBUTE placement_force OF Net_139_3 : SIGNAL IS "U(2,3,A)1";
    SIGNAL Net_139_4 : bit;
    ATTRIBUTE placement_force OF Net_139_4 : SIGNAL IS "U(3,1,A)1";
    SIGNAL Net_139_5 : bit;
    ATTRIBUTE placement_force OF Net_139_5 : SIGNAL IS "U(3,0,B)3";
    SIGNAL Net_139_6 : bit;
    ATTRIBUTE placement_force OF Net_139_6 : SIGNAL IS "U(3,0,B)1";
    SIGNAL Net_139_7 : bit;
    ATTRIBUTE placement_force OF Net_139_7 : SIGNAL IS "U(3,0,B)0";
    SIGNAL Net_141_0 : bit;
    SIGNAL Net_141_1 : bit;
    SIGNAL Net_141_2 : bit;
    SIGNAL Net_141_3 : bit;
    SIGNAL Net_141_4 : bit;
    SIGNAL Net_141_5 : bit;
    SIGNAL Net_141_6 : bit;
    SIGNAL Net_141_7 : bit;
    SIGNAL Net_160_0 : bit;
    SIGNAL Net_160_1 : bit;
    SIGNAL Net_160_2 : bit;
    SIGNAL Net_160_3 : bit;
    SIGNAL Net_160_4 : bit;
    SIGNAL Net_160_5 : bit;
    SIGNAL Net_160_6 : bit;
    SIGNAL Net_160_7 : bit;
    SIGNAL Net_192_0 : bit;
    SIGNAL Net_192_1 : bit;
    SIGNAL Net_192_2 : bit;
    SIGNAL Net_192_3 : bit;
    SIGNAL Net_192_4 : bit;
    SIGNAL Net_192_5 : bit;
    SIGNAL Net_192_6 : bit;
    SIGNAL Net_192_7 : bit;
    SIGNAL Net_230_0 : bit;
    SIGNAL Net_230_1 : bit;
    SIGNAL Net_230_2 : bit;
    SIGNAL Net_230_3 : bit;
    SIGNAL Net_230_4 : bit;
    SIGNAL Net_230_5 : bit;
    SIGNAL Net_230_6 : bit;
    SIGNAL Net_230_7 : bit;
    SIGNAL Net_368 : bit;
    ATTRIBUTE placement_force OF Net_368 : SIGNAL IS "U(3,4,A)2";
    SIGNAL Net_683 : bit;
    SIGNAL Net_799 : bit;
    ATTRIBUTE placement_force OF Net_799 : SIGNAL IS "U(3,0,A)2";
    SIGNAL Net_800 : bit;
    ATTRIBUTE placement_force OF Net_800 : SIGNAL IS "U(2,2,A)0";
    SIGNAL Net_835_0 : bit;
    SIGNAL Net_835_1 : bit;
    SIGNAL Net_835_2 : bit;
    SIGNAL Net_835_3 : bit;
    SIGNAL Net_835_4 : bit;
    SIGNAL Net_835_5 : bit;
    SIGNAL Net_835_6 : bit;
    SIGNAL Net_835_7 : bit;
    SIGNAL Net_850 : bit;
    ATTRIBUTE placement_force OF Net_850 : SIGNAL IS "U(3,3,A)3";
    SIGNAL Net_851 : bit;
    SIGNAL Net_945 : bit;
    SIGNAL Net_946 : bit;
    SIGNAL Net_947 : bit;
    SIGNAL Net_948 : bit;
    SIGNAL Net_959 : bit;
    ATTRIBUTE placement_force OF Net_959 : SIGNAL IS "U(3,4,A)0";
    SIGNAL Net_961 : bit;
    ATTRIBUTE placement_force OF Net_961 : SIGNAL IS "U(3,4,A)1";
    SIGNAL Net_962 : bit;
    ATTRIBUTE placement_force OF Net_962 : SIGNAL IS "U(3,0,A)1";
    SIGNAL Net_973_0 : bit;
    ATTRIBUTE placement_force OF Net_973_0 : SIGNAL IS "U(2,0,A)2";
    SIGNAL Net_973_1 : bit;
    ATTRIBUTE placement_force OF Net_973_1 : SIGNAL IS "U(3,0,A)0";
    SIGNAL Net_973_2 : bit;
    ATTRIBUTE placement_force OF Net_973_2 : SIGNAL IS "U(2,4,A)3";
    SIGNAL Net_978 : bit;
    ATTRIBUTE placement_force OF Net_978 : SIGNAL IS "U(3,4,A)3";
    SIGNAL Net_979 : bit;
    ATTRIBUTE placement_force OF Net_979 : SIGNAL IS "U(3,0,A)3";
    SIGNAL OCCLR : bit;
    SIGNAL OVRCURA1 : bit;
    SIGNAL OVRCURA2 : bit;
    SIGNAL OVRCURA3 : bit;
    SIGNAL OVRCURA4 : bit;
    SIGNAL P1_05(0)__PA : bit;
    SIGNAL P1_06(0)__PA : bit;
    SIGNAL P1_1(0)__PA : bit;
    SIGNAL P1_11(0)__PA : bit;
    SIGNAL P1_12(0)__PA : bit;
    SIGNAL P1_13(0)__PA : bit;
    SIGNAL P1_14(0)__PA : bit;
    SIGNAL P1_19(0)__PA : bit;
    SIGNAL P1_2(0)__PA : bit;
    SIGNAL P1_20(0)__PA : bit;
    SIGNAL P1_21(0)__PA : bit;
    SIGNAL P1_22(0)__PA : bit;
    SIGNAL P1_23(0)__PA : bit;
    SIGNAL P1_24(0)__PA : bit;
    SIGNAL P1_25(0)__PA : bit;
    SIGNAL P1_26(0)__PA : bit;
    SIGNAL P1_27(0)__PA : bit;
    SIGNAL P1_28(0)__PA : bit;
    SIGNAL P1_29(0)__PA : bit;
    SIGNAL P1_3(0)__PA : bit;
    SIGNAL P1_30(0)__PA : bit;
    SIGNAL P1_31(0)__PA : bit;
    SIGNAL P1_32(0)__PA : bit;
    SIGNAL P1_33(0)__PA : bit;
    SIGNAL P1_34(0)__PA : bit;
    SIGNAL P1_4(0)__PA : bit;
    SIGNAL P1_5(0)__PA : bit;
    SIGNAL P1_6(0)__PA : bit;
    SIGNAL P1_7(0)__PA : bit;
    SIGNAL P1_8(0)__PA : bit;
    SIGNAL RESET_ALL : bit;
    SIGNAL \Control_Reg_1:control_3\ : bit;
    SIGNAL \Control_Reg_1:control_4\ : bit;
    SIGNAL \Control_Reg_1:control_5\ : bit;
    SIGNAL \Control_Reg_1:control_6\ : bit;
    SIGNAL \Control_Reg_1:control_7\ : bit;
    SIGNAL \Control_Reg_2:control_1\ : bit;
    SIGNAL \Control_Reg_2:control_2\ : bit;
    SIGNAL \Control_Reg_2:control_3\ : bit;
    SIGNAL \Control_Reg_2:control_4\ : bit;
    SIGNAL \Control_Reg_2:control_5\ : bit;
    SIGNAL \Control_Reg_2:control_6\ : bit;
    SIGNAL \Control_Reg_2:control_7\ : bit;
    SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_1\ : bit;
    ATTRIBUTE placement_force OF \Debouncer_1:DEBOUNCER[0]:d_sync_1\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \MODULE_3:g1:a0:gx:u0:eq_5\ : bit;
    ATTRIBUTE placement_force OF \MODULE_3:g1:a0:gx:u0:eq_5\ : SIGNAL IS "U(3,3,B)0";
    ATTRIBUTE soft OF \MODULE_3:g1:a0:gx:u0:eq_5\ : SIGNAL IS 1;
    SIGNAL \MODULE_3:g1:a0:gx:u0:eq_5_split\ : bit;
    ATTRIBUTE placement_force OF \MODULE_3:g1:a0:gx:u0:eq_5_split\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \MODULE_4:g1:a0:gx:u0:eq_5\ : bit;
    ATTRIBUTE placement_force OF \MODULE_4:g1:a0:gx:u0:eq_5\ : SIGNAL IS "U(2,1,A)0";
    ATTRIBUTE soft OF \MODULE_4:g1:a0:gx:u0:eq_5\ : SIGNAL IS 1;
    SIGNAL \MODULE_4:g1:a0:gx:u0:eq_5_split\ : bit;
    ATTRIBUTE placement_force OF \MODULE_4:g1:a0:gx:u0:eq_5_split\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \MODULE_5:g1:a0:gx:u0:eq_5\ : bit;
    ATTRIBUTE placement_force OF \MODULE_5:g1:a0:gx:u0:eq_5\ : SIGNAL IS "U(2,3,A)0";
    ATTRIBUTE soft OF \MODULE_5:g1:a0:gx:u0:eq_5\ : SIGNAL IS 1;
    SIGNAL \MODULE_5:g1:a0:gx:u0:eq_5_split\ : bit;
    ATTRIBUTE placement_force OF \MODULE_5:g1:a0:gx:u0:eq_5_split\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \MODULE_6:g1:a0:gx:u0:eq_5\ : bit;
    ATTRIBUTE placement_force OF \MODULE_6:g1:a0:gx:u0:eq_5\ : SIGNAL IS "U(2,0,B)0";
    ATTRIBUTE soft OF \MODULE_6:g1:a0:gx:u0:eq_5\ : SIGNAL IS 1;
    SIGNAL \MODULE_6:g1:a0:gx:u0:eq_5_split\ : bit;
    ATTRIBUTE placement_force OF \MODULE_6:g1:a0:gx:u0:eq_5_split\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \MODULE_7:g1:a0:gx:u0:eq_5\ : bit;
    ATTRIBUTE placement_force OF \MODULE_7:g1:a0:gx:u0:eq_5\ : SIGNAL IS "U(2,4,A)2";
    ATTRIBUTE soft OF \MODULE_7:g1:a0:gx:u0:eq_5\ : SIGNAL IS 1;
    SIGNAL \MODULE_7:g1:a0:gx:u0:eq_5_split\ : bit;
    ATTRIBUTE placement_force OF \MODULE_7:g1:a0:gx:u0:eq_5_split\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \TxEnaCtlReg:control_4\ : bit;
    SIGNAL \TxEnaCtlReg:control_5\ : bit;
    SIGNAL \TxEnaCtlReg:control_6\ : bit;
    SIGNAL \TxEnaCtlReg:control_7\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(3,2,A)2";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL cy_srff_1 : bit;
    ATTRIBUTE placement_force OF cy_srff_1 : SIGNAL IS "U(3,2,A)0";
    SIGNAL cy_srff_1_split : bit;
    ATTRIBUTE placement_force OF cy_srff_1_split : SIGNAL IS "U(3,2,B)0";
    SIGNAL cy_srff_2 : bit;
    ATTRIBUTE placement_force OF cy_srff_2 : SIGNAL IS "U(2,2,A)2";
    SIGNAL cy_srff_2_split : bit;
    ATTRIBUTE placement_force OF cy_srff_2_split : SIGNAL IS "U(2,2,B)0";
    SIGNAL cy_srff_5 : bit;
    ATTRIBUTE placement_force OF cy_srff_5 : SIGNAL IS "U(3,4,B)0";
    SIGNAL tmpOE__P1_22_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__P1_22_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    ATTRIBUTE lib_model OF \MODULE_3:g1:a0:gx:u0:eq_5_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \MODULE_3:g1:a0:gx:u0:eq_5_split\ : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF P1_22(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF P1_22(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF P1_20(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF P1_20(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF P1_26(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF P1_26(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF P1_24(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF P1_24(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF P1_19(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF P1_19(0) : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF P1_33(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF P1_33(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF P1_14(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF P1_14(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF P1_13(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF P1_13(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF P1_12(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF P1_12(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF P1_06(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF P1_06(0) : LABEL IS "P4[6]";
    ATTRIBUTE lib_model OF P1_1(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF P1_1(0) : LABEL IS "P6[2]";
    ATTRIBUTE lib_model OF P1_32(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF P1_32(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF P1_31(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF P1_31(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF P1_30(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF P1_30(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF P1_29(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF P1_29(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF P1_28(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF P1_28(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF P1_27(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF P1_27(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF P1_23(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF P1_23(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF P1_21(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF P1_21(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF P1_34(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF P1_34(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF P1_25(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF P1_25(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF LED(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF LED(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF P1_2(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF P1_2(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF P1_3(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF P1_3(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF P1_05(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF P1_05(0) : LABEL IS "P4[7]";
    ATTRIBUTE lib_model OF P1_11(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF P1_11(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF P1_4(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF P1_4(0) : LABEL IS "P6[3]";
    ATTRIBUTE lib_model OF P1_5(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF P1_5(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF P1_6(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF P1_6(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF P1_7(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF P1_7(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF P1_8(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF P1_8(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF Net_961 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_961 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_368 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_368 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_962 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF Net_962 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_959 : LABEL IS "macrocell6";
    ATTRIBUTE Location OF Net_959 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_978 : LABEL IS "macrocell7";
    ATTRIBUTE Location OF Net_978 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_979 : LABEL IS "macrocell8";
    ATTRIBUTE Location OF Net_979 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF FreqTC : LABEL IS "macrocell9";
    ATTRIBUTE Location OF FreqTC : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF cy_srff_2_split : LABEL IS "macrocell10";
    ATTRIBUTE Location OF cy_srff_2_split : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF cy_srff_1_split : LABEL IS "macrocell11";
    ATTRIBUTE Location OF cy_srff_1_split : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \MODULE_7:g1:a0:gx:u0:eq_5_split\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \MODULE_7:g1:a0:gx:u0:eq_5_split\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \MODULE_6:g1:a0:gx:u0:eq_5_split\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \MODULE_6:g1:a0:gx:u0:eq_5_split\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \MODULE_5:g1:a0:gx:u0:eq_5_split\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \MODULE_5:g1:a0:gx:u0:eq_5_split\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_799 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_799 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_800 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF Net_800 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \MODULE_3:g1:a0:gx:u0:eq_5\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \MODULE_3:g1:a0:gx:u0:eq_5\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \MODULE_4:g1:a0:gx:u0:eq_5\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \MODULE_4:g1:a0:gx:u0:eq_5\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \MODULE_5:g1:a0:gx:u0:eq_5\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \MODULE_5:g1:a0:gx:u0:eq_5\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \MODULE_6:g1:a0:gx:u0:eq_5\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \MODULE_6:g1:a0:gx:u0:eq_5\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \MODULE_7:g1:a0:gx:u0:eq_5\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \MODULE_7:g1:a0:gx:u0:eq_5\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \TxEnaCtlReg:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \TxEnaCtlReg:Sync:ctrl_reg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \MODULE_4:g1:a0:gx:u0:eq_5_split\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \MODULE_4:g1:a0:gx:u0:eq_5_split\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Control_Reg_1:Sync:ctrl_reg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \Control_Reg_1:Sync:ctrl_reg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \StartPWMA:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \StartPWMA:Sync:ctrl_reg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \EndPWMA:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \EndPWMA:Sync:ctrl_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \StartPWMB:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \StartPWMB:Sync:ctrl_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Freq:Sync:ctrl_reg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \Freq:Sync:ctrl_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \EndPWMB:Sync:ctrl_reg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \EndPWMB:Sync:ctrl_reg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Status_Reg_1:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \Status_Reg_1:sts:sts_reg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Control_Reg_2:Sync:ctrl_reg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \Control_Reg_2:Sync:ctrl_reg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_973_2 : LABEL IS "macrocell23";
    ATTRIBUTE Location OF Net_973_2 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_973_1 : LABEL IS "macrocell24";
    ATTRIBUTE Location OF Net_973_1 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_973_0 : LABEL IS "macrocell25";
    ATTRIBUTE Location OF Net_973_0 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF cy_srff_5 : LABEL IS "macrocell26";
    ATTRIBUTE Location OF cy_srff_5 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_139_7 : LABEL IS "macrocell27";
    ATTRIBUTE Location OF Net_139_7 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_139_6 : LABEL IS "macrocell28";
    ATTRIBUTE Location OF Net_139_6 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_139_5 : LABEL IS "macrocell29";
    ATTRIBUTE Location OF Net_139_5 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_139_4 : LABEL IS "macrocell30";
    ATTRIBUTE Location OF Net_139_4 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_139_3 : LABEL IS "macrocell31";
    ATTRIBUTE Location OF Net_139_3 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_139_2 : LABEL IS "macrocell32";
    ATTRIBUTE Location OF Net_139_2 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_139_1 : LABEL IS "macrocell33";
    ATTRIBUTE Location OF Net_139_1 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_139_0 : LABEL IS "macrocell34";
    ATTRIBUTE Location OF Net_139_0 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF cy_srff_1 : LABEL IS "macrocell35";
    ATTRIBUTE Location OF cy_srff_1 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF cy_srff_2 : LABEL IS "macrocell36";
    ATTRIBUTE Location OF cy_srff_2 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Busy : LABEL IS "macrocell37";
    ATTRIBUTE Location OF Busy : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_850 : LABEL IS "macrocell38";
    ATTRIBUTE Location OF Net_850 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_1242 : LABEL IS "macrocell39";
    ATTRIBUTE Location OF Net_1242 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Debouncer_1:DEBOUNCER[0]:d_sync_1\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \Debouncer_1:DEBOUNCER[0]:d_sync_1\ : LABEL IS "U(3,3)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
BEGIN

    \MODULE_3:g1:a0:gx:u0:eq_5_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_6) + (main_1 * !main_7) + (main_2 * !main_8) + (main_3 * !main_9) + (!main_4 * main_10) + (main_4 * !main_10) + (!main_5 * main_11) + (main_5 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_3:g1:a0:gx:u0:eq_5_split\,
            main_0 => Net_139_5,
            main_1 => Net_139_4,
            main_2 => Net_139_3,
            main_3 => Net_139_2,
            main_4 => Net_139_1,
            main_5 => Net_139_0,
            main_6 => Net_141_5,
            main_7 => Net_141_4,
            main_8 => Net_141_3,
            main_9 => Net_141_2,
            main_10 => Net_141_1,
            main_11 => Net_141_0);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => MyCLK2,
            dclk_0 => MyCLK2_local,
            dclk_glb_1 => Net_138,
            dclk_1 => Net_138_local);

    P1_22:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "71f9e73e-247d-478f-8535-151b625b4c78",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_22(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_22",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_22(0)__PA,
            oe => open,
            pin_input => Net_978,
            pad_out => P1_22(0)_PAD,
            pad_in => P1_22(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_20:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b0ee9546-d095-43fb-b1b0-0478a1018928",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_20(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_20",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_20(0)__PA,
            oe => open,
            pin_input => Net_959,
            pad_out => P1_20(0)_PAD,
            pad_in => P1_20(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_26:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e5f44484-23e5-431a-950d-efcd6d5bc2ca",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_26(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_26",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_26(0)__PA,
            oe => open,
            pin_input => Net_800,
            pad_out => P1_26(0)_PAD,
            pad_in => P1_26(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_24:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a8b22ce6-cef4-4eee-99b6-2713008ee45f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_24(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_24",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_24(0)__PA,
            oe => open,
            pin_input => Net_979,
            pad_out => P1_24(0)_PAD,
            pad_in => P1_24(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_19:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f6685f10-1ffb-4c88-b9ee-ba4cff8267e2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_19(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_19",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_19(0)__PA,
            oe => open,
            pin_input => Net_962,
            pad_out => P1_19(0)_PAD,
            pad_in => P1_19(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_33:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "544e85f7-f078-4f68-9e03-ab75042b0b9a",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_33(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_33",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_33(0)__PA,
            oe => open,
            pin_input => Net_800,
            pad_out => P1_33(0)_PAD,
            pad_in => P1_33(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_14:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f8713120-7817-4170-8e3d-9926b83ee458",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_14(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_14",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_14(0)__PA,
            oe => open,
            pin_input => Net_948,
            pad_out => P1_14(0)_PAD,
            pad_in => P1_14(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_13:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5d2d577b-e317-4148-ae33-2f4a5c2f6972",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_13(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_13",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_13(0)__PA,
            oe => open,
            pin_input => Net_945,
            pad_out => P1_13(0)_PAD,
            pad_in => P1_13(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_12:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e1ef80a6-6f08-46c8-ac1d-e7a0e5c44842",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_12(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_12",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_12(0)__PA,
            oe => open,
            pin_input => Net_946,
            pad_out => P1_12(0)_PAD,
            pad_in => P1_12(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_06:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "672012f2-aa7c-4ddf-9fc5-cbcd9b90ce6a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_06(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_06",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_06(0)__PA,
            oe => open,
            pin_input => Net_368,
            pad_out => P1_06(0)_PAD,
            pad_in => P1_06(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9e5426ce-830d-462f-90c3-ab81443f26dd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_1(0)__PA,
            oe => open,
            pin_input => OVRCURA1,
            pad_out => P1_1(0)_PAD,
            pad_in => P1_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_32:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "21a7a780-a396-474c-ae10-a160d69ce387",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_32(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_32",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_32(0)__PA,
            oe => open,
            pin_input => Net_799,
            pad_out => P1_32(0)_PAD,
            pad_in => P1_32(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_31:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "932d9fcf-fde2-4e65-ad51-f1589051a14c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_31(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_31",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_31(0)__PA,
            oe => open,
            pin_input => Net_800,
            pad_out => P1_31(0)_PAD,
            pad_in => P1_31(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_30:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0e2c6524-8331-4d9f-882a-088f1baf5b2e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_30(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_30",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_30(0)__PA,
            oe => open,
            pin_input => Net_799,
            pad_out => P1_30(0)_PAD,
            pad_in => P1_30(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_29:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9af55982-9291-4c48-8eb9-c0c12f3ea6e9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_29(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_29",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_29(0)__PA,
            oe => open,
            pin_input => Net_800,
            pad_out => P1_29(0)_PAD,
            pad_in => P1_29(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_28:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "bd8ed8bf-2475-4482-a721-9f6a950a81e4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_28(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_28",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_28(0)__PA,
            oe => open,
            pin_input => Net_799,
            pad_out => P1_28(0)_PAD,
            pad_in => P1_28(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_27:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "11716b03-fab6-4849-a8a0-3f24cd71f74a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_27(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_27",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_27(0)__PA,
            oe => open,
            pin_input => Net_800,
            pad_out => P1_27(0)_PAD,
            pad_in => P1_27(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_23:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "cb005571-6d8f-4804-91a9-a85f4c7b9937",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_23(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_23",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_23(0)__PA,
            oe => open,
            fb => GO,
            pad_in => P1_23(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_21:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4b091264-6677-4c3d-9068-685461db6197",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_21(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_21",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_21(0)__PA,
            oe => open,
            pin_input => Busy,
            pad_out => P1_21(0)_PAD,
            pad_in => P1_21(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_34:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7f2aba12-63d5-4f6a-87b2-f66cde2cfc42",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_34(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_34",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_34(0)__PA,
            oe => open,
            pin_input => Net_799,
            pad_out => P1_34(0)_PAD,
            pad_in => P1_34(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_25:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8e07f3f8-2965-4ff6-9d6f-2d6fb385b0cb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_25(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_25",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_25(0)__PA,
            oe => open,
            pin_input => Net_683,
            pad_out => P1_25(0)_PAD,
            pad_in => P1_25(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "66d61ddc-7af5-482b-93cb-aa82d1a50b1b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED(0)__PA,
            oe => open,
            pin_input => __ONE__,
            pad_out => LED(0)_PAD,
            pad_in => LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    P1_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d2196d80-cde1-41db-9bf7-6a87557fe612",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_2(0)__PA,
            oe => open,
            pin_input => OVRCURA2,
            pad_out => P1_2(0)_PAD,
            pad_in => P1_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0d3e619d-4fa4-434f-9a82-baab6f610ba4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_3(0)__PA,
            oe => open,
            pin_input => OVRCURA3,
            pad_out => P1_3(0)_PAD,
            pad_in => P1_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_05:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_05(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_05",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_05(0)__PA,
            oe => open,
            pin_input => Net_961,
            pad_out => P1_05(0)_PAD,
            pad_in => P1_05(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_11:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "420e2a66-ee8c-496f-9c19-d0a378436d87",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_11(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_11",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_11(0)__PA,
            oe => open,
            pin_input => Net_947,
            pad_out => P1_11(0)_PAD,
            pad_in => P1_11(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "dbf17fae-a0ee-405c-9a9f-1356701d9d40",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_4(0)__PA,
            oe => open,
            pin_input => OVRCURA4,
            pad_out => P1_4(0)_PAD,
            pad_in => P1_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_5:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "2826d663-6467-4ae7-ab67-4e292feb73db",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_5(0)__PA,
            oe => open,
            fb => OVRCURA1,
            pad_in => P1_5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_6:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "7b565961-398e-45c5-ab7b-a29052a620a3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_6(0)__PA,
            oe => open,
            fb => OVRCURA2,
            pad_in => P1_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_7:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "d321320e-195a-452d-8fd2-04634029066c",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_7(0)__PA,
            oe => open,
            fb => OVRCURA3,
            pad_in => P1_7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_8:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "512bc768-670b-4b8b-849b-c52bad1c4d86",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_8(0)__PA,
            oe => open,
            fb => OVRCURA4,
            pad_in => P1_8(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_961:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_961,
            main_0 => Net_973_2,
            main_1 => Net_973_1,
            main_2 => Net_973_0);

    Net_368:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_368,
            main_0 => Net_973_2,
            main_1 => Net_973_1,
            main_2 => Net_973_0);

    Net_962:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_962,
            main_0 => Net_973_2,
            main_1 => Net_973_1,
            main_2 => Net_973_0);

    Net_959:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_959,
            main_0 => Net_973_2,
            main_1 => Net_973_1,
            main_2 => Net_973_0);

    Net_978:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_978,
            main_0 => Net_973_2,
            main_1 => Net_973_1,
            main_2 => Net_973_0);

    Net_979:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_979,
            main_0 => Net_973_2,
            main_1 => Net_973_1,
            main_2 => Net_973_0);

    FreqTC:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_4) + (!main_0 * !main_1 * main_2 * !main_4) + (!main_0 * !main_1 * !main_3 * main_5) + (!main_0 * !main_1 * main_3 * !main_5) + (!main_0 * !main_1 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => FreqTC,
            main_0 => cy_srff_5,
            main_1 => RESET_ALL,
            main_2 => Net_139_7,
            main_3 => Net_139_6,
            main_4 => Net_192_7,
            main_5 => Net_192_6,
            main_6 => \MODULE_5:g1:a0:gx:u0:eq_5\);

    cy_srff_2_split:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (!main_1 * !main_2 * !main_5 * !main_6 * main_9) + (!main_1 * main_2 * !main_5 * main_6 * main_9) + (main_1 * !main_2 * main_5 * !main_6 * main_9) + (main_1 * main_2 * main_5 * main_6 * main_9) + (main_1 * !main_3 * !main_7) + (main_2 * !main_4 * !main_7) + (!main_7 * !main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => cy_srff_2_split,
            main_0 => FreqTC,
            main_1 => Net_139_7,
            main_2 => Net_139_6,
            main_3 => Net_230_7,
            main_4 => Net_230_6,
            main_5 => Net_835_7,
            main_6 => Net_835_6,
            main_7 => cy_srff_2,
            main_8 => \MODULE_6:g1:a0:gx:u0:eq_5\,
            main_9 => \MODULE_7:g1:a0:gx:u0:eq_5\);

    cy_srff_1_split:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (!main_1 * !main_2 * !main_5 * !main_6 * main_9) + (!main_1 * main_2 * !main_5 * main_6 * main_9) + (main_1 * !main_2 * main_5 * !main_6 * main_9) + (main_1 * main_2 * main_5 * main_6 * main_9) + (main_1 * !main_3 * !main_7) + (main_2 * !main_4 * !main_7) + (!main_7 * !main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => cy_srff_1_split,
            main_0 => FreqTC,
            main_1 => Net_139_7,
            main_2 => Net_139_6,
            main_3 => Net_141_7,
            main_4 => Net_141_6,
            main_5 => Net_160_7,
            main_6 => Net_160_6,
            main_7 => cy_srff_1,
            main_8 => \MODULE_3:g1:a0:gx:u0:eq_5\,
            main_9 => \MODULE_4:g1:a0:gx:u0:eq_5\);

    \MODULE_7:g1:a0:gx:u0:eq_5_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_6) + (main_1 * !main_7) + (main_2 * !main_8) + (main_3 * !main_9) + (!main_4 * main_10) + (main_4 * !main_10) + (!main_5 * main_11) + (main_5 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_7:g1:a0:gx:u0:eq_5_split\,
            main_0 => Net_139_5,
            main_1 => Net_139_4,
            main_2 => Net_139_3,
            main_3 => Net_139_2,
            main_4 => Net_139_1,
            main_5 => Net_139_0,
            main_6 => Net_835_5,
            main_7 => Net_835_4,
            main_8 => Net_835_3,
            main_9 => Net_835_2,
            main_10 => Net_835_1,
            main_11 => Net_835_0);

    \MODULE_6:g1:a0:gx:u0:eq_5_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_6) + (main_1 * !main_7) + (main_2 * !main_8) + (main_3 * !main_9) + (!main_4 * main_10) + (main_4 * !main_10) + (!main_5 * main_11) + (main_5 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_6:g1:a0:gx:u0:eq_5_split\,
            main_0 => Net_139_5,
            main_1 => Net_139_4,
            main_2 => Net_139_3,
            main_3 => Net_139_2,
            main_4 => Net_139_1,
            main_5 => Net_139_0,
            main_6 => Net_230_5,
            main_7 => Net_230_4,
            main_8 => Net_230_3,
            main_9 => Net_230_2,
            main_10 => Net_230_1,
            main_11 => Net_230_0);

    \MODULE_5:g1:a0:gx:u0:eq_5_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_6) + (main_1 * !main_7) + (main_2 * !main_8) + (main_3 * !main_9) + (!main_4 * main_10) + (main_4 * !main_10) + (!main_5 * main_11) + (main_5 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_5:g1:a0:gx:u0:eq_5_split\,
            main_0 => Net_139_5,
            main_1 => Net_139_4,
            main_2 => Net_139_3,
            main_3 => Net_139_2,
            main_4 => Net_139_1,
            main_5 => Net_139_0,
            main_6 => Net_192_5,
            main_7 => Net_192_4,
            main_8 => Net_192_3,
            main_9 => Net_192_2,
            main_10 => Net_192_1,
            main_11 => Net_192_0);

    Net_799:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_799,
            main_0 => cy_srff_1);

    Net_800:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_800,
            main_0 => cy_srff_2);

    \MODULE_3:g1:a0:gx:u0:eq_5\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_4) + (!main_1 * main_5) + (!main_2 * main_6) + (!main_3 * main_7) + (main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_3:g1:a0:gx:u0:eq_5\,
            main_0 => Net_139_5,
            main_1 => Net_139_4,
            main_2 => Net_139_3,
            main_3 => Net_139_2,
            main_4 => Net_141_5,
            main_5 => Net_141_4,
            main_6 => Net_141_3,
            main_7 => Net_141_2,
            main_8 => \MODULE_3:g1:a0:gx:u0:eq_5_split\);

    \MODULE_4:g1:a0:gx:u0:eq_5\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_4) + (!main_1 * main_5) + (!main_2 * main_6) + (!main_3 * main_7) + (main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_4:g1:a0:gx:u0:eq_5\,
            main_0 => Net_139_5,
            main_1 => Net_139_4,
            main_2 => Net_139_3,
            main_3 => Net_139_2,
            main_4 => Net_160_5,
            main_5 => Net_160_4,
            main_6 => Net_160_3,
            main_7 => Net_160_2,
            main_8 => \MODULE_4:g1:a0:gx:u0:eq_5_split\);

    \MODULE_5:g1:a0:gx:u0:eq_5\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_4) + (!main_1 * main_5) + (!main_2 * main_6) + (!main_3 * main_7) + (main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_5:g1:a0:gx:u0:eq_5\,
            main_0 => Net_139_5,
            main_1 => Net_139_4,
            main_2 => Net_139_3,
            main_3 => Net_139_2,
            main_4 => Net_192_5,
            main_5 => Net_192_4,
            main_6 => Net_192_3,
            main_7 => Net_192_2,
            main_8 => \MODULE_5:g1:a0:gx:u0:eq_5_split\);

    \MODULE_6:g1:a0:gx:u0:eq_5\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_4) + (!main_1 * main_5) + (!main_2 * main_6) + (!main_3 * main_7) + (main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_6:g1:a0:gx:u0:eq_5\,
            main_0 => Net_139_5,
            main_1 => Net_139_4,
            main_2 => Net_139_3,
            main_3 => Net_139_2,
            main_4 => Net_230_5,
            main_5 => Net_230_4,
            main_6 => Net_230_3,
            main_7 => Net_230_2,
            main_8 => \MODULE_6:g1:a0:gx:u0:eq_5_split\);

    \MODULE_7:g1:a0:gx:u0:eq_5\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_4) + (!main_1 * main_5) + (!main_2 * main_6) + (!main_3 * main_7) + (main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_7:g1:a0:gx:u0:eq_5\,
            main_0 => Net_139_5,
            main_1 => Net_139_4,
            main_2 => Net_139_3,
            main_3 => Net_139_2,
            main_4 => Net_835_5,
            main_5 => Net_835_4,
            main_6 => Net_835_3,
            main_7 => Net_835_2,
            main_8 => \MODULE_7:g1:a0:gx:u0:eq_5_split\);

    \TxEnaCtlReg:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \TxEnaCtlReg:control_7\,
            control_6 => \TxEnaCtlReg:control_6\,
            control_5 => \TxEnaCtlReg:control_5\,
            control_4 => \TxEnaCtlReg:control_4\,
            control_3 => Net_947,
            control_2 => Net_946,
            control_1 => Net_945,
            control_0 => Net_948,
            busclk => ClockBlock_BUS_CLK);

    \MODULE_4:g1:a0:gx:u0:eq_5_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_6) + (main_1 * !main_7) + (main_2 * !main_8) + (main_3 * !main_9) + (!main_4 * main_10) + (main_4 * !main_10) + (!main_5 * main_11) + (main_5 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_4:g1:a0:gx:u0:eq_5_split\,
            main_0 => Net_139_5,
            main_1 => Net_139_4,
            main_2 => Net_139_3,
            main_3 => Net_139_2,
            main_4 => Net_139_1,
            main_5 => Net_139_0,
            main_6 => Net_160_5,
            main_7 => Net_160_4,
            main_8 => Net_160_3,
            main_9 => Net_160_2,
            main_10 => Net_160_1,
            main_11 => Net_160_0);

    \Control_Reg_1:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000100",
            cy_ctrl_mode_1 => "00000100",
            cy_ext_reset => 1,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => MyCLK2,
            control_7 => \Control_Reg_1:control_7\,
            control_6 => \Control_Reg_1:control_6\,
            control_5 => \Control_Reg_1:control_5\,
            control_4 => \Control_Reg_1:control_4\,
            control_3 => \Control_Reg_1:control_3\,
            control_2 => OCCLR,
            control_1 => Net_683,
            control_0 => RESET_ALL,
            busclk => ClockBlock_BUS_CLK);

    \StartPWMA:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_141_7,
            control_6 => Net_141_6,
            control_5 => Net_141_5,
            control_4 => Net_141_4,
            control_3 => Net_141_3,
            control_2 => Net_141_2,
            control_1 => Net_141_1,
            control_0 => Net_141_0,
            busclk => ClockBlock_BUS_CLK);

    \EndPWMA:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_160_7,
            control_6 => Net_160_6,
            control_5 => Net_160_5,
            control_4 => Net_160_4,
            control_3 => Net_160_3,
            control_2 => Net_160_2,
            control_1 => Net_160_1,
            control_0 => Net_160_0,
            busclk => ClockBlock_BUS_CLK);

    \StartPWMB:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_230_7,
            control_6 => Net_230_6,
            control_5 => Net_230_5,
            control_4 => Net_230_4,
            control_3 => Net_230_3,
            control_2 => Net_230_2,
            control_1 => Net_230_1,
            control_0 => Net_230_0,
            busclk => ClockBlock_BUS_CLK);

    \Freq:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_192_7,
            control_6 => Net_192_6,
            control_5 => Net_192_5,
            control_4 => Net_192_4,
            control_3 => Net_192_3,
            control_2 => Net_192_2,
            control_1 => Net_192_1,
            control_0 => Net_192_0,
            busclk => ClockBlock_BUS_CLK);

    \EndPWMB:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_835_7,
            control_6 => Net_835_6,
            control_5 => Net_835_5,
            control_4 => Net_835_4,
            control_3 => Net_835_3,
            control_2 => Net_835_2,
            control_1 => Net_835_1,
            control_0 => Net_835_0,
            busclk => ClockBlock_BUS_CLK);

    \Status_Reg_1:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => cy_srff_5,
            status_2 => Net_1242,
            status_1 => cy_srff_2,
            status_0 => cy_srff_1);

    \Control_Reg_2:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000001",
            cy_ext_reset => 1,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => MyCLK2,
            control_7 => \Control_Reg_2:control_7\,
            control_6 => \Control_Reg_2:control_6\,
            control_5 => \Control_Reg_2:control_5\,
            control_4 => \Control_Reg_2:control_4\,
            control_3 => \Control_Reg_2:control_3\,
            control_2 => \Control_Reg_2:control_2\,
            control_1 => \Control_Reg_2:control_1\,
            control_0 => Net_851,
            busclk => ClockBlock_BUS_CLK);

    Net_973_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_973_2,
            clock_0 => Net_138,
            main_0 => Net_973_1,
            main_1 => Net_973_0);

    Net_973_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_973_1,
            clock_0 => Net_138,
            main_0 => Net_973_0);

    Net_973_0:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_973_0,
            clock_0 => Net_138);

    cy_srff_5:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * main_4 * main_5) + (main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cy_srff_5,
            clock_0 => MyCLK2,
            main_0 => cy_srff_5,
            main_1 => OCCLR,
            main_2 => OVRCURA1,
            main_3 => OVRCURA2,
            main_4 => OVRCURA3,
            main_5 => OVRCURA4);

    Net_139_7:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8) + (main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_139_7,
            clock_0 => MyCLK2,
            main_0 => FreqTC,
            main_1 => Net_139_7,
            main_2 => Net_139_6,
            main_3 => Net_139_5,
            main_4 => Net_139_4,
            main_5 => Net_139_3,
            main_6 => Net_139_2,
            main_7 => Net_139_1,
            main_8 => Net_139_0);

    Net_139_6:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7) + (main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_139_6,
            clock_0 => MyCLK2,
            main_0 => FreqTC,
            main_1 => Net_139_6,
            main_2 => Net_139_5,
            main_3 => Net_139_4,
            main_4 => Net_139_3,
            main_5 => Net_139_2,
            main_6 => Net_139_1,
            main_7 => Net_139_0);

    Net_139_5:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * main_4 * main_5 * main_6) + (main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_139_5,
            clock_0 => MyCLK2,
            main_0 => FreqTC,
            main_1 => Net_139_5,
            main_2 => Net_139_4,
            main_3 => Net_139_3,
            main_4 => Net_139_2,
            main_5 => Net_139_1,
            main_6 => Net_139_0);

    Net_139_4:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * main_4 * main_5) + (main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_139_4,
            clock_0 => MyCLK2,
            main_0 => FreqTC,
            main_1 => Net_139_4,
            main_2 => Net_139_3,
            main_3 => Net_139_2,
            main_4 => Net_139_1,
            main_5 => Net_139_0);

    Net_139_3:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * main_4) + (main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_139_3,
            clock_0 => MyCLK2,
            main_0 => FreqTC,
            main_1 => Net_139_3,
            main_2 => Net_139_2,
            main_3 => Net_139_1,
            main_4 => Net_139_0);

    Net_139_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3) + (main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_139_2,
            clock_0 => MyCLK2,
            main_0 => FreqTC,
            main_1 => Net_139_2,
            main_2 => Net_139_1,
            main_3 => Net_139_0);

    Net_139_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_139_1,
            clock_0 => MyCLK2,
            main_0 => FreqTC,
            main_1 => Net_139_1,
            main_2 => Net_139_0);

    Net_139_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_139_0,
            clock_0 => MyCLK2,
            main_0 => FreqTC,
            main_1 => Net_139_0);

    cy_srff_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * !main_4) + (!main_1 * main_3 * !main_4) + (main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cy_srff_1,
            clock_0 => MyCLK2,
            main_0 => Net_139_7,
            main_1 => Net_139_6,
            main_2 => Net_141_7,
            main_3 => Net_141_6,
            main_4 => cy_srff_1,
            main_5 => cy_srff_1_split);

    cy_srff_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * !main_4) + (!main_1 * main_3 * !main_4) + (main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cy_srff_2,
            clock_0 => MyCLK2,
            main_0 => Net_139_7,
            main_1 => Net_139_6,
            main_2 => Net_230_7,
            main_3 => Net_230_6,
            main_4 => cy_srff_2,
            main_5 => cy_srff_2_split);

    Busy:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (!main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Busy,
            clock_0 => MyCLK2,
            main_0 => Busy,
            main_1 => Net_851,
            main_2 => Net_850);

    Net_850:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_850,
            clock_0 => MyCLK2,
            main_0 => Net_1242,
            main_1 => \Debouncer_1:DEBOUNCER[0]:d_sync_1\);

    Net_1242:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1242,
            clock_0 => MyCLK2,
            main_0 => GO);

    \Debouncer_1:DEBOUNCER[0]:d_sync_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debouncer_1:DEBOUNCER[0]:d_sync_1\,
            clock_0 => MyCLK2,
            main_0 => Net_1242);

END __DEFAULT__;
