

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sat Dec 20 16:11:22 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.770 us|  0.770 us|   78|   78|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fir_Pipeline_TDL_fu_73              |fir_Pipeline_TDL              |       33|       33|  0.330 us|  0.330 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fir_Pipeline_VITIS_LOOP_35_1_fu_79  |fir_Pipeline_VITIS_LOOP_35_1  |       38|       38|  0.380 us|  0.380 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    2|     431|    318|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    115|    -|
|Register         |        -|    -|      83|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    2|     514|    439|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U                            |CTRL_s_axi                    |        0|   0|   36|   40|    0|
    |grp_fir_Pipeline_TDL_fu_73              |fir_Pipeline_TDL              |        0|   0|   13|   64|    0|
    |grp_fir_Pipeline_VITIS_LOOP_35_1_fu_79  |fir_Pipeline_VITIS_LOOP_35_1  |        0|   2|  382|  214|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                              |        0|   2|  431|  318|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |shift_reg_U  |shift_reg_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        2|  0|   0|    0|    32|   32|     1|         1024|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state7  |        or|   0|  0|   2|           1|           1|
    |shift_reg_we0    |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   6|           3|           3|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  42|          8|    1|          8|
    |in_stream_TDATA_blk_n   |   9|          2|    1|          2|
    |out_stream_TDATA_blk_n  |   9|          2|    1|          2|
    |shift_reg_address0      |  14|          3|    5|         15|
    |shift_reg_ce0           |  14|          3|    1|          3|
    |shift_reg_ce1           |   9|          2|    1|          2|
    |shift_reg_d0            |   9|          2|   32|         64|
    |shift_reg_we0           |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 115|         24|   43|         98|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |acc_loc_fu_50                                        |  42|   0|   42|          0|
    |ap_CS_fsm                                            |   7|   0|    7|          0|
    |grp_fir_Pipeline_TDL_fu_73_ap_start_reg              |   1|   0|    1|          0|
    |grp_fir_Pipeline_VITIS_LOOP_35_1_fu_79_ap_start_reg  |   1|   0|    1|          0|
    |in_stream_read_reg_108                               |  32|   0|   32|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |  83|   0|   83|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_AWADDR   |   in|    4|       s_axi|          CTRL|   return void|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|          CTRL|   return void|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|          CTRL|   return void|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_ARADDR   |   in|    4|       s_axi|          CTRL|   return void|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|          CTRL|   return void|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|          CTRL|   return void|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|          CTRL|   return void|
|ap_clk              |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|           fir|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|           fir|  return value|
|in_stream_TDATA     |   in|   32|        axis|     in_stream|       pointer|
|in_stream_TVALID    |   in|    1|        axis|     in_stream|       pointer|
|in_stream_TREADY    |  out|    1|        axis|     in_stream|       pointer|
|out_stream_TDATA    |  out|   32|        axis|    out_stream|       pointer|
|out_stream_TVALID   |  out|    1|        axis|    out_stream|       pointer|
|out_stream_TREADY   |   in|    1|        axis|    out_stream|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

