# BOG-1
 My attempt at creating a RISC-V cpu. Inital target is a fpga implementation of RV64I
