

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 01295629b4ac9dac02ef5ed0f017863b  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/8192_768_768/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/8192_768_768/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/8192_768_768/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/8192_768_768/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/8192_768_768/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/8192_768_768/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x55ff1b3dc49e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/8192_768_768/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/8192_768_768/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55ff1b3e4270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55ff1b3e4500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55ff1b3e4790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55ff1b3e4a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55ff1b3e4cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55ff1b3e4f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55ff1b3e51d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55ff1b3e5460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55ff1b3e56e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55ff1b3e5960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55ff1b3e5be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55ff1b3e5e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55ff1b3e60e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55ff1b3e6360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55ff1b3e65e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55ff1b3e6860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55ff1b3e6a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55ff1b3e6ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55ff1b3e6ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55ff1b3e70e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55ff1b3e7300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55ff1b3e7520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55ff1b3e7740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55ff1b3e7960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55ff1b3e7b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55ff1b3e7da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55ff1b3e7fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55ff1b3e81e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55ff1b3e8400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55ff1b3e8620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55ff1b3e8840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55ff1b3e8a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff1b680100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff1b680140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff1b680180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff1b6801c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff1b67f380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff1b6800e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff1b3eb900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff1b3eb920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff1b6800e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff1b3eb904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff1b6800f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffc5ee8c9f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ff1b3dc49e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (64,6,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 369611
gpu_sim_insn = 413564928
gpu_ipc =    1118.9194
gpu_tot_sim_cycle = 369611
gpu_tot_sim_insn = 413564928
gpu_tot_ipc =    1118.9194
gpu_tot_issued_cta = 384
gpu_occupancy = 12.4647% 
gpu_tot_occupancy = 12.4647% 
max_total_param_size = 0
gpu_stall_dramfull = 368839
gpu_stall_icnt2sh    = 170
partiton_level_parallism =      14.8941
partiton_level_parallism_total  =      14.8941
partiton_level_parallism_util =      17.7464
partiton_level_parallism_util_total  =      17.7464
L2_BW  =     539.5240 GB/Sec
L2_BW_total  =     539.5240 GB/Sec
gpu_total_sim_rate=140524

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[1]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2387
	L1D_cache_core[2]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 245
	L1D_cache_core[3]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[4]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2246
	L1D_cache_core[5]: Access = 57344, Miss = 57344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4005
	L1D_cache_core[6]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1955
	L1D_cache_core[7]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[8]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1020
	L1D_cache_core[9]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3409
	L1D_cache_core[10]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 213
	L1D_cache_core[11]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1930
	L1D_cache_core[13]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1709
	L1D_cache_core[14]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1246
	L1D_cache_core[15]: Access = 57344, Miss = 57344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3793
	L1D_cache_core[16]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1673
	L1D_cache_core[17]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 486
	L1D_cache_core[18]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 906
	L1D_cache_core[19]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2658
	L1D_cache_core[20]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1423
	L1D_cache_core[21]: Access = 57344, Miss = 57344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4304
	L1D_cache_core[22]: Access = 57344, Miss = 57344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3589
	L1D_cache_core[23]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2217
	L1D_cache_core[24]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3391
	L1D_cache_core[25]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 640
	L1D_cache_core[26]: Access = 57344, Miss = 57344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3468
	L1D_cache_core[27]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 861
	L1D_cache_core[28]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3199
	L1D_cache_core[29]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 929
	L1D_cache_core[30]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[31]: Access = 57344, Miss = 57344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3517
	L1D_cache_core[32]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1030
	L1D_cache_core[33]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 779
	L1D_cache_core[34]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 457
	L1D_cache_core[35]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2153
	L1D_cache_core[36]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1249
	L1D_cache_core[37]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 767
	L1D_cache_core[38]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 658
	L1D_cache_core[39]: Access = 57344, Miss = 57344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3633
	L1D_cache_core[40]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 269
	L1D_cache_core[41]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 533
	L1D_cache_core[42]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 550
	L1D_cache_core[43]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 180
	L1D_cache_core[44]: Access = 57344, Miss = 57344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4689
	L1D_cache_core[45]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2861
	L1D_cache_core[46]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1626
	L1D_cache_core[47]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 422
	L1D_cache_core[48]: Access = 57344, Miss = 57344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4510
	L1D_cache_core[49]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1957
	L1D_cache_core[50]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3229
	L1D_cache_core[51]: Access = 57344, Miss = 57344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3676
	L1D_cache_core[52]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2546
	L1D_cache_core[53]: Access = 57344, Miss = 57344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3998
	L1D_cache_core[54]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2346
	L1D_cache_core[55]: Access = 57344, Miss = 57344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3431
	L1D_cache_core[56]: Access = 57344, Miss = 57344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4072
	L1D_cache_core[57]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2470
	L1D_cache_core[58]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1393
	L1D_cache_core[59]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309
	L1D_cache_core[60]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2736
	L1D_cache_core[61]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2317
	L1D_cache_core[63]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 766
	L1D_cache_core[64]: Access = 57344, Miss = 57344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3966
	L1D_cache_core[65]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3314
	L1D_cache_core[66]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 974
	L1D_cache_core[67]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1789
	L1D_cache_core[68]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 625
	L1D_cache_core[69]: Access = 57344, Miss = 57344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3976
	L1D_cache_core[70]: Access = 57344, Miss = 57344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4366
	L1D_cache_core[71]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[72]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34
	L1D_cache_core[73]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 919
	L1D_cache_core[74]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1540
	L1D_cache_core[75]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 629
	L1D_cache_core[76]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 550
	L1D_cache_core[77]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 944
	L1D_cache_core[78]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 336
	L1D_cache_core[79]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1465
	L1D_total_cache_accesses = 5505024
	L1D_total_cache_misses = 5505024
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 146362
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.169
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4718592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 42971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 786432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 103391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4718592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 786432

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 42971
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 103391
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
21625, 21625, 21625, 21625, 21625, 21625, 21625, 21625, 
gpgpu_n_tot_thrd_icount = 425164800
gpgpu_n_tot_w_icount = 13286400
gpgpu_n_stall_shd_mem = 7283154
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4718592
gpgpu_n_mem_write_global = 786432
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9437184
gpgpu_n_store_insn = 1572864
gpgpu_n_shmem_insn = 40108032
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2162688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1990656
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5292498
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:59955062	W0_Idle:7097946	W0_Scoreboard:31074456	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13286400
single_issue_nums: WS0:3321600	WS1:3321600	WS2:3321600	WS3:3321600	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 37748736 {8:4718592,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31457280 {40:786432,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 188743680 {40:4718592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6291456 {8:786432,}
maxmflatency = 3233 
max_icnt2mem_latency = 3021 
maxmrqlatency = 1114 
max_icnt2sh_latency = 1147 
averagemflatency = 724 
avg_icnt2mem_latency = 296 
avg_mrq_latency = 64 
avg_icnt2sh_latency = 170 
mrq_lat_table:303042 	164175 	73465 	57311 	141437 	831648 	312750 	197736 	92075 	11595 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	227801 	1547834 	2730872 	970240 	28277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	429713 	794821 	1021463 	1184961 	1020169 	834373 	207999 	11525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	923362 	407343 	411470 	488333 	563877 	606477 	618482 	868746 	616156 	778 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	106 	462 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[1]:        12        12        12        12        12        12        12        12        12        12        12        12        16        12        12        12 
dram[2]:        12        12        12        12        12        12        12        12        12        12        16        12        12        12        12        12 
dram[3]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[4]:        12        12        12        12        12        12        16        12        12        12        12        12        12        12        12        12 
dram[5]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[6]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[7]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[8]:        12        12        12        12        12        16        12        12        12        12        12        12        12        12        12        12 
dram[9]:        12        12        12        12        12        12        12        12        16        12        12        12        12        12        12        12 
dram[10]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[11]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[12]:        12        12        12        16        12        12        12        16        12        12        12        12        12        12        12        12 
dram[13]:        12        12        12        12        12        12        12        12        12        12        12        16        12        12        12        12 
dram[14]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[15]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[16]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        16        12 
dram[17]:        12        12        12        12        12        12        12        12        12        16        12        12        12        16        12        12 
dram[18]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[19]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[20]:        12        12        16        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[21]:        12        12        12        12        12        12        12        12        12        12        12        16        12        12        12        12 
dram[22]:        12        12        12        16        12        12        12        12        12        12        12        12        12        12        12        12 
dram[23]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[24]:        12        12        12        12        16        12        12        12        12        12        12        12        12        12        12        12 
dram[25]:        12        12        12        12        12        12        12        12        12        12        12        12        16        12        12        12 
dram[26]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[27]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[28]:        12        12        12        12        12        12        16        12        12        12        12        12        12        12        12        12 
dram[29]:        12        12        12        12        12        12        12        12        12        12        16        12        12        12        12        12 
dram[30]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[31]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        16 
maximum service time to same row:
dram[0]:     12815     12712     12736     13611     13089     13133     12579     12912     12952     12676     12357     13395     13193     12967     13684     12813 
dram[1]:     12822     12843     12716     13614     13449     12694     12480     12552     12586     12642     13279     12937     13841     12897     13020     13789 
dram[2]:     12895     12417     13523     12693     13135     12704     13277     12420     13296     12139     13463     12669     13417     13111     13396     13635 
dram[3]:     13310     12167     12922     13467     13645     12556     12388     12424     12885     12549     12765     13403     12659     13373     13990     13844 
dram[4]:     12542     12289     13248     12444     13301     12557     13079     12292     13247     13718     12802     12669     12854     13210     12985     13503 
dram[5]:     12360     13238     13021     12942     13124     12509     12198     12524     12915     12551     12356     13618     12976     13067     12923     13673 
dram[6]:     12886     12877     13275     13512     13047     12784     12383     12834     12864     13314     13287     12807     13199     12961     13094     13227 
dram[7]:     12329     12974     12700     12756     13472     12728     12678     13083     12452     12915     13122     13100     12743     13102     13820     12793 
dram[8]:     13296     12167     13521     13262     13003     12738     12918     12489     13427     12138     12911     12696     12839     13459     13251     13890 
dram[9]:     12343     12480     13559     12693     13103     12646     13179     12864     12666     13271     13164     13399     12457     12850     12842     13478 
dram[10]:     13064     13075     13304     13376     12943     12730     12588     12709     13339     12609     12946     12768     12923     12775     13395     13190 
dram[11]:     12380     12812     13039     12991     12835     13285     12854     12120     12746     13007     13600     12601     13568     13160     13574     12782 
dram[12]:     12664     12558     12987     13717     13086     13118     12578     13037     12745     13147     12761     13134     13209     13846     13054     13282 
dram[13]:     12356     12171     12631     13190     12882     12644     12405     12119     12335     12712     12961     12898     12997     13077     13018     12970 
dram[14]:     13271     12798     13577     12433     13746     12691     12921     12621     13208     12134     12346     13529     12836     13052     13299     13414 
dram[15]:     12346     12911     12756     13097     13378     12709     12555     12404     13308     12737     13124     13075     12507     13644     13220     13431 
dram[16]:     12688     12328     12533     12733     12927     13066     12480     12163     13196     12576     12867     12854     13367     13300     13555     13985 
dram[17]:     12741     12732     12946     12998     12665     12573     12474     13444     12632     13752     12867     12728     12729     13054     13047     13642 
dram[18]:     12876     13502     13812     13488     12974     12589     12270     12517     12816     12877     13036     13039     12997     12909     12986     13452 
dram[19]:     12455     13312     12667     12753     12773     12684     12802     12949     12888     12739     13023     13188     13379     13165     13026     13054 
dram[20]:     13326     12815     13291     13407     13199     13257     12187     12517     12873     12592     13198     12718     14043     13735     13101     13445 
dram[21]:     12726     12437     13200     12773     12939     13058     12669     12913     12848     12806     13229     13130     12613     13090     12728     12800 
dram[22]:     12732     12320     13294     13424     12856     12685     13456     12557     12695     12447     12878     12672     13080     12926     13581     12965 
dram[23]:     12499     12408     13231     13069     12729     12554     12666     12276     13353     13280     12939     12333     12749     13064     13624     13720 
dram[24]:     12484     12681     13347     13062     12925     13003     12642     12878     12389     13137     12879     12653     13145     12817     13059     12824 
dram[25]:     12745     12472     13218     13418     12820     13038     12225     12288     12507     12520     13169     13209     13005     13364     13041     13014 
dram[26]:     12496     12978     13078     13134     12444     12954     12295     12857     12352     13062     12982     12583     12984     13165     13480     13063 
dram[27]:     12278     12440     12832     13245     12951     12701     12218     12689     12669     13485     13103     12483     12943     13534     13440     13550 
dram[28]:     12480     12587     12623     12848     13102     12789     12830     12181     12840     12762     13030     12666     13384     12786     13199     13165 
dram[29]:     13157     12425     12528     13039     12828     12580     12228     12810     12881     13476     13301     13155     13043     12774     13703     13064 
dram[30]:     12559     13104     13954     13082     12581     12539     12359     12898     12845     12945     12986     13136     12611     12793     13474     13285 
dram[31]:     13120     12462     13192     12637     12590     13038     12401     13190     12899     12388     12943     12728     12597     13102     12783     13529 
average row accesses per activate:
dram[0]:  4.056765  3.970370  4.003763  4.061069  4.000000  4.022514  3.988837  4.011225  4.138996  4.064455  4.003735  4.026291  4.049856  4.065447  4.104956  4.038241 
dram[1]:  4.123077  4.052930  4.045628  4.000000  4.041471  4.111217  3.977736  4.026291  4.127045  4.041471  4.018744  4.135005  4.007590  4.065447  4.011396  4.049856 
dram[2]:  3.974050  3.985130  4.026490  4.132039  4.030075  4.107280  3.959372  4.033866  4.000000  4.087703  4.167152  4.060606  4.085106  4.011396  4.007590  4.081160 
dram[3]:  3.981430  4.068311  4.096246  4.064948  4.142995  4.122959  3.985130  4.037665  3.992551  3.988837  4.026291  4.018744  4.034384  4.015209  4.042105  4.061539 
dram[4]:  4.167152  4.026291  4.037951  4.084372  4.026291  4.127045  4.037665  4.091603  4.052930  4.003735  4.091603  4.030075  4.215569  4.104956  4.065447  3.940299 
dram[5]:  4.049103  4.018744  3.996244  4.037951  3.985130  4.068311  4.045283  4.022514  3.955719  4.175268  4.026291  4.052930  3.984906  4.077220  4.100971  4.085106 
dram[6]:  4.064455  4.030075  4.112077  4.104146  4.131021  4.131021  4.119116  4.049103  4.079924  4.045283  4.115163  4.022514  4.104956  3.996216  4.073288  3.988668 
dram[7]:  4.049103  4.018744  4.049477  4.132039  4.033866  4.115163  4.079924  4.091603  4.187500  4.099426  4.087703  4.076046  4.011396  4.096993  4.100971  4.057637 
dram[8]:  4.000000  4.018744  4.061069  4.140078  4.018744  4.079924  3.977736  4.014981  4.083809  4.037665  3.974050  4.076046  4.003791  4.030534  3.943978  3.988668 
dram[9]:  4.018744  4.087703  4.096246  4.213861  4.083809  4.146860  4.030075  4.037665  4.014981  4.068311  3.985130  4.045283  4.061539  4.085106  4.042105  4.053743 
dram[10]:  4.000000  3.985130  4.136055  4.124031  4.142995  4.103349  3.996272  4.033866  4.099426  4.037665  4.041471  4.045283  4.053743  4.057637  4.022857  3.932961 
dram[11]:  4.041471  4.011215  4.026490  4.092308  4.107280  4.045283  4.018744  3.981430  4.060606  4.068311  4.049103  4.138996  4.081160  4.077220  4.061539  4.081160 
dram[12]:  3.996272  4.014981  4.108108  4.076628  4.155039  4.045283  3.981430  4.091603  4.056765  4.107280  4.011225  4.115163  4.145240  4.045977  4.049856  4.015209 
dram[13]:  4.033866  4.076046  3.992495  4.108108  4.199804  4.033866  4.033866  4.030075  4.083809  4.187500  4.060606  4.072175  3.992439  4.073288  3.981150  4.057637 
dram[14]:  4.049103  4.095420  4.064948  4.018886  4.131021  4.171206  4.064455  3.985130  4.060606  4.091516  4.131021  4.052930  3.943978  4.069364  3.988668  3.943978 
dram[15]:  3.966697  3.988837  4.156250  4.053333  4.107280  4.052880  4.083809  4.022514  4.103349  4.135005  4.103349  4.115163  4.057637  4.000000  3.966197  3.966197 
dram[16]:  3.908842  4.064455  4.037951  4.088377  4.033866  4.041471  4.072175  4.041471  4.099426  4.127045  4.030075  4.000000  4.026692  4.011396  3.940299  3.981150 
dram[17]:  3.970370  4.030075  4.108108  4.030303  4.030075  4.014981  4.111217  4.072175  4.007477  4.076046  4.014981  4.022514  4.019030  4.089061  3.969925  3.973660 
dram[18]:  4.026291  3.992551  4.080537  4.096246  4.033866  4.115163  4.123077  4.119116  4.083809  4.049103  3.974050  4.033866  4.120975  4.081160  4.049856  4.049856 
dram[19]:  4.033866  3.992551  4.045628  4.045628  3.988837  4.131021  3.974050  3.981430  4.056765  4.123077  4.060606  4.064455  4.057637  4.019030  4.061539  4.026692 
dram[20]:  4.000000  4.127045  4.100193  4.096246  4.037665  4.087703  4.103349  4.091603  4.163107  4.095511  4.060606  4.030075  4.120975  4.061539  4.057637  3.992439 
dram[21]:  4.018744  4.049103  4.072727  4.116054  4.142995  4.131021  4.095511  4.076046  4.115163  4.099426  4.095511  4.007477  4.061539  4.057637  4.057637  3.896679 
dram[22]:  4.111217  3.996272  4.034123  4.168462  4.147002  4.052930  4.033866  4.011225  4.064455  4.018744  4.135005  4.131021  4.007590  3.925651  3.955056  4.178041 
dram[23]:  4.030075  3.981430  4.084453  4.168462  4.018744  4.127045  4.033866  3.996272  4.095511  4.155039  4.056765  4.131021  4.045977  4.042105  3.996216  4.022857 
dram[24]:  4.049103  4.000000  4.092308  4.053333  4.049103  4.041471  4.049103  3.996272  3.996272  4.107280  4.052930  4.115163  4.157480  4.104956  4.053743  4.077220 
dram[25]:  3.996272  4.022514  4.003763  4.000000  4.091603  4.033866  3.974050  4.014981  4.030075  4.131021  4.076046  4.099426  4.061539  4.108949  4.045977  4.042105 
dram[26]:  3.981430  3.970370  4.116054  4.148148  4.079924  4.045283  4.033866  4.083809  4.072175  4.033866  4.060606  4.052930  4.104956  4.045977  3.969925  4.003791 
dram[27]:  4.030075  4.033866  4.104146  4.136055  4.127045  4.099426  4.033866  3.977736  4.052930  4.060606  4.163107  4.064455  3.996216  4.026692  3.984906  4.019030 
dram[28]:  4.064455  4.087703  4.112077  4.072727  3.937557  4.064455  4.037665  4.138996  4.091603  4.064455  4.064455  4.076046  4.022857  4.125000  4.022857  4.089061 
dram[29]:  4.072175  4.162949  3.981291  4.184857  3.952074  4.037665  3.988837  4.107280  4.072175  4.135005  4.030075  4.138996  4.042105  4.133072  4.042105  4.093023 
dram[30]:  3.974050  3.966697  4.022684  4.124031  4.079924  4.068311  3.988837  4.060606  4.111217  4.127045  4.045283  4.056765  4.100971  4.038241  4.034384  4.007590 
dram[31]:  3.970370  3.916058  4.034123  4.144109  4.099426  4.103349  3.977736  4.115163  4.151016  4.083809  4.022514  4.103349  4.049856  4.089061  4.030534  4.034384 
average row locality = 2185256/538885 = 4.055143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[1]:      3968      3968      3936      3940      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[2]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[3]:      3968      3968      3936      3936      3968      3972      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[4]:      3968      3968      3936      3940      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[5]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[6]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[7]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[8]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[9]:      3968      3968      3936      3936      3968      3972      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[10]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[11]:      3968      3972      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[12]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[13]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[14]:      3968      3972      3936      3936      3968      3968      3968      3968      3968      3972      3968      3968      3904      3904      3904      3904 
dram[15]:      3968      3968      3936      3936      3968      3972      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[16]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[17]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[18]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[19]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[20]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[21]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[22]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[23]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[24]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[25]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[26]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[27]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[28]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[29]:      3968      3972      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[30]:      3968      3968      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
dram[31]:      3968      3972      3936      3936      3968      3968      3968      3968      3968      3968      3968      3968      3904      3904      3904      3904 
total dram reads = 2021416
bank skew: 3972/3904 = 1.02
chip skew: 63176/63168 = 1.00
number of total write accesses:
dram[0]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[1]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[2]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[3]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[4]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[5]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[6]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[7]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[8]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[9]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[10]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[11]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[12]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[13]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[14]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[15]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[16]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[17]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[18]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[19]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[20]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[21]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[22]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[23]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[24]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[25]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[26]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[27]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[28]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[29]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[30]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[31]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
total dram writes = 655360
bank skew: 1280/1280 = 1.00
chip skew: 20480/20480 = 1.00
average mf latency per bank:
dram[0]:       2121      2037      1525      1399      1435      1456      1363      1375      1475      1365      1417      1408      1384      1433      1304      1355
dram[1]:       2089      1980      1444      1489      1357      1521      1331      1337      1413      1413      1398      1408      1377      1319      1244      1318
dram[2]:       2186      2076      1497      1387      1480      1451      1393      1379      1373      1427      1425      1387      1463      1470      1368      1312
dram[3]:       2175      2213      1454      1442      1592      1367      1351      1340      1361      1415      1411      1389      1355      1467      1378      1365
dram[4]:       1963      1949      1484      1557      1503      1512      1434      1423      1288      1452      1369      1389      1274      1287      1351      1411
dram[5]:       1976      2004      1566      1455      1431      1437      1307      1433      1324      1327      1361      1347      1249      1291      1372      1300
dram[6]:       2037      2048      1487      1541      1478      1491      1465      1399      1411      1305      1505      1377      1329      1278      1399      1408
dram[7]:       2067      2012      1442      1482      1457      1421      1489      1362      1377      1260      1444      1395      1304      1279      1339      1368
dram[8]:       2097      2059      1543      1523      1557      1480      1426      1372      1503      1341      1396      1486      1360      1340      1241      1259
dram[9]:       2040      2163      1433      1399      1439      1354      1330      1391      1467      1321      1284      1428      1393      1309      1192      1219
dram[10]:       2156      1993      1491      1477      1460      1461      1438      1313      1413      1487      1411      1339      1460      1409      1296      1319
dram[11]:       2206      1920      1449      1428      1400      1535      1309      1337      1347      1446      1359      1283      1465      1389      1269      1301
dram[12]:       2062      2065      1507      1502      1441      1522      1432      1474      1413      1391      1448      1398      1317      1300      1499      1333
dram[13]:       2012      1957      1435      1601      1525      1502      1520      1460      1353      1429      1495      1424      1291      1323      1404      1399
dram[14]:       2084      2156      1485      1504      1405      1497      1353      1422      1345      1347      1485      1547      1359      1312      1403      1455
dram[15]:       2098      2051      1597      1475      1521      1457      1376      1423      1362      1376      1499      1490      1356      1373      1429      1464
dram[16]:       2064      2016      1425      1510      1546      1404      1286      1395      1379      1417      1412      1382      1402      1412      1273      1343
dram[17]:       2070      2160      1544      1490      1554      1389      1355      1367      1460      1317      1385      1381      1405      1455      1309      1337
dram[18]:       2136      2040      1428      1506      1519      1492      1359      1400      1498      1408      1471      1452      1443      1482      1352      1294
dram[19]:       2233      1978      1507      1458      1515      1665      1437      1331      1470      1401      1358      1401      1372      1474      1357      1292
dram[20]:       2011      2034      1543      1500      1350      1455      1481      1425      1297      1294      1422      1316      1222      1301      1427      1291
dram[21]:       2010      1940      1473      1457      1468      1437      1459      1376      1399      1412      1446      1379      1328      1346      1370      1376
dram[22]:       2061      2128      1531      1522      1410      1457      1450      1483      1389      1301      1376      1393      1237      1274      1305      1381
dram[23]:       2012      1985      1471      1544      1489      1412      1337      1493      1312      1252      1351      1360      1229      1171      1325      1327
dram[24]:       2055      2122      1533      1442      1461      1501      1367      1388      1500      1284      1347      1389      1344      1406      1341      1252
dram[25]:       2241      1986      1473      1568      1596      1519      1388      1384      1460      1385      1395      1370      1380      1405      1307      1314
dram[26]:       2133      2131      1541      1441      1505      1532      1480      1502      1344      1504      1428      1417      1502      1285      1232      1374
dram[27]:       2070      2188      1532      1487      1452      1451      1411      1378      1353      1467      1472      1378      1510      1383      1206      1437
dram[28]:       2055      1975      1482      1522      1501      1362      1413      1449      1348      1453      1502      1475      1350      1287      1370      1359
dram[29]:       1959      2023      1577      1423      1451      1451      1321      1479      1390      1363      1465      1436      1322      1287      1375      1373
dram[30]:       2085      1975      1444      1501      1489      1405      1491      1422      1397      1275      1460      1405      1314      1330      1387      1475
dram[31]:       2005      2059      1403      1487      1431      1506      1575      1382      1382      1232      1481      1450      1324      1323      1371      1429
maximum mf latency per bank:
dram[0]:       2500      2049      2638      2330      2471      2749      2563      2456      2649      2299      2101      2287      2140      2321      2140      2045
dram[1]:       1970      2127      2084      2662      1786      2528      2283      2112      2251      2314      1989      2150      2394      1989      2068      1985
dram[2]:       2682      2323      2667      2135      2415      2465      2251      2184      2713      2367      2108      2153      2575      1939      2336      1762
dram[3]:       2409      2576      2808      2899      2956      2117      2586      2615      2854      2759      2196      2756      2031      2661      2164      2240
dram[4]:       2313      2396      2428      2629      2755      2714      2440      2490      2403      2635      2277      2236      2267      2220      2084      2141
dram[5]:       1913      2579      2662      2062      2501      2467      2224      2300      2245      2026      2162      1905      2118      1871      1846      1682
dram[6]:       2468      2419      2590      2353      2707      2662      2510      2261      2390      2413      2252      2391      2536      2326      1953      1954
dram[7]:       2521      2085      2446      2649      2576      2472      2436      2221      2455      2424      2140      2036      1950      1999      2194      2162
dram[8]:       2063      2471      2630      2404      2566      2202      2339      2233      2368      2206      2244      2179      2178      2368      2042      2006
dram[9]:       1822      2572      2559      2360      2613      1957      2534      2339      2518      2479      2776      2264      2266      2423      2128      1880
dram[10]:       2294      2493      2487      2610      2445      2512      2331      2016      2407      2415      2016      1881      2164      1757      2378      1833
dram[11]:       2612      2014      2685      2666      2435      2640      2199      2414      2337      2487      2201      1983      2140      1866      1957      1735
dram[12]:       2633      2472      2443      2166      2389      2653      2403      2462      2602      2137      2226      2160      2139      1928      2907      2115
dram[13]:       2578      2287      2720      2669      2888      2685      2724      2617      2905      2645      2637      2288      2125      2189      2206      2227
dram[14]:       2492      2312      2629      2169      2356      2534      2397      2169      2159      2396      2174      2300      2087      1746      1970      1867
dram[15]:       2142      2330      2671      2143      2581      2353      2556      2097      2349      2322      2431      2296      1881      2301      1977      2173
dram[16]:       1966      2119      2078      2604      2579      2337      2067      2371      2357      2442      2347      2185      1977      2216      2315      2283
dram[17]:       2611      2561      2690      2410      2773      2372      2398      2571      2659      1921      2567      1919      2597      1884      2229      1903
dram[18]:       2381      2422      2147      2356      2600      2453      2207      2306      2528      2229      2154      2112      3051      2133      1859      1973
dram[19]:       2903      3010      2984      2915      3205      3233      3046      2810      3039      3072      2859      2643      2796      2677      2608      2732
dram[20]:       2525      2421      2687      2496      2114      2720      2810      2518      2317      2511      2375      2155      2252      2119      1817      1821
dram[21]:       2544      2098      2322      2149      2392      2560      2267      2129      2474      2270      2197      2088      2072      2235      2028      2433
dram[22]:       2572      2445      2598      2665      2120      2943      2599      2579      2736      2382      2126      2476      2074      1945      2320      1663
dram[23]:       2053      2265      2669      2643      2506      2322      2363      2256      2217      2349      2083      1981      2180      1983      2020      1980
dram[24]:       2389      2522      2533      2139      2688      2699      2363      2476      2578      2257      2105      2047      1931      2096      1961      2063
dram[25]:       2535      2167      2365      2666      2589      2583      2415      2141      2574      2571      2164      2248      1909      2084      2256      1896
dram[26]:       2518      2598      2680      2618      2833      2732      2697      2672      2816      2739      2590      2421      2453      2459      2309      2052
dram[27]:       1998      2271      2679      2474      2213      2325      2445      2473      2779      2560      2252      2497      2028      2373      2133      2224
dram[28]:       2515      2318      2193      2621      2517      1906      2240      2197      2050      2368      1978      1966      2029      2045      1950      2041
dram[29]:       2402      2094      2665      2276      2659      2489      2166      2433      2435      2290      2297      2042      2393      1667      1866      1920
dram[30]:       2341      2171      2566      2392      2669      2169      2505      2249      2414      2296      2442      2358      1922      2183      2453      2104
dram[31]:       2106      2566      2103      2616      2228      2535      2321      1929      2366      2174      1977      1984      1935      1913      1839      1950
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177454 n_act=16914 n_pre=16898 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=183691 dram_eff=0.4554
bk0: 3968a 225808i bk1: 3968a 223138i bk2: 3936a 224099i bk3: 3936a 224142i bk4: 3968a 223640i bk5: 3968a 225254i bk6: 3968a 224368i bk7: 3968a 223651i bk8: 3968a 224564i bk9: 3968a 222640i bk10: 3968a 224785i bk11: 3968a 224036i bk12: 3904a 225283i bk13: 3904a 225475i bk14: 3904a 225557i bk15: 3904a 224303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752314
Row_Buffer_Locality_read = 0.797033
Row_Buffer_Locality_write = 0.200586
Bank_Level_Parallism = 5.309728
Bank_Level_Parallism_Col = 3.920238
Bank_Level_Parallism_Ready = 1.954882
write_to_read_ratio_blp_rw_average = 0.294947
GrpLevelPara = 2.392255 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 73159 
Wasted_Row = 16103 
Idle = 104625 

BW Util Bottlenecks: 
RCDc_limit = 74240 
RCDWRc_limit = 15818 
WTRc_limit = 23135 
RTWc_limit = 87798 
CCDLc_limit = 43417 
rwq = 0 
CCDLc_limit_alone = 34475 
WTRc_limit_alone = 20990 
RTWc_limit_alone = 81001 

Commands details: 
total_CMD = 277535 
n_nop = 177454 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16914 
n_pre = 16898 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33812 
issued_total_col = 83648 
Row_Bus_Util =  0.121830 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.360607 
Issued_on_Two_Bus_Simul_Util = 0.062619 
issued_two_Eff = 0.173649 
queue_avg = 11.868834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8688
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177510 n_act=16855 n_pre=16839 n_ref_event=0 n_req=68292 n_rd=63172 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184278 dram_eff=0.4539
bk0: 3968a 224659i bk1: 3968a 224737i bk2: 3936a 223695i bk3: 3940a 224420i bk4: 3968a 222784i bk5: 3968a 225942i bk6: 3968a 222846i bk7: 3968a 223143i bk8: 3968a 224244i bk9: 3968a 224407i bk10: 3968a 224617i bk11: 3968a 226002i bk12: 3904a 223727i bk13: 3904a 225920i bk14: 3904a 224675i bk15: 3904a 224874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753192
Row_Buffer_Locality_read = 0.797806
Row_Buffer_Locality_write = 0.202734
Bank_Level_Parallism = 5.311766
Bank_Level_Parallism_Col = 3.928751
Bank_Level_Parallism_Ready = 1.963886
write_to_read_ratio_blp_rw_average = 0.290914
GrpLevelPara = 2.384234 

BW Util details:
bwutil = 0.301411 
total_CMD = 277535 
util_bw = 83652 
Wasted_Col = 72917 
Wasted_Row = 16285 
Idle = 104681 

BW Util Bottlenecks: 
RCDc_limit = 74104 
RCDWRc_limit = 15581 
WTRc_limit = 23820 
RTWc_limit = 85453 
CCDLc_limit = 43221 
rwq = 0 
CCDLc_limit_alone = 34421 
WTRc_limit_alone = 21577 
RTWc_limit_alone = 78896 

Commands details: 
total_CMD = 277535 
n_nop = 177510 
Read = 63172 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16855 
n_pre = 16839 
n_ref = 0 
n_req = 68292 
total_req = 83652 

Dual Bus Interface Util: 
issued_total_row = 33694 
issued_total_col = 83652 
Row_Bus_Util =  0.121405 
CoL_Bus_Util = 0.301411 
Either_Row_CoL_Bus_Util = 0.360405 
Issued_on_Two_Bus_Simul_Util = 0.062410 
issued_two_Eff = 0.173167 
queue_avg = 11.853453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8535
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177584 n_act=16878 n_pre=16862 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=183811 dram_eff=0.4551
bk0: 3968a 222852i bk1: 3968a 224873i bk2: 3936a 223326i bk3: 3936a 225262i bk4: 3968a 223969i bk5: 3968a 224349i bk6: 3968a 223268i bk7: 3968a 224101i bk8: 3968a 222683i bk9: 3968a 225177i bk10: 3968a 225121i bk11: 3968a 225373i bk12: 3904a 224710i bk13: 3904a 224772i bk14: 3904a 223042i bk15: 3904a 224841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752841
Row_Buffer_Locality_read = 0.797350
Row_Buffer_Locality_write = 0.203711
Bank_Level_Parallism = 5.344867
Bank_Level_Parallism_Col = 3.954014
Bank_Level_Parallism_Ready = 1.976748
write_to_read_ratio_blp_rw_average = 0.290081
GrpLevelPara = 2.405831 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 72692 
Wasted_Row = 15999 
Idle = 105196 

BW Util Bottlenecks: 
RCDc_limit = 73916 
RCDWRc_limit = 15957 
WTRc_limit = 24281 
RTWc_limit = 86046 
CCDLc_limit = 43354 
rwq = 0 
CCDLc_limit_alone = 34737 
WTRc_limit_alone = 21998 
RTWc_limit_alone = 79712 

Commands details: 
total_CMD = 277535 
n_nop = 177584 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16878 
n_pre = 16862 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33740 
issued_total_col = 83648 
Row_Bus_Util =  0.121570 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.360138 
Issued_on_Two_Bus_Simul_Util = 0.062828 
issued_two_Eff = 0.174455 
queue_avg = 11.649176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6492
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177451 n_act=16896 n_pre=16880 n_ref_event=0 n_req=68292 n_rd=63172 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184827 dram_eff=0.4526
bk0: 3968a 223368i bk1: 3968a 224595i bk2: 3936a 225089i bk3: 3936a 223898i bk4: 3968a 225090i bk5: 3972a 224359i bk6: 3968a 224752i bk7: 3968a 224566i bk8: 3968a 223643i bk9: 3968a 225629i bk10: 3968a 226127i bk11: 3968a 224644i bk12: 3904a 226259i bk13: 3904a 224219i bk14: 3904a 224078i bk15: 3904a 224630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752592
Row_Buffer_Locality_read = 0.797616
Row_Buffer_Locality_write = 0.197070
Bank_Level_Parallism = 5.276258
Bank_Level_Parallism_Col = 3.911687
Bank_Level_Parallism_Ready = 1.963205
write_to_read_ratio_blp_rw_average = 0.287374
GrpLevelPara = 2.382767 

BW Util details:
bwutil = 0.301411 
total_CMD = 277535 
util_bw = 83652 
Wasted_Col = 73016 
Wasted_Row = 16543 
Idle = 104324 

BW Util Bottlenecks: 
RCDc_limit = 73874 
RCDWRc_limit = 15828 
WTRc_limit = 24536 
RTWc_limit = 83272 
CCDLc_limit = 43215 
rwq = 0 
CCDLc_limit_alone = 34634 
WTRc_limit_alone = 22132 
RTWc_limit_alone = 77095 

Commands details: 
total_CMD = 277535 
n_nop = 177451 
Read = 63172 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16896 
n_pre = 16880 
n_ref = 0 
n_req = 68292 
total_req = 83652 

Dual Bus Interface Util: 
issued_total_row = 33776 
issued_total_col = 83652 
Row_Bus_Util =  0.121700 
CoL_Bus_Util = 0.301411 
Either_Row_CoL_Bus_Util = 0.360618 
Issued_on_Two_Bus_Simul_Util = 0.062493 
issued_two_Eff = 0.173294 
queue_avg = 11.540032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.54
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177595 n_act=16788 n_pre=16772 n_ref_event=0 n_req=68292 n_rd=63172 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184448 dram_eff=0.4535
bk0: 3968a 226362i bk1: 3968a 224821i bk2: 3936a 224910i bk3: 3940a 223072i bk4: 3968a 224030i bk5: 3968a 225160i bk6: 3968a 225390i bk7: 3968a 224533i bk8: 3968a 225163i bk9: 3968a 224885i bk10: 3968a 224896i bk11: 3968a 225191i bk12: 3904a 226672i bk13: 3904a 224676i bk14: 3904a 226336i bk15: 3904a 224508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754173
Row_Buffer_Locality_read = 0.798977
Row_Buffer_Locality_write = 0.201367
Bank_Level_Parallism = 5.256607
Bank_Level_Parallism_Col = 3.888320
Bank_Level_Parallism_Ready = 1.950497
write_to_read_ratio_blp_rw_average = 0.292050
GrpLevelPara = 2.380966 

BW Util details:
bwutil = 0.301411 
total_CMD = 277535 
util_bw = 83652 
Wasted_Col = 72713 
Wasted_Row = 16417 
Idle = 104753 

BW Util Bottlenecks: 
RCDc_limit = 73115 
RCDWRc_limit = 15713 
WTRc_limit = 23231 
RTWc_limit = 83214 
CCDLc_limit = 43437 
rwq = 0 
CCDLc_limit_alone = 34875 
WTRc_limit_alone = 20981 
RTWc_limit_alone = 76902 

Commands details: 
total_CMD = 277535 
n_nop = 177595 
Read = 63172 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16788 
n_pre = 16772 
n_ref = 0 
n_req = 68292 
total_req = 83652 

Dual Bus Interface Util: 
issued_total_row = 33560 
issued_total_col = 83652 
Row_Bus_Util =  0.120922 
CoL_Bus_Util = 0.301411 
Either_Row_CoL_Bus_Util = 0.360099 
Issued_on_Two_Bus_Simul_Util = 0.062234 
issued_two_Eff = 0.172824 
queue_avg = 11.546723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5467
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177607 n_act=16895 n_pre=16879 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184665 dram_eff=0.453
bk0: 3968a 224007i bk1: 3968a 225871i bk2: 3936a 223640i bk3: 3936a 225102i bk4: 3968a 224403i bk5: 3968a 224740i bk6: 3968a 224135i bk7: 3968a 224993i bk8: 3968a 224283i bk9: 3968a 225561i bk10: 3968a 225136i bk11: 3968a 224546i bk12: 3904a 224412i bk13: 3904a 224203i bk14: 3904a 225256i bk15: 3904a 226086i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752592
Row_Buffer_Locality_read = 0.797777
Row_Buffer_Locality_write = 0.195117
Bank_Level_Parallism = 5.264556
Bank_Level_Parallism_Col = 3.878207
Bank_Level_Parallism_Ready = 1.953747
write_to_read_ratio_blp_rw_average = 0.289948
GrpLevelPara = 2.382198 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 73635 
Wasted_Row = 16041 
Idle = 104211 

BW Util Bottlenecks: 
RCDc_limit = 73909 
RCDWRc_limit = 16011 
WTRc_limit = 24807 
RTWc_limit = 83747 
CCDLc_limit = 43518 
rwq = 0 
CCDLc_limit_alone = 34796 
WTRc_limit_alone = 22328 
RTWc_limit_alone = 77504 

Commands details: 
total_CMD = 277535 
n_nop = 177607 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16895 
n_pre = 16879 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33774 
issued_total_col = 83648 
Row_Bus_Util =  0.121693 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.360055 
Issued_on_Two_Bus_Simul_Util = 0.063033 
issued_two_Eff = 0.175066 
queue_avg = 11.578911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5789
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177853 n_act=16768 n_pre=16752 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=183819 dram_eff=0.4551
bk0: 3968a 224652i bk1: 3968a 224705i bk2: 3936a 225364i bk3: 3936a 225481i bk4: 3968a 225434i bk5: 3968a 225972i bk6: 3968a 224148i bk7: 3968a 222077i bk8: 3968a 224859i bk9: 3968a 223259i bk10: 3968a 223624i bk11: 3968a 223936i bk12: 3904a 224965i bk13: 3904a 223057i bk14: 3904a 225250i bk15: 3904a 224805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754452
Row_Buffer_Locality_read = 0.798743
Row_Buffer_Locality_write = 0.208008
Bank_Level_Parallism = 5.336754
Bank_Level_Parallism_Col = 3.968857
Bank_Level_Parallism_Ready = 1.998314
write_to_read_ratio_blp_rw_average = 0.288720
GrpLevelPara = 2.394056 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 72053 
Wasted_Row = 16175 
Idle = 105659 

BW Util Bottlenecks: 
RCDc_limit = 72784 
RCDWRc_limit = 15431 
WTRc_limit = 23608 
RTWc_limit = 83589 
CCDLc_limit = 42398 
rwq = 0 
CCDLc_limit_alone = 33660 
WTRc_limit_alone = 21345 
RTWc_limit_alone = 77114 

Commands details: 
total_CMD = 277535 
n_nop = 177853 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16768 
n_pre = 16752 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33520 
issued_total_col = 83648 
Row_Bus_Util =  0.120778 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.359169 
Issued_on_Two_Bus_Simul_Util = 0.063005 
issued_two_Eff = 0.175418 
queue_avg = 11.859070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8591
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177719 n_act=16737 n_pre=16721 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=183838 dram_eff=0.455
bk0: 3968a 223424i bk1: 3968a 225250i bk2: 3936a 224088i bk3: 3936a 225705i bk4: 3968a 223736i bk5: 3968a 224973i bk6: 3968a 222903i bk7: 3968a 223203i bk8: 3968a 224792i bk9: 3968a 225088i bk10: 3968a 223240i bk11: 3968a 224123i bk12: 3904a 224410i bk13: 3904a 226372i bk14: 3904a 226088i bk15: 3904a 225382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754906
Row_Buffer_Locality_read = 0.799044
Row_Buffer_Locality_write = 0.210352
Bank_Level_Parallism = 5.318944
Bank_Level_Parallism_Col = 3.966285
Bank_Level_Parallism_Ready = 1.992875
write_to_read_ratio_blp_rw_average = 0.288965
GrpLevelPara = 2.396921 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 72127 
Wasted_Row = 16453 
Idle = 105307 

BW Util Bottlenecks: 
RCDc_limit = 73298 
RCDWRc_limit = 15515 
WTRc_limit = 23986 
RTWc_limit = 83593 
CCDLc_limit = 42543 
rwq = 0 
CCDLc_limit_alone = 33482 
WTRc_limit_alone = 21426 
RTWc_limit_alone = 77092 

Commands details: 
total_CMD = 277535 
n_nop = 177719 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16737 
n_pre = 16721 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33458 
issued_total_col = 83648 
Row_Bus_Util =  0.120554 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.359652 
Issued_on_Two_Bus_Simul_Util = 0.062298 
issued_two_Eff = 0.173219 
queue_avg = 11.976410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.9764
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177492 n_act=16955 n_pre=16939 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184878 dram_eff=0.4524
bk0: 3968a 223731i bk1: 3968a 224291i bk2: 3936a 223967i bk3: 3936a 224966i bk4: 3968a 223365i bk5: 3968a 224975i bk6: 3968a 224023i bk7: 3968a 224201i bk8: 3968a 225396i bk9: 3968a 223964i bk10: 3968a 222694i bk11: 3968a 224737i bk12: 3904a 225051i bk13: 3904a 224063i bk14: 3904a 224001i bk15: 3904a 224241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751713
Row_Buffer_Locality_read = 0.796384
Row_Buffer_Locality_write = 0.200586
Bank_Level_Parallism = 5.320661
Bank_Level_Parallism_Col = 3.951832
Bank_Level_Parallism_Ready = 1.988416
write_to_read_ratio_blp_rw_average = 0.282311
GrpLevelPara = 2.385471 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 72761 
Wasted_Row = 16724 
Idle = 104402 

BW Util Bottlenecks: 
RCDc_limit = 74056 
RCDWRc_limit = 15259 
WTRc_limit = 24861 
RTWc_limit = 82393 
CCDLc_limit = 42636 
rwq = 0 
CCDLc_limit_alone = 33841 
WTRc_limit_alone = 22411 
RTWc_limit_alone = 76048 

Commands details: 
total_CMD = 277535 
n_nop = 177492 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16955 
n_pre = 16939 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33894 
issued_total_col = 83648 
Row_Bus_Util =  0.122125 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.360470 
Issued_on_Two_Bus_Simul_Util = 0.063052 
issued_two_Eff = 0.174915 
queue_avg = 11.657629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6576
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177489 n_act=16795 n_pre=16779 n_ref_event=0 n_req=68292 n_rd=63172 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184633 dram_eff=0.4531
bk0: 3968a 224987i bk1: 3968a 225800i bk2: 3936a 226647i bk3: 3936a 226172i bk4: 3968a 223988i bk5: 3972a 225398i bk6: 3968a 224041i bk7: 3968a 223705i bk8: 3968a 225132i bk9: 3968a 224115i bk10: 3968a 223180i bk11: 3968a 223149i bk12: 3904a 225601i bk13: 3904a 224252i bk14: 3904a 224498i bk15: 3904a 225301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754071
Row_Buffer_Locality_read = 0.798281
Row_Buffer_Locality_write = 0.208594
Bank_Level_Parallism = 5.265718
Bank_Level_Parallism_Col = 3.916302
Bank_Level_Parallism_Ready = 1.989827
write_to_read_ratio_blp_rw_average = 0.284376
GrpLevelPara = 2.376740 

BW Util details:
bwutil = 0.301411 
total_CMD = 277535 
util_bw = 83652 
Wasted_Col = 72731 
Wasted_Row = 16981 
Idle = 104171 

BW Util Bottlenecks: 
RCDc_limit = 73615 
RCDWRc_limit = 15522 
WTRc_limit = 24550 
RTWc_limit = 80235 
CCDLc_limit = 42180 
rwq = 0 
CCDLc_limit_alone = 33536 
WTRc_limit_alone = 22068 
RTWc_limit_alone = 74073 

Commands details: 
total_CMD = 277535 
n_nop = 177489 
Read = 63172 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16795 
n_pre = 16779 
n_ref = 0 
n_req = 68292 
total_req = 83652 

Dual Bus Interface Util: 
issued_total_row = 33574 
issued_total_col = 83652 
Row_Bus_Util =  0.120972 
CoL_Bus_Util = 0.301411 
Either_Row_CoL_Bus_Util = 0.360481 
Issued_on_Two_Bus_Simul_Util = 0.061902 
issued_two_Eff = 0.171721 
queue_avg = 11.818294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8183
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177347 n_act=16861 n_pre=16845 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184532 dram_eff=0.4533
bk0: 3968a 224212i bk1: 3968a 223348i bk2: 3936a 225380i bk3: 3936a 226475i bk4: 3968a 226237i bk5: 3968a 224875i bk6: 3968a 224331i bk7: 3968a 226419i bk8: 3968a 225040i bk9: 3968a 224139i bk10: 3968a 224801i bk11: 3968a 224646i bk12: 3904a 225197i bk13: 3904a 226545i bk14: 3904a 225714i bk15: 3904a 224076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753090
Row_Buffer_Locality_read = 0.796558
Row_Buffer_Locality_write = 0.216797
Bank_Level_Parallism = 5.235115
Bank_Level_Parallism_Col = 3.861789
Bank_Level_Parallism_Ready = 1.932240
write_to_read_ratio_blp_rw_average = 0.288206
GrpLevelPara = 2.373544 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 73565 
Wasted_Row = 16119 
Idle = 104203 

BW Util Bottlenecks: 
RCDc_limit = 74257 
RCDWRc_limit = 15975 
WTRc_limit = 25849 
RTWc_limit = 82059 
CCDLc_limit = 44369 
rwq = 0 
CCDLc_limit_alone = 35605 
WTRc_limit_alone = 23409 
RTWc_limit_alone = 75735 

Commands details: 
total_CMD = 277535 
n_nop = 177347 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16861 
n_pre = 16845 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33706 
issued_total_col = 83648 
Row_Bus_Util =  0.121448 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.360992 
Issued_on_Two_Bus_Simul_Util = 0.061852 
issued_two_Eff = 0.171338 
queue_avg = 11.334794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3348
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177573 n_act=16827 n_pre=16811 n_ref_event=0 n_req=68292 n_rd=63172 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184120 dram_eff=0.4543
bk0: 3968a 224289i bk1: 3972a 223212i bk2: 3936a 224142i bk3: 3936a 226526i bk4: 3968a 226040i bk5: 3968a 225535i bk6: 3968a 225313i bk7: 3968a 225250i bk8: 3968a 224629i bk9: 3968a 224094i bk10: 3968a 224539i bk11: 3968a 226940i bk12: 3904a 224923i bk13: 3904a 226198i bk14: 3904a 226115i bk15: 3904a 226058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753602
Row_Buffer_Locality_read = 0.797458
Row_Buffer_Locality_write = 0.212500
Bank_Level_Parallism = 5.242740
Bank_Level_Parallism_Col = 3.880401
Bank_Level_Parallism_Ready = 1.948931
write_to_read_ratio_blp_rw_average = 0.283871
GrpLevelPara = 2.379137 

BW Util details:
bwutil = 0.301411 
total_CMD = 277535 
util_bw = 83652 
Wasted_Col = 72412 
Wasted_Row = 16565 
Idle = 104906 

BW Util Bottlenecks: 
RCDc_limit = 73435 
RCDWRc_limit = 15561 
WTRc_limit = 23395 
RTWc_limit = 81317 
CCDLc_limit = 42536 
rwq = 0 
CCDLc_limit_alone = 34294 
WTRc_limit_alone = 21161 
RTWc_limit_alone = 75309 

Commands details: 
total_CMD = 277535 
n_nop = 177573 
Read = 63172 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16827 
n_pre = 16811 
n_ref = 0 
n_req = 68292 
total_req = 83652 

Dual Bus Interface Util: 
issued_total_row = 33638 
issued_total_col = 83652 
Row_Bus_Util =  0.121203 
CoL_Bus_Util = 0.301411 
Either_Row_CoL_Bus_Util = 0.360178 
Issued_on_Two_Bus_Simul_Util = 0.062435 
issued_two_Eff = 0.173346 
queue_avg = 11.342101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3421
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177467 n_act=16808 n_pre=16792 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184106 dram_eff=0.4543
bk0: 3968a 223573i bk1: 3968a 225072i bk2: 3936a 225036i bk3: 3936a 224391i bk4: 3968a 224422i bk5: 3968a 224382i bk6: 3968a 223058i bk7: 3968a 226928i bk8: 3968a 225266i bk9: 3968a 225827i bk10: 3968a 225746i bk11: 3968a 225006i bk12: 3904a 225461i bk13: 3904a 226128i bk14: 3904a 225519i bk15: 3904a 224240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753866
Row_Buffer_Locality_read = 0.799329
Row_Buffer_Locality_write = 0.192969
Bank_Level_Parallism = 5.259188
Bank_Level_Parallism_Col = 3.883593
Bank_Level_Parallism_Ready = 1.955253
write_to_read_ratio_blp_rw_average = 0.290164
GrpLevelPara = 2.372729 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 73131 
Wasted_Row = 16022 
Idle = 104734 

BW Util Bottlenecks: 
RCDc_limit = 73643 
RCDWRc_limit = 16005 
WTRc_limit = 23605 
RTWc_limit = 84259 
CCDLc_limit = 42847 
rwq = 0 
CCDLc_limit_alone = 34190 
WTRc_limit_alone = 21307 
RTWc_limit_alone = 77900 

Commands details: 
total_CMD = 277535 
n_nop = 177467 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16808 
n_pre = 16792 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33600 
issued_total_col = 83648 
Row_Bus_Util =  0.121066 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.360560 
Issued_on_Two_Bus_Simul_Util = 0.061902 
issued_two_Eff = 0.171683 
queue_avg = 11.545632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5456
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177563 n_act=16808 n_pre=16792 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=185014 dram_eff=0.4521
bk0: 3968a 224492i bk1: 3968a 224230i bk2: 3936a 223465i bk3: 3936a 224984i bk4: 3968a 226197i bk5: 3968a 223555i bk6: 3968a 224374i bk7: 3968a 224577i bk8: 3968a 224034i bk9: 3968a 226165i bk10: 3968a 224890i bk11: 3968a 224200i bk12: 3904a 226102i bk13: 3904a 223525i bk14: 3904a 224836i bk15: 3904a 223698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753866
Row_Buffer_Locality_read = 0.797508
Row_Buffer_Locality_write = 0.215430
Bank_Level_Parallism = 5.286332
Bank_Level_Parallism_Col = 3.931178
Bank_Level_Parallism_Ready = 1.958744
write_to_read_ratio_blp_rw_average = 0.290447
GrpLevelPara = 2.383835 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 73017 
Wasted_Row = 16522 
Idle = 104348 

BW Util Bottlenecks: 
RCDc_limit = 73802 
RCDWRc_limit = 15703 
WTRc_limit = 24101 
RTWc_limit = 84541 
CCDLc_limit = 43316 
rwq = 0 
CCDLc_limit_alone = 34196 
WTRc_limit_alone = 21793 
RTWc_limit_alone = 77729 

Commands details: 
total_CMD = 277535 
n_nop = 177563 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16808 
n_pre = 16792 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33600 
issued_total_col = 83648 
Row_Bus_Util =  0.121066 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.360214 
Issued_on_Two_Bus_Simul_Util = 0.062248 
issued_two_Eff = 0.172808 
queue_avg = 11.803340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8033
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177486 n_act=16850 n_pre=16834 n_ref_event=0 n_req=68296 n_rd=63176 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184510 dram_eff=0.4534
bk0: 3968a 223956i bk1: 3972a 224958i bk2: 3936a 224656i bk3: 3936a 224734i bk4: 3968a 225717i bk5: 3968a 224720i bk6: 3968a 224758i bk7: 3968a 224841i bk8: 3968a 224818i bk9: 3972a 224632i bk10: 3968a 225500i bk11: 3968a 223689i bk12: 3904a 224829i bk13: 3904a 224009i bk14: 3904a 224589i bk15: 3904a 224433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753280
Row_Buffer_Locality_read = 0.796853
Row_Buffer_Locality_write = 0.215625
Bank_Level_Parallism = 5.294598
Bank_Level_Parallism_Col = 3.929977
Bank_Level_Parallism_Ready = 1.966398
write_to_read_ratio_blp_rw_average = 0.285656
GrpLevelPara = 2.389865 

BW Util details:
bwutil = 0.301425 
total_CMD = 277535 
util_bw = 83656 
Wasted_Col = 72381 
Wasted_Row = 16595 
Idle = 104903 

BW Util Bottlenecks: 
RCDc_limit = 74479 
RCDWRc_limit = 14983 
WTRc_limit = 23914 
RTWc_limit = 82849 
CCDLc_limit = 42836 
rwq = 0 
CCDLc_limit_alone = 34159 
WTRc_limit_alone = 21758 
RTWc_limit_alone = 76328 

Commands details: 
total_CMD = 277535 
n_nop = 177486 
Read = 63176 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16850 
n_pre = 16834 
n_ref = 0 
n_req = 68296 
total_req = 83656 

Dual Bus Interface Util: 
issued_total_row = 33684 
issued_total_col = 83656 
Row_Bus_Util =  0.121368 
CoL_Bus_Util = 0.301425 
Either_Row_CoL_Bus_Util = 0.360491 
Issued_on_Two_Bus_Simul_Util = 0.062302 
issued_two_Eff = 0.172825 
queue_avg = 11.805635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8056
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177534 n_act=16845 n_pre=16829 n_ref_event=0 n_req=68292 n_rd=63172 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184255 dram_eff=0.454
bk0: 3968a 223042i bk1: 3968a 223948i bk2: 3936a 225734i bk3: 3936a 223985i bk4: 3968a 224477i bk5: 3972a 224681i bk6: 3968a 223916i bk7: 3968a 224756i bk8: 3968a 225902i bk9: 3968a 225349i bk10: 3968a 224042i bk11: 3968a 225679i bk12: 3904a 224886i bk13: 3904a 224971i bk14: 3904a 224307i bk15: 3904a 224209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753339
Row_Buffer_Locality_read = 0.798138
Row_Buffer_Locality_write = 0.200586
Bank_Level_Parallism = 5.298787
Bank_Level_Parallism_Col = 3.935282
Bank_Level_Parallism_Ready = 1.993640
write_to_read_ratio_blp_rw_average = 0.293608
GrpLevelPara = 2.403120 

BW Util details:
bwutil = 0.301411 
total_CMD = 277535 
util_bw = 83652 
Wasted_Col = 72624 
Wasted_Row = 16399 
Idle = 104860 

BW Util Bottlenecks: 
RCDc_limit = 73704 
RCDWRc_limit = 15753 
WTRc_limit = 23440 
RTWc_limit = 83821 
CCDLc_limit = 42263 
rwq = 0 
CCDLc_limit_alone = 33749 
WTRc_limit_alone = 21208 
RTWc_limit_alone = 77539 

Commands details: 
total_CMD = 277535 
n_nop = 177534 
Read = 63172 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16845 
n_pre = 16829 
n_ref = 0 
n_req = 68292 
total_req = 83652 

Dual Bus Interface Util: 
issued_total_row = 33674 
issued_total_col = 83652 
Row_Bus_Util =  0.121332 
CoL_Bus_Util = 0.301411 
Either_Row_CoL_Bus_Util = 0.360319 
Issued_on_Two_Bus_Simul_Util = 0.062425 
issued_two_Eff = 0.173248 
queue_avg = 11.516587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5166
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177368 n_act=16941 n_pre=16925 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=183997 dram_eff=0.4546
bk0: 3968a 222946i bk1: 3968a 225071i bk2: 3936a 223711i bk3: 3936a 225591i bk4: 3968a 225483i bk5: 3968a 224276i bk6: 3968a 224492i bk7: 3968a 224803i bk8: 3968a 224921i bk9: 3968a 225633i bk10: 3968a 224923i bk11: 3968a 224230i bk12: 3904a 224196i bk13: 3904a 226169i bk14: 3904a 224168i bk15: 3904a 225248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751918
Row_Buffer_Locality_read = 0.797777
Row_Buffer_Locality_write = 0.186133
Bank_Level_Parallism = 5.277229
Bank_Level_Parallism_Col = 3.882536
Bank_Level_Parallism_Ready = 1.950949
write_to_read_ratio_blp_rw_average = 0.291515
GrpLevelPara = 2.374354 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 73460 
Wasted_Row = 15897 
Idle = 104530 

BW Util Bottlenecks: 
RCDc_limit = 73691 
RCDWRc_limit = 16255 
WTRc_limit = 24138 
RTWc_limit = 83098 
CCDLc_limit = 43693 
rwq = 0 
CCDLc_limit_alone = 35033 
WTRc_limit_alone = 21669 
RTWc_limit_alone = 76907 

Commands details: 
total_CMD = 277535 
n_nop = 177368 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16941 
n_pre = 16925 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33866 
issued_total_col = 83648 
Row_Bus_Util =  0.122024 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.360917 
Issued_on_Two_Bus_Simul_Util = 0.062504 
issued_two_Eff = 0.173181 
queue_avg = 11.464420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4644
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177405 n_act=16931 n_pre=16915 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184188 dram_eff=0.4541
bk0: 3968a 225060i bk1: 3968a 224289i bk2: 3936a 225355i bk3: 3936a 224861i bk4: 3968a 224344i bk5: 3968a 224455i bk6: 3968a 224142i bk7: 3968a 224339i bk8: 3968a 224568i bk9: 3968a 224739i bk10: 3968a 223827i bk11: 3968a 224651i bk12: 3904a 225650i bk13: 3904a 227197i bk14: 3904a 224502i bk15: 3904a 224992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752065
Row_Buffer_Locality_read = 0.796638
Row_Buffer_Locality_write = 0.202148
Bank_Level_Parallism = 5.274929
Bank_Level_Parallism_Col = 3.906235
Bank_Level_Parallism_Ready = 1.945032
write_to_read_ratio_blp_rw_average = 0.291098
GrpLevelPara = 2.386106 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 72718 
Wasted_Row = 16504 
Idle = 104665 

BW Util Bottlenecks: 
RCDc_limit = 73786 
RCDWRc_limit = 15862 
WTRc_limit = 24567 
RTWc_limit = 83147 
CCDLc_limit = 43131 
rwq = 0 
CCDLc_limit_alone = 34566 
WTRc_limit_alone = 22253 
RTWc_limit_alone = 76896 

Commands details: 
total_CMD = 277535 
n_nop = 177405 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16931 
n_pre = 16915 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33846 
issued_total_col = 83648 
Row_Bus_Util =  0.121952 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.360783 
Issued_on_Two_Bus_Simul_Util = 0.062565 
issued_two_Eff = 0.173415 
queue_avg = 11.648535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6485
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177747 n_act=16804 n_pre=16788 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184349 dram_eff=0.4537
bk0: 3968a 224017i bk1: 3968a 223791i bk2: 3936a 225063i bk3: 3936a 224984i bk4: 3968a 224105i bk5: 3968a 225472i bk6: 3968a 224252i bk7: 3968a 224240i bk8: 3968a 224858i bk9: 3968a 223541i bk10: 3968a 223469i bk11: 3968a 224754i bk12: 3904a 225826i bk13: 3904a 225611i bk14: 3904a 223705i bk15: 3904a 224374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753925
Row_Buffer_Locality_read = 0.797904
Row_Buffer_Locality_write = 0.211328
Bank_Level_Parallism = 5.306918
Bank_Level_Parallism_Col = 3.956985
Bank_Level_Parallism_Ready = 1.987244
write_to_read_ratio_blp_rw_average = 0.281221
GrpLevelPara = 2.387319 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 72240 
Wasted_Row = 16865 
Idle = 104782 

BW Util Bottlenecks: 
RCDc_limit = 73631 
RCDWRc_limit = 15205 
WTRc_limit = 23891 
RTWc_limit = 82770 
CCDLc_limit = 42661 
rwq = 0 
CCDLc_limit_alone = 34073 
WTRc_limit_alone = 21655 
RTWc_limit_alone = 76418 

Commands details: 
total_CMD = 277535 
n_nop = 177747 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16804 
n_pre = 16788 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33592 
issued_total_col = 83648 
Row_Bus_Util =  0.121037 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.359551 
Issued_on_Two_Bus_Simul_Util = 0.062882 
issued_two_Eff = 0.174891 
queue_avg = 11.763612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7636
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177419 n_act=16899 n_pre=16883 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=183975 dram_eff=0.4547
bk0: 3968a 223235i bk1: 3968a 225946i bk2: 3936a 223971i bk3: 3936a 225726i bk4: 3968a 223629i bk5: 3968a 224860i bk6: 3968a 223900i bk7: 3968a 224050i bk8: 3968a 224395i bk9: 3968a 225826i bk10: 3968a 225871i bk11: 3968a 226356i bk12: 3904a 225883i bk13: 3904a 225177i bk14: 3904a 224609i bk15: 3904a 225056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752533
Row_Buffer_Locality_read = 0.796432
Row_Buffer_Locality_write = 0.210938
Bank_Level_Parallism = 5.283594
Bank_Level_Parallism_Col = 3.896459
Bank_Level_Parallism_Ready = 1.964924
write_to_read_ratio_blp_rw_average = 0.283806
GrpLevelPara = 2.379527 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 72216 
Wasted_Row = 16435 
Idle = 105236 

BW Util Bottlenecks: 
RCDc_limit = 74096 
RCDWRc_limit = 15799 
WTRc_limit = 24437 
RTWc_limit = 81072 
CCDLc_limit = 42706 
rwq = 0 
CCDLc_limit_alone = 34311 
WTRc_limit_alone = 22105 
RTWc_limit_alone = 75009 

Commands details: 
total_CMD = 277535 
n_nop = 177419 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16899 
n_pre = 16883 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33782 
issued_total_col = 83648 
Row_Bus_Util =  0.121722 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.360733 
Issued_on_Two_Bus_Simul_Util = 0.062385 
issued_two_Eff = 0.172939 
queue_avg = 11.700993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.701
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177653 n_act=16753 n_pre=16737 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184653 dram_eff=0.453
bk0: 3968a 223821i bk1: 3968a 226263i bk2: 3936a 225038i bk3: 3936a 223820i bk4: 3968a 223262i bk5: 3968a 223787i bk6: 3968a 225395i bk7: 3968a 224024i bk8: 3968a 224977i bk9: 3968a 224865i bk10: 3968a 224016i bk11: 3968a 224402i bk12: 3904a 225702i bk13: 3904a 225256i bk14: 3904a 225595i bk15: 3904a 225050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754671
Row_Buffer_Locality_read = 0.798490
Row_Buffer_Locality_write = 0.214062
Bank_Level_Parallism = 5.294736
Bank_Level_Parallism_Col = 3.944459
Bank_Level_Parallism_Ready = 1.996868
write_to_read_ratio_blp_rw_average = 0.281424
GrpLevelPara = 2.386342 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 71889 
Wasted_Row = 17007 
Idle = 104991 

BW Util Bottlenecks: 
RCDc_limit = 73255 
RCDWRc_limit = 15349 
WTRc_limit = 24683 
RTWc_limit = 78584 
CCDLc_limit = 42489 
rwq = 0 
CCDLc_limit_alone = 34222 
WTRc_limit_alone = 22378 
RTWc_limit_alone = 72622 

Commands details: 
total_CMD = 277535 
n_nop = 177653 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16753 
n_pre = 16737 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33490 
issued_total_col = 83648 
Row_Bus_Util =  0.120669 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.359890 
Issued_on_Two_Bus_Simul_Util = 0.062176 
issued_two_Eff = 0.172764 
queue_avg = 11.906801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.9068
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177830 n_act=16788 n_pre=16772 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=183627 dram_eff=0.4555
bk0: 3968a 222168i bk1: 3968a 224556i bk2: 3936a 225233i bk3: 3936a 225498i bk4: 3968a 225404i bk5: 3968a 225033i bk6: 3968a 225026i bk7: 3968a 224540i bk8: 3968a 223799i bk9: 3968a 223327i bk10: 3968a 225089i bk11: 3968a 223133i bk12: 3904a 224403i bk13: 3904a 224323i bk14: 3904a 223841i bk15: 3904a 222589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754159
Row_Buffer_Locality_read = 0.797967
Row_Buffer_Locality_write = 0.213672
Bank_Level_Parallism = 5.355172
Bank_Level_Parallism_Col = 3.987024
Bank_Level_Parallism_Ready = 2.026683
write_to_read_ratio_blp_rw_average = 0.282398
GrpLevelPara = 2.393319 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 72029 
Wasted_Row = 16285 
Idle = 105573 

BW Util Bottlenecks: 
RCDc_limit = 73361 
RCDWRc_limit = 15117 
WTRc_limit = 23547 
RTWc_limit = 83114 
CCDLc_limit = 42978 
rwq = 0 
CCDLc_limit_alone = 34251 
WTRc_limit_alone = 21290 
RTWc_limit_alone = 76644 

Commands details: 
total_CMD = 277535 
n_nop = 177830 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16788 
n_pre = 16772 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33560 
issued_total_col = 83648 
Row_Bus_Util =  0.120922 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.359252 
Issued_on_Two_Bus_Simul_Util = 0.063066 
issued_two_Eff = 0.175548 
queue_avg = 12.093253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.0933
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177403 n_act=16822 n_pre=16806 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184357 dram_eff=0.4537
bk0: 3968a 225885i bk1: 3968a 224151i bk2: 3936a 226492i bk3: 3936a 226648i bk4: 3968a 225979i bk5: 3968a 224665i bk6: 3968a 224060i bk7: 3968a 225173i bk8: 3968a 222843i bk9: 3968a 224804i bk10: 3968a 225393i bk11: 3968a 225074i bk12: 3904a 225339i bk13: 3904a 224847i bk14: 3904a 225140i bk15: 3904a 226114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753661
Row_Buffer_Locality_read = 0.798347
Row_Buffer_Locality_write = 0.202344
Bank_Level_Parallism = 5.235906
Bank_Level_Parallism_Col = 3.882282
Bank_Level_Parallism_Ready = 1.959856
write_to_read_ratio_blp_rw_average = 0.288580
GrpLevelPara = 2.386260 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 72844 
Wasted_Row = 16590 
Idle = 104453 

BW Util Bottlenecks: 
RCDc_limit = 73784 
RCDWRc_limit = 16220 
WTRc_limit = 24399 
RTWc_limit = 82296 
CCDLc_limit = 42636 
rwq = 0 
CCDLc_limit_alone = 34264 
WTRc_limit_alone = 22135 
RTWc_limit_alone = 76188 

Commands details: 
total_CMD = 277535 
n_nop = 177403 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16822 
n_pre = 16806 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33628 
issued_total_col = 83648 
Row_Bus_Util =  0.121167 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.360791 
Issued_on_Two_Bus_Simul_Util = 0.061772 
issued_two_Eff = 0.171214 
queue_avg = 11.275500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.2755
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177548 n_act=16816 n_pre=16800 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184512 dram_eff=0.4533
bk0: 3968a 223331i bk1: 3968a 224951i bk2: 3936a 225258i bk3: 3936a 224707i bk4: 3968a 224260i bk5: 3968a 225316i bk6: 3968a 224172i bk7: 3968a 223771i bk8: 3968a 225987i bk9: 3968a 227383i bk10: 3968a 224881i bk11: 3968a 225255i bk12: 3904a 225219i bk13: 3904a 225920i bk14: 3904a 224347i bk15: 3904a 226165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753749
Row_Buffer_Locality_read = 0.797983
Row_Buffer_Locality_write = 0.208008
Bank_Level_Parallism = 5.256721
Bank_Level_Parallism_Col = 3.907284
Bank_Level_Parallism_Ready = 1.972229
write_to_read_ratio_blp_rw_average = 0.281743
GrpLevelPara = 2.379004 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 72104 
Wasted_Row = 16965 
Idle = 104818 

BW Util Bottlenecks: 
RCDc_limit = 73701 
RCDWRc_limit = 15542 
WTRc_limit = 25652 
RTWc_limit = 78665 
CCDLc_limit = 42672 
rwq = 0 
CCDLc_limit_alone = 34080 
WTRc_limit_alone = 23116 
RTWc_limit_alone = 72609 

Commands details: 
total_CMD = 277535 
n_nop = 177548 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16816 
n_pre = 16800 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33616 
issued_total_col = 83648 
Row_Bus_Util =  0.121123 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.360268 
Issued_on_Two_Bus_Simul_Util = 0.062252 
issued_two_Eff = 0.172792 
queue_avg = 11.566524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5665
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177419 n_act=16813 n_pre=16797 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184705 dram_eff=0.4529
bk0: 3968a 224352i bk1: 3968a 225066i bk2: 3936a 225065i bk3: 3936a 224868i bk4: 3968a 224240i bk5: 3968a 223962i bk6: 3968a 225088i bk7: 3968a 224466i bk8: 3968a 223323i bk9: 3968a 226068i bk10: 3968a 224178i bk11: 3968a 224361i bk12: 3904a 225721i bk13: 3904a 225532i bk14: 3904a 224668i bk15: 3904a 225954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753793
Row_Buffer_Locality_read = 0.798632
Row_Buffer_Locality_write = 0.200586
Bank_Level_Parallism = 5.254026
Bank_Level_Parallism_Col = 3.886540
Bank_Level_Parallism_Ready = 1.955827
write_to_read_ratio_blp_rw_average = 0.294096
GrpLevelPara = 2.383157 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 73847 
Wasted_Row = 16074 
Idle = 103966 

BW Util Bottlenecks: 
RCDc_limit = 73871 
RCDWRc_limit = 16195 
WTRc_limit = 24433 
RTWc_limit = 86136 
CCDLc_limit = 43080 
rwq = 0 
CCDLc_limit_alone = 34471 
WTRc_limit_alone = 22105 
RTWc_limit_alone = 79855 

Commands details: 
total_CMD = 277535 
n_nop = 177419 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16813 
n_pre = 16797 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33610 
issued_total_col = 83648 
Row_Bus_Util =  0.121102 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.360733 
Issued_on_Two_Bus_Simul_Util = 0.061765 
issued_two_Eff = 0.171221 
queue_avg = 11.518166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5182
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177363 n_act=16881 n_pre=16865 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184677 dram_eff=0.4529
bk0: 3968a 223979i bk1: 3968a 225321i bk2: 3936a 225644i bk3: 3936a 225521i bk4: 3968a 226366i bk5: 3968a 225466i bk6: 3968a 224517i bk7: 3968a 225447i bk8: 3968a 224645i bk9: 3968a 226658i bk10: 3968a 225401i bk11: 3968a 226412i bk12: 3904a 225329i bk13: 3904a 225761i bk14: 3904a 225572i bk15: 3904a 226663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752797
Row_Buffer_Locality_read = 0.798015
Row_Buffer_Locality_write = 0.194922
Bank_Level_Parallism = 5.190016
Bank_Level_Parallism_Col = 3.811337
Bank_Level_Parallism_Ready = 1.918002
write_to_read_ratio_blp_rw_average = 0.292633
GrpLevelPara = 2.373783 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 73541 
Wasted_Row = 16249 
Idle = 104097 

BW Util Bottlenecks: 
RCDc_limit = 73784 
RCDWRc_limit = 16099 
WTRc_limit = 23082 
RTWc_limit = 80866 
CCDLc_limit = 42142 
rwq = 0 
CCDLc_limit_alone = 34017 
WTRc_limit_alone = 20815 
RTWc_limit_alone = 75008 

Commands details: 
total_CMD = 277535 
n_nop = 177363 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16881 
n_pre = 16865 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33746 
issued_total_col = 83648 
Row_Bus_Util =  0.121592 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.360935 
Issued_on_Two_Bus_Simul_Util = 0.062053 
issued_two_Eff = 0.171924 
queue_avg = 11.170851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1709
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177631 n_act=16863 n_pre=16847 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=183857 dram_eff=0.455
bk0: 3968a 223418i bk1: 3968a 223797i bk2: 3936a 225210i bk3: 3936a 225761i bk4: 3968a 224937i bk5: 3968a 223793i bk6: 3968a 223727i bk7: 3968a 225076i bk8: 3968a 224211i bk9: 3968a 223493i bk10: 3968a 223090i bk11: 3968a 224649i bk12: 3904a 224228i bk13: 3904a 225585i bk14: 3904a 222959i bk15: 3904a 224674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753061
Row_Buffer_Locality_read = 0.797429
Row_Buffer_Locality_write = 0.205664
Bank_Level_Parallism = 5.341227
Bank_Level_Parallism_Col = 3.972913
Bank_Level_Parallism_Ready = 1.992480
write_to_read_ratio_blp_rw_average = 0.287834
GrpLevelPara = 2.397027 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 72314 
Wasted_Row = 16328 
Idle = 105245 

BW Util Bottlenecks: 
RCDc_limit = 73820 
RCDWRc_limit = 15231 
WTRc_limit = 24197 
RTWc_limit = 84535 
CCDLc_limit = 43018 
rwq = 0 
CCDLc_limit_alone = 34125 
WTRc_limit_alone = 21884 
RTWc_limit_alone = 77955 

Commands details: 
total_CMD = 277535 
n_nop = 177631 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16863 
n_pre = 16847 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33710 
issued_total_col = 83648 
Row_Bus_Util =  0.121462 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.359969 
Issued_on_Two_Bus_Simul_Util = 0.062889 
issued_two_Eff = 0.174708 
queue_avg = 11.846214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8462
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177663 n_act=16835 n_pre=16819 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=183890 dram_eff=0.4549
bk0: 3968a 224537i bk1: 3968a 224891i bk2: 3936a 224823i bk3: 3936a 225167i bk4: 3968a 225442i bk5: 3968a 224465i bk6: 3968a 224415i bk7: 3968a 224881i bk8: 3968a 224219i bk9: 3968a 225312i bk10: 3968a 224663i bk11: 3968a 224093i bk12: 3904a 224332i bk13: 3904a 224460i bk14: 3904a 224658i bk15: 3904a 225984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753471
Row_Buffer_Locality_read = 0.797477
Row_Buffer_Locality_write = 0.210547
Bank_Level_Parallism = 5.290380
Bank_Level_Parallism_Col = 3.922191
Bank_Level_Parallism_Ready = 1.966120
write_to_read_ratio_blp_rw_average = 0.282080
GrpLevelPara = 2.389427 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 72012 
Wasted_Row = 16824 
Idle = 105051 

BW Util Bottlenecks: 
RCDc_limit = 73729 
RCDWRc_limit = 15018 
WTRc_limit = 23280 
RTWc_limit = 81472 
CCDLc_limit = 42124 
rwq = 0 
CCDLc_limit_alone = 33679 
WTRc_limit_alone = 21011 
RTWc_limit_alone = 75296 

Commands details: 
total_CMD = 277535 
n_nop = 177663 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16835 
n_pre = 16819 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33654 
issued_total_col = 83648 
Row_Bus_Util =  0.121260 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.359854 
Issued_on_Two_Bus_Simul_Util = 0.062803 
issued_two_Eff = 0.174523 
queue_avg = 11.877057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8771
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177603 n_act=16793 n_pre=16777 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184447 dram_eff=0.4535
bk0: 3968a 225137i bk1: 3968a 225287i bk2: 3936a 224954i bk3: 3936a 224697i bk4: 3968a 224474i bk5: 3968a 225202i bk6: 3968a 224311i bk7: 3968a 225801i bk8: 3968a 225048i bk9: 3968a 224021i bk10: 3968a 224362i bk11: 3968a 224742i bk12: 3904a 224366i bk13: 3904a 226901i bk14: 3904a 222904i bk15: 3904a 224788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754086
Row_Buffer_Locality_read = 0.797793
Row_Buffer_Locality_write = 0.214844
Bank_Level_Parallism = 5.264193
Bank_Level_Parallism_Col = 3.901186
Bank_Level_Parallism_Ready = 1.974094
write_to_read_ratio_blp_rw_average = 0.290124
GrpLevelPara = 2.380209 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 72968 
Wasted_Row = 16602 
Idle = 104317 

BW Util Bottlenecks: 
RCDc_limit = 73496 
RCDWRc_limit = 15422 
WTRc_limit = 23184 
RTWc_limit = 82614 
CCDLc_limit = 42964 
rwq = 0 
CCDLc_limit_alone = 34537 
WTRc_limit_alone = 21031 
RTWc_limit_alone = 76340 

Commands details: 
total_CMD = 277535 
n_nop = 177603 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16793 
n_pre = 16777 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33570 
issued_total_col = 83648 
Row_Bus_Util =  0.120958 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.360070 
Issued_on_Two_Bus_Simul_Util = 0.062284 
issued_two_Eff = 0.172978 
queue_avg = 11.780773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7808
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177699 n_act=16770 n_pre=16754 n_ref_event=0 n_req=68292 n_rd=63172 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=183980 dram_eff=0.4547
bk0: 3968a 224541i bk1: 3972a 225898i bk2: 3936a 224255i bk3: 3936a 225831i bk4: 3968a 224324i bk5: 3968a 224646i bk6: 3968a 224849i bk7: 3968a 224556i bk8: 3968a 223903i bk9: 3968a 224536i bk10: 3968a 223200i bk11: 3968a 225250i bk12: 3904a 223808i bk13: 3904a 225959i bk14: 3904a 226056i bk15: 3904a 225891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754437
Row_Buffer_Locality_read = 0.798534
Row_Buffer_Locality_write = 0.210352
Bank_Level_Parallism = 5.296293
Bank_Level_Parallism_Col = 3.935197
Bank_Level_Parallism_Ready = 1.972469
write_to_read_ratio_blp_rw_average = 0.288683
GrpLevelPara = 2.393166 

BW Util details:
bwutil = 0.301411 
total_CMD = 277535 
util_bw = 83652 
Wasted_Col = 71682 
Wasted_Row = 16739 
Idle = 105462 

BW Util Bottlenecks: 
RCDc_limit = 72486 
RCDWRc_limit = 15429 
WTRc_limit = 23617 
RTWc_limit = 81347 
CCDLc_limit = 42421 
rwq = 0 
CCDLc_limit_alone = 33776 
WTRc_limit_alone = 21534 
RTWc_limit_alone = 74785 

Commands details: 
total_CMD = 277535 
n_nop = 177699 
Read = 63172 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16770 
n_pre = 16754 
n_ref = 0 
n_req = 68292 
total_req = 83652 

Dual Bus Interface Util: 
issued_total_row = 33524 
issued_total_col = 83652 
Row_Bus_Util =  0.120792 
CoL_Bus_Util = 0.301411 
Either_Row_CoL_Bus_Util = 0.359724 
Issued_on_Two_Bus_Simul_Util = 0.062479 
issued_two_Eff = 0.173685 
queue_avg = 11.843635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8436
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177561 n_act=16862 n_pre=16846 n_ref_event=0 n_req=68288 n_rd=63168 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184713 dram_eff=0.4529
bk0: 3968a 222661i bk1: 3968a 224780i bk2: 3936a 225340i bk3: 3936a 225044i bk4: 3968a 223542i bk5: 3968a 225308i bk6: 3968a 224390i bk7: 3968a 224807i bk8: 3968a 225170i bk9: 3968a 225185i bk10: 3968a 223844i bk11: 3968a 224746i bk12: 3904a 225015i bk13: 3904a 225256i bk14: 3904a 225264i bk15: 3904a 225458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753075
Row_Buffer_Locality_read = 0.797841
Row_Buffer_Locality_write = 0.200781
Bank_Level_Parallism = 5.275207
Bank_Level_Parallism_Col = 3.908947
Bank_Level_Parallism_Ready = 1.952802
write_to_read_ratio_blp_rw_average = 0.289941
GrpLevelPara = 2.384055 

BW Util details:
bwutil = 0.301396 
total_CMD = 277535 
util_bw = 83648 
Wasted_Col = 72883 
Wasted_Row = 16550 
Idle = 104454 

BW Util Bottlenecks: 
RCDc_limit = 73443 
RCDWRc_limit = 15614 
WTRc_limit = 24234 
RTWc_limit = 82774 
CCDLc_limit = 43425 
rwq = 0 
CCDLc_limit_alone = 34706 
WTRc_limit_alone = 21861 
RTWc_limit_alone = 76428 

Commands details: 
total_CMD = 277535 
n_nop = 177561 
Read = 63168 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16862 
n_pre = 16846 
n_ref = 0 
n_req = 68288 
total_req = 83648 

Dual Bus Interface Util: 
issued_total_row = 33708 
issued_total_col = 83648 
Row_Bus_Util =  0.121455 
CoL_Bus_Util = 0.301396 
Either_Row_CoL_Bus_Util = 0.360221 
Issued_on_Two_Bus_Simul_Util = 0.062630 
issued_two_Eff = 0.173865 
queue_avg = 11.457229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4572
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277535 n_nop=177558 n_act=16834 n_pre=16818 n_ref_event=0 n_req=68292 n_rd=63172 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3014
n_activity=184596 dram_eff=0.4532
bk0: 3968a 225039i bk1: 3972a 224182i bk2: 3936a 224503i bk3: 3936a 226435i bk4: 3968a 224963i bk5: 3968a 225088i bk6: 3968a 224971i bk7: 3968a 224405i bk8: 3968a 225360i bk9: 3968a 225183i bk10: 3968a 224642i bk11: 3968a 225264i bk12: 3904a 225290i bk13: 3904a 225917i bk14: 3904a 224674i bk15: 3904a 224614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753500
Row_Buffer_Locality_read = 0.798518
Row_Buffer_Locality_write = 0.198047
Bank_Level_Parallism = 5.245656
Bank_Level_Parallism_Col = 3.877288
Bank_Level_Parallism_Ready = 1.933259
write_to_read_ratio_blp_rw_average = 0.294630
GrpLevelPara = 2.372678 

BW Util details:
bwutil = 0.301411 
total_CMD = 277535 
util_bw = 83652 
Wasted_Col = 73270 
Wasted_Row = 16235 
Idle = 104378 

BW Util Bottlenecks: 
RCDc_limit = 73442 
RCDWRc_limit = 15634 
WTRc_limit = 23475 
RTWc_limit = 84377 
CCDLc_limit = 43439 
rwq = 0 
CCDLc_limit_alone = 34731 
WTRc_limit_alone = 21201 
RTWc_limit_alone = 77943 

Commands details: 
total_CMD = 277535 
n_nop = 177558 
Read = 63172 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 16834 
n_pre = 16818 
n_ref = 0 
n_req = 68292 
total_req = 83652 

Dual Bus Interface Util: 
issued_total_row = 33652 
issued_total_col = 83652 
Row_Bus_Util =  0.121253 
CoL_Bus_Util = 0.301411 
Either_Row_CoL_Bus_Util = 0.360232 
Issued_on_Two_Bus_Simul_Util = 0.062432 
issued_two_Eff = 0.173310 
queue_avg = 11.352413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3524

========= L2 cache stats =========
L2_cache_bank[0]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1810, Reservation_fails = 6172
L2_cache_bank[1]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1819, Reservation_fails = 8902
L2_cache_bank[2]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1760, Reservation_fails = 5368
L2_cache_bank[3]: Access = 86016, Miss = 43876, Miss_rate = 0.510, Pending_hits = 1819, Reservation_fails = 7737
L2_cache_bank[4]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1890, Reservation_fails = 7611
L2_cache_bank[5]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1780, Reservation_fails = 6124
L2_cache_bank[6]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1711, Reservation_fails = 8197
L2_cache_bank[7]: Access = 86016, Miss = 43876, Miss_rate = 0.510, Pending_hits = 1922, Reservation_fails = 7698
L2_cache_bank[8]: Access = 86016, Miss = 43876, Miss_rate = 0.510, Pending_hits = 1847, Reservation_fails = 6844
L2_cache_bank[9]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1854, Reservation_fails = 7030
L2_cache_bank[10]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1812, Reservation_fails = 8630
L2_cache_bank[11]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1789, Reservation_fails = 6626
L2_cache_bank[12]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1857, Reservation_fails = 6039
L2_cache_bank[13]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1869, Reservation_fails = 9493
L2_cache_bank[14]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1834, Reservation_fails = 5843
L2_cache_bank[15]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1902, Reservation_fails = 7747
L2_cache_bank[16]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1813, Reservation_fails = 7859
L2_cache_bank[17]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1783, Reservation_fails = 6743
L2_cache_bank[18]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1863, Reservation_fails = 7712
L2_cache_bank[19]: Access = 86016, Miss = 43876, Miss_rate = 0.510, Pending_hits = 1723, Reservation_fails = 7460
L2_cache_bank[20]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1766, Reservation_fails = 5267
L2_cache_bank[21]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1871, Reservation_fails = 7338
L2_cache_bank[22]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1827, Reservation_fails = 6402
L2_cache_bank[23]: Access = 86016, Miss = 43876, Miss_rate = 0.510, Pending_hits = 1722, Reservation_fails = 5237
L2_cache_bank[24]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1889, Reservation_fails = 7576
L2_cache_bank[25]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1752, Reservation_fails = 5717
L2_cache_bank[26]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1845, Reservation_fails = 8267
L2_cache_bank[27]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1821, Reservation_fails = 7513
L2_cache_bank[28]: Access = 86016, Miss = 43880, Miss_rate = 0.510, Pending_hits = 1814, Reservation_fails = 6643
L2_cache_bank[29]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1804, Reservation_fails = 9013
L2_cache_bank[30]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1740, Reservation_fails = 6114
L2_cache_bank[31]: Access = 86016, Miss = 43876, Miss_rate = 0.510, Pending_hits = 1713, Reservation_fails = 7185
L2_cache_bank[32]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1761, Reservation_fails = 5873
L2_cache_bank[33]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1918, Reservation_fails = 6631
L2_cache_bank[34]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1762, Reservation_fails = 5594
L2_cache_bank[35]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1897, Reservation_fails = 7993
L2_cache_bank[36]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1885, Reservation_fails = 8997
L2_cache_bank[37]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1797, Reservation_fails = 6188
L2_cache_bank[38]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1878, Reservation_fails = 8496
L2_cache_bank[39]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1914, Reservation_fails = 7291
L2_cache_bank[40]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1906, Reservation_fails = 5681
L2_cache_bank[41]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1786, Reservation_fails = 7429
L2_cache_bank[42]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1636, Reservation_fails = 4744
L2_cache_bank[43]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1886, Reservation_fails = 7006
L2_cache_bank[44]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1737, Reservation_fails = 6683
L2_cache_bank[45]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1881, Reservation_fails = 6782
L2_cache_bank[46]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1802, Reservation_fails = 6597
L2_cache_bank[47]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1776, Reservation_fails = 5400
L2_cache_bank[48]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1891, Reservation_fails = 7350
L2_cache_bank[49]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1858, Reservation_fails = 7787
L2_cache_bank[50]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1820, Reservation_fails = 7079
L2_cache_bank[51]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1924, Reservation_fails = 6856
L2_cache_bank[52]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1871, Reservation_fails = 9783
L2_cache_bank[53]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1761, Reservation_fails = 6226
L2_cache_bank[54]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1864, Reservation_fails = 8444
L2_cache_bank[55]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1768, Reservation_fails = 6672
L2_cache_bank[56]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1678, Reservation_fails = 5257
L2_cache_bank[57]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1916, Reservation_fails = 8425
L2_cache_bank[58]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1831, Reservation_fails = 7722
L2_cache_bank[59]: Access = 86016, Miss = 43876, Miss_rate = 0.510, Pending_hits = 1905, Reservation_fails = 7805
L2_cache_bank[60]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1874, Reservation_fails = 5282
L2_cache_bank[61]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1891, Reservation_fails = 7312
L2_cache_bank[62]: Access = 86016, Miss = 43872, Miss_rate = 0.510, Pending_hits = 1859, Reservation_fails = 6575
L2_cache_bank[63]: Access = 86016, Miss = 43876, Miss_rate = 0.510, Pending_hits = 1888, Reservation_fails = 7439
L2_total_cache_accesses = 5505024
L2_total_cache_misses = 2807848
L2_total_cache_miss_rate = 0.5101
L2_total_cache_pending_hits = 116842
L2_total_cache_reservation_fails = 451506
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2580334
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 116842
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 505354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 451506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1516062
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 589824
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4718592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 786432
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 451506
L2_cache_data_port_util = 0.110
L2_cache_fill_port_util = 0.085
average_pipeline_duty_cycle=20760.179688
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13150848
	Total NON REG=1808640
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13183712
	Total NON REG=1808640
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13157248
	Total NON REG=1808640
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13168480
	Total NON REG=1808640
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13175392
	Total NON REG=1808640
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=139872
	Total FP Deocded Instructions=24576
	Total INT Deocded Instructions=108032
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=78086144
	Total FP Acesses=394240
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25165824
	Total SP Acesses=5951488
	Total MEM Acesses=555008
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=17344
	Total REG Reads=14489600
	Total REG Writes=10539552
	Total NON REG=1446912
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13183520
	Total NON REG=1808640
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13172128
	Total NON REG=1808640
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13170688
	Total NON REG=1808640
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13166784
	Total NON REG=1808640
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13147168
	Total NON REG=1808640
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13155936
	Total NON REG=1808640
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13184160
	Total NON REG=1808640
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13174368
	Total NON REG=1808640
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13175328
	Total NON REG=1808640
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=139872
	Total FP Deocded Instructions=24576
	Total INT Deocded Instructions=108032
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=78086144
	Total FP Acesses=394240
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25165824
	Total SP Acesses=5951488
	Total MEM Acesses=555008
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=17344
	Total REG Reads=14489600
	Total REG Writes=10543232
	Total NON REG=1446912
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13185440
	Total NON REG=1808640
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13172064
	Total NON REG=1808640
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13169280
	Total NON REG=1808640
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13192992
	Total NON REG=1808640
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13172992
	Total NON REG=1808640
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=139872
	Total FP Deocded Instructions=24576
	Total INT Deocded Instructions=108032
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=78086144
	Total FP Acesses=394240
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25165824
	Total SP Acesses=5951488
	Total MEM Acesses=555008
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=17344
	Total REG Reads=14489600
	Total REG Writes=10542624
	Total NON REG=1446912
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=139872
	Total FP Deocded Instructions=24576
	Total INT Deocded Instructions=108032
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=78086144
	Total FP Acesses=394240
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25165824
	Total SP Acesses=5951488
	Total MEM Acesses=555008
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=17344
	Total REG Reads=14489600
	Total REG Writes=10533408
	Total NON REG=1446912
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13179808
	Total NON REG=1808640
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13180416
	Total NON REG=1808640
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13171616
	Total NON REG=1808640
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=139872
	Total FP Deocded Instructions=24576
	Total INT Deocded Instructions=108032
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=78086144
	Total FP Acesses=394240
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25165824
	Total SP Acesses=5951488
	Total MEM Acesses=555008
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=17344
	Total REG Reads=14489600
	Total REG Writes=10535040
	Total NON REG=1446912
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13170656
	Total NON REG=1808640
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13182720
	Total NON REG=1808640
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13180640
	Total NON REG=1808640
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13163680
	Total NON REG=1808640
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=139872
	Total FP Deocded Instructions=24576
	Total INT Deocded Instructions=108032
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=78086144
	Total FP Acesses=394240
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25165824
	Total SP Acesses=5951488
	Total MEM Acesses=555008
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=17344
	Total REG Reads=14489600
	Total REG Writes=10545216
	Total NON REG=1446912
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13172800
	Total NON REG=1808640
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13167552
	Total NON REG=1808640
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13163552
	Total NON REG=1808640
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13180544
	Total NON REG=1808640
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13165280
	Total NON REG=1808640
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13181504
	Total NON REG=1808640
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13172928
	Total NON REG=1808640
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=139872
	Total FP Deocded Instructions=24576
	Total INT Deocded Instructions=108032
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=78086144
	Total FP Acesses=394240
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25165824
	Total SP Acesses=5951488
	Total MEM Acesses=555008
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=17344
	Total REG Reads=14489600
	Total REG Writes=10552640
	Total NON REG=1446912
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13156096
	Total NON REG=1808640
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13158784
	Total NON REG=1808640
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13158048
	Total NON REG=1808640
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13153088
	Total NON REG=1808640
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=139872
	Total FP Deocded Instructions=24576
	Total INT Deocded Instructions=108032
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=78086144
	Total FP Acesses=394240
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25165824
	Total SP Acesses=5951488
	Total MEM Acesses=555008
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=17344
	Total REG Reads=14489600
	Total REG Writes=10539840
	Total NON REG=1446912
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13178336
	Total NON REG=1808640
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13187296
	Total NON REG=1808640
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13158464
	Total NON REG=1808640
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=139872
	Total FP Deocded Instructions=24576
	Total INT Deocded Instructions=108032
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=78086144
	Total FP Acesses=394240
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25165824
	Total SP Acesses=5951488
	Total MEM Acesses=555008
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=17344
	Total REG Reads=14489600
	Total REG Writes=10540992
	Total NON REG=1446912
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13182368
	Total NON REG=1808640
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13180800
	Total NON REG=1808640
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=139872
	Total FP Deocded Instructions=24576
	Total INT Deocded Instructions=108032
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=78086144
	Total FP Acesses=394240
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25165824
	Total SP Acesses=5951488
	Total MEM Acesses=555008
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=17344
	Total REG Reads=14489600
	Total REG Writes=10546272
	Total NON REG=1446912
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13176832
	Total NON REG=1808640
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=139872
	Total FP Deocded Instructions=24576
	Total INT Deocded Instructions=108032
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=78086144
	Total FP Acesses=394240
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25165824
	Total SP Acesses=5951488
	Total MEM Acesses=555008
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=17344
	Total REG Reads=14489600
	Total REG Writes=10539776
	Total NON REG=1446912
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13169088
	Total NON REG=1808640
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=139872
	Total FP Deocded Instructions=24576
	Total INT Deocded Instructions=108032
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=78086144
	Total FP Acesses=394240
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25165824
	Total SP Acesses=5951488
	Total MEM Acesses=555008
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=17344
	Total REG Reads=14489600
	Total REG Writes=10538528
	Total NON REG=1446912
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=139872
	Total FP Deocded Instructions=24576
	Total INT Deocded Instructions=108032
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=78086144
	Total FP Acesses=394240
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25165824
	Total SP Acesses=5951488
	Total MEM Acesses=555008
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=17344
	Total REG Reads=14489600
	Total REG Writes=10545024
	Total NON REG=1446912
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13177504
	Total NON REG=1808640
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13181152
	Total NON REG=1808640
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13159008
	Total NON REG=1808640
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13181152
	Total NON REG=1808640
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13156736
	Total NON REG=1808640
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13184224
	Total NON REG=1808640
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13158400
	Total NON REG=1808640
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=139872
	Total FP Deocded Instructions=24576
	Total INT Deocded Instructions=108032
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=78086144
	Total FP Acesses=394240
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25165824
	Total SP Acesses=5951488
	Total MEM Acesses=555008
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=17344
	Total REG Reads=14489600
	Total REG Writes=10553600
	Total NON REG=1446912
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13185248
	Total NON REG=1808640
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13167104
	Total NON REG=1808640
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13191808
	Total NON REG=1808640
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13162496
	Total NON REG=1808640
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=139872
	Total FP Deocded Instructions=24576
	Total INT Deocded Instructions=108032
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=78086144
	Total FP Acesses=394240
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25165824
	Total SP Acesses=5951488
	Total MEM Acesses=555008
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=17344
	Total REG Reads=14489600
	Total REG Writes=10541568
	Total NON REG=1446912
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=139872
	Total FP Deocded Instructions=24576
	Total INT Deocded Instructions=108032
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=78086144
	Total FP Acesses=394240
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25165824
	Total SP Acesses=5951488
	Total MEM Acesses=555008
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=17344
	Total REG Reads=14489600
	Total REG Writes=10544576
	Total NON REG=1446912
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13160544
	Total NON REG=1808640
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13155104
	Total NON REG=1808640
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13166464
	Total NON REG=1808640
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13185312
	Total NON REG=1808640
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13164160
	Total NON REG=1808640
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13165216
	Total NON REG=1808640
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13168288
	Total NON REG=1808640
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13157504
	Total NON REG=1808640
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=174840
	Total FP Deocded Instructions=30720
	Total INT Deocded Instructions=135040
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=97607680
	Total FP Acesses=492800
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=532480
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=31457280
	Total SP Acesses=7439360
	Total MEM Acesses=693760
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=21680
	Total REG Reads=18112000
	Total REG Writes=13180896
	Total NON REG=1808640


==========Power Metrics -- Memory==========
Total memory controller accesses: 2021416
Total memory controller reads: 2021416
Total memory controller writes: 0
!!!Total Shared memory access: 1300992
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 4718592
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 42971
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 786432
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 103391
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 4718592
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 786432
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 2580334
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 116842
	Cache_stats[GLOBAL_ACC_R][MISS] = 505354
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 451506
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 1516062
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 196608
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 589824
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 4718592
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 786432

icnt_total_pkts_mem_to_simt=5505024
icnt_total_pkts_simt_to_mem=5505024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5505024
Req_Network_cycles = 369611
Req_Network_injected_packets_per_cycle =      14.8941 
Req_Network_conflicts_per_cycle =       8.7226
Req_Network_conflicts_per_cycle_util =      10.4176
Req_Bank_Level_Parallism =      17.7884
Req_Network_in_buffer_full_per_cycle =       0.4505
Req_Network_in_buffer_avg_util =      48.4247
Req_Network_out_buffer_full_per_cycle =       0.0047
Req_Network_out_buffer_avg_util =       2.9829

Reply_Network_injected_packets_num = 5505024
Reply_Network_cycles = 369611
Reply_Network_injected_packets_per_cycle =       14.8941
Reply_Network_conflicts_per_cycle =       27.4949
Reply_Network_conflicts_per_cycle_util =      32.5114
Reply_Bank_Level_Parallism =      17.6115
Reply_Network_in_buffer_full_per_cycle =       0.0005
Reply_Network_in_buffer_avg_util =      39.3042
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1862
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 3 sec (2943 sec)
gpgpu_simulation_rate = 140524 (inst/sec)
gpgpu_simulation_rate = 125 (cycle/sec)
gpgpu_silicon_slowdown = 9056000x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
