
temperature sensor system code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a7fc  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b4  0800a9e0  0800a9e0  0000b9e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af94  0800af94  0000c1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800af94  0800af94  0000bf94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af9c  0800af9c  0000c1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af9c  0800af9c  0000bf9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800afa0  0800afa0  0000bfa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800afa4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e4  200001e8  0800b18c  0000c1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005cc  0800b18c  0000c5cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013e10  00000000  00000000  0000c218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002759  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001108  00000000  00000000  00022788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d02  00000000  00000000  00023890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028cb0  00000000  00000000  00024592  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013131  00000000  00000000  0004d242  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00108797  00000000  00000000  00060373  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00168b0a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e40  00000000  00000000  00168b50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  0016e990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e8 	.word	0x200001e8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a9c4 	.word	0x0800a9c4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001ec 	.word	0x200001ec
 800021c:	0800a9c4 	.word	0x0800a9c4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <select_mux_channel>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* Seleo do canal do mux ---------------------------------------------------------*/
void select_mux_channel(uint8_t channel) {
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,  channel & 0x01);        // S0
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	f003 0301 	and.w	r3, r3, #1
 8001080:	b2db      	uxtb	r3, r3
 8001082:	461a      	mov	r2, r3
 8001084:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001088:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800108c:	f003 fa52 	bl	8004534 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,  (channel >> 1) & 0x01); // S1
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	085b      	lsrs	r3, r3, #1
 8001094:	b2db      	uxtb	r3, r3
 8001096:	f003 0301 	and.w	r3, r3, #1
 800109a:	b2db      	uxtb	r3, r3
 800109c:	461a      	mov	r2, r3
 800109e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010a6:	f003 fa45 	bl	8004534 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, (channel >> 2) & 0x01); // S2
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	089b      	lsrs	r3, r3, #2
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	f003 0301 	and.w	r3, r3, #1
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	461a      	mov	r2, r3
 80010b8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010c0:	f003 fa38 	bl	8004534 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, (channel >> 3) & 0x01); // S3
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	08db      	lsrs	r3, r3, #3
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	f003 0301 	and.w	r3, r3, #1
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	461a      	mov	r2, r3
 80010d2:	2140      	movs	r1, #64	@ 0x40
 80010d4:	4803      	ldr	r0, [pc, #12]	@ (80010e4 <select_mux_channel+0x74>)
 80010d6:	f003 fa2d 	bl	8004534 <HAL_GPIO_WritePin>
}
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	48000400 	.word	0x48000400

080010e8 <read_adc>:

/* Leitura e converso do ADC ---------------------------------------------------------*/
uint16_t read_adc(void) {
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 80010ec:	4807      	ldr	r0, [pc, #28]	@ (800110c <read_adc+0x24>)
 80010ee:	f001 fc85 	bl	80029fc <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80010f2:	f04f 31ff 	mov.w	r1, #4294967295
 80010f6:	4805      	ldr	r0, [pc, #20]	@ (800110c <read_adc+0x24>)
 80010f8:	f001 fd64 	bl	8002bc4 <HAL_ADC_PollForConversion>
    return HAL_ADC_GetValue(&hadc1);
 80010fc:	4803      	ldr	r0, [pc, #12]	@ (800110c <read_adc+0x24>)
 80010fe:	f001 fe67 	bl	8002dd0 <HAL_ADC_GetValue>
 8001102:	4603      	mov	r3, r0
 8001104:	b29b      	uxth	r3, r3
}
 8001106:	4618      	mov	r0, r3
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	20000214 	.word	0x20000214

08001110 <voltage_to_temperature>:
/* Converso simples de tenso para temperatura ---------------------------------------------------------*/
float voltage_to_temperature(float vout)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b0ca      	sub	sp, #296	@ 0x128
 8001114:	af00      	add	r7, sp, #0
 8001116:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800111a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800111e:	ed83 0a00 	vstr	s0, [r3]
    const float voltage_table[] = {
 8001122:	4a64      	ldr	r2, [pc, #400]	@ (80012b4 <voltage_to_temperature+0x1a4>)
 8001124:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8001128:	4611      	mov	r1, r2
 800112a:	2284      	movs	r2, #132	@ 0x84
 800112c:	4618      	mov	r0, r3
 800112e:	f006 f980 	bl	8007432 <memcpy>
        2.05, 1.99, 1.92, 1.86, 1.80, 1.74, 1.68, 1.63, 1.59, 1.55,
        1.51, 1.48, 1.45, 1.43, 1.40, 1.38, 1.37, 1.35, 1.34, 1.33,
        1.32, 1.31, 1.30
    };

    const float temp_table[] = {
 8001132:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001136:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800113a:	4a5f      	ldr	r2, [pc, #380]	@ (80012b8 <voltage_to_temperature+0x1a8>)
 800113c:	4618      	mov	r0, r3
 800113e:	4611      	mov	r1, r2
 8001140:	2384      	movs	r3, #132	@ 0x84
 8001142:	461a      	mov	r2, r3
 8001144:	f006 f975 	bl	8007432 <memcpy>
         10,  15,  20,  25,  30,  35,  40,  45,  50,  55,
         60,  65,  70,  75,  80,  85,  90,  95, 100, 105,
        110, 115, 120
    };

    const int table_size = sizeof(voltage_table) / sizeof(voltage_table[0]);
 8001148:	2321      	movs	r3, #33	@ 0x21
 800114a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120

    // Fora da faixa
    if (vout > voltage_table[0] || vout < voltage_table[table_size - 1])
 800114e:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8001152:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001156:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800115a:	ed93 7a00 	vldr	s14, [r3]
 800115e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001162:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001166:	dc14      	bgt.n	8001192 <voltage_to_temperature+0x82>
 8001168:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800116c:	3b01      	subs	r3, #1
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001174:	443b      	add	r3, r7
 8001176:	3b9c      	subs	r3, #156	@ 0x9c
 8001178:	edd3 7a00 	vldr	s15, [r3]
 800117c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001180:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001184:	ed93 7a00 	vldr	s14, [r3]
 8001188:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800118c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001190:	d502      	bpl.n	8001198 <voltage_to_temperature+0x88>
        printf("FORA DO INTERVALO!!!\n");
 8001192:	484a      	ldr	r0, [pc, #296]	@ (80012bc <voltage_to_temperature+0x1ac>)
 8001194:	f005 ffcc 	bl	8007130 <puts>

    // Procura o intervalo correto
    for (int i = 0; i < table_size - 1; i++)
 8001198:	2300      	movs	r3, #0
 800119a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800119e:	e078      	b.n	8001292 <voltage_to_temperature+0x182>
    {
        if (vout <= voltage_table[i] && vout >= voltage_table[i + 1])
 80011a0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80011aa:	443b      	add	r3, r7
 80011ac:	3b9c      	subs	r3, #156	@ 0x9c
 80011ae:	edd3 7a00 	vldr	s15, [r3]
 80011b2:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80011b6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80011ba:	ed93 7a00 	vldr	s14, [r3]
 80011be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011c6:	d85f      	bhi.n	8001288 <voltage_to_temperature+0x178>
 80011c8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80011cc:	3301      	adds	r3, #1
 80011ce:	009b      	lsls	r3, r3, #2
 80011d0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80011d4:	443b      	add	r3, r7
 80011d6:	3b9c      	subs	r3, #156	@ 0x9c
 80011d8:	edd3 7a00 	vldr	s15, [r3]
 80011dc:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80011e0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80011e4:	ed93 7a00 	vldr	s14, [r3]
 80011e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f0:	db4a      	blt.n	8001288 <voltage_to_temperature+0x178>
        {
            // Interpolao linear
            float v1 = voltage_table[i];
 80011f2:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80011fc:	443b      	add	r3, r7
 80011fe:	3b9c      	subs	r3, #156	@ 0x9c
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
            float v2 = voltage_table[i + 1];
 8001206:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800120a:	3301      	adds	r3, #1
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001212:	443b      	add	r3, r7
 8001214:	3b9c      	subs	r3, #156	@ 0x9c
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
            float t1 = temp_table[i];
 800121c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001220:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 8001224:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	4413      	add	r3, r2
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
            float t2 = temp_table[i + 1];
 8001232:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001236:	3301      	adds	r3, #1
 8001238:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 800123c:	f5a2 7290 	sub.w	r2, r2, #288	@ 0x120
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	4413      	add	r3, r2
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

            return t1 + ((vout - v1) / (v2 - v1)) * (t2 - t1);
 800124a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800124e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001252:	ed93 7a00 	vldr	s14, [r3]
 8001256:	edd7 7a47 	vldr	s15, [r7, #284]	@ 0x11c
 800125a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800125e:	ed97 7a46 	vldr	s14, [r7, #280]	@ 0x118
 8001262:	edd7 7a47 	vldr	s15, [r7, #284]	@ 0x11c
 8001266:	ee77 7a67 	vsub.f32	s15, s14, s15
 800126a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800126e:	edd7 6a44 	vldr	s13, [r7, #272]	@ 0x110
 8001272:	edd7 7a45 	vldr	s15, [r7, #276]	@ 0x114
 8001276:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800127a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800127e:	edd7 7a45 	vldr	s15, [r7, #276]	@ 0x114
 8001282:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001286:	e00e      	b.n	80012a6 <voltage_to_temperature+0x196>
    for (int i = 0; i < table_size - 1; i++)
 8001288:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800128c:	3301      	adds	r3, #1
 800128e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001292:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001296:	3b01      	subs	r3, #1
 8001298:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800129c:	429a      	cmp	r2, r3
 800129e:	f6ff af7f 	blt.w	80011a0 <voltage_to_temperature+0x90>
        }
    }

    // Se no encontrou (por segurana)
    return -999.0f;
 80012a2:	eddf 7a07 	vldr	s15, [pc, #28]	@ 80012c0 <voltage_to_temperature+0x1b0>
}
 80012a6:	eeb0 0a67 	vmov.f32	s0, s15
 80012aa:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	0800a9f8 	.word	0x0800a9f8
 80012b8:	0800aa7c 	.word	0x0800aa7c
 80012bc:	0800a9e0 	.word	0x0800a9e0
 80012c0:	c479c000 	.word	0xc479c000

080012c4 <send_address_claim>:

/* Envia o marcador para o BMS reconhecer ---------------------------------------------------------*/
void send_address_claim() {
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b08c      	sub	sp, #48	@ 0x30
 80012c8:	af00      	add	r7, sp, #0
    FDCAN_TxHeaderTypeDef txHeader;
    uint8_t data[8] = {0xF3, 0x00, 0x80, 0x00, 0x40, 0x1E, 0x90, 0x00};
 80012ca:	4a12      	ldr	r2, [pc, #72]	@ (8001314 <send_address_claim+0x50>)
 80012cc:	1d3b      	adds	r3, r7, #4
 80012ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012d2:	e883 0003 	stmia.w	r3, {r0, r1}

    txHeader.Identifier = 0x18EEFF80;
 80012d6:	4b10      	ldr	r3, [pc, #64]	@ (8001318 <send_address_claim+0x54>)
 80012d8:	60fb      	str	r3, [r7, #12]
    txHeader.IdType = FDCAN_EXTENDED_ID;
 80012da:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80012de:	613b      	str	r3, [r7, #16]
    txHeader.TxFrameType = FDCAN_DATA_FRAME;
 80012e0:	2300      	movs	r3, #0
 80012e2:	617b      	str	r3, [r7, #20]
    txHeader.DataLength = FDCAN_DLC_BYTES_8;
 80012e4:	2308      	movs	r3, #8
 80012e6:	61bb      	str	r3, [r7, #24]
    txHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80012e8:	2300      	movs	r3, #0
 80012ea:	61fb      	str	r3, [r7, #28]
    txHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80012ec:	2300      	movs	r3, #0
 80012ee:	623b      	str	r3, [r7, #32]
    txHeader.FDFormat = FDCAN_CLASSIC_CAN;
 80012f0:	2300      	movs	r3, #0
 80012f2:	627b      	str	r3, [r7, #36]	@ 0x24
    txHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80012f4:	2300      	movs	r3, #0
 80012f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    txHeader.MessageMarker = 0;
 80012f8:	2300      	movs	r3, #0
 80012fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

    HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, data);
 80012fc:	1d3a      	adds	r2, r7, #4
 80012fe:	f107 030c 	add.w	r3, r7, #12
 8001302:	4619      	mov	r1, r3
 8001304:	4805      	ldr	r0, [pc, #20]	@ (800131c <send_address_claim+0x58>)
 8001306:	f002 fe67 	bl	8003fd8 <HAL_FDCAN_AddMessageToTxFifoQ>
}
 800130a:	bf00      	nop
 800130c:	3730      	adds	r7, #48	@ 0x30
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	0800ab00 	.word	0x0800ab00
 8001318:	18eeff80 	.word	0x18eeff80
 800131c:	20000280 	.word	0x20000280

08001320 <send_thermistor_summary>:
/* Envio de Dados via CAN ---------------------------------------------------------*/
void send_thermistor_summary(int8_t minT, int8_t maxT, int8_t avgT, uint8_t count, uint8_t id_max, uint8_t id_min) {
 8001320:	b590      	push	{r4, r7, lr}
 8001322:	b091      	sub	sp, #68	@ 0x44
 8001324:	af00      	add	r7, sp, #0
 8001326:	4604      	mov	r4, r0
 8001328:	4608      	mov	r0, r1
 800132a:	4611      	mov	r1, r2
 800132c:	461a      	mov	r2, r3
 800132e:	4623      	mov	r3, r4
 8001330:	71fb      	strb	r3, [r7, #7]
 8001332:	4603      	mov	r3, r0
 8001334:	71bb      	strb	r3, [r7, #6]
 8001336:	460b      	mov	r3, r1
 8001338:	717b      	strb	r3, [r7, #5]
 800133a:	4613      	mov	r3, r2
 800133c:	713b      	strb	r3, [r7, #4]
    FDCAN_TxHeaderTypeDef txHeader;
    uint8_t data[8];

    data[0] = 0x00;
 800133e:	2300      	movs	r3, #0
 8001340:	733b      	strb	r3, [r7, #12]
    data[1] = minT;
 8001342:	79fb      	ldrb	r3, [r7, #7]
 8001344:	737b      	strb	r3, [r7, #13]
    data[2] = maxT;
 8001346:	79bb      	ldrb	r3, [r7, #6]
 8001348:	73bb      	strb	r3, [r7, #14]
    data[3] = avgT;
 800134a:	797b      	ldrb	r3, [r7, #5]
 800134c:	73fb      	strb	r3, [r7, #15]
    data[4] = count;
 800134e:	793b      	ldrb	r3, [r7, #4]
 8001350:	743b      	strb	r3, [r7, #16]
    data[5] = id_max;
 8001352:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8001356:	747b      	strb	r3, [r7, #17]
    data[6] = id_min;
 8001358:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800135c:	74bb      	strb	r3, [r7, #18]

    uint16_t checksum = 0x39 + 8;
 800135e:	2341      	movs	r3, #65	@ 0x41
 8001360:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    for (int i = 0; i < 7; i++) checksum += data[i];
 8001362:	2300      	movs	r3, #0
 8001364:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001366:	e00b      	b.n	8001380 <send_thermistor_summary+0x60>
 8001368:	f107 020c 	add.w	r2, r7, #12
 800136c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800136e:	4413      	add	r3, r2
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	461a      	mov	r2, r3
 8001374:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001376:	4413      	add	r3, r2
 8001378:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800137a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800137c:	3301      	adds	r3, #1
 800137e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001382:	2b06      	cmp	r3, #6
 8001384:	ddf0      	ble.n	8001368 <send_thermistor_summary+0x48>
    data[7] = (uint8_t)(checksum & 0xFF);
 8001386:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001388:	b2db      	uxtb	r3, r3
 800138a:	74fb      	strb	r3, [r7, #19]

    txHeader.Identifier = 0x1839F380;
 800138c:	4b0f      	ldr	r3, [pc, #60]	@ (80013cc <send_thermistor_summary+0xac>)
 800138e:	617b      	str	r3, [r7, #20]
    txHeader.IdType = FDCAN_EXTENDED_ID;
 8001390:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001394:	61bb      	str	r3, [r7, #24]
    txHeader.TxFrameType = FDCAN_DATA_FRAME;
 8001396:	2300      	movs	r3, #0
 8001398:	61fb      	str	r3, [r7, #28]
    txHeader.DataLength = FDCAN_DLC_BYTES_8;
 800139a:	2308      	movs	r3, #8
 800139c:	623b      	str	r3, [r7, #32]
    txHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800139e:	2300      	movs	r3, #0
 80013a0:	627b      	str	r3, [r7, #36]	@ 0x24
    txHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80013a2:	2300      	movs	r3, #0
 80013a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    txHeader.FDFormat = FDCAN_CLASSIC_CAN;
 80013a6:	2300      	movs	r3, #0
 80013a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    txHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80013aa:	2300      	movs	r3, #0
 80013ac:	633b      	str	r3, [r7, #48]	@ 0x30
    txHeader.MessageMarker = 0;
 80013ae:	2300      	movs	r3, #0
 80013b0:	637b      	str	r3, [r7, #52]	@ 0x34

    HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, data);
 80013b2:	f107 020c 	add.w	r2, r7, #12
 80013b6:	f107 0314 	add.w	r3, r7, #20
 80013ba:	4619      	mov	r1, r3
 80013bc:	4804      	ldr	r0, [pc, #16]	@ (80013d0 <send_thermistor_summary+0xb0>)
 80013be:	f002 fe0b 	bl	8003fd8 <HAL_FDCAN_AddMessageToTxFifoQ>
}
 80013c2:	bf00      	nop
 80013c4:	3744      	adds	r7, #68	@ 0x44
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd90      	pop	{r4, r7, pc}
 80013ca:	bf00      	nop
 80013cc:	1839f380 	.word	0x1839f380
 80013d0:	20000280 	.word	0x20000280

080013d4 <send_all_temps_to_esp>:

/* Envio das 80 temperaturas para o Datalogger ---------------------------------------------------------*/
void send_all_temps_to_esp(int8_t temps[80]) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b08e      	sub	sp, #56	@ 0x38
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
    FDCAN_TxHeaderTypeDef txHeader;
    uint8_t data[8];

    txHeader.IdType = FDCAN_STANDARD_ID;
 80013dc:	2300      	movs	r3, #0
 80013de:	617b      	str	r3, [r7, #20]
    txHeader.TxFrameType = FDCAN_DATA_FRAME;
 80013e0:	2300      	movs	r3, #0
 80013e2:	61bb      	str	r3, [r7, #24]
    txHeader.DataLength = FDCAN_DLC_BYTES_8;
 80013e4:	2308      	movs	r3, #8
 80013e6:	61fb      	str	r3, [r7, #28]
    txHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80013e8:	2300      	movs	r3, #0
 80013ea:	623b      	str	r3, [r7, #32]
    txHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80013ec:	2300      	movs	r3, #0
 80013ee:	627b      	str	r3, [r7, #36]	@ 0x24
    txHeader.FDFormat = FDCAN_CLASSIC_CAN;
 80013f0:	2300      	movs	r3, #0
 80013f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    txHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80013f4:	2300      	movs	r3, #0
 80013f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    for (uint8_t i = 0; i < 10; i++) {
 80013f8:	2300      	movs	r3, #0
 80013fa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80013fe:	e036      	b.n	800146e <send_all_temps_to_esp+0x9a>
        // Copia 8 temperaturas para o buffer CAN
        for (uint8_t j = 0; j < 8; j++) {
 8001400:	2300      	movs	r3, #0
 8001402:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8001406:	e016      	b.n	8001436 <send_all_temps_to_esp+0x62>
            data[j] = (uint8_t)temps[i * 8 + j];
 8001408:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800140c:	00da      	lsls	r2, r3, #3
 800140e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001412:	4413      	add	r3, r2
 8001414:	461a      	mov	r2, r3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4413      	add	r3, r2
 800141a:	f993 2000 	ldrsb.w	r2, [r3]
 800141e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001422:	b2d2      	uxtb	r2, r2
 8001424:	3338      	adds	r3, #56	@ 0x38
 8001426:	443b      	add	r3, r7
 8001428:	f803 2c30 	strb.w	r2, [r3, #-48]
        for (uint8_t j = 0; j < 8; j++) {
 800142c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001430:	3301      	adds	r3, #1
 8001432:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8001436:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800143a:	2b07      	cmp	r3, #7
 800143c:	d9e4      	bls.n	8001408 <send_all_temps_to_esp+0x34>
        }

        // Ex: IDs de 0x320 a 0x329 (1 por pacote)
        txHeader.Identifier = 0x320 + i;
 800143e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001442:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 8001446:	613b      	str	r3, [r7, #16]
        txHeader.MessageMarker = i;
 8001448:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800144c:	633b      	str	r3, [r7, #48]	@ 0x30

        HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, data);
 800144e:	f107 0208 	add.w	r2, r7, #8
 8001452:	f107 0310 	add.w	r3, r7, #16
 8001456:	4619      	mov	r1, r3
 8001458:	4809      	ldr	r0, [pc, #36]	@ (8001480 <send_all_temps_to_esp+0xac>)
 800145a:	f002 fdbd 	bl	8003fd8 <HAL_FDCAN_AddMessageToTxFifoQ>
        HAL_Delay(15); // opcional, para evitar congestionamento do buffer CAN
 800145e:	200f      	movs	r0, #15
 8001460:	f000 fec2 	bl	80021e8 <HAL_Delay>
    for (uint8_t i = 0; i < 10; i++) {
 8001464:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001468:	3301      	adds	r3, #1
 800146a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800146e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001472:	2b09      	cmp	r3, #9
 8001474:	d9c4      	bls.n	8001400 <send_all_temps_to_esp+0x2c>
    }
}
 8001476:	bf00      	nop
 8001478:	bf00      	nop
 800147a:	3738      	adds	r7, #56	@ 0x38
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	20000280 	.word	0x20000280

08001484 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08a      	sub	sp, #40	@ 0x28
 8001488:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800148a:	f000 fe3d 	bl	8002108 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800148e:	f000 f91f 	bl	80016d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001492:	f000 fa27 	bl	80018e4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001496:	f000 f967 	bl	8001768 <MX_ADC1_Init>
  MX_FDCAN1_Init();
 800149a:	f000 f9dd 	bl	8001858 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */

                   // Inicializa o vetor

  for (int i = 0; i < 80; i++) {
 800149e:	2300      	movs	r3, #0
 80014a0:	61fb      	str	r3, [r7, #28]
 80014a2:	e014      	b.n	80014ce <main+0x4a>
      mux_raw[i] = 0;
 80014a4:	4a7e      	ldr	r2, [pc, #504]	@ (80016a0 <main+0x21c>)
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	2100      	movs	r1, #0
 80014aa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      mux_voltage[i] = 0.0f;
 80014ae:	4a7d      	ldr	r2, [pc, #500]	@ (80016a4 <main+0x220>)
 80014b0:	69fb      	ldr	r3, [r7, #28]
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	4413      	add	r3, r2
 80014b6:	f04f 0200 	mov.w	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
      mux_temp[i] = -999.0f;
 80014bc:	4a7a      	ldr	r2, [pc, #488]	@ (80016a8 <main+0x224>)
 80014be:	69fb      	ldr	r3, [r7, #28]
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	4413      	add	r3, r2
 80014c4:	4a79      	ldr	r2, [pc, #484]	@ (80016ac <main+0x228>)
 80014c6:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < 80; i++) {
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	3301      	adds	r3, #1
 80014cc:	61fb      	str	r3, [r7, #28]
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	2b4f      	cmp	r3, #79	@ 0x4f
 80014d2:	dde7      	ble.n	80014a4 <main+0x20>
  }
  last_print_time = HAL_GetTick();
 80014d4:	f000 fe7c 	bl	80021d0 <HAL_GetTick>
 80014d8:	4603      	mov	r3, r0
 80014da:	4a75      	ldr	r2, [pc, #468]	@ (80016b0 <main+0x22c>)
 80014dc:	6013      	str	r3, [r2, #0]

  HAL_FDCAN_Start(&hfdcan1); // Inicializa a CAN
 80014de:	4875      	ldr	r0, [pc, #468]	@ (80016b4 <main+0x230>)
 80014e0:	f002 fd52 	bl	8003f88 <HAL_FDCAN_Start>


  /* USER CODE END 2 */

  /* Initialize led */
  BSP_LED_Init(LED_GREEN);
 80014e4:	2000      	movs	r0, #0
 80014e6:	f000 fc7b 	bl	8001de0 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80014ea:	2101      	movs	r1, #1
 80014ec:	2000      	movs	r0, #0
 80014ee:	f000 fcad 	bl	8001e4c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80014f2:	4b71      	ldr	r3, [pc, #452]	@ (80016b8 <main+0x234>)
 80014f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014f8:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80014fa:	4b6f      	ldr	r3, [pc, #444]	@ (80016b8 <main+0x234>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8001500:	4b6d      	ldr	r3, [pc, #436]	@ (80016b8 <main+0x234>)
 8001502:	2200      	movs	r2, #0
 8001504:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8001506:	4b6c      	ldr	r3, [pc, #432]	@ (80016b8 <main+0x234>)
 8001508:	2200      	movs	r2, #0
 800150a:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 800150c:	4b6a      	ldr	r3, [pc, #424]	@ (80016b8 <main+0x234>)
 800150e:	2200      	movs	r2, #0
 8001510:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8001512:	4969      	ldr	r1, [pc, #420]	@ (80016b8 <main+0x234>)
 8001514:	2000      	movs	r0, #0
 8001516:	f000 fd25 	bl	8001f64 <BSP_COM_Init>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <main+0xa0>
  {
    Error_Handler();
 8001520:	f000 fa4e 	bl	80019c0 <Error_Handler>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (HAL_GetTick() - last_print_time >= 500) {
 8001524:	f000 fe54 	bl	80021d0 <HAL_GetTick>
 8001528:	4602      	mov	r2, r0
 800152a:	4b61      	ldr	r3, [pc, #388]	@ (80016b0 <main+0x22c>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001534:	d3f6      	bcc.n	8001524 <main+0xa0>
	      float soma = 0;
 8001536:	f04f 0300 	mov.w	r3, #0
 800153a:	61bb      	str	r3, [r7, #24]
	      int8_t minT = 127, maxT = -128;
 800153c:	237f      	movs	r3, #127	@ 0x7f
 800153e:	75fb      	strb	r3, [r7, #23]
 8001540:	2380      	movs	r3, #128	@ 0x80
 8001542:	75bb      	strb	r3, [r7, #22]
	      uint8_t id_min = 0, id_max = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	757b      	strb	r3, [r7, #21]
 8001548:	2300      	movs	r3, #0
 800154a:	753b      	strb	r3, [r7, #20]

	      /* ADC 1 ---------------------------------------------------------*/
	      for (uint8_t i = 0; i < 16; i++) {
 800154c:	2300      	movs	r3, #0
 800154e:	74fb      	strb	r3, [r7, #19]
 8001550:	e071      	b.n	8001636 <main+0x1b2>
	          select_mux_channel(i);
 8001552:	7cfb      	ldrb	r3, [r7, #19]
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff fd8b 	bl	8001070 <select_mux_channel>
	          HAL_Delay(2);
 800155a:	2002      	movs	r0, #2
 800155c:	f000 fe44 	bl	80021e8 <HAL_Delay>
	          uint16_t raw = read_adc();
 8001560:	f7ff fdc2 	bl	80010e8 <read_adc>
 8001564:	4603      	mov	r3, r0
 8001566:	823b      	strh	r3, [r7, #16]
	          float volt = (raw / 4095.0f) * 3.3f;
 8001568:	8a3b      	ldrh	r3, [r7, #16]
 800156a:	ee07 3a90 	vmov	s15, r3
 800156e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001572:	eddf 6a52 	vldr	s13, [pc, #328]	@ 80016bc <main+0x238>
 8001576:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800157a:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 80016c0 <main+0x23c>
 800157e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001582:	edc7 7a03 	vstr	s15, [r7, #12]
	          float temp = voltage_to_temperature(volt);
 8001586:	ed97 0a03 	vldr	s0, [r7, #12]
 800158a:	f7ff fdc1 	bl	8001110 <voltage_to_temperature>
 800158e:	ed87 0a02 	vstr	s0, [r7, #8]
	          printf("%f \n", temp);
 8001592:	68b8      	ldr	r0, [r7, #8]
 8001594:	f7ff f800 	bl	8000598 <__aeabi_f2d>
 8001598:	4602      	mov	r2, r0
 800159a:	460b      	mov	r3, r1
 800159c:	4849      	ldr	r0, [pc, #292]	@ (80016c4 <main+0x240>)
 800159e:	f005 fd5f 	bl	8007060 <iprintf>

	          mux_raw[i] = raw;
 80015a2:	7cfb      	ldrb	r3, [r7, #19]
 80015a4:	493e      	ldr	r1, [pc, #248]	@ (80016a0 <main+0x21c>)
 80015a6:	8a3a      	ldrh	r2, [r7, #16]
 80015a8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	          mux_voltage[i] = volt;
 80015ac:	7cfb      	ldrb	r3, [r7, #19]
 80015ae:	4a3d      	ldr	r2, [pc, #244]	@ (80016a4 <main+0x220>)
 80015b0:	009b      	lsls	r3, r3, #2
 80015b2:	4413      	add	r3, r2
 80015b4:	68fa      	ldr	r2, [r7, #12]
 80015b6:	601a      	str	r2, [r3, #0]
	          mux_temp[i] = temp;
 80015b8:	7cfb      	ldrb	r3, [r7, #19]
 80015ba:	4a3b      	ldr	r2, [pc, #236]	@ (80016a8 <main+0x224>)
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	4413      	add	r3, r2
 80015c0:	68ba      	ldr	r2, [r7, #8]
 80015c2:	601a      	str	r2, [r3, #0]

	          if (temp > maxT) {
 80015c4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80015c8:	ee07 3a90 	vmov	s15, r3
 80015cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015d0:	ed97 7a02 	vldr	s14, [r7, #8]
 80015d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015dc:	dd09      	ble.n	80015f2 <main+0x16e>
	              maxT = temp;
 80015de:	edd7 7a02 	vldr	s15, [r7, #8]
 80015e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015e6:	edc7 7a01 	vstr	s15, [r7, #4]
 80015ea:	793b      	ldrb	r3, [r7, #4]
 80015ec:	75bb      	strb	r3, [r7, #22]
	              id_max = i;
 80015ee:	7cfb      	ldrb	r3, [r7, #19]
 80015f0:	753b      	strb	r3, [r7, #20]
	          }
	          if (temp < minT) {
 80015f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80015f6:	ee07 3a90 	vmov	s15, r3
 80015fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015fe:	ed97 7a02 	vldr	s14, [r7, #8]
 8001602:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800160a:	d509      	bpl.n	8001620 <main+0x19c>
	              minT = temp;
 800160c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001610:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001614:	edc7 7a01 	vstr	s15, [r7, #4]
 8001618:	793b      	ldrb	r3, [r7, #4]
 800161a:	75fb      	strb	r3, [r7, #23]
	              id_min = i;
 800161c:	7cfb      	ldrb	r3, [r7, #19]
 800161e:	757b      	strb	r3, [r7, #21]
	          }

	          soma += temp;
 8001620:	ed97 7a06 	vldr	s14, [r7, #24]
 8001624:	edd7 7a02 	vldr	s15, [r7, #8]
 8001628:	ee77 7a27 	vadd.f32	s15, s14, s15
 800162c:	edc7 7a06 	vstr	s15, [r7, #24]
	      for (uint8_t i = 0; i < 16; i++) {
 8001630:	7cfb      	ldrb	r3, [r7, #19]
 8001632:	3301      	adds	r3, #1
 8001634:	74fb      	strb	r3, [r7, #19]
 8001636:	7cfb      	ldrb	r3, [r7, #19]
 8001638:	2b0f      	cmp	r3, #15
 800163a:	d98a      	bls.n	8001552 <main+0xce>
	      }

	      int8_t avgT = roundf(soma / 16.0f);
 800163c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001640:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001644:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001648:	eeb0 0a47 	vmov.f32	s0, s14
 800164c:	f004 fdbe 	bl	80061cc <roundf>
 8001650:	eef0 7a40 	vmov.f32	s15, s0
 8001654:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001658:	edc7 7a01 	vstr	s15, [r7, #4]
 800165c:	793b      	ldrb	r3, [r7, #4]
 800165e:	74bb      	strb	r3, [r7, #18]

	      printf("est tudo certo!");
 8001660:	4819      	ldr	r0, [pc, #100]	@ (80016c8 <main+0x244>)
 8001662:	f005 fcfd 	bl	8007060 <iprintf>
	      send_address_claim();
 8001666:	f7ff fe2d 	bl	80012c4 <send_address_claim>
	      send_thermistor_summary(minT, maxT, avgT, 16, id_max, id_min);
 800166a:	f997 2012 	ldrsb.w	r2, [r7, #18]
 800166e:	f997 1016 	ldrsb.w	r1, [r7, #22]
 8001672:	f997 0017 	ldrsb.w	r0, [r7, #23]
 8001676:	7d7b      	ldrb	r3, [r7, #21]
 8001678:	9301      	str	r3, [sp, #4]
 800167a:	7d3b      	ldrb	r3, [r7, #20]
 800167c:	9300      	str	r3, [sp, #0]
 800167e:	2310      	movs	r3, #16
 8001680:	f7ff fe4e 	bl	8001320 <send_thermistor_summary>
	      send_all_temps_to_esp(temps);
 8001684:	4811      	ldr	r0, [pc, #68]	@ (80016cc <main+0x248>)
 8001686:	f7ff fea5 	bl	80013d4 <send_all_temps_to_esp>
	      HAL_Delay(800);
 800168a:	f44f 7048 	mov.w	r0, #800	@ 0x320
 800168e:	f000 fdab 	bl	80021e8 <HAL_Delay>
	      last_print_time = HAL_GetTick();
 8001692:	f000 fd9d 	bl	80021d0 <HAL_GetTick>
 8001696:	4603      	mov	r3, r0
 8001698:	4a05      	ldr	r2, [pc, #20]	@ (80016b0 <main+0x22c>)
 800169a:	6013      	str	r3, [r2, #0]
	  if (HAL_GetTick() - last_print_time >= 500) {
 800169c:	e742      	b.n	8001524 <main+0xa0>
 800169e:	bf00      	nop
 80016a0:	200002e4 	.word	0x200002e4
 80016a4:	20000304 	.word	0x20000304
 80016a8:	20000344 	.word	0x20000344
 80016ac:	c479c000 	.word	0xc479c000
 80016b0:	20000384 	.word	0x20000384
 80016b4:	20000280 	.word	0x20000280
 80016b8:	20000204 	.word	0x20000204
 80016bc:	457ff000 	.word	0x457ff000
 80016c0:	40533333 	.word	0x40533333
 80016c4:	0800ab08 	.word	0x0800ab08
 80016c8:	0800ab10 	.word	0x0800ab10
 80016cc:	20000388 	.word	0x20000388

080016d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b094      	sub	sp, #80	@ 0x50
 80016d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016d6:	f107 0318 	add.w	r3, r7, #24
 80016da:	2238      	movs	r2, #56	@ 0x38
 80016dc:	2100      	movs	r1, #0
 80016de:	4618      	mov	r0, r3
 80016e0:	f005 fe28 	bl	8007334 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016e4:	1d3b      	adds	r3, r7, #4
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	605a      	str	r2, [r3, #4]
 80016ec:	609a      	str	r2, [r3, #8]
 80016ee:	60da      	str	r2, [r3, #12]
 80016f0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80016f2:	2000      	movs	r0, #0
 80016f4:	f002 ff36 	bl	8004564 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016f8:	2302      	movs	r3, #2
 80016fa:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001700:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001702:	2340      	movs	r3, #64	@ 0x40
 8001704:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001706:	2302      	movs	r3, #2
 8001708:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800170a:	2302      	movs	r3, #2
 800170c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800170e:	2304      	movs	r3, #4
 8001710:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001712:	2355      	movs	r3, #85	@ 0x55
 8001714:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001716:	2302      	movs	r3, #2
 8001718:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800171a:	2302      	movs	r3, #2
 800171c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800171e:	2302      	movs	r3, #2
 8001720:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001722:	f107 0318 	add.w	r3, r7, #24
 8001726:	4618      	mov	r0, r3
 8001728:	f002 ffd0 	bl	80046cc <HAL_RCC_OscConfig>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001732:	f000 f945 	bl	80019c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001736:	230f      	movs	r3, #15
 8001738:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800173a:	2303      	movs	r3, #3
 800173c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001742:	2300      	movs	r3, #0
 8001744:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001746:	2300      	movs	r3, #0
 8001748:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800174a:	1d3b      	adds	r3, r7, #4
 800174c:	2104      	movs	r1, #4
 800174e:	4618      	mov	r0, r3
 8001750:	f003 face 	bl	8004cf0 <HAL_RCC_ClockConfig>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800175a:	f000 f931 	bl	80019c0 <Error_Handler>
  }
}
 800175e:	bf00      	nop
 8001760:	3750      	adds	r7, #80	@ 0x50
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
	...

08001768 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b08c      	sub	sp, #48	@ 0x30
 800176c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800176e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	605a      	str	r2, [r3, #4]
 8001778:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800177a:	1d3b      	adds	r3, r7, #4
 800177c:	2220      	movs	r2, #32
 800177e:	2100      	movs	r1, #0
 8001780:	4618      	mov	r0, r3
 8001782:	f005 fdd7 	bl	8007334 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001786:	4b32      	ldr	r3, [pc, #200]	@ (8001850 <MX_ADC1_Init+0xe8>)
 8001788:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800178c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800178e:	4b30      	ldr	r3, [pc, #192]	@ (8001850 <MX_ADC1_Init+0xe8>)
 8001790:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001794:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001796:	4b2e      	ldr	r3, [pc, #184]	@ (8001850 <MX_ADC1_Init+0xe8>)
 8001798:	2200      	movs	r2, #0
 800179a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800179c:	4b2c      	ldr	r3, [pc, #176]	@ (8001850 <MX_ADC1_Init+0xe8>)
 800179e:	2200      	movs	r2, #0
 80017a0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80017a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001850 <MX_ADC1_Init+0xe8>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80017a8:	4b29      	ldr	r3, [pc, #164]	@ (8001850 <MX_ADC1_Init+0xe8>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017ae:	4b28      	ldr	r3, [pc, #160]	@ (8001850 <MX_ADC1_Init+0xe8>)
 80017b0:	2204      	movs	r2, #4
 80017b2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80017b4:	4b26      	ldr	r3, [pc, #152]	@ (8001850 <MX_ADC1_Init+0xe8>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80017ba:	4b25      	ldr	r3, [pc, #148]	@ (8001850 <MX_ADC1_Init+0xe8>)
 80017bc:	2200      	movs	r2, #0
 80017be:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80017c0:	4b23      	ldr	r3, [pc, #140]	@ (8001850 <MX_ADC1_Init+0xe8>)
 80017c2:	2201      	movs	r2, #1
 80017c4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017c6:	4b22      	ldr	r3, [pc, #136]	@ (8001850 <MX_ADC1_Init+0xe8>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017ce:	4b20      	ldr	r3, [pc, #128]	@ (8001850 <MX_ADC1_Init+0xe8>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001850 <MX_ADC1_Init+0xe8>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80017da:	4b1d      	ldr	r3, [pc, #116]	@ (8001850 <MX_ADC1_Init+0xe8>)
 80017dc:	2200      	movs	r2, #0
 80017de:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80017e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001850 <MX_ADC1_Init+0xe8>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80017e8:	4b19      	ldr	r3, [pc, #100]	@ (8001850 <MX_ADC1_Init+0xe8>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017f0:	4817      	ldr	r0, [pc, #92]	@ (8001850 <MX_ADC1_Init+0xe8>)
 80017f2:	f000 ff47 	bl	8002684 <HAL_ADC_Init>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80017fc:	f000 f8e0 	bl	80019c0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001800:	2300      	movs	r3, #0
 8001802:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001804:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001808:	4619      	mov	r1, r3
 800180a:	4811      	ldr	r0, [pc, #68]	@ (8001850 <MX_ADC1_Init+0xe8>)
 800180c:	f001 ffea 	bl	80037e4 <HAL_ADCEx_MultiModeConfigChannel>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001816:	f000 f8d3 	bl	80019c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800181a:	4b0e      	ldr	r3, [pc, #56]	@ (8001854 <MX_ADC1_Init+0xec>)
 800181c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800181e:	2306      	movs	r3, #6
 8001820:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001822:	2300      	movs	r3, #0
 8001824:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001826:	237f      	movs	r3, #127	@ 0x7f
 8001828:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800182a:	2304      	movs	r3, #4
 800182c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800182e:	2300      	movs	r3, #0
 8001830:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001832:	1d3b      	adds	r3, r7, #4
 8001834:	4619      	mov	r1, r3
 8001836:	4806      	ldr	r0, [pc, #24]	@ (8001850 <MX_ADC1_Init+0xe8>)
 8001838:	f001 fad8 	bl	8002dec <HAL_ADC_ConfigChannel>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001842:	f000 f8bd 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001846:	bf00      	nop
 8001848:	3730      	adds	r7, #48	@ 0x30
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	20000214 	.word	0x20000214
 8001854:	04300002 	.word	0x04300002

08001858 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800185c:	4b1f      	ldr	r3, [pc, #124]	@ (80018dc <MX_FDCAN1_Init+0x84>)
 800185e:	4a20      	ldr	r2, [pc, #128]	@ (80018e0 <MX_FDCAN1_Init+0x88>)
 8001860:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001862:	4b1e      	ldr	r3, [pc, #120]	@ (80018dc <MX_FDCAN1_Init+0x84>)
 8001864:	2200      	movs	r2, #0
 8001866:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001868:	4b1c      	ldr	r3, [pc, #112]	@ (80018dc <MX_FDCAN1_Init+0x84>)
 800186a:	2200      	movs	r2, #0
 800186c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800186e:	4b1b      	ldr	r3, [pc, #108]	@ (80018dc <MX_FDCAN1_Init+0x84>)
 8001870:	2200      	movs	r2, #0
 8001872:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001874:	4b19      	ldr	r3, [pc, #100]	@ (80018dc <MX_FDCAN1_Init+0x84>)
 8001876:	2200      	movs	r2, #0
 8001878:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800187a:	4b18      	ldr	r3, [pc, #96]	@ (80018dc <MX_FDCAN1_Init+0x84>)
 800187c:	2200      	movs	r2, #0
 800187e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001880:	4b16      	ldr	r3, [pc, #88]	@ (80018dc <MX_FDCAN1_Init+0x84>)
 8001882:	2200      	movs	r2, #0
 8001884:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 34;
 8001886:	4b15      	ldr	r3, [pc, #84]	@ (80018dc <MX_FDCAN1_Init+0x84>)
 8001888:	2222      	movs	r2, #34	@ 0x22
 800188a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800188c:	4b13      	ldr	r3, [pc, #76]	@ (80018dc <MX_FDCAN1_Init+0x84>)
 800188e:	2201      	movs	r2, #1
 8001890:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 4;
 8001892:	4b12      	ldr	r3, [pc, #72]	@ (80018dc <MX_FDCAN1_Init+0x84>)
 8001894:	2204      	movs	r2, #4
 8001896:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 5;
 8001898:	4b10      	ldr	r3, [pc, #64]	@ (80018dc <MX_FDCAN1_Init+0x84>)
 800189a:	2205      	movs	r2, #5
 800189c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800189e:	4b0f      	ldr	r3, [pc, #60]	@ (80018dc <MX_FDCAN1_Init+0x84>)
 80018a0:	2201      	movs	r2, #1
 80018a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80018a4:	4b0d      	ldr	r3, [pc, #52]	@ (80018dc <MX_FDCAN1_Init+0x84>)
 80018a6:	2201      	movs	r2, #1
 80018a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80018aa:	4b0c      	ldr	r3, [pc, #48]	@ (80018dc <MX_FDCAN1_Init+0x84>)
 80018ac:	2201      	movs	r2, #1
 80018ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80018b0:	4b0a      	ldr	r3, [pc, #40]	@ (80018dc <MX_FDCAN1_Init+0x84>)
 80018b2:	2201      	movs	r2, #1
 80018b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 80018b6:	4b09      	ldr	r3, [pc, #36]	@ (80018dc <MX_FDCAN1_Init+0x84>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80018bc:	4b07      	ldr	r3, [pc, #28]	@ (80018dc <MX_FDCAN1_Init+0x84>)
 80018be:	2200      	movs	r2, #0
 80018c0:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80018c2:	4b06      	ldr	r3, [pc, #24]	@ (80018dc <MX_FDCAN1_Init+0x84>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80018c8:	4804      	ldr	r0, [pc, #16]	@ (80018dc <MX_FDCAN1_Init+0x84>)
 80018ca:	f002 fa03 	bl	8003cd4 <HAL_FDCAN_Init>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80018d4:	f000 f874 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80018d8:	bf00      	nop
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	20000280 	.word	0x20000280
 80018e0:	40006400 	.word	0x40006400

080018e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b08a      	sub	sp, #40	@ 0x28
 80018e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ea:	f107 0314 	add.w	r3, r7, #20
 80018ee:	2200      	movs	r2, #0
 80018f0:	601a      	str	r2, [r3, #0]
 80018f2:	605a      	str	r2, [r3, #4]
 80018f4:	609a      	str	r2, [r3, #8]
 80018f6:	60da      	str	r2, [r3, #12]
 80018f8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018fa:	4b2f      	ldr	r3, [pc, #188]	@ (80019b8 <MX_GPIO_Init+0xd4>)
 80018fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018fe:	4a2e      	ldr	r2, [pc, #184]	@ (80019b8 <MX_GPIO_Init+0xd4>)
 8001900:	f043 0304 	orr.w	r3, r3, #4
 8001904:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001906:	4b2c      	ldr	r3, [pc, #176]	@ (80019b8 <MX_GPIO_Init+0xd4>)
 8001908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800190a:	f003 0304 	and.w	r3, r3, #4
 800190e:	613b      	str	r3, [r7, #16]
 8001910:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001912:	4b29      	ldr	r3, [pc, #164]	@ (80019b8 <MX_GPIO_Init+0xd4>)
 8001914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001916:	4a28      	ldr	r2, [pc, #160]	@ (80019b8 <MX_GPIO_Init+0xd4>)
 8001918:	f043 0320 	orr.w	r3, r3, #32
 800191c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800191e:	4b26      	ldr	r3, [pc, #152]	@ (80019b8 <MX_GPIO_Init+0xd4>)
 8001920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001922:	f003 0320 	and.w	r3, r3, #32
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800192a:	4b23      	ldr	r3, [pc, #140]	@ (80019b8 <MX_GPIO_Init+0xd4>)
 800192c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800192e:	4a22      	ldr	r2, [pc, #136]	@ (80019b8 <MX_GPIO_Init+0xd4>)
 8001930:	f043 0301 	orr.w	r3, r3, #1
 8001934:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001936:	4b20      	ldr	r3, [pc, #128]	@ (80019b8 <MX_GPIO_Init+0xd4>)
 8001938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800193a:	f003 0301 	and.w	r3, r3, #1
 800193e:	60bb      	str	r3, [r7, #8]
 8001940:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001942:	4b1d      	ldr	r3, [pc, #116]	@ (80019b8 <MX_GPIO_Init+0xd4>)
 8001944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001946:	4a1c      	ldr	r2, [pc, #112]	@ (80019b8 <MX_GPIO_Init+0xd4>)
 8001948:	f043 0302 	orr.w	r3, r3, #2
 800194c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800194e:	4b1a      	ldr	r3, [pc, #104]	@ (80019b8 <MX_GPIO_Init+0xd4>)
 8001950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001952:	f003 0302 	and.w	r3, r3, #2
 8001956:	607b      	str	r3, [r7, #4]
 8001958:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 800195a:	2200      	movs	r2, #0
 800195c:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8001960:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001964:	f002 fde6 	bl	8004534 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001968:	2200      	movs	r2, #0
 800196a:	2140      	movs	r1, #64	@ 0x40
 800196c:	4813      	ldr	r0, [pc, #76]	@ (80019bc <MX_GPIO_Init+0xd8>)
 800196e:	f002 fde1 	bl	8004534 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001972:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001976:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001978:	2301      	movs	r3, #1
 800197a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001980:	2300      	movs	r3, #0
 8001982:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001984:	f107 0314 	add.w	r3, r7, #20
 8001988:	4619      	mov	r1, r3
 800198a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800198e:	f002 fc4f 	bl	8004230 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001992:	2340      	movs	r3, #64	@ 0x40
 8001994:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001996:	2301      	movs	r3, #1
 8001998:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199a:	2300      	movs	r3, #0
 800199c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800199e:	2300      	movs	r3, #0
 80019a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019a2:	f107 0314 	add.w	r3, r7, #20
 80019a6:	4619      	mov	r1, r3
 80019a8:	4804      	ldr	r0, [pc, #16]	@ (80019bc <MX_GPIO_Init+0xd8>)
 80019aa:	f002 fc41 	bl	8004230 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80019ae:	bf00      	nop
 80019b0:	3728      	adds	r7, #40	@ 0x28
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40021000 	.word	0x40021000
 80019bc:	48000400 	.word	0x48000400

080019c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019c4:	b672      	cpsid	i
}
 80019c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019c8:	bf00      	nop
 80019ca:	e7fd      	b.n	80019c8 <Error_Handler+0x8>

080019cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001a10 <HAL_MspInit+0x44>)
 80019d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019d6:	4a0e      	ldr	r2, [pc, #56]	@ (8001a10 <HAL_MspInit+0x44>)
 80019d8:	f043 0301 	orr.w	r3, r3, #1
 80019dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80019de:	4b0c      	ldr	r3, [pc, #48]	@ (8001a10 <HAL_MspInit+0x44>)
 80019e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	607b      	str	r3, [r7, #4]
 80019e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ea:	4b09      	ldr	r3, [pc, #36]	@ (8001a10 <HAL_MspInit+0x44>)
 80019ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ee:	4a08      	ldr	r2, [pc, #32]	@ (8001a10 <HAL_MspInit+0x44>)
 80019f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80019f6:	4b06      	ldr	r3, [pc, #24]	@ (8001a10 <HAL_MspInit+0x44>)
 80019f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019fe:	603b      	str	r3, [r7, #0]
 8001a00:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001a02:	f002 fe53 	bl	80046ac <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a06:	bf00      	nop
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40021000 	.word	0x40021000

08001a14 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b09e      	sub	sp, #120	@ 0x78
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]
 8001a24:	605a      	str	r2, [r3, #4]
 8001a26:	609a      	str	r2, [r3, #8]
 8001a28:	60da      	str	r2, [r3, #12]
 8001a2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a2c:	f107 0310 	add.w	r3, r7, #16
 8001a30:	2254      	movs	r2, #84	@ 0x54
 8001a32:	2100      	movs	r1, #0
 8001a34:	4618      	mov	r0, r3
 8001a36:	f005 fc7d 	bl	8007334 <memset>
  if(hadc->Instance==ADC1)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a42:	d134      	bne.n	8001aae <HAL_ADC_MspInit+0x9a>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001a44:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a48:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001a4a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001a4e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a50:	f107 0310 	add.w	r3, r7, #16
 8001a54:	4618      	mov	r0, r3
 8001a56:	f003 fb67 	bl	8005128 <HAL_RCCEx_PeriphCLKConfig>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001a60:	f7ff ffae 	bl	80019c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001a64:	4b14      	ldr	r3, [pc, #80]	@ (8001ab8 <HAL_ADC_MspInit+0xa4>)
 8001a66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a68:	4a13      	ldr	r2, [pc, #76]	@ (8001ab8 <HAL_ADC_MspInit+0xa4>)
 8001a6a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001a6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a70:	4b11      	ldr	r3, [pc, #68]	@ (8001ab8 <HAL_ADC_MspInit+0xa4>)
 8001a72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a78:	60fb      	str	r3, [r7, #12]
 8001a7a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a7c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ab8 <HAL_ADC_MspInit+0xa4>)
 8001a7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a80:	4a0d      	ldr	r2, [pc, #52]	@ (8001ab8 <HAL_ADC_MspInit+0xa4>)
 8001a82:	f043 0301 	orr.w	r3, r3, #1
 8001a86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a88:	4b0b      	ldr	r3, [pc, #44]	@ (8001ab8 <HAL_ADC_MspInit+0xa4>)
 8001a8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a8c:	f003 0301 	and.w	r3, r3, #1
 8001a90:	60bb      	str	r3, [r7, #8]
 8001a92:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a94:	2301      	movs	r3, #1
 8001a96:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001aaa:	f002 fbc1 	bl	8004230 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001aae:	bf00      	nop
 8001ab0:	3778      	adds	r7, #120	@ 0x78
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40021000 	.word	0x40021000

08001abc <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b09e      	sub	sp, #120	@ 0x78
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001ac8:	2200      	movs	r2, #0
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	605a      	str	r2, [r3, #4]
 8001ace:	609a      	str	r2, [r3, #8]
 8001ad0:	60da      	str	r2, [r3, #12]
 8001ad2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ad4:	f107 0310 	add.w	r3, r7, #16
 8001ad8:	2254      	movs	r2, #84	@ 0x54
 8001ada:	2100      	movs	r1, #0
 8001adc:	4618      	mov	r0, r3
 8001ade:	f005 fc29 	bl	8007334 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a20      	ldr	r2, [pc, #128]	@ (8001b68 <HAL_FDCAN_MspInit+0xac>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d139      	bne.n	8001b60 <HAL_FDCAN_MspInit+0xa4>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001aec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001af0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001af2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001af6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001af8:	f107 0310 	add.w	r3, r7, #16
 8001afc:	4618      	mov	r0, r3
 8001afe:	f003 fb13 	bl	8005128 <HAL_RCCEx_PeriphCLKConfig>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001b08:	f7ff ff5a 	bl	80019c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001b0c:	4b17      	ldr	r3, [pc, #92]	@ (8001b6c <HAL_FDCAN_MspInit+0xb0>)
 8001b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b10:	4a16      	ldr	r2, [pc, #88]	@ (8001b6c <HAL_FDCAN_MspInit+0xb0>)
 8001b12:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001b16:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b18:	4b14      	ldr	r3, [pc, #80]	@ (8001b6c <HAL_FDCAN_MspInit+0xb0>)
 8001b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b20:	60fb      	str	r3, [r7, #12]
 8001b22:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b24:	4b11      	ldr	r3, [pc, #68]	@ (8001b6c <HAL_FDCAN_MspInit+0xb0>)
 8001b26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b28:	4a10      	ldr	r2, [pc, #64]	@ (8001b6c <HAL_FDCAN_MspInit+0xb0>)
 8001b2a:	f043 0301 	orr.w	r3, r3, #1
 8001b2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b30:	4b0e      	ldr	r3, [pc, #56]	@ (8001b6c <HAL_FDCAN_MspInit+0xb0>)
 8001b32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b34:	f003 0301 	and.w	r3, r3, #1
 8001b38:	60bb      	str	r3, [r7, #8]
 8001b3a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001b3c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001b40:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b42:	2302      	movs	r3, #2
 8001b44:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b46:	2300      	movs	r3, #0
 8001b48:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001b4e:	2309      	movs	r3, #9
 8001b50:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b52:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001b56:	4619      	mov	r1, r3
 8001b58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b5c:	f002 fb68 	bl	8004230 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001b60:	bf00      	nop
 8001b62:	3778      	adds	r7, #120	@ 0x78
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	40006400 	.word	0x40006400
 8001b6c:	40021000 	.word	0x40021000

08001b70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b74:	bf00      	nop
 8001b76:	e7fd      	b.n	8001b74 <NMI_Handler+0x4>

08001b78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b7c:	bf00      	nop
 8001b7e:	e7fd      	b.n	8001b7c <HardFault_Handler+0x4>

08001b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b84:	bf00      	nop
 8001b86:	e7fd      	b.n	8001b84 <MemManage_Handler+0x4>

08001b88 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b8c:	bf00      	nop
 8001b8e:	e7fd      	b.n	8001b8c <BusFault_Handler+0x4>

08001b90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b94:	bf00      	nop
 8001b96:	e7fd      	b.n	8001b94 <UsageFault_Handler+0x4>

08001b98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b9c:	bf00      	nop
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr

08001ba6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr

08001bc2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bc6:	f000 faf1 	bl	80021ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}

08001bce <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001bd2:	2000      	movs	r0, #0
 8001bd4:	f000 f9a8 	bl	8001f28 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001bd8:	bf00      	nop
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  return 1;
 8001be0:	2301      	movs	r3, #1
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <_kill>:

int _kill(int pid, int sig)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001bf6:	f005 fbef 	bl	80073d8 <__errno>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2216      	movs	r2, #22
 8001bfe:	601a      	str	r2, [r3, #0]
  return -1;
 8001c00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3708      	adds	r7, #8
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <_exit>:

void _exit (int status)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c14:	f04f 31ff 	mov.w	r1, #4294967295
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f7ff ffe7 	bl	8001bec <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c1e:	bf00      	nop
 8001c20:	e7fd      	b.n	8001c1e <_exit+0x12>

08001c22 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c22:	b580      	push	{r7, lr}
 8001c24:	b086      	sub	sp, #24
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	60f8      	str	r0, [r7, #12]
 8001c2a:	60b9      	str	r1, [r7, #8]
 8001c2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c2e:	2300      	movs	r3, #0
 8001c30:	617b      	str	r3, [r7, #20]
 8001c32:	e00a      	b.n	8001c4a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c34:	f3af 8000 	nop.w
 8001c38:	4601      	mov	r1, r0
 8001c3a:	68bb      	ldr	r3, [r7, #8]
 8001c3c:	1c5a      	adds	r2, r3, #1
 8001c3e:	60ba      	str	r2, [r7, #8]
 8001c40:	b2ca      	uxtb	r2, r1
 8001c42:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	3301      	adds	r3, #1
 8001c48:	617b      	str	r3, [r7, #20]
 8001c4a:	697a      	ldr	r2, [r7, #20]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	dbf0      	blt.n	8001c34 <_read+0x12>
  }

  return len;
 8001c52:	687b      	ldr	r3, [r7, #4]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3718      	adds	r7, #24
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}

08001c5c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b086      	sub	sp, #24
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	60f8      	str	r0, [r7, #12]
 8001c64:	60b9      	str	r1, [r7, #8]
 8001c66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c68:	2300      	movs	r3, #0
 8001c6a:	617b      	str	r3, [r7, #20]
 8001c6c:	e009      	b.n	8001c82 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	1c5a      	adds	r2, r3, #1
 8001c72:	60ba      	str	r2, [r7, #8]
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	4618      	mov	r0, r3
 8001c78:	f000 f9d6 	bl	8002028 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	3301      	adds	r3, #1
 8001c80:	617b      	str	r3, [r7, #20]
 8001c82:	697a      	ldr	r2, [r7, #20]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	dbf1      	blt.n	8001c6e <_write+0x12>
  }
  return len;
 8001c8a:	687b      	ldr	r3, [r7, #4]
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3718      	adds	r7, #24
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <_close>:

int _close(int file)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr

08001cac <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cbc:	605a      	str	r2, [r3, #4]
  return 0;
 8001cbe:	2300      	movs	r3, #0
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	370c      	adds	r7, #12
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <_isatty>:

int _isatty(int file)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cd4:	2301      	movs	r3, #1
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	370c      	adds	r7, #12
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr

08001ce2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ce2:	b480      	push	{r7}
 8001ce4:	b085      	sub	sp, #20
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	60f8      	str	r0, [r7, #12]
 8001cea:	60b9      	str	r1, [r7, #8]
 8001cec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cee:	2300      	movs	r3, #0
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3714      	adds	r7, #20
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b086      	sub	sp, #24
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d04:	4a14      	ldr	r2, [pc, #80]	@ (8001d58 <_sbrk+0x5c>)
 8001d06:	4b15      	ldr	r3, [pc, #84]	@ (8001d5c <_sbrk+0x60>)
 8001d08:	1ad3      	subs	r3, r2, r3
 8001d0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d10:	4b13      	ldr	r3, [pc, #76]	@ (8001d60 <_sbrk+0x64>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d102      	bne.n	8001d1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d18:	4b11      	ldr	r3, [pc, #68]	@ (8001d60 <_sbrk+0x64>)
 8001d1a:	4a12      	ldr	r2, [pc, #72]	@ (8001d64 <_sbrk+0x68>)
 8001d1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d1e:	4b10      	ldr	r3, [pc, #64]	@ (8001d60 <_sbrk+0x64>)
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4413      	add	r3, r2
 8001d26:	693a      	ldr	r2, [r7, #16]
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d207      	bcs.n	8001d3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d2c:	f005 fb54 	bl	80073d8 <__errno>
 8001d30:	4603      	mov	r3, r0
 8001d32:	220c      	movs	r2, #12
 8001d34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d36:	f04f 33ff 	mov.w	r3, #4294967295
 8001d3a:	e009      	b.n	8001d50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d3c:	4b08      	ldr	r3, [pc, #32]	@ (8001d60 <_sbrk+0x64>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d42:	4b07      	ldr	r3, [pc, #28]	@ (8001d60 <_sbrk+0x64>)
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4413      	add	r3, r2
 8001d4a:	4a05      	ldr	r2, [pc, #20]	@ (8001d60 <_sbrk+0x64>)
 8001d4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3718      	adds	r7, #24
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	20020000 	.word	0x20020000
 8001d5c:	00000400 	.word	0x00000400
 8001d60:	200003d8 	.word	0x200003d8
 8001d64:	200005d0 	.word	0x200005d0

08001d68 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001d6c:	4b06      	ldr	r3, [pc, #24]	@ (8001d88 <SystemInit+0x20>)
 8001d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d72:	4a05      	ldr	r2, [pc, #20]	@ (8001d88 <SystemInit+0x20>)
 8001d74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d7c:	bf00      	nop
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	e000ed00 	.word	0xe000ed00

08001d8c <Reset_Handler>:
 8001d8c:	480d      	ldr	r0, [pc, #52]	@ (8001dc4 <LoopForever+0x2>)
 8001d8e:	4685      	mov	sp, r0
 8001d90:	f7ff ffea 	bl	8001d68 <SystemInit>
 8001d94:	480c      	ldr	r0, [pc, #48]	@ (8001dc8 <LoopForever+0x6>)
 8001d96:	490d      	ldr	r1, [pc, #52]	@ (8001dcc <LoopForever+0xa>)
 8001d98:	4a0d      	ldr	r2, [pc, #52]	@ (8001dd0 <LoopForever+0xe>)
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	e002      	b.n	8001da4 <LoopCopyDataInit>

08001d9e <CopyDataInit>:
 8001d9e:	58d4      	ldr	r4, [r2, r3]
 8001da0:	50c4      	str	r4, [r0, r3]
 8001da2:	3304      	adds	r3, #4

08001da4 <LoopCopyDataInit>:
 8001da4:	18c4      	adds	r4, r0, r3
 8001da6:	428c      	cmp	r4, r1
 8001da8:	d3f9      	bcc.n	8001d9e <CopyDataInit>
 8001daa:	4a0a      	ldr	r2, [pc, #40]	@ (8001dd4 <LoopForever+0x12>)
 8001dac:	4c0a      	ldr	r4, [pc, #40]	@ (8001dd8 <LoopForever+0x16>)
 8001dae:	2300      	movs	r3, #0
 8001db0:	e001      	b.n	8001db6 <LoopFillZerobss>

08001db2 <FillZerobss>:
 8001db2:	6013      	str	r3, [r2, #0]
 8001db4:	3204      	adds	r2, #4

08001db6 <LoopFillZerobss>:
 8001db6:	42a2      	cmp	r2, r4
 8001db8:	d3fb      	bcc.n	8001db2 <FillZerobss>
 8001dba:	f005 fb13 	bl	80073e4 <__libc_init_array>
 8001dbe:	f7ff fb61 	bl	8001484 <main>

08001dc2 <LoopForever>:
 8001dc2:	e7fe      	b.n	8001dc2 <LoopForever>
 8001dc4:	20020000 	.word	0x20020000
 8001dc8:	20000000 	.word	0x20000000
 8001dcc:	200001e8 	.word	0x200001e8
 8001dd0:	0800afa4 	.word	0x0800afa4
 8001dd4:	200001e8 	.word	0x200001e8
 8001dd8:	200005cc 	.word	0x200005cc

08001ddc <ADC1_2_IRQHandler>:
 8001ddc:	e7fe      	b.n	8001ddc <ADC1_2_IRQHandler>
	...

08001de0 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b088      	sub	sp, #32
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	4603      	mov	r3, r0
 8001de8:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 8001dea:	4b16      	ldr	r3, [pc, #88]	@ (8001e44 <BSP_LED_Init+0x64>)
 8001dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dee:	4a15      	ldr	r2, [pc, #84]	@ (8001e44 <BSP_LED_Init+0x64>)
 8001df0:	f043 0301 	orr.w	r3, r3, #1
 8001df4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001df6:	4b13      	ldr	r3, [pc, #76]	@ (8001e44 <BSP_LED_Init+0x64>)
 8001df8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dfa:	f003 0301 	and.w	r3, r3, #1
 8001dfe:	60bb      	str	r3, [r7, #8]
 8001e00:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 8001e02:	2320      	movs	r3, #32
 8001e04:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001e06:	2301      	movs	r3, #1
 8001e08:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001e12:	79fb      	ldrb	r3, [r7, #7]
 8001e14:	4a0c      	ldr	r2, [pc, #48]	@ (8001e48 <BSP_LED_Init+0x68>)
 8001e16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e1a:	f107 020c 	add.w	r2, r7, #12
 8001e1e:	4611      	mov	r1, r2
 8001e20:	4618      	mov	r0, r3
 8001e22:	f002 fa05 	bl	8004230 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001e26:	79fb      	ldrb	r3, [r7, #7]
 8001e28:	4a07      	ldr	r2, [pc, #28]	@ (8001e48 <BSP_LED_Init+0x68>)
 8001e2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e2e:	2120      	movs	r1, #32
 8001e30:	2200      	movs	r2, #0
 8001e32:	4618      	mov	r0, r3
 8001e34:	f002 fb7e 	bl	8004534 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001e38:	2300      	movs	r3, #0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3720      	adds	r7, #32
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	40021000 	.word	0x40021000
 8001e48:	20000004 	.word	0x20000004

08001e4c <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b088      	sub	sp, #32
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	4603      	mov	r3, r0
 8001e54:	460a      	mov	r2, r1
 8001e56:	71fb      	strb	r3, [r7, #7]
 8001e58:	4613      	mov	r3, r2
 8001e5a:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 8001e5c:	4b2c      	ldr	r3, [pc, #176]	@ (8001f10 <BSP_PB_Init+0xc4>)
 8001e5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e60:	4a2b      	ldr	r2, [pc, #172]	@ (8001f10 <BSP_PB_Init+0xc4>)
 8001e62:	f043 0304 	orr.w	r3, r3, #4
 8001e66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e68:	4b29      	ldr	r3, [pc, #164]	@ (8001f10 <BSP_PB_Init+0xc4>)
 8001e6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e6c:	f003 0304 	and.w	r3, r3, #4
 8001e70:	60bb      	str	r3, [r7, #8]
 8001e72:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8001e74:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e78:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e7e:	2302      	movs	r3, #2
 8001e80:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001e82:	79bb      	ldrb	r3, [r7, #6]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d10c      	bne.n	8001ea2 <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001e8c:	79fb      	ldrb	r3, [r7, #7]
 8001e8e:	4a21      	ldr	r2, [pc, #132]	@ (8001f14 <BSP_PB_Init+0xc8>)
 8001e90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e94:	f107 020c 	add.w	r2, r7, #12
 8001e98:	4611      	mov	r1, r2
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f002 f9c8 	bl	8004230 <HAL_GPIO_Init>
 8001ea0:	e031      	b.n	8001f06 <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001ea2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ea6:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001ea8:	79fb      	ldrb	r3, [r7, #7]
 8001eaa:	4a1a      	ldr	r2, [pc, #104]	@ (8001f14 <BSP_PB_Init+0xc8>)
 8001eac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eb0:	f107 020c 	add.w	r2, r7, #12
 8001eb4:	4611      	mov	r1, r2
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f002 f9ba 	bl	8004230 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001ebc:	79fb      	ldrb	r3, [r7, #7]
 8001ebe:	00db      	lsls	r3, r3, #3
 8001ec0:	4a15      	ldr	r2, [pc, #84]	@ (8001f18 <BSP_PB_Init+0xcc>)
 8001ec2:	441a      	add	r2, r3
 8001ec4:	79fb      	ldrb	r3, [r7, #7]
 8001ec6:	4915      	ldr	r1, [pc, #84]	@ (8001f1c <BSP_PB_Init+0xd0>)
 8001ec8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001ecc:	4619      	mov	r1, r3
 8001ece:	4610      	mov	r0, r2
 8001ed0:	f001 febc 	bl	8003c4c <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001ed4:	79fb      	ldrb	r3, [r7, #7]
 8001ed6:	00db      	lsls	r3, r3, #3
 8001ed8:	4a0f      	ldr	r2, [pc, #60]	@ (8001f18 <BSP_PB_Init+0xcc>)
 8001eda:	1898      	adds	r0, r3, r2
 8001edc:	79fb      	ldrb	r3, [r7, #7]
 8001ede:	4a10      	ldr	r2, [pc, #64]	@ (8001f20 <BSP_PB_Init+0xd4>)
 8001ee0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	2100      	movs	r1, #0
 8001ee8:	f001 fe93 	bl	8003c12 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001eec:	2028      	movs	r0, #40	@ 0x28
 8001eee:	79fb      	ldrb	r3, [r7, #7]
 8001ef0:	4a0c      	ldr	r2, [pc, #48]	@ (8001f24 <BSP_PB_Init+0xd8>)
 8001ef2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	4619      	mov	r1, r3
 8001efa:	f001 fe56 	bl	8003baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001efe:	2328      	movs	r3, #40	@ 0x28
 8001f00:	4618      	mov	r0, r3
 8001f02:	f001 fe6c 	bl	8003bde <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001f06:	2300      	movs	r3, #0
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3720      	adds	r7, #32
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	40021000 	.word	0x40021000
 8001f14:	20000008 	.word	0x20000008
 8001f18:	200003dc 	.word	0x200003dc
 8001f1c:	0800ab3c 	.word	0x0800ab3c
 8001f20:	20000010 	.word	0x20000010
 8001f24:	20000014 	.word	0x20000014

08001f28 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	4603      	mov	r3, r0
 8001f30:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001f32:	79fb      	ldrb	r3, [r7, #7]
 8001f34:	00db      	lsls	r3, r3, #3
 8001f36:	4a04      	ldr	r2, [pc, #16]	@ (8001f48 <BSP_PB_IRQHandler+0x20>)
 8001f38:	4413      	add	r3, r2
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f001 fe9a 	bl	8003c74 <HAL_EXTI_IRQHandler>
}
 8001f40:	bf00      	nop
 8001f42:	3708      	adds	r7, #8
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	200003dc 	.word	0x200003dc

08001f4c <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001f56:	bf00      	nop
 8001f58:	370c      	adds	r7, #12
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
	...

08001f64 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b084      	sub	sp, #16
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	6039      	str	r1, [r7, #0]
 8001f6e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001f70:	2300      	movs	r3, #0
 8001f72:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8001f74:	79fb      	ldrb	r3, [r7, #7]
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d903      	bls.n	8001f82 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001f7a:	f06f 0301 	mvn.w	r3, #1
 8001f7e:	60fb      	str	r3, [r7, #12]
 8001f80:	e018      	b.n	8001fb4 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8001f82:	79fb      	ldrb	r3, [r7, #7]
 8001f84:	2294      	movs	r2, #148	@ 0x94
 8001f86:	fb02 f303 	mul.w	r3, r2, r3
 8001f8a:	4a0d      	ldr	r2, [pc, #52]	@ (8001fc0 <BSP_COM_Init+0x5c>)
 8001f8c:	4413      	add	r3, r2
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f000 f86e 	bl	8002070 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001f94:	79fb      	ldrb	r3, [r7, #7]
 8001f96:	2294      	movs	r2, #148	@ 0x94
 8001f98:	fb02 f303 	mul.w	r3, r2, r3
 8001f9c:	4a08      	ldr	r2, [pc, #32]	@ (8001fc0 <BSP_COM_Init+0x5c>)
 8001f9e:	4413      	add	r3, r2
 8001fa0:	6839      	ldr	r1, [r7, #0]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f000 f80e 	bl	8001fc4 <MX_LPUART1_Init>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d002      	beq.n	8001fb4 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8001fae:	f06f 0303 	mvn.w	r3, #3
 8001fb2:	e000      	b.n	8001fb6 <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3710      	adds	r7, #16
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	200003e4 	.word	0x200003e4

08001fc4 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8001fce:	4b15      	ldr	r3, [pc, #84]	@ (8002024 <MX_LPUART1_Init+0x60>)
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	220c      	movs	r2, #12
 8001fe2:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	895b      	ldrh	r3, [r3, #10]
 8001fe8:	461a      	mov	r2, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	685a      	ldr	r2, [r3, #4]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	891b      	ldrh	r3, [r3, #8]
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	899b      	ldrh	r3, [r3, #12]
 8002004:	461a      	mov	r2, r3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002010:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f003 fad6 	bl	80055c4 <HAL_UART_Init>
 8002018:	4603      	mov	r3, r0
}
 800201a:	4618      	mov	r0, r3
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	2000000c 	.word	0x2000000c

08002028 <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  (void) HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8002030:	4b09      	ldr	r3, [pc, #36]	@ (8002058 <__io_putchar+0x30>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	461a      	mov	r2, r3
 8002036:	2394      	movs	r3, #148	@ 0x94
 8002038:	fb02 f303 	mul.w	r3, r2, r3
 800203c:	4a07      	ldr	r2, [pc, #28]	@ (800205c <__io_putchar+0x34>)
 800203e:	1898      	adds	r0, r3, r2
 8002040:	1d39      	adds	r1, r7, #4
 8002042:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002046:	2201      	movs	r2, #1
 8002048:	f003 fb16 	bl	8005678 <HAL_UART_Transmit>
  return ch;
 800204c:	687b      	ldr	r3, [r7, #4]
}
 800204e:	4618      	mov	r0, r3
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	20000478 	.word	0x20000478
 800205c:	200003e4 	.word	0x200003e4

08002060 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002064:	2000      	movs	r0, #0
 8002066:	f7ff ff71 	bl	8001f4c <BSP_PB_Callback>
}
 800206a:	bf00      	nop
 800206c:	bd80      	pop	{r7, pc}
	...

08002070 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b08a      	sub	sp, #40	@ 0x28
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8002078:	4b22      	ldr	r3, [pc, #136]	@ (8002104 <COM1_MspInit+0x94>)
 800207a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800207c:	4a21      	ldr	r2, [pc, #132]	@ (8002104 <COM1_MspInit+0x94>)
 800207e:	f043 0301 	orr.w	r3, r3, #1
 8002082:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002084:	4b1f      	ldr	r3, [pc, #124]	@ (8002104 <COM1_MspInit+0x94>)
 8002086:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002088:	f003 0301 	and.w	r3, r3, #1
 800208c:	613b      	str	r3, [r7, #16]
 800208e:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8002090:	4b1c      	ldr	r3, [pc, #112]	@ (8002104 <COM1_MspInit+0x94>)
 8002092:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002094:	4a1b      	ldr	r2, [pc, #108]	@ (8002104 <COM1_MspInit+0x94>)
 8002096:	f043 0301 	orr.w	r3, r3, #1
 800209a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800209c:	4b19      	ldr	r3, [pc, #100]	@ (8002104 <COM1_MspInit+0x94>)
 800209e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a0:	f003 0301 	and.w	r3, r3, #1
 80020a4:	60fb      	str	r3, [r7, #12]
 80020a6:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80020a8:	4b16      	ldr	r3, [pc, #88]	@ (8002104 <COM1_MspInit+0x94>)
 80020aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ac:	4a15      	ldr	r2, [pc, #84]	@ (8002104 <COM1_MspInit+0x94>)
 80020ae:	f043 0301 	orr.w	r3, r3, #1
 80020b2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80020b4:	4b13      	ldr	r3, [pc, #76]	@ (8002104 <COM1_MspInit+0x94>)
 80020b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020b8:	f003 0301 	and.w	r3, r3, #1
 80020bc:	60bb      	str	r3, [r7, #8]
 80020be:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 80020c0:	2304      	movs	r3, #4
 80020c2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80020c4:	2302      	movs	r3, #2
 80020c6:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80020c8:	2302      	movs	r3, #2
 80020ca:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80020cc:	2301      	movs	r3, #1
 80020ce:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80020d0:	230c      	movs	r3, #12
 80020d2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80020d4:	f107 0314 	add.w	r3, r7, #20
 80020d8:	4619      	mov	r1, r3
 80020da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020de:	f002 f8a7 	bl	8004230 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80020e2:	2308      	movs	r3, #8
 80020e4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80020e6:	2302      	movs	r3, #2
 80020e8:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80020ea:	230c      	movs	r3, #12
 80020ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80020ee:	f107 0314 	add.w	r3, r7, #20
 80020f2:	4619      	mov	r1, r3
 80020f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020f8:	f002 f89a 	bl	8004230 <HAL_GPIO_Init>
}
 80020fc:	bf00      	nop
 80020fe:	3728      	adds	r7, #40	@ 0x28
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	40021000 	.word	0x40021000

08002108 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800210e:	2300      	movs	r3, #0
 8002110:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002112:	2003      	movs	r0, #3
 8002114:	f001 fd3e 	bl	8003b94 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002118:	2000      	movs	r0, #0
 800211a:	f000 f80d 	bl	8002138 <HAL_InitTick>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d002      	beq.n	800212a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	71fb      	strb	r3, [r7, #7]
 8002128:	e001      	b.n	800212e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800212a:	f7ff fc4f 	bl	80019cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800212e:	79fb      	ldrb	r3, [r7, #7]

}
 8002130:	4618      	mov	r0, r3
 8002132:	3708      	adds	r7, #8
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}

08002138 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002140:	2300      	movs	r3, #0
 8002142:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002144:	4b16      	ldr	r3, [pc, #88]	@ (80021a0 <HAL_InitTick+0x68>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d022      	beq.n	8002192 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800214c:	4b15      	ldr	r3, [pc, #84]	@ (80021a4 <HAL_InitTick+0x6c>)
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	4b13      	ldr	r3, [pc, #76]	@ (80021a0 <HAL_InitTick+0x68>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002158:	fbb1 f3f3 	udiv	r3, r1, r3
 800215c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002160:	4618      	mov	r0, r3
 8002162:	f001 fd4a 	bl	8003bfa <HAL_SYSTICK_Config>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d10f      	bne.n	800218c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2b0f      	cmp	r3, #15
 8002170:	d809      	bhi.n	8002186 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002172:	2200      	movs	r2, #0
 8002174:	6879      	ldr	r1, [r7, #4]
 8002176:	f04f 30ff 	mov.w	r0, #4294967295
 800217a:	f001 fd16 	bl	8003baa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800217e:	4a0a      	ldr	r2, [pc, #40]	@ (80021a8 <HAL_InitTick+0x70>)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6013      	str	r3, [r2, #0]
 8002184:	e007      	b.n	8002196 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	73fb      	strb	r3, [r7, #15]
 800218a:	e004      	b.n	8002196 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	73fb      	strb	r3, [r7, #15]
 8002190:	e001      	b.n	8002196 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002196:	7bfb      	ldrb	r3, [r7, #15]
}
 8002198:	4618      	mov	r0, r3
 800219a:	3710      	adds	r7, #16
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	2000001c 	.word	0x2000001c
 80021a4:	20000000 	.word	0x20000000
 80021a8:	20000018 	.word	0x20000018

080021ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021b0:	4b05      	ldr	r3, [pc, #20]	@ (80021c8 <HAL_IncTick+0x1c>)
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	4b05      	ldr	r3, [pc, #20]	@ (80021cc <HAL_IncTick+0x20>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4413      	add	r3, r2
 80021ba:	4a03      	ldr	r2, [pc, #12]	@ (80021c8 <HAL_IncTick+0x1c>)
 80021bc:	6013      	str	r3, [r2, #0]
}
 80021be:	bf00      	nop
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr
 80021c8:	2000047c 	.word	0x2000047c
 80021cc:	2000001c 	.word	0x2000001c

080021d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  return uwTick;
 80021d4:	4b03      	ldr	r3, [pc, #12]	@ (80021e4 <HAL_GetTick+0x14>)
 80021d6:	681b      	ldr	r3, [r3, #0]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	2000047c 	.word	0x2000047c

080021e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b084      	sub	sp, #16
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021f0:	f7ff ffee 	bl	80021d0 <HAL_GetTick>
 80021f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002200:	d004      	beq.n	800220c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002202:	4b09      	ldr	r3, [pc, #36]	@ (8002228 <HAL_Delay+0x40>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	68fa      	ldr	r2, [r7, #12]
 8002208:	4413      	add	r3, r2
 800220a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800220c:	bf00      	nop
 800220e:	f7ff ffdf 	bl	80021d0 <HAL_GetTick>
 8002212:	4602      	mov	r2, r0
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	68fa      	ldr	r2, [r7, #12]
 800221a:	429a      	cmp	r2, r3
 800221c:	d8f7      	bhi.n	800220e <HAL_Delay+0x26>
  {
  }
}
 800221e:	bf00      	nop
 8002220:	bf00      	nop
 8002222:	3710      	adds	r7, #16
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	2000001c 	.word	0x2000001c

0800222c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	431a      	orrs	r2, r3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	609a      	str	r2, [r3, #8]
}
 8002246:	bf00      	nop
 8002248:	370c      	adds	r7, #12
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr

08002252 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002252:	b480      	push	{r7}
 8002254:	b083      	sub	sp, #12
 8002256:	af00      	add	r7, sp, #0
 8002258:	6078      	str	r0, [r7, #4]
 800225a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	431a      	orrs	r2, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	609a      	str	r2, [r3, #8]
}
 800226c:	bf00      	nop
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002288:	4618      	mov	r0, r3
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002294:	b480      	push	{r7}
 8002296:	b087      	sub	sp, #28
 8002298:	af00      	add	r7, sp, #0
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	60b9      	str	r1, [r7, #8]
 800229e:	607a      	str	r2, [r7, #4]
 80022a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	3360      	adds	r3, #96	@ 0x60
 80022a6:	461a      	mov	r2, r3
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	4413      	add	r3, r2
 80022ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	4b08      	ldr	r3, [pc, #32]	@ (80022d8 <LL_ADC_SetOffset+0x44>)
 80022b6:	4013      	ands	r3, r2
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80022be:	683a      	ldr	r2, [r7, #0]
 80022c0:	430a      	orrs	r2, r1
 80022c2:	4313      	orrs	r3, r2
 80022c4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80022cc:	bf00      	nop
 80022ce:	371c      	adds	r7, #28
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr
 80022d8:	03fff000 	.word	0x03fff000

080022dc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80022dc:	b480      	push	{r7}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	3360      	adds	r3, #96	@ 0x60
 80022ea:	461a      	mov	r2, r3
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	4413      	add	r3, r2
 80022f2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3714      	adds	r7, #20
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002308:	b480      	push	{r7}
 800230a:	b087      	sub	sp, #28
 800230c:	af00      	add	r7, sp, #0
 800230e:	60f8      	str	r0, [r7, #12]
 8002310:	60b9      	str	r1, [r7, #8]
 8002312:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	3360      	adds	r3, #96	@ 0x60
 8002318:	461a      	mov	r2, r3
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	4413      	add	r3, r2
 8002320:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	431a      	orrs	r2, r3
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002332:	bf00      	nop
 8002334:	371c      	adds	r7, #28
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr

0800233e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800233e:	b480      	push	{r7}
 8002340:	b087      	sub	sp, #28
 8002342:	af00      	add	r7, sp, #0
 8002344:	60f8      	str	r0, [r7, #12]
 8002346:	60b9      	str	r1, [r7, #8]
 8002348:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	3360      	adds	r3, #96	@ 0x60
 800234e:	461a      	mov	r2, r3
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	4413      	add	r3, r2
 8002356:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	431a      	orrs	r2, r3
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002368:	bf00      	nop
 800236a:	371c      	adds	r7, #28
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002374:	b480      	push	{r7}
 8002376:	b087      	sub	sp, #28
 8002378:	af00      	add	r7, sp, #0
 800237a:	60f8      	str	r0, [r7, #12]
 800237c:	60b9      	str	r1, [r7, #8]
 800237e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	3360      	adds	r3, #96	@ 0x60
 8002384:	461a      	mov	r2, r3
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	4413      	add	r3, r2
 800238c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	431a      	orrs	r2, r3
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800239e:	bf00      	nop
 80023a0:	371c      	adds	r7, #28
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr

080023aa <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80023aa:	b480      	push	{r7}
 80023ac:	b083      	sub	sp, #12
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	6078      	str	r0, [r7, #4]
 80023b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	695b      	ldr	r3, [r3, #20]
 80023b8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	431a      	orrs	r2, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	615a      	str	r2, [r3, #20]
}
 80023c4:	bf00      	nop
 80023c6:	370c      	adds	r7, #12
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr

080023d0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d101      	bne.n	80023e8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80023e4:	2301      	movs	r3, #1
 80023e6:	e000      	b.n	80023ea <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr

080023f6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80023f6:	b480      	push	{r7}
 80023f8:	b087      	sub	sp, #28
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	60f8      	str	r0, [r7, #12]
 80023fe:	60b9      	str	r1, [r7, #8]
 8002400:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	3330      	adds	r3, #48	@ 0x30
 8002406:	461a      	mov	r2, r3
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	0a1b      	lsrs	r3, r3, #8
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	f003 030c 	and.w	r3, r3, #12
 8002412:	4413      	add	r3, r2
 8002414:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	f003 031f 	and.w	r3, r3, #31
 8002420:	211f      	movs	r1, #31
 8002422:	fa01 f303 	lsl.w	r3, r1, r3
 8002426:	43db      	mvns	r3, r3
 8002428:	401a      	ands	r2, r3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	0e9b      	lsrs	r3, r3, #26
 800242e:	f003 011f 	and.w	r1, r3, #31
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	f003 031f 	and.w	r3, r3, #31
 8002438:	fa01 f303 	lsl.w	r3, r1, r3
 800243c:	431a      	orrs	r2, r3
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002442:	bf00      	nop
 8002444:	371c      	adds	r7, #28
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr

0800244e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800244e:	b480      	push	{r7}
 8002450:	b087      	sub	sp, #28
 8002452:	af00      	add	r7, sp, #0
 8002454:	60f8      	str	r0, [r7, #12]
 8002456:	60b9      	str	r1, [r7, #8]
 8002458:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	3314      	adds	r3, #20
 800245e:	461a      	mov	r2, r3
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	0e5b      	lsrs	r3, r3, #25
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	f003 0304 	and.w	r3, r3, #4
 800246a:	4413      	add	r3, r2
 800246c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	0d1b      	lsrs	r3, r3, #20
 8002476:	f003 031f 	and.w	r3, r3, #31
 800247a:	2107      	movs	r1, #7
 800247c:	fa01 f303 	lsl.w	r3, r1, r3
 8002480:	43db      	mvns	r3, r3
 8002482:	401a      	ands	r2, r3
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	0d1b      	lsrs	r3, r3, #20
 8002488:	f003 031f 	and.w	r3, r3, #31
 800248c:	6879      	ldr	r1, [r7, #4]
 800248e:	fa01 f303 	lsl.w	r3, r1, r3
 8002492:	431a      	orrs	r2, r3
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002498:	bf00      	nop
 800249a:	371c      	adds	r7, #28
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	60f8      	str	r0, [r7, #12]
 80024ac:	60b9      	str	r1, [r7, #8]
 80024ae:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024bc:	43db      	mvns	r3, r3
 80024be:	401a      	ands	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f003 0318 	and.w	r3, r3, #24
 80024c6:	4908      	ldr	r1, [pc, #32]	@ (80024e8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80024c8:	40d9      	lsrs	r1, r3
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	400b      	ands	r3, r1
 80024ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024d2:	431a      	orrs	r2, r3
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80024da:	bf00      	nop
 80024dc:	3714      	adds	r7, #20
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	0007ffff 	.word	0x0007ffff

080024ec <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f003 031f 	and.w	r3, r3, #31
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002518:	4618      	mov	r0, r3
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002534:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002538:	687a      	ldr	r2, [r7, #4]
 800253a:	6093      	str	r3, [r2, #8]
}
 800253c:	bf00      	nop
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr

08002548 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002558:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800255c:	d101      	bne.n	8002562 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800255e:	2301      	movs	r3, #1
 8002560:	e000      	b.n	8002564 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002562:	2300      	movs	r3, #0
}
 8002564:	4618      	mov	r0, r3
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr

08002570 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002580:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002584:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800258c:	bf00      	nop
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80025ac:	d101      	bne.n	80025b2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80025ae:	2301      	movs	r3, #1
 80025b0:	e000      	b.n	80025b4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80025b2:	2300      	movs	r3, #0
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80025d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025d4:	f043 0201 	orr.w	r2, r3, #1
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80025dc:	bf00      	nop
 80025de:	370c      	adds	r7, #12
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f003 0301 	and.w	r3, r3, #1
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d101      	bne.n	8002600 <LL_ADC_IsEnabled+0x18>
 80025fc:	2301      	movs	r3, #1
 80025fe:	e000      	b.n	8002602 <LL_ADC_IsEnabled+0x1a>
 8002600:	2300      	movs	r3, #0
}
 8002602:	4618      	mov	r0, r3
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr

0800260e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800260e:	b480      	push	{r7}
 8002610:	b083      	sub	sp, #12
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800261e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002622:	f043 0204 	orr.w	r2, r3, #4
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800262a:	bf00      	nop
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr

08002636 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002636:	b480      	push	{r7}
 8002638:	b083      	sub	sp, #12
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f003 0304 	and.w	r3, r3, #4
 8002646:	2b04      	cmp	r3, #4
 8002648:	d101      	bne.n	800264e <LL_ADC_REG_IsConversionOngoing+0x18>
 800264a:	2301      	movs	r3, #1
 800264c:	e000      	b.n	8002650 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800264e:	2300      	movs	r3, #0
}
 8002650:	4618      	mov	r0, r3
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr

0800265c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800265c:	b480      	push	{r7}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	f003 0308 	and.w	r3, r3, #8
 800266c:	2b08      	cmp	r3, #8
 800266e:	d101      	bne.n	8002674 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002670:	2301      	movs	r3, #1
 8002672:	e000      	b.n	8002676 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	370c      	adds	r7, #12
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
	...

08002684 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002684:	b590      	push	{r4, r7, lr}
 8002686:	b089      	sub	sp, #36	@ 0x24
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800268c:	2300      	movs	r3, #0
 800268e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002690:	2300      	movs	r3, #0
 8002692:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d101      	bne.n	800269e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e1a9      	b.n	80029f2 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	695b      	ldr	r3, [r3, #20]
 80026a2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d109      	bne.n	80026c0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f7ff f9b1 	bl	8001a14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2200      	movs	r2, #0
 80026b6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7ff ff3f 	bl	8002548 <LL_ADC_IsDeepPowerDownEnabled>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d004      	beq.n	80026da <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7ff ff25 	bl	8002524 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff ff5a 	bl	8002598 <LL_ADC_IsInternalRegulatorEnabled>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d115      	bne.n	8002716 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7ff ff3e 	bl	8002570 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80026f4:	4b9c      	ldr	r3, [pc, #624]	@ (8002968 <HAL_ADC_Init+0x2e4>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	099b      	lsrs	r3, r3, #6
 80026fa:	4a9c      	ldr	r2, [pc, #624]	@ (800296c <HAL_ADC_Init+0x2e8>)
 80026fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002700:	099b      	lsrs	r3, r3, #6
 8002702:	3301      	adds	r3, #1
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002708:	e002      	b.n	8002710 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	3b01      	subs	r3, #1
 800270e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d1f9      	bne.n	800270a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4618      	mov	r0, r3
 800271c:	f7ff ff3c 	bl	8002598 <LL_ADC_IsInternalRegulatorEnabled>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d10d      	bne.n	8002742 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800272a:	f043 0210 	orr.w	r2, r3, #16
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002736:	f043 0201 	orr.w	r2, r3, #1
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4618      	mov	r0, r3
 8002748:	f7ff ff75 	bl	8002636 <LL_ADC_REG_IsConversionOngoing>
 800274c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002752:	f003 0310 	and.w	r3, r3, #16
 8002756:	2b00      	cmp	r3, #0
 8002758:	f040 8142 	bne.w	80029e0 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	2b00      	cmp	r3, #0
 8002760:	f040 813e 	bne.w	80029e0 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002768:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800276c:	f043 0202 	orr.w	r2, r3, #2
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4618      	mov	r0, r3
 800277a:	f7ff ff35 	bl	80025e8 <LL_ADC_IsEnabled>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d141      	bne.n	8002808 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800278c:	d004      	beq.n	8002798 <HAL_ADC_Init+0x114>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a77      	ldr	r2, [pc, #476]	@ (8002970 <HAL_ADC_Init+0x2ec>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d10f      	bne.n	80027b8 <HAL_ADC_Init+0x134>
 8002798:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800279c:	f7ff ff24 	bl	80025e8 <LL_ADC_IsEnabled>
 80027a0:	4604      	mov	r4, r0
 80027a2:	4873      	ldr	r0, [pc, #460]	@ (8002970 <HAL_ADC_Init+0x2ec>)
 80027a4:	f7ff ff20 	bl	80025e8 <LL_ADC_IsEnabled>
 80027a8:	4603      	mov	r3, r0
 80027aa:	4323      	orrs	r3, r4
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	bf0c      	ite	eq
 80027b0:	2301      	moveq	r3, #1
 80027b2:	2300      	movne	r3, #0
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	e012      	b.n	80027de <HAL_ADC_Init+0x15a>
 80027b8:	486e      	ldr	r0, [pc, #440]	@ (8002974 <HAL_ADC_Init+0x2f0>)
 80027ba:	f7ff ff15 	bl	80025e8 <LL_ADC_IsEnabled>
 80027be:	4604      	mov	r4, r0
 80027c0:	486d      	ldr	r0, [pc, #436]	@ (8002978 <HAL_ADC_Init+0x2f4>)
 80027c2:	f7ff ff11 	bl	80025e8 <LL_ADC_IsEnabled>
 80027c6:	4603      	mov	r3, r0
 80027c8:	431c      	orrs	r4, r3
 80027ca:	486c      	ldr	r0, [pc, #432]	@ (800297c <HAL_ADC_Init+0x2f8>)
 80027cc:	f7ff ff0c 	bl	80025e8 <LL_ADC_IsEnabled>
 80027d0:	4603      	mov	r3, r0
 80027d2:	4323      	orrs	r3, r4
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	bf0c      	ite	eq
 80027d8:	2301      	moveq	r3, #1
 80027da:	2300      	movne	r3, #0
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d012      	beq.n	8002808 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80027ea:	d004      	beq.n	80027f6 <HAL_ADC_Init+0x172>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a5f      	ldr	r2, [pc, #380]	@ (8002970 <HAL_ADC_Init+0x2ec>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d101      	bne.n	80027fa <HAL_ADC_Init+0x176>
 80027f6:	4a62      	ldr	r2, [pc, #392]	@ (8002980 <HAL_ADC_Init+0x2fc>)
 80027f8:	e000      	b.n	80027fc <HAL_ADC_Init+0x178>
 80027fa:	4a62      	ldr	r2, [pc, #392]	@ (8002984 <HAL_ADC_Init+0x300>)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	4619      	mov	r1, r3
 8002802:	4610      	mov	r0, r2
 8002804:	f7ff fd12 	bl	800222c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	7f5b      	ldrb	r3, [r3, #29]
 800280c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002812:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002818:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800281e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002826:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002828:	4313      	orrs	r3, r2
 800282a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002832:	2b01      	cmp	r3, #1
 8002834:	d106      	bne.n	8002844 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800283a:	3b01      	subs	r3, #1
 800283c:	045b      	lsls	r3, r3, #17
 800283e:	69ba      	ldr	r2, [r7, #24]
 8002840:	4313      	orrs	r3, r2
 8002842:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002848:	2b00      	cmp	r3, #0
 800284a:	d009      	beq.n	8002860 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002850:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002858:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800285a:	69ba      	ldr	r2, [r7, #24]
 800285c:	4313      	orrs	r3, r2
 800285e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	68da      	ldr	r2, [r3, #12]
 8002866:	4b48      	ldr	r3, [pc, #288]	@ (8002988 <HAL_ADC_Init+0x304>)
 8002868:	4013      	ands	r3, r2
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	6812      	ldr	r2, [r2, #0]
 800286e:	69b9      	ldr	r1, [r7, #24]
 8002870:	430b      	orrs	r3, r1
 8002872:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	430a      	orrs	r2, r1
 8002888:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4618      	mov	r0, r3
 8002890:	f7ff fee4 	bl	800265c <LL_ADC_INJ_IsConversionOngoing>
 8002894:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d17f      	bne.n	800299c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d17c      	bne.n	800299c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80028a6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80028ae:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80028b0:	4313      	orrs	r3, r2
 80028b2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80028be:	f023 0302 	bic.w	r3, r3, #2
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	6812      	ldr	r2, [r2, #0]
 80028c6:	69b9      	ldr	r1, [r7, #24]
 80028c8:	430b      	orrs	r3, r1
 80028ca:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	691b      	ldr	r3, [r3, #16]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d017      	beq.n	8002904 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	691a      	ldr	r2, [r3, #16]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80028e2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80028ec:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80028f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	6911      	ldr	r1, [r2, #16]
 80028f8:	687a      	ldr	r2, [r7, #4]
 80028fa:	6812      	ldr	r2, [r2, #0]
 80028fc:	430b      	orrs	r3, r1
 80028fe:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002902:	e013      	b.n	800292c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	691a      	ldr	r2, [r3, #16]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002912:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	6812      	ldr	r2, [r2, #0]
 8002920:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002924:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002928:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002932:	2b01      	cmp	r3, #1
 8002934:	d12a      	bne.n	800298c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	691b      	ldr	r3, [r3, #16]
 800293c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002940:	f023 0304 	bic.w	r3, r3, #4
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002948:	687a      	ldr	r2, [r7, #4]
 800294a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800294c:	4311      	orrs	r1, r2
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002952:	4311      	orrs	r1, r2
 8002954:	687a      	ldr	r2, [r7, #4]
 8002956:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002958:	430a      	orrs	r2, r1
 800295a:	431a      	orrs	r2, r3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f042 0201 	orr.w	r2, r2, #1
 8002964:	611a      	str	r2, [r3, #16]
 8002966:	e019      	b.n	800299c <HAL_ADC_Init+0x318>
 8002968:	20000000 	.word	0x20000000
 800296c:	053e2d63 	.word	0x053e2d63
 8002970:	50000100 	.word	0x50000100
 8002974:	50000400 	.word	0x50000400
 8002978:	50000500 	.word	0x50000500
 800297c:	50000600 	.word	0x50000600
 8002980:	50000300 	.word	0x50000300
 8002984:	50000700 	.word	0x50000700
 8002988:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	691a      	ldr	r2, [r3, #16]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f022 0201 	bic.w	r2, r2, #1
 800299a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	695b      	ldr	r3, [r3, #20]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d10c      	bne.n	80029be <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029aa:	f023 010f 	bic.w	r1, r3, #15
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a1b      	ldr	r3, [r3, #32]
 80029b2:	1e5a      	subs	r2, r3, #1
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	430a      	orrs	r2, r1
 80029ba:	631a      	str	r2, [r3, #48]	@ 0x30
 80029bc:	e007      	b.n	80029ce <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f022 020f 	bic.w	r2, r2, #15
 80029cc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029d2:	f023 0303 	bic.w	r3, r3, #3
 80029d6:	f043 0201 	orr.w	r2, r3, #1
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80029de:	e007      	b.n	80029f0 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029e4:	f043 0210 	orr.w	r2, r3, #16
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80029f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3724      	adds	r7, #36	@ 0x24
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd90      	pop	{r4, r7, pc}
 80029fa:	bf00      	nop

080029fc <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b086      	sub	sp, #24
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a0c:	d004      	beq.n	8002a18 <HAL_ADC_Start+0x1c>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a67      	ldr	r2, [pc, #412]	@ (8002bb0 <HAL_ADC_Start+0x1b4>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d101      	bne.n	8002a1c <HAL_ADC_Start+0x20>
 8002a18:	4b66      	ldr	r3, [pc, #408]	@ (8002bb4 <HAL_ADC_Start+0x1b8>)
 8002a1a:	e000      	b.n	8002a1e <HAL_ADC_Start+0x22>
 8002a1c:	4b66      	ldr	r3, [pc, #408]	@ (8002bb8 <HAL_ADC_Start+0x1bc>)
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7ff fd64 	bl	80024ec <LL_ADC_GetMultimode>
 8002a24:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f7ff fe03 	bl	8002636 <LL_ADC_REG_IsConversionOngoing>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	f040 80b4 	bne.w	8002ba0 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d101      	bne.n	8002a46 <HAL_ADC_Start+0x4a>
 8002a42:	2302      	movs	r3, #2
 8002a44:	e0af      	b.n	8002ba6 <HAL_ADC_Start+0x1aa>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2201      	movs	r2, #1
 8002a4a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f000 fe0c 	bl	800366c <ADC_Enable>
 8002a54:	4603      	mov	r3, r0
 8002a56:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002a58:	7dfb      	ldrb	r3, [r7, #23]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	f040 809b 	bne.w	8002b96 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a64:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002a68:	f023 0301 	bic.w	r3, r3, #1
 8002a6c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a4d      	ldr	r2, [pc, #308]	@ (8002bb0 <HAL_ADC_Start+0x1b4>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d009      	beq.n	8002a92 <HAL_ADC_Start+0x96>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a4e      	ldr	r2, [pc, #312]	@ (8002bbc <HAL_ADC_Start+0x1c0>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d002      	beq.n	8002a8e <HAL_ADC_Start+0x92>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	e003      	b.n	8002a96 <HAL_ADC_Start+0x9a>
 8002a8e:	4b4c      	ldr	r3, [pc, #304]	@ (8002bc0 <HAL_ADC_Start+0x1c4>)
 8002a90:	e001      	b.n	8002a96 <HAL_ADC_Start+0x9a>
 8002a92:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	6812      	ldr	r2, [r2, #0]
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d002      	beq.n	8002aa4 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d105      	bne.n	8002ab0 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ab8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002abc:	d106      	bne.n	8002acc <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ac2:	f023 0206 	bic.w	r2, r3, #6
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	661a      	str	r2, [r3, #96]	@ 0x60
 8002aca:	e002      	b.n	8002ad2 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	221c      	movs	r2, #28
 8002ad8:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2200      	movs	r2, #0
 8002ade:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a32      	ldr	r2, [pc, #200]	@ (8002bb0 <HAL_ADC_Start+0x1b4>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d009      	beq.n	8002b00 <HAL_ADC_Start+0x104>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a32      	ldr	r2, [pc, #200]	@ (8002bbc <HAL_ADC_Start+0x1c0>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d002      	beq.n	8002afc <HAL_ADC_Start+0x100>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	e003      	b.n	8002b04 <HAL_ADC_Start+0x108>
 8002afc:	4b30      	ldr	r3, [pc, #192]	@ (8002bc0 <HAL_ADC_Start+0x1c4>)
 8002afe:	e001      	b.n	8002b04 <HAL_ADC_Start+0x108>
 8002b00:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002b04:	687a      	ldr	r2, [r7, #4]
 8002b06:	6812      	ldr	r2, [r2, #0]
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d008      	beq.n	8002b1e <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d005      	beq.n	8002b1e <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	2b05      	cmp	r3, #5
 8002b16:	d002      	beq.n	8002b1e <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	2b09      	cmp	r3, #9
 8002b1c:	d114      	bne.n	8002b48 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d007      	beq.n	8002b3c <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b30:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002b34:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7ff fd64 	bl	800260e <LL_ADC_REG_StartConversion>
 8002b46:	e02d      	b.n	8002ba4 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b4c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a15      	ldr	r2, [pc, #84]	@ (8002bb0 <HAL_ADC_Start+0x1b4>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d009      	beq.n	8002b72 <HAL_ADC_Start+0x176>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a16      	ldr	r2, [pc, #88]	@ (8002bbc <HAL_ADC_Start+0x1c0>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d002      	beq.n	8002b6e <HAL_ADC_Start+0x172>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	e003      	b.n	8002b76 <HAL_ADC_Start+0x17a>
 8002b6e:	4b14      	ldr	r3, [pc, #80]	@ (8002bc0 <HAL_ADC_Start+0x1c4>)
 8002b70:	e001      	b.n	8002b76 <HAL_ADC_Start+0x17a>
 8002b72:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002b76:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d00f      	beq.n	8002ba4 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b88:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002b8c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002b94:	e006      	b.n	8002ba4 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002b9e:	e001      	b.n	8002ba4 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ba4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3718      	adds	r7, #24
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	50000100 	.word	0x50000100
 8002bb4:	50000300 	.word	0x50000300
 8002bb8:	50000700 	.word	0x50000700
 8002bbc:	50000500 	.word	0x50000500
 8002bc0:	50000400 	.word	0x50000400

08002bc4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b088      	sub	sp, #32
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002bd6:	d004      	beq.n	8002be2 <HAL_ADC_PollForConversion+0x1e>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a77      	ldr	r2, [pc, #476]	@ (8002dbc <HAL_ADC_PollForConversion+0x1f8>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d101      	bne.n	8002be6 <HAL_ADC_PollForConversion+0x22>
 8002be2:	4b77      	ldr	r3, [pc, #476]	@ (8002dc0 <HAL_ADC_PollForConversion+0x1fc>)
 8002be4:	e000      	b.n	8002be8 <HAL_ADC_PollForConversion+0x24>
 8002be6:	4b77      	ldr	r3, [pc, #476]	@ (8002dc4 <HAL_ADC_PollForConversion+0x200>)
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7ff fc7f 	bl	80024ec <LL_ADC_GetMultimode>
 8002bee:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	699b      	ldr	r3, [r3, #24]
 8002bf4:	2b08      	cmp	r3, #8
 8002bf6:	d102      	bne.n	8002bfe <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002bf8:	2308      	movs	r3, #8
 8002bfa:	61fb      	str	r3, [r7, #28]
 8002bfc:	e037      	b.n	8002c6e <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d005      	beq.n	8002c10 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	2b05      	cmp	r3, #5
 8002c08:	d002      	beq.n	8002c10 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	2b09      	cmp	r3, #9
 8002c0e:	d111      	bne.n	8002c34 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	f003 0301 	and.w	r3, r3, #1
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d007      	beq.n	8002c2e <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c22:	f043 0220 	orr.w	r2, r3, #32
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e0c1      	b.n	8002db2 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002c2e:	2304      	movs	r3, #4
 8002c30:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002c32:	e01c      	b.n	8002c6e <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c3c:	d004      	beq.n	8002c48 <HAL_ADC_PollForConversion+0x84>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a5e      	ldr	r2, [pc, #376]	@ (8002dbc <HAL_ADC_PollForConversion+0x1f8>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d101      	bne.n	8002c4c <HAL_ADC_PollForConversion+0x88>
 8002c48:	4b5d      	ldr	r3, [pc, #372]	@ (8002dc0 <HAL_ADC_PollForConversion+0x1fc>)
 8002c4a:	e000      	b.n	8002c4e <HAL_ADC_PollForConversion+0x8a>
 8002c4c:	4b5d      	ldr	r3, [pc, #372]	@ (8002dc4 <HAL_ADC_PollForConversion+0x200>)
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7ff fc5a 	bl	8002508 <LL_ADC_GetMultiDMATransfer>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d007      	beq.n	8002c6a <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c5e:	f043 0220 	orr.w	r2, r3, #32
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e0a3      	b.n	8002db2 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002c6a:	2304      	movs	r3, #4
 8002c6c:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002c6e:	f7ff faaf 	bl	80021d0 <HAL_GetTick>
 8002c72:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002c74:	e021      	b.n	8002cba <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c7c:	d01d      	beq.n	8002cba <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002c7e:	f7ff faa7 	bl	80021d0 <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	683a      	ldr	r2, [r7, #0]
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d302      	bcc.n	8002c94 <HAL_ADC_PollForConversion+0xd0>
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d112      	bne.n	8002cba <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d10b      	bne.n	8002cba <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ca6:	f043 0204 	orr.w	r2, r3, #4
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	e07b      	b.n	8002db2 <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d0d6      	beq.n	8002c76 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ccc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7ff fb79 	bl	80023d0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d01c      	beq.n	8002d1e <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	7f5b      	ldrb	r3, [r3, #29]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d118      	bne.n	8002d1e <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 0308 	and.w	r3, r3, #8
 8002cf6:	2b08      	cmp	r3, #8
 8002cf8:	d111      	bne.n	8002d1e <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cfe:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d105      	bne.n	8002d1e <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d16:	f043 0201 	orr.w	r2, r3, #1
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a26      	ldr	r2, [pc, #152]	@ (8002dbc <HAL_ADC_PollForConversion+0x1f8>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d009      	beq.n	8002d3c <HAL_ADC_PollForConversion+0x178>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a26      	ldr	r2, [pc, #152]	@ (8002dc8 <HAL_ADC_PollForConversion+0x204>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d002      	beq.n	8002d38 <HAL_ADC_PollForConversion+0x174>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	e003      	b.n	8002d40 <HAL_ADC_PollForConversion+0x17c>
 8002d38:	4b24      	ldr	r3, [pc, #144]	@ (8002dcc <HAL_ADC_PollForConversion+0x208>)
 8002d3a:	e001      	b.n	8002d40 <HAL_ADC_PollForConversion+0x17c>
 8002d3c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	6812      	ldr	r2, [r2, #0]
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d008      	beq.n	8002d5a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d005      	beq.n	8002d5a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	2b05      	cmp	r3, #5
 8002d52:	d002      	beq.n	8002d5a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	2b09      	cmp	r3, #9
 8002d58:	d104      	bne.n	8002d64 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	61bb      	str	r3, [r7, #24]
 8002d62:	e014      	b.n	8002d8e <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a14      	ldr	r2, [pc, #80]	@ (8002dbc <HAL_ADC_PollForConversion+0x1f8>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d009      	beq.n	8002d82 <HAL_ADC_PollForConversion+0x1be>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a15      	ldr	r2, [pc, #84]	@ (8002dc8 <HAL_ADC_PollForConversion+0x204>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d002      	beq.n	8002d7e <HAL_ADC_PollForConversion+0x1ba>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	e003      	b.n	8002d86 <HAL_ADC_PollForConversion+0x1c2>
 8002d7e:	4b13      	ldr	r3, [pc, #76]	@ (8002dcc <HAL_ADC_PollForConversion+0x208>)
 8002d80:	e001      	b.n	8002d86 <HAL_ADC_PollForConversion+0x1c2>
 8002d82:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002d86:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	2b08      	cmp	r3, #8
 8002d92:	d104      	bne.n	8002d9e <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	2208      	movs	r2, #8
 8002d9a:	601a      	str	r2, [r3, #0]
 8002d9c:	e008      	b.n	8002db0 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d103      	bne.n	8002db0 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	220c      	movs	r2, #12
 8002dae:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002db0:	2300      	movs	r3, #0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3720      	adds	r7, #32
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	50000100 	.word	0x50000100
 8002dc0:	50000300 	.word	0x50000300
 8002dc4:	50000700 	.word	0x50000700
 8002dc8:	50000500 	.word	0x50000500
 8002dcc:	50000400 	.word	0x50000400

08002dd0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	370c      	adds	r7, #12
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr
	...

08002dec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b0b6      	sub	sp, #216	@ 0xd8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002df6:	2300      	movs	r3, #0
 8002df8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d102      	bne.n	8002e10 <HAL_ADC_ConfigChannel+0x24>
 8002e0a:	2302      	movs	r3, #2
 8002e0c:	f000 bc13 	b.w	8003636 <HAL_ADC_ConfigChannel+0x84a>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7ff fc0a 	bl	8002636 <LL_ADC_REG_IsConversionOngoing>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	f040 83f3 	bne.w	8003610 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6818      	ldr	r0, [r3, #0]
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	6859      	ldr	r1, [r3, #4]
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	461a      	mov	r2, r3
 8002e38:	f7ff fadd 	bl	80023f6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7ff fbf8 	bl	8002636 <LL_ADC_REG_IsConversionOngoing>
 8002e46:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f7ff fc04 	bl	800265c <LL_ADC_INJ_IsConversionOngoing>
 8002e54:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e58:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	f040 81d9 	bne.w	8003214 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e62:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	f040 81d4 	bne.w	8003214 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002e74:	d10f      	bne.n	8002e96 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6818      	ldr	r0, [r3, #0]
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	4619      	mov	r1, r3
 8002e82:	f7ff fae4 	bl	800244e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7ff fa8b 	bl	80023aa <LL_ADC_SetSamplingTimeCommonConfig>
 8002e94:	e00e      	b.n	8002eb4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6818      	ldr	r0, [r3, #0]
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	6819      	ldr	r1, [r3, #0]
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	f7ff fad3 	bl	800244e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2100      	movs	r1, #0
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7ff fa7b 	bl	80023aa <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	695a      	ldr	r2, [r3, #20]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	08db      	lsrs	r3, r3, #3
 8002ec0:	f003 0303 	and.w	r3, r3, #3
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	691b      	ldr	r3, [r3, #16]
 8002ed2:	2b04      	cmp	r3, #4
 8002ed4:	d022      	beq.n	8002f1c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6818      	ldr	r0, [r3, #0]
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	6919      	ldr	r1, [r3, #16]
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002ee6:	f7ff f9d5 	bl	8002294 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6818      	ldr	r0, [r3, #0]
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	6919      	ldr	r1, [r3, #16]
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	699b      	ldr	r3, [r3, #24]
 8002ef6:	461a      	mov	r2, r3
 8002ef8:	f7ff fa21 	bl	800233e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6818      	ldr	r0, [r3, #0]
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d102      	bne.n	8002f12 <HAL_ADC_ConfigChannel+0x126>
 8002f0c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f10:	e000      	b.n	8002f14 <HAL_ADC_ConfigChannel+0x128>
 8002f12:	2300      	movs	r3, #0
 8002f14:	461a      	mov	r2, r3
 8002f16:	f7ff fa2d 	bl	8002374 <LL_ADC_SetOffsetSaturation>
 8002f1a:	e17b      	b.n	8003214 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2100      	movs	r1, #0
 8002f22:	4618      	mov	r0, r3
 8002f24:	f7ff f9da 	bl	80022dc <LL_ADC_GetOffsetChannel>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d10a      	bne.n	8002f48 <HAL_ADC_ConfigChannel+0x15c>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2100      	movs	r1, #0
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7ff f9cf 	bl	80022dc <LL_ADC_GetOffsetChannel>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	0e9b      	lsrs	r3, r3, #26
 8002f42:	f003 021f 	and.w	r2, r3, #31
 8002f46:	e01e      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x19a>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2100      	movs	r1, #0
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7ff f9c4 	bl	80022dc <LL_ADC_GetOffsetChannel>
 8002f54:	4603      	mov	r3, r0
 8002f56:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002f5e:	fa93 f3a3 	rbit	r3, r3
 8002f62:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002f66:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f6a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002f6e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002f76:	2320      	movs	r3, #32
 8002f78:	e004      	b.n	8002f84 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002f7a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002f7e:	fab3 f383 	clz	r3, r3
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d105      	bne.n	8002f9e <HAL_ADC_ConfigChannel+0x1b2>
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	0e9b      	lsrs	r3, r3, #26
 8002f98:	f003 031f 	and.w	r3, r3, #31
 8002f9c:	e018      	b.n	8002fd0 <HAL_ADC_ConfigChannel+0x1e4>
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fa6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002faa:	fa93 f3a3 	rbit	r3, r3
 8002fae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002fb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002fb6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002fba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d101      	bne.n	8002fc6 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002fc2:	2320      	movs	r3, #32
 8002fc4:	e004      	b.n	8002fd0 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002fc6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002fca:	fab3 f383 	clz	r3, r3
 8002fce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d106      	bne.n	8002fe2 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	2100      	movs	r1, #0
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f7ff f993 	bl	8002308 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	2101      	movs	r1, #1
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7ff f977 	bl	80022dc <LL_ADC_GetOffsetChannel>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d10a      	bne.n	800300e <HAL_ADC_ConfigChannel+0x222>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	2101      	movs	r1, #1
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7ff f96c 	bl	80022dc <LL_ADC_GetOffsetChannel>
 8003004:	4603      	mov	r3, r0
 8003006:	0e9b      	lsrs	r3, r3, #26
 8003008:	f003 021f 	and.w	r2, r3, #31
 800300c:	e01e      	b.n	800304c <HAL_ADC_ConfigChannel+0x260>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	2101      	movs	r1, #1
 8003014:	4618      	mov	r0, r3
 8003016:	f7ff f961 	bl	80022dc <LL_ADC_GetOffsetChannel>
 800301a:	4603      	mov	r3, r0
 800301c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003020:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003024:	fa93 f3a3 	rbit	r3, r3
 8003028:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800302c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003030:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003034:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003038:	2b00      	cmp	r3, #0
 800303a:	d101      	bne.n	8003040 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800303c:	2320      	movs	r3, #32
 800303e:	e004      	b.n	800304a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003040:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003044:	fab3 f383 	clz	r3, r3
 8003048:	b2db      	uxtb	r3, r3
 800304a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003054:	2b00      	cmp	r3, #0
 8003056:	d105      	bne.n	8003064 <HAL_ADC_ConfigChannel+0x278>
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	0e9b      	lsrs	r3, r3, #26
 800305e:	f003 031f 	and.w	r3, r3, #31
 8003062:	e018      	b.n	8003096 <HAL_ADC_ConfigChannel+0x2aa>
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800306c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003070:	fa93 f3a3 	rbit	r3, r3
 8003074:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003078:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800307c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003080:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003084:	2b00      	cmp	r3, #0
 8003086:	d101      	bne.n	800308c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003088:	2320      	movs	r3, #32
 800308a:	e004      	b.n	8003096 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800308c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003090:	fab3 f383 	clz	r3, r3
 8003094:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003096:	429a      	cmp	r2, r3
 8003098:	d106      	bne.n	80030a8 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	2200      	movs	r2, #0
 80030a0:	2101      	movs	r1, #1
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7ff f930 	bl	8002308 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	2102      	movs	r1, #2
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7ff f914 	bl	80022dc <LL_ADC_GetOffsetChannel>
 80030b4:	4603      	mov	r3, r0
 80030b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d10a      	bne.n	80030d4 <HAL_ADC_ConfigChannel+0x2e8>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2102      	movs	r1, #2
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7ff f909 	bl	80022dc <LL_ADC_GetOffsetChannel>
 80030ca:	4603      	mov	r3, r0
 80030cc:	0e9b      	lsrs	r3, r3, #26
 80030ce:	f003 021f 	and.w	r2, r3, #31
 80030d2:	e01e      	b.n	8003112 <HAL_ADC_ConfigChannel+0x326>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2102      	movs	r1, #2
 80030da:	4618      	mov	r0, r3
 80030dc:	f7ff f8fe 	bl	80022dc <LL_ADC_GetOffsetChannel>
 80030e0:	4603      	mov	r3, r0
 80030e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80030ea:	fa93 f3a3 	rbit	r3, r3
 80030ee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80030f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80030f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80030fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d101      	bne.n	8003106 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003102:	2320      	movs	r3, #32
 8003104:	e004      	b.n	8003110 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003106:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800310a:	fab3 f383 	clz	r3, r3
 800310e:	b2db      	uxtb	r3, r3
 8003110:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800311a:	2b00      	cmp	r3, #0
 800311c:	d105      	bne.n	800312a <HAL_ADC_ConfigChannel+0x33e>
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	0e9b      	lsrs	r3, r3, #26
 8003124:	f003 031f 	and.w	r3, r3, #31
 8003128:	e016      	b.n	8003158 <HAL_ADC_ConfigChannel+0x36c>
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003132:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003136:	fa93 f3a3 	rbit	r3, r3
 800313a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800313c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800313e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003142:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800314a:	2320      	movs	r3, #32
 800314c:	e004      	b.n	8003158 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800314e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003152:	fab3 f383 	clz	r3, r3
 8003156:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003158:	429a      	cmp	r2, r3
 800315a:	d106      	bne.n	800316a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2200      	movs	r2, #0
 8003162:	2102      	movs	r1, #2
 8003164:	4618      	mov	r0, r3
 8003166:	f7ff f8cf 	bl	8002308 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2103      	movs	r1, #3
 8003170:	4618      	mov	r0, r3
 8003172:	f7ff f8b3 	bl	80022dc <LL_ADC_GetOffsetChannel>
 8003176:	4603      	mov	r3, r0
 8003178:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800317c:	2b00      	cmp	r3, #0
 800317e:	d10a      	bne.n	8003196 <HAL_ADC_ConfigChannel+0x3aa>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2103      	movs	r1, #3
 8003186:	4618      	mov	r0, r3
 8003188:	f7ff f8a8 	bl	80022dc <LL_ADC_GetOffsetChannel>
 800318c:	4603      	mov	r3, r0
 800318e:	0e9b      	lsrs	r3, r3, #26
 8003190:	f003 021f 	and.w	r2, r3, #31
 8003194:	e017      	b.n	80031c6 <HAL_ADC_ConfigChannel+0x3da>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	2103      	movs	r1, #3
 800319c:	4618      	mov	r0, r3
 800319e:	f7ff f89d 	bl	80022dc <LL_ADC_GetOffsetChannel>
 80031a2:	4603      	mov	r3, r0
 80031a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031a8:	fa93 f3a3 	rbit	r3, r3
 80031ac:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80031ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80031b0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80031b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d101      	bne.n	80031bc <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80031b8:	2320      	movs	r3, #32
 80031ba:	e003      	b.n	80031c4 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80031bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80031be:	fab3 f383 	clz	r3, r3
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d105      	bne.n	80031de <HAL_ADC_ConfigChannel+0x3f2>
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	0e9b      	lsrs	r3, r3, #26
 80031d8:	f003 031f 	and.w	r3, r3, #31
 80031dc:	e011      	b.n	8003202 <HAL_ADC_ConfigChannel+0x416>
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80031e6:	fa93 f3a3 	rbit	r3, r3
 80031ea:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80031ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80031ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80031f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d101      	bne.n	80031fa <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80031f6:	2320      	movs	r3, #32
 80031f8:	e003      	b.n	8003202 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80031fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031fc:	fab3 f383 	clz	r3, r3
 8003200:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003202:	429a      	cmp	r2, r3
 8003204:	d106      	bne.n	8003214 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	2200      	movs	r2, #0
 800320c:	2103      	movs	r1, #3
 800320e:	4618      	mov	r0, r3
 8003210:	f7ff f87a 	bl	8002308 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4618      	mov	r0, r3
 800321a:	f7ff f9e5 	bl	80025e8 <LL_ADC_IsEnabled>
 800321e:	4603      	mov	r3, r0
 8003220:	2b00      	cmp	r3, #0
 8003222:	f040 813d 	bne.w	80034a0 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6818      	ldr	r0, [r3, #0]
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	6819      	ldr	r1, [r3, #0]
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	68db      	ldr	r3, [r3, #12]
 8003232:	461a      	mov	r2, r3
 8003234:	f7ff f936 	bl	80024a4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	4aa2      	ldr	r2, [pc, #648]	@ (80034c8 <HAL_ADC_ConfigChannel+0x6dc>)
 800323e:	4293      	cmp	r3, r2
 8003240:	f040 812e 	bne.w	80034a0 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003250:	2b00      	cmp	r3, #0
 8003252:	d10b      	bne.n	800326c <HAL_ADC_ConfigChannel+0x480>
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	0e9b      	lsrs	r3, r3, #26
 800325a:	3301      	adds	r3, #1
 800325c:	f003 031f 	and.w	r3, r3, #31
 8003260:	2b09      	cmp	r3, #9
 8003262:	bf94      	ite	ls
 8003264:	2301      	movls	r3, #1
 8003266:	2300      	movhi	r3, #0
 8003268:	b2db      	uxtb	r3, r3
 800326a:	e019      	b.n	80032a0 <HAL_ADC_ConfigChannel+0x4b4>
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003272:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003274:	fa93 f3a3 	rbit	r3, r3
 8003278:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800327a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800327c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800327e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003280:	2b00      	cmp	r3, #0
 8003282:	d101      	bne.n	8003288 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003284:	2320      	movs	r3, #32
 8003286:	e003      	b.n	8003290 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003288:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800328a:	fab3 f383 	clz	r3, r3
 800328e:	b2db      	uxtb	r3, r3
 8003290:	3301      	adds	r3, #1
 8003292:	f003 031f 	and.w	r3, r3, #31
 8003296:	2b09      	cmp	r3, #9
 8003298:	bf94      	ite	ls
 800329a:	2301      	movls	r3, #1
 800329c:	2300      	movhi	r3, #0
 800329e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d079      	beq.n	8003398 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d107      	bne.n	80032c0 <HAL_ADC_ConfigChannel+0x4d4>
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	0e9b      	lsrs	r3, r3, #26
 80032b6:	3301      	adds	r3, #1
 80032b8:	069b      	lsls	r3, r3, #26
 80032ba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80032be:	e015      	b.n	80032ec <HAL_ADC_ConfigChannel+0x500>
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032c8:	fa93 f3a3 	rbit	r3, r3
 80032cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80032ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80032d0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80032d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d101      	bne.n	80032dc <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80032d8:	2320      	movs	r3, #32
 80032da:	e003      	b.n	80032e4 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80032dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032de:	fab3 f383 	clz	r3, r3
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	3301      	adds	r3, #1
 80032e6:	069b      	lsls	r3, r3, #26
 80032e8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d109      	bne.n	800330c <HAL_ADC_ConfigChannel+0x520>
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	0e9b      	lsrs	r3, r3, #26
 80032fe:	3301      	adds	r3, #1
 8003300:	f003 031f 	and.w	r3, r3, #31
 8003304:	2101      	movs	r1, #1
 8003306:	fa01 f303 	lsl.w	r3, r1, r3
 800330a:	e017      	b.n	800333c <HAL_ADC_ConfigChannel+0x550>
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003312:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003314:	fa93 f3a3 	rbit	r3, r3
 8003318:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800331a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800331c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800331e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003320:	2b00      	cmp	r3, #0
 8003322:	d101      	bne.n	8003328 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003324:	2320      	movs	r3, #32
 8003326:	e003      	b.n	8003330 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003328:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800332a:	fab3 f383 	clz	r3, r3
 800332e:	b2db      	uxtb	r3, r3
 8003330:	3301      	adds	r3, #1
 8003332:	f003 031f 	and.w	r3, r3, #31
 8003336:	2101      	movs	r1, #1
 8003338:	fa01 f303 	lsl.w	r3, r1, r3
 800333c:	ea42 0103 	orr.w	r1, r2, r3
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003348:	2b00      	cmp	r3, #0
 800334a:	d10a      	bne.n	8003362 <HAL_ADC_ConfigChannel+0x576>
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	0e9b      	lsrs	r3, r3, #26
 8003352:	3301      	adds	r3, #1
 8003354:	f003 021f 	and.w	r2, r3, #31
 8003358:	4613      	mov	r3, r2
 800335a:	005b      	lsls	r3, r3, #1
 800335c:	4413      	add	r3, r2
 800335e:	051b      	lsls	r3, r3, #20
 8003360:	e018      	b.n	8003394 <HAL_ADC_ConfigChannel+0x5a8>
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800336a:	fa93 f3a3 	rbit	r3, r3
 800336e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003370:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003372:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003374:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003376:	2b00      	cmp	r3, #0
 8003378:	d101      	bne.n	800337e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800337a:	2320      	movs	r3, #32
 800337c:	e003      	b.n	8003386 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800337e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003380:	fab3 f383 	clz	r3, r3
 8003384:	b2db      	uxtb	r3, r3
 8003386:	3301      	adds	r3, #1
 8003388:	f003 021f 	and.w	r2, r3, #31
 800338c:	4613      	mov	r3, r2
 800338e:	005b      	lsls	r3, r3, #1
 8003390:	4413      	add	r3, r2
 8003392:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003394:	430b      	orrs	r3, r1
 8003396:	e07e      	b.n	8003496 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d107      	bne.n	80033b4 <HAL_ADC_ConfigChannel+0x5c8>
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	0e9b      	lsrs	r3, r3, #26
 80033aa:	3301      	adds	r3, #1
 80033ac:	069b      	lsls	r3, r3, #26
 80033ae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80033b2:	e015      	b.n	80033e0 <HAL_ADC_ConfigChannel+0x5f4>
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033bc:	fa93 f3a3 	rbit	r3, r3
 80033c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80033c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033c4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80033c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d101      	bne.n	80033d0 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80033cc:	2320      	movs	r3, #32
 80033ce:	e003      	b.n	80033d8 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80033d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033d2:	fab3 f383 	clz	r3, r3
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	3301      	adds	r3, #1
 80033da:	069b      	lsls	r3, r3, #26
 80033dc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d109      	bne.n	8003400 <HAL_ADC_ConfigChannel+0x614>
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	0e9b      	lsrs	r3, r3, #26
 80033f2:	3301      	adds	r3, #1
 80033f4:	f003 031f 	and.w	r3, r3, #31
 80033f8:	2101      	movs	r1, #1
 80033fa:	fa01 f303 	lsl.w	r3, r1, r3
 80033fe:	e017      	b.n	8003430 <HAL_ADC_ConfigChannel+0x644>
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003406:	6a3b      	ldr	r3, [r7, #32]
 8003408:	fa93 f3a3 	rbit	r3, r3
 800340c:	61fb      	str	r3, [r7, #28]
  return result;
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003414:	2b00      	cmp	r3, #0
 8003416:	d101      	bne.n	800341c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003418:	2320      	movs	r3, #32
 800341a:	e003      	b.n	8003424 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800341c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800341e:	fab3 f383 	clz	r3, r3
 8003422:	b2db      	uxtb	r3, r3
 8003424:	3301      	adds	r3, #1
 8003426:	f003 031f 	and.w	r3, r3, #31
 800342a:	2101      	movs	r1, #1
 800342c:	fa01 f303 	lsl.w	r3, r1, r3
 8003430:	ea42 0103 	orr.w	r1, r2, r3
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800343c:	2b00      	cmp	r3, #0
 800343e:	d10d      	bne.n	800345c <HAL_ADC_ConfigChannel+0x670>
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	0e9b      	lsrs	r3, r3, #26
 8003446:	3301      	adds	r3, #1
 8003448:	f003 021f 	and.w	r2, r3, #31
 800344c:	4613      	mov	r3, r2
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	4413      	add	r3, r2
 8003452:	3b1e      	subs	r3, #30
 8003454:	051b      	lsls	r3, r3, #20
 8003456:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800345a:	e01b      	b.n	8003494 <HAL_ADC_ConfigChannel+0x6a8>
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	fa93 f3a3 	rbit	r3, r3
 8003468:	613b      	str	r3, [r7, #16]
  return result;
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800346e:	69bb      	ldr	r3, [r7, #24]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d101      	bne.n	8003478 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003474:	2320      	movs	r3, #32
 8003476:	e003      	b.n	8003480 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003478:	69bb      	ldr	r3, [r7, #24]
 800347a:	fab3 f383 	clz	r3, r3
 800347e:	b2db      	uxtb	r3, r3
 8003480:	3301      	adds	r3, #1
 8003482:	f003 021f 	and.w	r2, r3, #31
 8003486:	4613      	mov	r3, r2
 8003488:	005b      	lsls	r3, r3, #1
 800348a:	4413      	add	r3, r2
 800348c:	3b1e      	subs	r3, #30
 800348e:	051b      	lsls	r3, r3, #20
 8003490:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003494:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003496:	683a      	ldr	r2, [r7, #0]
 8003498:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800349a:	4619      	mov	r1, r3
 800349c:	f7fe ffd7 	bl	800244e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	4b09      	ldr	r3, [pc, #36]	@ (80034cc <HAL_ADC_ConfigChannel+0x6e0>)
 80034a6:	4013      	ands	r3, r2
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	f000 80be 	beq.w	800362a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034b6:	d004      	beq.n	80034c2 <HAL_ADC_ConfigChannel+0x6d6>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a04      	ldr	r2, [pc, #16]	@ (80034d0 <HAL_ADC_ConfigChannel+0x6e4>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d10a      	bne.n	80034d8 <HAL_ADC_ConfigChannel+0x6ec>
 80034c2:	4b04      	ldr	r3, [pc, #16]	@ (80034d4 <HAL_ADC_ConfigChannel+0x6e8>)
 80034c4:	e009      	b.n	80034da <HAL_ADC_ConfigChannel+0x6ee>
 80034c6:	bf00      	nop
 80034c8:	407f0000 	.word	0x407f0000
 80034cc:	80080000 	.word	0x80080000
 80034d0:	50000100 	.word	0x50000100
 80034d4:	50000300 	.word	0x50000300
 80034d8:	4b59      	ldr	r3, [pc, #356]	@ (8003640 <HAL_ADC_ConfigChannel+0x854>)
 80034da:	4618      	mov	r0, r3
 80034dc:	f7fe fecc 	bl	8002278 <LL_ADC_GetCommonPathInternalCh>
 80034e0:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a56      	ldr	r2, [pc, #344]	@ (8003644 <HAL_ADC_ConfigChannel+0x858>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d004      	beq.n	80034f8 <HAL_ADC_ConfigChannel+0x70c>
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a55      	ldr	r2, [pc, #340]	@ (8003648 <HAL_ADC_ConfigChannel+0x85c>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d13a      	bne.n	800356e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80034f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d134      	bne.n	800356e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800350c:	d005      	beq.n	800351a <HAL_ADC_ConfigChannel+0x72e>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a4e      	ldr	r2, [pc, #312]	@ (800364c <HAL_ADC_ConfigChannel+0x860>)
 8003514:	4293      	cmp	r3, r2
 8003516:	f040 8085 	bne.w	8003624 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003522:	d004      	beq.n	800352e <HAL_ADC_ConfigChannel+0x742>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a49      	ldr	r2, [pc, #292]	@ (8003650 <HAL_ADC_ConfigChannel+0x864>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d101      	bne.n	8003532 <HAL_ADC_ConfigChannel+0x746>
 800352e:	4a49      	ldr	r2, [pc, #292]	@ (8003654 <HAL_ADC_ConfigChannel+0x868>)
 8003530:	e000      	b.n	8003534 <HAL_ADC_ConfigChannel+0x748>
 8003532:	4a43      	ldr	r2, [pc, #268]	@ (8003640 <HAL_ADC_ConfigChannel+0x854>)
 8003534:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003538:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800353c:	4619      	mov	r1, r3
 800353e:	4610      	mov	r0, r2
 8003540:	f7fe fe87 	bl	8002252 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003544:	4b44      	ldr	r3, [pc, #272]	@ (8003658 <HAL_ADC_ConfigChannel+0x86c>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	099b      	lsrs	r3, r3, #6
 800354a:	4a44      	ldr	r2, [pc, #272]	@ (800365c <HAL_ADC_ConfigChannel+0x870>)
 800354c:	fba2 2303 	umull	r2, r3, r2, r3
 8003550:	099b      	lsrs	r3, r3, #6
 8003552:	1c5a      	adds	r2, r3, #1
 8003554:	4613      	mov	r3, r2
 8003556:	005b      	lsls	r3, r3, #1
 8003558:	4413      	add	r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800355e:	e002      	b.n	8003566 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	3b01      	subs	r3, #1
 8003564:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d1f9      	bne.n	8003560 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800356c:	e05a      	b.n	8003624 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a3b      	ldr	r2, [pc, #236]	@ (8003660 <HAL_ADC_ConfigChannel+0x874>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d125      	bne.n	80035c4 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003578:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800357c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003580:	2b00      	cmp	r3, #0
 8003582:	d11f      	bne.n	80035c4 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a31      	ldr	r2, [pc, #196]	@ (8003650 <HAL_ADC_ConfigChannel+0x864>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d104      	bne.n	8003598 <HAL_ADC_ConfigChannel+0x7ac>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a34      	ldr	r2, [pc, #208]	@ (8003664 <HAL_ADC_ConfigChannel+0x878>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d047      	beq.n	8003628 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035a0:	d004      	beq.n	80035ac <HAL_ADC_ConfigChannel+0x7c0>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a2a      	ldr	r2, [pc, #168]	@ (8003650 <HAL_ADC_ConfigChannel+0x864>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d101      	bne.n	80035b0 <HAL_ADC_ConfigChannel+0x7c4>
 80035ac:	4a29      	ldr	r2, [pc, #164]	@ (8003654 <HAL_ADC_ConfigChannel+0x868>)
 80035ae:	e000      	b.n	80035b2 <HAL_ADC_ConfigChannel+0x7c6>
 80035b0:	4a23      	ldr	r2, [pc, #140]	@ (8003640 <HAL_ADC_ConfigChannel+0x854>)
 80035b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035ba:	4619      	mov	r1, r3
 80035bc:	4610      	mov	r0, r2
 80035be:	f7fe fe48 	bl	8002252 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80035c2:	e031      	b.n	8003628 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a27      	ldr	r2, [pc, #156]	@ (8003668 <HAL_ADC_ConfigChannel+0x87c>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d12d      	bne.n	800362a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80035ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d127      	bne.n	800362a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a1c      	ldr	r2, [pc, #112]	@ (8003650 <HAL_ADC_ConfigChannel+0x864>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d022      	beq.n	800362a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035ec:	d004      	beq.n	80035f8 <HAL_ADC_ConfigChannel+0x80c>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a17      	ldr	r2, [pc, #92]	@ (8003650 <HAL_ADC_ConfigChannel+0x864>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d101      	bne.n	80035fc <HAL_ADC_ConfigChannel+0x810>
 80035f8:	4a16      	ldr	r2, [pc, #88]	@ (8003654 <HAL_ADC_ConfigChannel+0x868>)
 80035fa:	e000      	b.n	80035fe <HAL_ADC_ConfigChannel+0x812>
 80035fc:	4a10      	ldr	r2, [pc, #64]	@ (8003640 <HAL_ADC_ConfigChannel+0x854>)
 80035fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003602:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003606:	4619      	mov	r1, r3
 8003608:	4610      	mov	r0, r2
 800360a:	f7fe fe22 	bl	8002252 <LL_ADC_SetCommonPathInternalCh>
 800360e:	e00c      	b.n	800362a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003614:	f043 0220 	orr.w	r2, r3, #32
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003622:	e002      	b.n	800362a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003624:	bf00      	nop
 8003626:	e000      	b.n	800362a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003628:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003632:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003636:	4618      	mov	r0, r3
 8003638:	37d8      	adds	r7, #216	@ 0xd8
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	50000700 	.word	0x50000700
 8003644:	c3210000 	.word	0xc3210000
 8003648:	90c00010 	.word	0x90c00010
 800364c:	50000600 	.word	0x50000600
 8003650:	50000100 	.word	0x50000100
 8003654:	50000300 	.word	0x50000300
 8003658:	20000000 	.word	0x20000000
 800365c:	053e2d63 	.word	0x053e2d63
 8003660:	c7520000 	.word	0xc7520000
 8003664:	50000500 	.word	0x50000500
 8003668:	cb840000 	.word	0xcb840000

0800366c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003674:	2300      	movs	r3, #0
 8003676:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4618      	mov	r0, r3
 800367e:	f7fe ffb3 	bl	80025e8 <LL_ADC_IsEnabled>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d176      	bne.n	8003776 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	689a      	ldr	r2, [r3, #8]
 800368e:	4b3c      	ldr	r3, [pc, #240]	@ (8003780 <ADC_Enable+0x114>)
 8003690:	4013      	ands	r3, r2
 8003692:	2b00      	cmp	r3, #0
 8003694:	d00d      	beq.n	80036b2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800369a:	f043 0210 	orr.w	r2, r3, #16
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036a6:	f043 0201 	orr.w	r2, r3, #1
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e062      	b.n	8003778 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7fe ff82 	bl	80025c0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036c4:	d004      	beq.n	80036d0 <ADC_Enable+0x64>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a2e      	ldr	r2, [pc, #184]	@ (8003784 <ADC_Enable+0x118>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d101      	bne.n	80036d4 <ADC_Enable+0x68>
 80036d0:	4b2d      	ldr	r3, [pc, #180]	@ (8003788 <ADC_Enable+0x11c>)
 80036d2:	e000      	b.n	80036d6 <ADC_Enable+0x6a>
 80036d4:	4b2d      	ldr	r3, [pc, #180]	@ (800378c <ADC_Enable+0x120>)
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7fe fdce 	bl	8002278 <LL_ADC_GetCommonPathInternalCh>
 80036dc:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80036de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d013      	beq.n	800370e <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80036e6:	4b2a      	ldr	r3, [pc, #168]	@ (8003790 <ADC_Enable+0x124>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	099b      	lsrs	r3, r3, #6
 80036ec:	4a29      	ldr	r2, [pc, #164]	@ (8003794 <ADC_Enable+0x128>)
 80036ee:	fba2 2303 	umull	r2, r3, r2, r3
 80036f2:	099b      	lsrs	r3, r3, #6
 80036f4:	1c5a      	adds	r2, r3, #1
 80036f6:	4613      	mov	r3, r2
 80036f8:	005b      	lsls	r3, r3, #1
 80036fa:	4413      	add	r3, r2
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003700:	e002      	b.n	8003708 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	3b01      	subs	r3, #1
 8003706:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d1f9      	bne.n	8003702 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800370e:	f7fe fd5f 	bl	80021d0 <HAL_GetTick>
 8003712:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003714:	e028      	b.n	8003768 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4618      	mov	r0, r3
 800371c:	f7fe ff64 	bl	80025e8 <LL_ADC_IsEnabled>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d104      	bne.n	8003730 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4618      	mov	r0, r3
 800372c:	f7fe ff48 	bl	80025c0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003730:	f7fe fd4e 	bl	80021d0 <HAL_GetTick>
 8003734:	4602      	mov	r2, r0
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	2b02      	cmp	r3, #2
 800373c:	d914      	bls.n	8003768 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0301 	and.w	r3, r3, #1
 8003748:	2b01      	cmp	r3, #1
 800374a:	d00d      	beq.n	8003768 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003750:	f043 0210 	orr.w	r2, r3, #16
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800375c:	f043 0201 	orr.w	r2, r3, #1
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e007      	b.n	8003778 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0301 	and.w	r3, r3, #1
 8003772:	2b01      	cmp	r3, #1
 8003774:	d1cf      	bne.n	8003716 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003776:	2300      	movs	r3, #0
}
 8003778:	4618      	mov	r0, r3
 800377a:	3710      	adds	r7, #16
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	8000003f 	.word	0x8000003f
 8003784:	50000100 	.word	0x50000100
 8003788:	50000300 	.word	0x50000300
 800378c:	50000700 	.word	0x50000700
 8003790:	20000000 	.word	0x20000000
 8003794:	053e2d63 	.word	0x053e2d63

08003798 <LL_ADC_IsEnabled>:
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	f003 0301 	and.w	r3, r3, #1
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d101      	bne.n	80037b0 <LL_ADC_IsEnabled+0x18>
 80037ac:	2301      	movs	r3, #1
 80037ae:	e000      	b.n	80037b2 <LL_ADC_IsEnabled+0x1a>
 80037b0:	2300      	movs	r3, #0
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	370c      	adds	r7, #12
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr

080037be <LL_ADC_REG_IsConversionOngoing>:
{
 80037be:	b480      	push	{r7}
 80037c0:	b083      	sub	sp, #12
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	f003 0304 	and.w	r3, r3, #4
 80037ce:	2b04      	cmp	r3, #4
 80037d0:	d101      	bne.n	80037d6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80037d2:	2301      	movs	r3, #1
 80037d4:	e000      	b.n	80037d8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80037d6:	2300      	movs	r3, #0
}
 80037d8:	4618      	mov	r0, r3
 80037da:	370c      	adds	r7, #12
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr

080037e4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80037e4:	b590      	push	{r4, r7, lr}
 80037e6:	b0a1      	sub	sp, #132	@ 0x84
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037ee:	2300      	movs	r3, #0
 80037f0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d101      	bne.n	8003802 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80037fe:	2302      	movs	r3, #2
 8003800:	e0e7      	b.n	80039d2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2201      	movs	r2, #1
 8003806:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800380a:	2300      	movs	r3, #0
 800380c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800380e:	2300      	movs	r3, #0
 8003810:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800381a:	d102      	bne.n	8003822 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800381c:	4b6f      	ldr	r3, [pc, #444]	@ (80039dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800381e:	60bb      	str	r3, [r7, #8]
 8003820:	e009      	b.n	8003836 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a6e      	ldr	r2, [pc, #440]	@ (80039e0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d102      	bne.n	8003832 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800382c:	4b6d      	ldr	r3, [pc, #436]	@ (80039e4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800382e:	60bb      	str	r3, [r7, #8]
 8003830:	e001      	b.n	8003836 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003832:	2300      	movs	r3, #0
 8003834:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d10b      	bne.n	8003854 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003840:	f043 0220 	orr.w	r2, r3, #32
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e0be      	b.n	80039d2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	4618      	mov	r0, r3
 8003858:	f7ff ffb1 	bl	80037be <LL_ADC_REG_IsConversionOngoing>
 800385c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4618      	mov	r0, r3
 8003864:	f7ff ffab 	bl	80037be <LL_ADC_REG_IsConversionOngoing>
 8003868:	4603      	mov	r3, r0
 800386a:	2b00      	cmp	r3, #0
 800386c:	f040 80a0 	bne.w	80039b0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003870:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003872:	2b00      	cmp	r3, #0
 8003874:	f040 809c 	bne.w	80039b0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003880:	d004      	beq.n	800388c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a55      	ldr	r2, [pc, #340]	@ (80039dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d101      	bne.n	8003890 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800388c:	4b56      	ldr	r3, [pc, #344]	@ (80039e8 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800388e:	e000      	b.n	8003892 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003890:	4b56      	ldr	r3, [pc, #344]	@ (80039ec <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003892:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d04b      	beq.n	8003934 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800389c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	6859      	ldr	r1, [r3, #4]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80038ae:	035b      	lsls	r3, r3, #13
 80038b0:	430b      	orrs	r3, r1
 80038b2:	431a      	orrs	r2, r3
 80038b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038b6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038c0:	d004      	beq.n	80038cc <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a45      	ldr	r2, [pc, #276]	@ (80039dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d10f      	bne.n	80038ec <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80038cc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80038d0:	f7ff ff62 	bl	8003798 <LL_ADC_IsEnabled>
 80038d4:	4604      	mov	r4, r0
 80038d6:	4841      	ldr	r0, [pc, #260]	@ (80039dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80038d8:	f7ff ff5e 	bl	8003798 <LL_ADC_IsEnabled>
 80038dc:	4603      	mov	r3, r0
 80038de:	4323      	orrs	r3, r4
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	bf0c      	ite	eq
 80038e4:	2301      	moveq	r3, #1
 80038e6:	2300      	movne	r3, #0
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	e012      	b.n	8003912 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80038ec:	483c      	ldr	r0, [pc, #240]	@ (80039e0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80038ee:	f7ff ff53 	bl	8003798 <LL_ADC_IsEnabled>
 80038f2:	4604      	mov	r4, r0
 80038f4:	483b      	ldr	r0, [pc, #236]	@ (80039e4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80038f6:	f7ff ff4f 	bl	8003798 <LL_ADC_IsEnabled>
 80038fa:	4603      	mov	r3, r0
 80038fc:	431c      	orrs	r4, r3
 80038fe:	483c      	ldr	r0, [pc, #240]	@ (80039f0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003900:	f7ff ff4a 	bl	8003798 <LL_ADC_IsEnabled>
 8003904:	4603      	mov	r3, r0
 8003906:	4323      	orrs	r3, r4
 8003908:	2b00      	cmp	r3, #0
 800390a:	bf0c      	ite	eq
 800390c:	2301      	moveq	r3, #1
 800390e:	2300      	movne	r3, #0
 8003910:	b2db      	uxtb	r3, r3
 8003912:	2b00      	cmp	r3, #0
 8003914:	d056      	beq.n	80039c4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003916:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800391e:	f023 030f 	bic.w	r3, r3, #15
 8003922:	683a      	ldr	r2, [r7, #0]
 8003924:	6811      	ldr	r1, [r2, #0]
 8003926:	683a      	ldr	r2, [r7, #0]
 8003928:	6892      	ldr	r2, [r2, #8]
 800392a:	430a      	orrs	r2, r1
 800392c:	431a      	orrs	r2, r3
 800392e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003930:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003932:	e047      	b.n	80039c4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003934:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800393c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800393e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003948:	d004      	beq.n	8003954 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a23      	ldr	r2, [pc, #140]	@ (80039dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d10f      	bne.n	8003974 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003954:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003958:	f7ff ff1e 	bl	8003798 <LL_ADC_IsEnabled>
 800395c:	4604      	mov	r4, r0
 800395e:	481f      	ldr	r0, [pc, #124]	@ (80039dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003960:	f7ff ff1a 	bl	8003798 <LL_ADC_IsEnabled>
 8003964:	4603      	mov	r3, r0
 8003966:	4323      	orrs	r3, r4
 8003968:	2b00      	cmp	r3, #0
 800396a:	bf0c      	ite	eq
 800396c:	2301      	moveq	r3, #1
 800396e:	2300      	movne	r3, #0
 8003970:	b2db      	uxtb	r3, r3
 8003972:	e012      	b.n	800399a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003974:	481a      	ldr	r0, [pc, #104]	@ (80039e0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003976:	f7ff ff0f 	bl	8003798 <LL_ADC_IsEnabled>
 800397a:	4604      	mov	r4, r0
 800397c:	4819      	ldr	r0, [pc, #100]	@ (80039e4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800397e:	f7ff ff0b 	bl	8003798 <LL_ADC_IsEnabled>
 8003982:	4603      	mov	r3, r0
 8003984:	431c      	orrs	r4, r3
 8003986:	481a      	ldr	r0, [pc, #104]	@ (80039f0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003988:	f7ff ff06 	bl	8003798 <LL_ADC_IsEnabled>
 800398c:	4603      	mov	r3, r0
 800398e:	4323      	orrs	r3, r4
 8003990:	2b00      	cmp	r3, #0
 8003992:	bf0c      	ite	eq
 8003994:	2301      	moveq	r3, #1
 8003996:	2300      	movne	r3, #0
 8003998:	b2db      	uxtb	r3, r3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d012      	beq.n	80039c4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800399e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80039a6:	f023 030f 	bic.w	r3, r3, #15
 80039aa:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80039ac:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80039ae:	e009      	b.n	80039c4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039b4:	f043 0220 	orr.w	r2, r3, #32
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80039c2:	e000      	b.n	80039c6 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80039c4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80039ce:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3784      	adds	r7, #132	@ 0x84
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd90      	pop	{r4, r7, pc}
 80039da:	bf00      	nop
 80039dc:	50000100 	.word	0x50000100
 80039e0:	50000400 	.word	0x50000400
 80039e4:	50000500 	.word	0x50000500
 80039e8:	50000300 	.word	0x50000300
 80039ec:	50000700 	.word	0x50000700
 80039f0:	50000600 	.word	0x50000600

080039f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b085      	sub	sp, #20
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	f003 0307 	and.w	r3, r3, #7
 8003a02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a04:	4b0c      	ldr	r3, [pc, #48]	@ (8003a38 <__NVIC_SetPriorityGrouping+0x44>)
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a0a:	68ba      	ldr	r2, [r7, #8]
 8003a0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a10:	4013      	ands	r3, r2
 8003a12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a1c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a26:	4a04      	ldr	r2, [pc, #16]	@ (8003a38 <__NVIC_SetPriorityGrouping+0x44>)
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	60d3      	str	r3, [r2, #12]
}
 8003a2c:	bf00      	nop
 8003a2e:	3714      	adds	r7, #20
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr
 8003a38:	e000ed00 	.word	0xe000ed00

08003a3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a40:	4b04      	ldr	r3, [pc, #16]	@ (8003a54 <__NVIC_GetPriorityGrouping+0x18>)
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	0a1b      	lsrs	r3, r3, #8
 8003a46:	f003 0307 	and.w	r3, r3, #7
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr
 8003a54:	e000ed00 	.word	0xe000ed00

08003a58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	4603      	mov	r3, r0
 8003a60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	db0b      	blt.n	8003a82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a6a:	79fb      	ldrb	r3, [r7, #7]
 8003a6c:	f003 021f 	and.w	r2, r3, #31
 8003a70:	4907      	ldr	r1, [pc, #28]	@ (8003a90 <__NVIC_EnableIRQ+0x38>)
 8003a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a76:	095b      	lsrs	r3, r3, #5
 8003a78:	2001      	movs	r0, #1
 8003a7a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a82:	bf00      	nop
 8003a84:	370c      	adds	r7, #12
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
 8003a8e:	bf00      	nop
 8003a90:	e000e100 	.word	0xe000e100

08003a94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	6039      	str	r1, [r7, #0]
 8003a9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	db0a      	blt.n	8003abe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	b2da      	uxtb	r2, r3
 8003aac:	490c      	ldr	r1, [pc, #48]	@ (8003ae0 <__NVIC_SetPriority+0x4c>)
 8003aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab2:	0112      	lsls	r2, r2, #4
 8003ab4:	b2d2      	uxtb	r2, r2
 8003ab6:	440b      	add	r3, r1
 8003ab8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003abc:	e00a      	b.n	8003ad4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	b2da      	uxtb	r2, r3
 8003ac2:	4908      	ldr	r1, [pc, #32]	@ (8003ae4 <__NVIC_SetPriority+0x50>)
 8003ac4:	79fb      	ldrb	r3, [r7, #7]
 8003ac6:	f003 030f 	and.w	r3, r3, #15
 8003aca:	3b04      	subs	r3, #4
 8003acc:	0112      	lsls	r2, r2, #4
 8003ace:	b2d2      	uxtb	r2, r2
 8003ad0:	440b      	add	r3, r1
 8003ad2:	761a      	strb	r2, [r3, #24]
}
 8003ad4:	bf00      	nop
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr
 8003ae0:	e000e100 	.word	0xe000e100
 8003ae4:	e000ed00 	.word	0xe000ed00

08003ae8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b089      	sub	sp, #36	@ 0x24
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f003 0307 	and.w	r3, r3, #7
 8003afa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	f1c3 0307 	rsb	r3, r3, #7
 8003b02:	2b04      	cmp	r3, #4
 8003b04:	bf28      	it	cs
 8003b06:	2304      	movcs	r3, #4
 8003b08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	3304      	adds	r3, #4
 8003b0e:	2b06      	cmp	r3, #6
 8003b10:	d902      	bls.n	8003b18 <NVIC_EncodePriority+0x30>
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	3b03      	subs	r3, #3
 8003b16:	e000      	b.n	8003b1a <NVIC_EncodePriority+0x32>
 8003b18:	2300      	movs	r3, #0
 8003b1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	fa02 f303 	lsl.w	r3, r2, r3
 8003b26:	43da      	mvns	r2, r3
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	401a      	ands	r2, r3
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b30:	f04f 31ff 	mov.w	r1, #4294967295
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	fa01 f303 	lsl.w	r3, r1, r3
 8003b3a:	43d9      	mvns	r1, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b40:	4313      	orrs	r3, r2
         );
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3724      	adds	r7, #36	@ 0x24
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
	...

08003b50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	3b01      	subs	r3, #1
 8003b5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b60:	d301      	bcc.n	8003b66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b62:	2301      	movs	r3, #1
 8003b64:	e00f      	b.n	8003b86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b66:	4a0a      	ldr	r2, [pc, #40]	@ (8003b90 <SysTick_Config+0x40>)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b6e:	210f      	movs	r1, #15
 8003b70:	f04f 30ff 	mov.w	r0, #4294967295
 8003b74:	f7ff ff8e 	bl	8003a94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b78:	4b05      	ldr	r3, [pc, #20]	@ (8003b90 <SysTick_Config+0x40>)
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b7e:	4b04      	ldr	r3, [pc, #16]	@ (8003b90 <SysTick_Config+0x40>)
 8003b80:	2207      	movs	r2, #7
 8003b82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b84:	2300      	movs	r3, #0
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3708      	adds	r7, #8
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	e000e010 	.word	0xe000e010

08003b94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b082      	sub	sp, #8
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f7ff ff29 	bl	80039f4 <__NVIC_SetPriorityGrouping>
}
 8003ba2:	bf00      	nop
 8003ba4:	3708      	adds	r7, #8
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}

08003baa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003baa:	b580      	push	{r7, lr}
 8003bac:	b086      	sub	sp, #24
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	60b9      	str	r1, [r7, #8]
 8003bb4:	607a      	str	r2, [r7, #4]
 8003bb6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003bb8:	f7ff ff40 	bl	8003a3c <__NVIC_GetPriorityGrouping>
 8003bbc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	68b9      	ldr	r1, [r7, #8]
 8003bc2:	6978      	ldr	r0, [r7, #20]
 8003bc4:	f7ff ff90 	bl	8003ae8 <NVIC_EncodePriority>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bce:	4611      	mov	r1, r2
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f7ff ff5f 	bl	8003a94 <__NVIC_SetPriority>
}
 8003bd6:	bf00      	nop
 8003bd8:	3718      	adds	r7, #24
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}

08003bde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bde:	b580      	push	{r7, lr}
 8003be0:	b082      	sub	sp, #8
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	4603      	mov	r3, r0
 8003be6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bec:	4618      	mov	r0, r3
 8003bee:	f7ff ff33 	bl	8003a58 <__NVIC_EnableIRQ>
}
 8003bf2:	bf00      	nop
 8003bf4:	3708      	adds	r7, #8
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}

08003bfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bfa:	b580      	push	{r7, lr}
 8003bfc:	b082      	sub	sp, #8
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f7ff ffa4 	bl	8003b50 <SysTick_Config>
 8003c08:	4603      	mov	r3, r0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3708      	adds	r7, #8
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}

08003c12 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8003c12:	b480      	push	{r7}
 8003c14:	b087      	sub	sp, #28
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	60f8      	str	r0, [r7, #12]
 8003c1a:	460b      	mov	r3, r1
 8003c1c:	607a      	str	r2, [r7, #4]
 8003c1e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8003c20:	2300      	movs	r3, #0
 8003c22:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 8003c24:	7afb      	ldrb	r3, [r7, #11]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d103      	bne.n	8003c32 <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	605a      	str	r2, [r3, #4]
      break;
 8003c30:	e005      	b.n	8003c3e <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2200      	movs	r2, #0
 8003c36:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	75fb      	strb	r3, [r7, #23]
      break;
 8003c3c:	bf00      	nop
  }

  return status;
 8003c3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	371c      	adds	r7, #28
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr

08003c4c <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b083      	sub	sp, #12
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d101      	bne.n	8003c60 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e003      	b.n	8003c68 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	683a      	ldr	r2, [r7, #0]
 8003c64:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003c66:	2300      	movs	r3, #0
  }
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr

08003c74 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b086      	sub	sp, #24
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	0c1b      	lsrs	r3, r3, #16
 8003c82:	f003 0301 	and.w	r3, r3, #1
 8003c86:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 031f 	and.w	r3, r3, #31
 8003c90:	2201      	movs	r2, #1
 8003c92:	fa02 f303 	lsl.w	r3, r2, r3
 8003c96:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	015a      	lsls	r2, r3, #5
 8003c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8003cd0 <HAL_EXTI_IRQHandler+0x5c>)
 8003c9e:	4413      	add	r3, r2
 8003ca0:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	693a      	ldr	r2, [r7, #16]
 8003ca8:	4013      	ands	r3, r2
 8003caa:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d009      	beq.n	8003cc6 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	693a      	ldr	r2, [r7, #16]
 8003cb6:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d002      	beq.n	8003cc6 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	4798      	blx	r3
    }
  }
}
 8003cc6:	bf00      	nop
 8003cc8:	3718      	adds	r7, #24
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	40010414 	.word	0x40010414

08003cd4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d101      	bne.n	8003ce6 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e147      	b.n	8003f76 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d106      	bne.n	8003d00 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f7fd fede 	bl	8001abc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	699a      	ldr	r2, [r3, #24]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f022 0210 	bic.w	r2, r2, #16
 8003d0e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d10:	f7fe fa5e 	bl	80021d0 <HAL_GetTick>
 8003d14:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003d16:	e012      	b.n	8003d3e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003d18:	f7fe fa5a 	bl	80021d0 <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	2b0a      	cmp	r3, #10
 8003d24:	d90b      	bls.n	8003d3e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d2a:	f043 0201 	orr.w	r2, r3, #1
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2203      	movs	r2, #3
 8003d36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e11b      	b.n	8003f76 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	699b      	ldr	r3, [r3, #24]
 8003d44:	f003 0308 	and.w	r3, r3, #8
 8003d48:	2b08      	cmp	r3, #8
 8003d4a:	d0e5      	beq.n	8003d18 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	699a      	ldr	r2, [r3, #24]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f042 0201 	orr.w	r2, r2, #1
 8003d5a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d5c:	f7fe fa38 	bl	80021d0 <HAL_GetTick>
 8003d60:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003d62:	e012      	b.n	8003d8a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003d64:	f7fe fa34 	bl	80021d0 <HAL_GetTick>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	2b0a      	cmp	r3, #10
 8003d70:	d90b      	bls.n	8003d8a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d76:	f043 0201 	orr.w	r2, r3, #1
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2203      	movs	r2, #3
 8003d82:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e0f5      	b.n	8003f76 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	699b      	ldr	r3, [r3, #24]
 8003d90:	f003 0301 	and.w	r3, r3, #1
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d0e5      	beq.n	8003d64 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	699a      	ldr	r2, [r3, #24]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f042 0202 	orr.w	r2, r2, #2
 8003da6:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a74      	ldr	r2, [pc, #464]	@ (8003f80 <HAL_FDCAN_Init+0x2ac>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d103      	bne.n	8003dba <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8003db2:	4a74      	ldr	r2, [pc, #464]	@ (8003f84 <HAL_FDCAN_Init+0x2b0>)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	7c1b      	ldrb	r3, [r3, #16]
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d108      	bne.n	8003dd4 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	699a      	ldr	r2, [r3, #24]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003dd0:	619a      	str	r2, [r3, #24]
 8003dd2:	e007      	b.n	8003de4 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	699a      	ldr	r2, [r3, #24]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003de2:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	7c5b      	ldrb	r3, [r3, #17]
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d108      	bne.n	8003dfe <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	699a      	ldr	r2, [r3, #24]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003dfa:	619a      	str	r2, [r3, #24]
 8003dfc:	e007      	b.n	8003e0e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	699a      	ldr	r2, [r3, #24]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003e0c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	7c9b      	ldrb	r3, [r3, #18]
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d108      	bne.n	8003e28 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	699a      	ldr	r2, [r3, #24]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003e24:	619a      	str	r2, [r3, #24]
 8003e26:	e007      	b.n	8003e38 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	699a      	ldr	r2, [r3, #24]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003e36:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	699b      	ldr	r3, [r3, #24]
 8003e3e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	689a      	ldr	r2, [r3, #8]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	430a      	orrs	r2, r1
 8003e4c:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	699a      	ldr	r2, [r3, #24]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003e5c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	691a      	ldr	r2, [r3, #16]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f022 0210 	bic.w	r2, r2, #16
 8003e6c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d108      	bne.n	8003e88 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	699a      	ldr	r2, [r3, #24]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f042 0204 	orr.w	r2, r2, #4
 8003e84:	619a      	str	r2, [r3, #24]
 8003e86:	e02c      	b.n	8003ee2 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d028      	beq.n	8003ee2 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d01c      	beq.n	8003ed2 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	699a      	ldr	r2, [r3, #24]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003ea6:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	691a      	ldr	r2, [r3, #16]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f042 0210 	orr.w	r2, r2, #16
 8003eb6:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	2b03      	cmp	r3, #3
 8003ebe:	d110      	bne.n	8003ee2 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	699a      	ldr	r2, [r3, #24]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f042 0220 	orr.w	r2, r2, #32
 8003ece:	619a      	str	r2, [r3, #24]
 8003ed0:	e007      	b.n	8003ee2 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	699a      	ldr	r2, [r3, #24]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f042 0220 	orr.w	r2, r2, #32
 8003ee0:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	699b      	ldr	r3, [r3, #24]
 8003ee6:	3b01      	subs	r3, #1
 8003ee8:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	69db      	ldr	r3, [r3, #28]
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003ef2:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6a1b      	ldr	r3, [r3, #32]
 8003ef8:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003efa:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	695b      	ldr	r3, [r3, #20]
 8003f02:	3b01      	subs	r3, #1
 8003f04:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003f0a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003f0c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f16:	d115      	bne.n	8003f44 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f1c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f22:	3b01      	subs	r3, #1
 8003f24:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003f26:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f2c:	3b01      	subs	r3, #1
 8003f2e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003f30:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f38:	3b01      	subs	r3, #1
 8003f3a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003f40:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003f42:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	430a      	orrs	r2, r1
 8003f56:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f000 f880 	bl	8004060 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8003f74:	2300      	movs	r3, #0
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3710      	adds	r7, #16
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	40006400 	.word	0x40006400
 8003f84:	40006500 	.word	0x40006500

08003f88 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b083      	sub	sp, #12
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d110      	bne.n	8003fbe <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2202      	movs	r2, #2
 8003fa0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	699a      	ldr	r2, [r3, #24]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f022 0201 	bic.w	r2, r2, #1
 8003fb2:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	e006      	b.n	8003fcc <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fc2:	f043 0204 	orr.w	r2, r3, #4
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
  }
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	370c      	adds	r7, #12
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b086      	sub	sp, #24
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	60b9      	str	r1, [r7, #8]
 8003fe2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d12c      	bne.n	800404a <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003ff8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d007      	beq.n	8004010 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004004:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e023      	b.n	8004058 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004018:	0c1b      	lsrs	r3, r3, #16
 800401a:	f003 0303 	and.w	r3, r3, #3
 800401e:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	68b9      	ldr	r1, [r7, #8]
 8004026:	68f8      	ldr	r0, [r7, #12]
 8004028:	f000 f886 	bl	8004138 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2101      	movs	r1, #1
 8004032:	697a      	ldr	r2, [r7, #20]
 8004034:	fa01 f202 	lsl.w	r2, r1, r2
 8004038:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800403c:	2201      	movs	r2, #1
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	409a      	lsls	r2, r3
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8004046:	2300      	movs	r3, #0
 8004048:	e006      	b.n	8004058 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800404e:	f043 0208 	orr.w	r2, r3, #8
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
  }
}
 8004058:	4618      	mov	r0, r3
 800405a:	3718      	adds	r7, #24
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004060:	b480      	push	{r7}
 8004062:	b085      	sub	sp, #20
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8004068:	4b30      	ldr	r3, [pc, #192]	@ (800412c <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800406a:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a2f      	ldr	r2, [pc, #188]	@ (8004130 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d103      	bne.n	800407e <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800407c:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a2c      	ldr	r2, [pc, #176]	@ (8004134 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d103      	bne.n	8004090 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 800408e:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	68ba      	ldr	r2, [r7, #8]
 8004094:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800409e:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040a6:	041a      	lsls	r2, r3, #16
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	430a      	orrs	r2, r1
 80040ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040c4:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040cc:	061a      	lsls	r2, r3, #24
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	430a      	orrs	r2, r1
 80040d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	60fb      	str	r3, [r7, #12]
 8004104:	e005      	b.n	8004112 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2200      	movs	r2, #0
 800410a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	3304      	adds	r3, #4
 8004110:	60fb      	str	r3, [r7, #12]
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8004118:	68fa      	ldr	r2, [r7, #12]
 800411a:	429a      	cmp	r2, r3
 800411c:	d3f3      	bcc.n	8004106 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800411e:	bf00      	nop
 8004120:	bf00      	nop
 8004122:	3714      	adds	r7, #20
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr
 800412c:	4000a400 	.word	0x4000a400
 8004130:	40006800 	.word	0x40006800
 8004134:	40006c00 	.word	0x40006c00

08004138 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8004138:	b480      	push	{r7}
 800413a:	b089      	sub	sp, #36	@ 0x24
 800413c:	af00      	add	r7, sp, #0
 800413e:	60f8      	str	r0, [r7, #12]
 8004140:	60b9      	str	r1, [r7, #8]
 8004142:	607a      	str	r2, [r7, #4]
 8004144:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d10a      	bne.n	8004164 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8004156:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800415e:	4313      	orrs	r3, r2
 8004160:	61fb      	str	r3, [r7, #28]
 8004162:	e00a      	b.n	800417a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800416c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8004172:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004174:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004178:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	6a1b      	ldr	r3, [r3, #32]
 800417e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004184:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800418a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8004190:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	68db      	ldr	r3, [r3, #12]
 8004196:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004198:	4313      	orrs	r3, r2
 800419a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80041a0:	683a      	ldr	r2, [r7, #0]
 80041a2:	4613      	mov	r3, r2
 80041a4:	00db      	lsls	r3, r3, #3
 80041a6:	4413      	add	r3, r2
 80041a8:	00db      	lsls	r3, r3, #3
 80041aa:	440b      	add	r3, r1
 80041ac:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	69fa      	ldr	r2, [r7, #28]
 80041b2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80041b4:	69bb      	ldr	r3, [r7, #24]
 80041b6:	3304      	adds	r3, #4
 80041b8:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80041ba:	69bb      	ldr	r3, [r7, #24]
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80041c0:	69bb      	ldr	r3, [r7, #24]
 80041c2:	3304      	adds	r3, #4
 80041c4:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80041c6:	2300      	movs	r3, #0
 80041c8:	617b      	str	r3, [r7, #20]
 80041ca:	e020      	b.n	800420e <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	3303      	adds	r3, #3
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	4413      	add	r3, r2
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	3302      	adds	r3, #2
 80041dc:	6879      	ldr	r1, [r7, #4]
 80041de:	440b      	add	r3, r1
 80041e0:	781b      	ldrb	r3, [r3, #0]
 80041e2:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80041e4:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	3301      	adds	r3, #1
 80041ea:	6879      	ldr	r1, [r7, #4]
 80041ec:	440b      	add	r3, r1
 80041ee:	781b      	ldrb	r3, [r3, #0]
 80041f0:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80041f2:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80041f4:	6879      	ldr	r1, [r7, #4]
 80041f6:	697a      	ldr	r2, [r7, #20]
 80041f8:	440a      	add	r2, r1
 80041fa:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80041fc:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80041fe:	69bb      	ldr	r3, [r7, #24]
 8004200:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8004202:	69bb      	ldr	r3, [r7, #24]
 8004204:	3304      	adds	r3, #4
 8004206:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	3304      	adds	r3, #4
 800420c:	617b      	str	r3, [r7, #20]
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	4a06      	ldr	r2, [pc, #24]	@ (800422c <FDCAN_CopyMessageToRAM+0xf4>)
 8004214:	5cd3      	ldrb	r3, [r2, r3]
 8004216:	461a      	mov	r2, r3
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	4293      	cmp	r3, r2
 800421c:	d3d6      	bcc.n	80041cc <FDCAN_CopyMessageToRAM+0x94>
  }
}
 800421e:	bf00      	nop
 8004220:	bf00      	nop
 8004222:	3724      	adds	r7, #36	@ 0x24
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr
 800422c:	0800ab40 	.word	0x0800ab40

08004230 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004230:	b480      	push	{r7}
 8004232:	b087      	sub	sp, #28
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800423a:	2300      	movs	r3, #0
 800423c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800423e:	e15a      	b.n	80044f6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	2101      	movs	r1, #1
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	fa01 f303 	lsl.w	r3, r1, r3
 800424c:	4013      	ands	r3, r2
 800424e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2b00      	cmp	r3, #0
 8004254:	f000 814c 	beq.w	80044f0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	f003 0303 	and.w	r3, r3, #3
 8004260:	2b01      	cmp	r3, #1
 8004262:	d005      	beq.n	8004270 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800426c:	2b02      	cmp	r3, #2
 800426e:	d130      	bne.n	80042d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	005b      	lsls	r3, r3, #1
 800427a:	2203      	movs	r2, #3
 800427c:	fa02 f303 	lsl.w	r3, r2, r3
 8004280:	43db      	mvns	r3, r3
 8004282:	693a      	ldr	r2, [r7, #16]
 8004284:	4013      	ands	r3, r2
 8004286:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	68da      	ldr	r2, [r3, #12]
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	005b      	lsls	r3, r3, #1
 8004290:	fa02 f303 	lsl.w	r3, r2, r3
 8004294:	693a      	ldr	r2, [r7, #16]
 8004296:	4313      	orrs	r3, r2
 8004298:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	693a      	ldr	r2, [r7, #16]
 800429e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80042a6:	2201      	movs	r2, #1
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	fa02 f303 	lsl.w	r3, r2, r3
 80042ae:	43db      	mvns	r3, r3
 80042b0:	693a      	ldr	r2, [r7, #16]
 80042b2:	4013      	ands	r3, r2
 80042b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	091b      	lsrs	r3, r3, #4
 80042bc:	f003 0201 	and.w	r2, r3, #1
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	fa02 f303 	lsl.w	r3, r2, r3
 80042c6:	693a      	ldr	r2, [r7, #16]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	693a      	ldr	r2, [r7, #16]
 80042d0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	f003 0303 	and.w	r3, r3, #3
 80042da:	2b03      	cmp	r3, #3
 80042dc:	d017      	beq.n	800430e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	005b      	lsls	r3, r3, #1
 80042e8:	2203      	movs	r2, #3
 80042ea:	fa02 f303 	lsl.w	r3, r2, r3
 80042ee:	43db      	mvns	r3, r3
 80042f0:	693a      	ldr	r2, [r7, #16]
 80042f2:	4013      	ands	r3, r2
 80042f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	689a      	ldr	r2, [r3, #8]
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	005b      	lsls	r3, r3, #1
 80042fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004302:	693a      	ldr	r2, [r7, #16]
 8004304:	4313      	orrs	r3, r2
 8004306:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	693a      	ldr	r2, [r7, #16]
 800430c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	f003 0303 	and.w	r3, r3, #3
 8004316:	2b02      	cmp	r3, #2
 8004318:	d123      	bne.n	8004362 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	08da      	lsrs	r2, r3, #3
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	3208      	adds	r2, #8
 8004322:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004326:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	f003 0307 	and.w	r3, r3, #7
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	220f      	movs	r2, #15
 8004332:	fa02 f303 	lsl.w	r3, r2, r3
 8004336:	43db      	mvns	r3, r3
 8004338:	693a      	ldr	r2, [r7, #16]
 800433a:	4013      	ands	r3, r2
 800433c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	691a      	ldr	r2, [r3, #16]
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	f003 0307 	and.w	r3, r3, #7
 8004348:	009b      	lsls	r3, r3, #2
 800434a:	fa02 f303 	lsl.w	r3, r2, r3
 800434e:	693a      	ldr	r2, [r7, #16]
 8004350:	4313      	orrs	r3, r2
 8004352:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	08da      	lsrs	r2, r3, #3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	3208      	adds	r2, #8
 800435c:	6939      	ldr	r1, [r7, #16]
 800435e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	005b      	lsls	r3, r3, #1
 800436c:	2203      	movs	r2, #3
 800436e:	fa02 f303 	lsl.w	r3, r2, r3
 8004372:	43db      	mvns	r3, r3
 8004374:	693a      	ldr	r2, [r7, #16]
 8004376:	4013      	ands	r3, r2
 8004378:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f003 0203 	and.w	r2, r3, #3
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	005b      	lsls	r3, r3, #1
 8004386:	fa02 f303 	lsl.w	r3, r2, r3
 800438a:	693a      	ldr	r2, [r7, #16]
 800438c:	4313      	orrs	r3, r2
 800438e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	f000 80a6 	beq.w	80044f0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043a4:	4b5b      	ldr	r3, [pc, #364]	@ (8004514 <HAL_GPIO_Init+0x2e4>)
 80043a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043a8:	4a5a      	ldr	r2, [pc, #360]	@ (8004514 <HAL_GPIO_Init+0x2e4>)
 80043aa:	f043 0301 	orr.w	r3, r3, #1
 80043ae:	6613      	str	r3, [r2, #96]	@ 0x60
 80043b0:	4b58      	ldr	r3, [pc, #352]	@ (8004514 <HAL_GPIO_Init+0x2e4>)
 80043b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043b4:	f003 0301 	and.w	r3, r3, #1
 80043b8:	60bb      	str	r3, [r7, #8]
 80043ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80043bc:	4a56      	ldr	r2, [pc, #344]	@ (8004518 <HAL_GPIO_Init+0x2e8>)
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	089b      	lsrs	r3, r3, #2
 80043c2:	3302      	adds	r3, #2
 80043c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	f003 0303 	and.w	r3, r3, #3
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	220f      	movs	r2, #15
 80043d4:	fa02 f303 	lsl.w	r3, r2, r3
 80043d8:	43db      	mvns	r3, r3
 80043da:	693a      	ldr	r2, [r7, #16]
 80043dc:	4013      	ands	r3, r2
 80043de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80043e6:	d01f      	beq.n	8004428 <HAL_GPIO_Init+0x1f8>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a4c      	ldr	r2, [pc, #304]	@ (800451c <HAL_GPIO_Init+0x2ec>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d019      	beq.n	8004424 <HAL_GPIO_Init+0x1f4>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	4a4b      	ldr	r2, [pc, #300]	@ (8004520 <HAL_GPIO_Init+0x2f0>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d013      	beq.n	8004420 <HAL_GPIO_Init+0x1f0>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a4a      	ldr	r2, [pc, #296]	@ (8004524 <HAL_GPIO_Init+0x2f4>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d00d      	beq.n	800441c <HAL_GPIO_Init+0x1ec>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	4a49      	ldr	r2, [pc, #292]	@ (8004528 <HAL_GPIO_Init+0x2f8>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d007      	beq.n	8004418 <HAL_GPIO_Init+0x1e8>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	4a48      	ldr	r2, [pc, #288]	@ (800452c <HAL_GPIO_Init+0x2fc>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d101      	bne.n	8004414 <HAL_GPIO_Init+0x1e4>
 8004410:	2305      	movs	r3, #5
 8004412:	e00a      	b.n	800442a <HAL_GPIO_Init+0x1fa>
 8004414:	2306      	movs	r3, #6
 8004416:	e008      	b.n	800442a <HAL_GPIO_Init+0x1fa>
 8004418:	2304      	movs	r3, #4
 800441a:	e006      	b.n	800442a <HAL_GPIO_Init+0x1fa>
 800441c:	2303      	movs	r3, #3
 800441e:	e004      	b.n	800442a <HAL_GPIO_Init+0x1fa>
 8004420:	2302      	movs	r3, #2
 8004422:	e002      	b.n	800442a <HAL_GPIO_Init+0x1fa>
 8004424:	2301      	movs	r3, #1
 8004426:	e000      	b.n	800442a <HAL_GPIO_Init+0x1fa>
 8004428:	2300      	movs	r3, #0
 800442a:	697a      	ldr	r2, [r7, #20]
 800442c:	f002 0203 	and.w	r2, r2, #3
 8004430:	0092      	lsls	r2, r2, #2
 8004432:	4093      	lsls	r3, r2
 8004434:	693a      	ldr	r2, [r7, #16]
 8004436:	4313      	orrs	r3, r2
 8004438:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800443a:	4937      	ldr	r1, [pc, #220]	@ (8004518 <HAL_GPIO_Init+0x2e8>)
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	089b      	lsrs	r3, r3, #2
 8004440:	3302      	adds	r3, #2
 8004442:	693a      	ldr	r2, [r7, #16]
 8004444:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004448:	4b39      	ldr	r3, [pc, #228]	@ (8004530 <HAL_GPIO_Init+0x300>)
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	43db      	mvns	r3, r3
 8004452:	693a      	ldr	r2, [r7, #16]
 8004454:	4013      	ands	r3, r2
 8004456:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d003      	beq.n	800446c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	4313      	orrs	r3, r2
 800446a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800446c:	4a30      	ldr	r2, [pc, #192]	@ (8004530 <HAL_GPIO_Init+0x300>)
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004472:	4b2f      	ldr	r3, [pc, #188]	@ (8004530 <HAL_GPIO_Init+0x300>)
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	43db      	mvns	r3, r3
 800447c:	693a      	ldr	r2, [r7, #16]
 800447e:	4013      	ands	r3, r2
 8004480:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800448a:	2b00      	cmp	r3, #0
 800448c:	d003      	beq.n	8004496 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800448e:	693a      	ldr	r2, [r7, #16]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	4313      	orrs	r3, r2
 8004494:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004496:	4a26      	ldr	r2, [pc, #152]	@ (8004530 <HAL_GPIO_Init+0x300>)
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800449c:	4b24      	ldr	r3, [pc, #144]	@ (8004530 <HAL_GPIO_Init+0x300>)
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	43db      	mvns	r3, r3
 80044a6:	693a      	ldr	r2, [r7, #16]
 80044a8:	4013      	ands	r3, r2
 80044aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d003      	beq.n	80044c0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	4313      	orrs	r3, r2
 80044be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80044c0:	4a1b      	ldr	r2, [pc, #108]	@ (8004530 <HAL_GPIO_Init+0x300>)
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80044c6:	4b1a      	ldr	r3, [pc, #104]	@ (8004530 <HAL_GPIO_Init+0x300>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	43db      	mvns	r3, r3
 80044d0:	693a      	ldr	r2, [r7, #16]
 80044d2:	4013      	ands	r3, r2
 80044d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d003      	beq.n	80044ea <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80044e2:	693a      	ldr	r2, [r7, #16]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80044ea:	4a11      	ldr	r2, [pc, #68]	@ (8004530 <HAL_GPIO_Init+0x300>)
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	3301      	adds	r3, #1
 80044f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	fa22 f303 	lsr.w	r3, r2, r3
 8004500:	2b00      	cmp	r3, #0
 8004502:	f47f ae9d 	bne.w	8004240 <HAL_GPIO_Init+0x10>
  }
}
 8004506:	bf00      	nop
 8004508:	bf00      	nop
 800450a:	371c      	adds	r7, #28
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr
 8004514:	40021000 	.word	0x40021000
 8004518:	40010000 	.word	0x40010000
 800451c:	48000400 	.word	0x48000400
 8004520:	48000800 	.word	0x48000800
 8004524:	48000c00 	.word	0x48000c00
 8004528:	48001000 	.word	0x48001000
 800452c:	48001400 	.word	0x48001400
 8004530:	40010400 	.word	0x40010400

08004534 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004534:	b480      	push	{r7}
 8004536:	b083      	sub	sp, #12
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	460b      	mov	r3, r1
 800453e:	807b      	strh	r3, [r7, #2]
 8004540:	4613      	mov	r3, r2
 8004542:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004544:	787b      	ldrb	r3, [r7, #1]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d003      	beq.n	8004552 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800454a:	887a      	ldrh	r2, [r7, #2]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004550:	e002      	b.n	8004558 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004552:	887a      	ldrh	r2, [r7, #2]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004558:	bf00      	nop
 800455a:	370c      	adds	r7, #12
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004564:	b480      	push	{r7}
 8004566:	b085      	sub	sp, #20
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d141      	bne.n	80045f6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004572:	4b4b      	ldr	r3, [pc, #300]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800457a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800457e:	d131      	bne.n	80045e4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004580:	4b47      	ldr	r3, [pc, #284]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004582:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004586:	4a46      	ldr	r2, [pc, #280]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004588:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800458c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004590:	4b43      	ldr	r3, [pc, #268]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004598:	4a41      	ldr	r2, [pc, #260]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800459a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800459e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80045a0:	4b40      	ldr	r3, [pc, #256]	@ (80046a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	2232      	movs	r2, #50	@ 0x32
 80045a6:	fb02 f303 	mul.w	r3, r2, r3
 80045aa:	4a3f      	ldr	r2, [pc, #252]	@ (80046a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80045ac:	fba2 2303 	umull	r2, r3, r2, r3
 80045b0:	0c9b      	lsrs	r3, r3, #18
 80045b2:	3301      	adds	r3, #1
 80045b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045b6:	e002      	b.n	80045be <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	3b01      	subs	r3, #1
 80045bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045be:	4b38      	ldr	r3, [pc, #224]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045c0:	695b      	ldr	r3, [r3, #20]
 80045c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045ca:	d102      	bne.n	80045d2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1f2      	bne.n	80045b8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80045d2:	4b33      	ldr	r3, [pc, #204]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045d4:	695b      	ldr	r3, [r3, #20]
 80045d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045de:	d158      	bne.n	8004692 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80045e0:	2303      	movs	r3, #3
 80045e2:	e057      	b.n	8004694 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80045e4:	4b2e      	ldr	r3, [pc, #184]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045ea:	4a2d      	ldr	r2, [pc, #180]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80045f4:	e04d      	b.n	8004692 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045fc:	d141      	bne.n	8004682 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80045fe:	4b28      	ldr	r3, [pc, #160]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004606:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800460a:	d131      	bne.n	8004670 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800460c:	4b24      	ldr	r3, [pc, #144]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800460e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004612:	4a23      	ldr	r2, [pc, #140]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004614:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004618:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800461c:	4b20      	ldr	r3, [pc, #128]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004624:	4a1e      	ldr	r2, [pc, #120]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004626:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800462a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800462c:	4b1d      	ldr	r3, [pc, #116]	@ (80046a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2232      	movs	r2, #50	@ 0x32
 8004632:	fb02 f303 	mul.w	r3, r2, r3
 8004636:	4a1c      	ldr	r2, [pc, #112]	@ (80046a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004638:	fba2 2303 	umull	r2, r3, r2, r3
 800463c:	0c9b      	lsrs	r3, r3, #18
 800463e:	3301      	adds	r3, #1
 8004640:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004642:	e002      	b.n	800464a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	3b01      	subs	r3, #1
 8004648:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800464a:	4b15      	ldr	r3, [pc, #84]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800464c:	695b      	ldr	r3, [r3, #20]
 800464e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004652:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004656:	d102      	bne.n	800465e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d1f2      	bne.n	8004644 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800465e:	4b10      	ldr	r3, [pc, #64]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004660:	695b      	ldr	r3, [r3, #20]
 8004662:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004666:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800466a:	d112      	bne.n	8004692 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800466c:	2303      	movs	r3, #3
 800466e:	e011      	b.n	8004694 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004670:	4b0b      	ldr	r3, [pc, #44]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004672:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004676:	4a0a      	ldr	r2, [pc, #40]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004678:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800467c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004680:	e007      	b.n	8004692 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004682:	4b07      	ldr	r3, [pc, #28]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800468a:	4a05      	ldr	r2, [pc, #20]	@ (80046a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800468c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004690:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004692:	2300      	movs	r3, #0
}
 8004694:	4618      	mov	r0, r3
 8004696:	3714      	adds	r7, #20
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr
 80046a0:	40007000 	.word	0x40007000
 80046a4:	20000000 	.word	0x20000000
 80046a8:	431bde83 	.word	0x431bde83

080046ac <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80046ac:	b480      	push	{r7}
 80046ae:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80046b0:	4b05      	ldr	r3, [pc, #20]	@ (80046c8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	4a04      	ldr	r2, [pc, #16]	@ (80046c8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80046b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046ba:	6093      	str	r3, [r2, #8]
}
 80046bc:	bf00      	nop
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr
 80046c6:	bf00      	nop
 80046c8:	40007000 	.word	0x40007000

080046cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b088      	sub	sp, #32
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d101      	bne.n	80046de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e2fe      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d075      	beq.n	80047d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046ea:	4b97      	ldr	r3, [pc, #604]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	f003 030c 	and.w	r3, r3, #12
 80046f2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80046f4:	4b94      	ldr	r3, [pc, #592]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	f003 0303 	and.w	r3, r3, #3
 80046fc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	2b0c      	cmp	r3, #12
 8004702:	d102      	bne.n	800470a <HAL_RCC_OscConfig+0x3e>
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	2b03      	cmp	r3, #3
 8004708:	d002      	beq.n	8004710 <HAL_RCC_OscConfig+0x44>
 800470a:	69bb      	ldr	r3, [r7, #24]
 800470c:	2b08      	cmp	r3, #8
 800470e:	d10b      	bne.n	8004728 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004710:	4b8d      	ldr	r3, [pc, #564]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d05b      	beq.n	80047d4 <HAL_RCC_OscConfig+0x108>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d157      	bne.n	80047d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e2d9      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004730:	d106      	bne.n	8004740 <HAL_RCC_OscConfig+0x74>
 8004732:	4b85      	ldr	r3, [pc, #532]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a84      	ldr	r2, [pc, #528]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 8004738:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800473c:	6013      	str	r3, [r2, #0]
 800473e:	e01d      	b.n	800477c <HAL_RCC_OscConfig+0xb0>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004748:	d10c      	bne.n	8004764 <HAL_RCC_OscConfig+0x98>
 800474a:	4b7f      	ldr	r3, [pc, #508]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a7e      	ldr	r2, [pc, #504]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 8004750:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004754:	6013      	str	r3, [r2, #0]
 8004756:	4b7c      	ldr	r3, [pc, #496]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a7b      	ldr	r2, [pc, #492]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 800475c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004760:	6013      	str	r3, [r2, #0]
 8004762:	e00b      	b.n	800477c <HAL_RCC_OscConfig+0xb0>
 8004764:	4b78      	ldr	r3, [pc, #480]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a77      	ldr	r2, [pc, #476]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 800476a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800476e:	6013      	str	r3, [r2, #0]
 8004770:	4b75      	ldr	r3, [pc, #468]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a74      	ldr	r2, [pc, #464]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 8004776:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800477a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d013      	beq.n	80047ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004784:	f7fd fd24 	bl	80021d0 <HAL_GetTick>
 8004788:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800478a:	e008      	b.n	800479e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800478c:	f7fd fd20 	bl	80021d0 <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	2b64      	cmp	r3, #100	@ 0x64
 8004798:	d901      	bls.n	800479e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800479a:	2303      	movs	r3, #3
 800479c:	e29e      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800479e:	4b6a      	ldr	r3, [pc, #424]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d0f0      	beq.n	800478c <HAL_RCC_OscConfig+0xc0>
 80047aa:	e014      	b.n	80047d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ac:	f7fd fd10 	bl	80021d0 <HAL_GetTick>
 80047b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047b2:	e008      	b.n	80047c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047b4:	f7fd fd0c 	bl	80021d0 <HAL_GetTick>
 80047b8:	4602      	mov	r2, r0
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	2b64      	cmp	r3, #100	@ 0x64
 80047c0:	d901      	bls.n	80047c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047c2:	2303      	movs	r3, #3
 80047c4:	e28a      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047c6:	4b60      	ldr	r3, [pc, #384]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1f0      	bne.n	80047b4 <HAL_RCC_OscConfig+0xe8>
 80047d2:	e000      	b.n	80047d6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 0302 	and.w	r3, r3, #2
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d075      	beq.n	80048ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047e2:	4b59      	ldr	r3, [pc, #356]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	f003 030c 	and.w	r3, r3, #12
 80047ea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047ec:	4b56      	ldr	r3, [pc, #344]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	f003 0303 	and.w	r3, r3, #3
 80047f4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80047f6:	69bb      	ldr	r3, [r7, #24]
 80047f8:	2b0c      	cmp	r3, #12
 80047fa:	d102      	bne.n	8004802 <HAL_RCC_OscConfig+0x136>
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	2b02      	cmp	r3, #2
 8004800:	d002      	beq.n	8004808 <HAL_RCC_OscConfig+0x13c>
 8004802:	69bb      	ldr	r3, [r7, #24]
 8004804:	2b04      	cmp	r3, #4
 8004806:	d11f      	bne.n	8004848 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004808:	4b4f      	ldr	r3, [pc, #316]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004810:	2b00      	cmp	r3, #0
 8004812:	d005      	beq.n	8004820 <HAL_RCC_OscConfig+0x154>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d101      	bne.n	8004820 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e25d      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004820:	4b49      	ldr	r3, [pc, #292]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	691b      	ldr	r3, [r3, #16]
 800482c:	061b      	lsls	r3, r3, #24
 800482e:	4946      	ldr	r1, [pc, #280]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 8004830:	4313      	orrs	r3, r2
 8004832:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004834:	4b45      	ldr	r3, [pc, #276]	@ (800494c <HAL_RCC_OscConfig+0x280>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4618      	mov	r0, r3
 800483a:	f7fd fc7d 	bl	8002138 <HAL_InitTick>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d043      	beq.n	80048cc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e249      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d023      	beq.n	8004898 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004850:	4b3d      	ldr	r3, [pc, #244]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a3c      	ldr	r2, [pc, #240]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 8004856:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800485a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800485c:	f7fd fcb8 	bl	80021d0 <HAL_GetTick>
 8004860:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004862:	e008      	b.n	8004876 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004864:	f7fd fcb4 	bl	80021d0 <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	2b02      	cmp	r3, #2
 8004870:	d901      	bls.n	8004876 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004872:	2303      	movs	r3, #3
 8004874:	e232      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004876:	4b34      	ldr	r3, [pc, #208]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800487e:	2b00      	cmp	r3, #0
 8004880:	d0f0      	beq.n	8004864 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004882:	4b31      	ldr	r3, [pc, #196]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	691b      	ldr	r3, [r3, #16]
 800488e:	061b      	lsls	r3, r3, #24
 8004890:	492d      	ldr	r1, [pc, #180]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 8004892:	4313      	orrs	r3, r2
 8004894:	604b      	str	r3, [r1, #4]
 8004896:	e01a      	b.n	80048ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004898:	4b2b      	ldr	r3, [pc, #172]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a2a      	ldr	r2, [pc, #168]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 800489e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048a4:	f7fd fc94 	bl	80021d0 <HAL_GetTick>
 80048a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80048aa:	e008      	b.n	80048be <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048ac:	f7fd fc90 	bl	80021d0 <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d901      	bls.n	80048be <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e20e      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80048be:	4b22      	ldr	r3, [pc, #136]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d1f0      	bne.n	80048ac <HAL_RCC_OscConfig+0x1e0>
 80048ca:	e000      	b.n	80048ce <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80048cc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0308 	and.w	r3, r3, #8
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d041      	beq.n	800495e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d01c      	beq.n	800491c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048e2:	4b19      	ldr	r3, [pc, #100]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 80048e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048e8:	4a17      	ldr	r2, [pc, #92]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 80048ea:	f043 0301 	orr.w	r3, r3, #1
 80048ee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048f2:	f7fd fc6d 	bl	80021d0 <HAL_GetTick>
 80048f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80048f8:	e008      	b.n	800490c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048fa:	f7fd fc69 	bl	80021d0 <HAL_GetTick>
 80048fe:	4602      	mov	r2, r0
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	1ad3      	subs	r3, r2, r3
 8004904:	2b02      	cmp	r3, #2
 8004906:	d901      	bls.n	800490c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004908:	2303      	movs	r3, #3
 800490a:	e1e7      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800490c:	4b0e      	ldr	r3, [pc, #56]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 800490e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004912:	f003 0302 	and.w	r3, r3, #2
 8004916:	2b00      	cmp	r3, #0
 8004918:	d0ef      	beq.n	80048fa <HAL_RCC_OscConfig+0x22e>
 800491a:	e020      	b.n	800495e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800491c:	4b0a      	ldr	r3, [pc, #40]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 800491e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004922:	4a09      	ldr	r2, [pc, #36]	@ (8004948 <HAL_RCC_OscConfig+0x27c>)
 8004924:	f023 0301 	bic.w	r3, r3, #1
 8004928:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800492c:	f7fd fc50 	bl	80021d0 <HAL_GetTick>
 8004930:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004932:	e00d      	b.n	8004950 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004934:	f7fd fc4c 	bl	80021d0 <HAL_GetTick>
 8004938:	4602      	mov	r2, r0
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	2b02      	cmp	r3, #2
 8004940:	d906      	bls.n	8004950 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e1ca      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>
 8004946:	bf00      	nop
 8004948:	40021000 	.word	0x40021000
 800494c:	20000018 	.word	0x20000018
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004950:	4b8c      	ldr	r3, [pc, #560]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004952:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004956:	f003 0302 	and.w	r3, r3, #2
 800495a:	2b00      	cmp	r3, #0
 800495c:	d1ea      	bne.n	8004934 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 0304 	and.w	r3, r3, #4
 8004966:	2b00      	cmp	r3, #0
 8004968:	f000 80a6 	beq.w	8004ab8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800496c:	2300      	movs	r3, #0
 800496e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004970:	4b84      	ldr	r3, [pc, #528]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004974:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004978:	2b00      	cmp	r3, #0
 800497a:	d101      	bne.n	8004980 <HAL_RCC_OscConfig+0x2b4>
 800497c:	2301      	movs	r3, #1
 800497e:	e000      	b.n	8004982 <HAL_RCC_OscConfig+0x2b6>
 8004980:	2300      	movs	r3, #0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d00d      	beq.n	80049a2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004986:	4b7f      	ldr	r3, [pc, #508]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800498a:	4a7e      	ldr	r2, [pc, #504]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 800498c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004990:	6593      	str	r3, [r2, #88]	@ 0x58
 8004992:	4b7c      	ldr	r3, [pc, #496]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004996:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800499a:	60fb      	str	r3, [r7, #12]
 800499c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800499e:	2301      	movs	r3, #1
 80049a0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049a2:	4b79      	ldr	r3, [pc, #484]	@ (8004b88 <HAL_RCC_OscConfig+0x4bc>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d118      	bne.n	80049e0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80049ae:	4b76      	ldr	r3, [pc, #472]	@ (8004b88 <HAL_RCC_OscConfig+0x4bc>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a75      	ldr	r2, [pc, #468]	@ (8004b88 <HAL_RCC_OscConfig+0x4bc>)
 80049b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049ba:	f7fd fc09 	bl	80021d0 <HAL_GetTick>
 80049be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049c0:	e008      	b.n	80049d4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049c2:	f7fd fc05 	bl	80021d0 <HAL_GetTick>
 80049c6:	4602      	mov	r2, r0
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	1ad3      	subs	r3, r2, r3
 80049cc:	2b02      	cmp	r3, #2
 80049ce:	d901      	bls.n	80049d4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80049d0:	2303      	movs	r3, #3
 80049d2:	e183      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049d4:	4b6c      	ldr	r3, [pc, #432]	@ (8004b88 <HAL_RCC_OscConfig+0x4bc>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d0f0      	beq.n	80049c2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d108      	bne.n	80049fa <HAL_RCC_OscConfig+0x32e>
 80049e8:	4b66      	ldr	r3, [pc, #408]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 80049ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049ee:	4a65      	ldr	r2, [pc, #404]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 80049f0:	f043 0301 	orr.w	r3, r3, #1
 80049f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80049f8:	e024      	b.n	8004a44 <HAL_RCC_OscConfig+0x378>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	2b05      	cmp	r3, #5
 8004a00:	d110      	bne.n	8004a24 <HAL_RCC_OscConfig+0x358>
 8004a02:	4b60      	ldr	r3, [pc, #384]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004a04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a08:	4a5e      	ldr	r2, [pc, #376]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004a0a:	f043 0304 	orr.w	r3, r3, #4
 8004a0e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a12:	4b5c      	ldr	r3, [pc, #368]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a18:	4a5a      	ldr	r2, [pc, #360]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004a1a:	f043 0301 	orr.w	r3, r3, #1
 8004a1e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a22:	e00f      	b.n	8004a44 <HAL_RCC_OscConfig+0x378>
 8004a24:	4b57      	ldr	r3, [pc, #348]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a2a:	4a56      	ldr	r2, [pc, #344]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004a2c:	f023 0301 	bic.w	r3, r3, #1
 8004a30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a34:	4b53      	ldr	r3, [pc, #332]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a3a:	4a52      	ldr	r2, [pc, #328]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004a3c:	f023 0304 	bic.w	r3, r3, #4
 8004a40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d016      	beq.n	8004a7a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a4c:	f7fd fbc0 	bl	80021d0 <HAL_GetTick>
 8004a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a52:	e00a      	b.n	8004a6a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a54:	f7fd fbbc 	bl	80021d0 <HAL_GetTick>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d901      	bls.n	8004a6a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004a66:	2303      	movs	r3, #3
 8004a68:	e138      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a6a:	4b46      	ldr	r3, [pc, #280]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a70:	f003 0302 	and.w	r3, r3, #2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d0ed      	beq.n	8004a54 <HAL_RCC_OscConfig+0x388>
 8004a78:	e015      	b.n	8004aa6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a7a:	f7fd fba9 	bl	80021d0 <HAL_GetTick>
 8004a7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a80:	e00a      	b.n	8004a98 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a82:	f7fd fba5 	bl	80021d0 <HAL_GetTick>
 8004a86:	4602      	mov	r2, r0
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d901      	bls.n	8004a98 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	e121      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a98:	4b3a      	ldr	r3, [pc, #232]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a9e:	f003 0302 	and.w	r3, r3, #2
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d1ed      	bne.n	8004a82 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004aa6:	7ffb      	ldrb	r3, [r7, #31]
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d105      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004aac:	4b35      	ldr	r3, [pc, #212]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004aae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ab0:	4a34      	ldr	r2, [pc, #208]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004ab2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ab6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0320 	and.w	r3, r3, #32
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d03c      	beq.n	8004b3e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	699b      	ldr	r3, [r3, #24]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d01c      	beq.n	8004b06 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004acc:	4b2d      	ldr	r3, [pc, #180]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004ace:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004ad2:	4a2c      	ldr	r2, [pc, #176]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004ad4:	f043 0301 	orr.w	r3, r3, #1
 8004ad8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004adc:	f7fd fb78 	bl	80021d0 <HAL_GetTick>
 8004ae0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004ae2:	e008      	b.n	8004af6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ae4:	f7fd fb74 	bl	80021d0 <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d901      	bls.n	8004af6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004af2:	2303      	movs	r3, #3
 8004af4:	e0f2      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004af6:	4b23      	ldr	r3, [pc, #140]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004af8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004afc:	f003 0302 	and.w	r3, r3, #2
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d0ef      	beq.n	8004ae4 <HAL_RCC_OscConfig+0x418>
 8004b04:	e01b      	b.n	8004b3e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004b06:	4b1f      	ldr	r3, [pc, #124]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004b08:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b0c:	4a1d      	ldr	r2, [pc, #116]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004b0e:	f023 0301 	bic.w	r3, r3, #1
 8004b12:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b16:	f7fd fb5b 	bl	80021d0 <HAL_GetTick>
 8004b1a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004b1c:	e008      	b.n	8004b30 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b1e:	f7fd fb57 	bl	80021d0 <HAL_GetTick>
 8004b22:	4602      	mov	r2, r0
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	2b02      	cmp	r3, #2
 8004b2a:	d901      	bls.n	8004b30 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	e0d5      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004b30:	4b14      	ldr	r3, [pc, #80]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004b32:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b36:	f003 0302 	and.w	r3, r3, #2
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d1ef      	bne.n	8004b1e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	69db      	ldr	r3, [r3, #28]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	f000 80c9 	beq.w	8004cda <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b48:	4b0e      	ldr	r3, [pc, #56]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	f003 030c 	and.w	r3, r3, #12
 8004b50:	2b0c      	cmp	r3, #12
 8004b52:	f000 8083 	beq.w	8004c5c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	69db      	ldr	r3, [r3, #28]
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d15e      	bne.n	8004c1c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b5e:	4b09      	ldr	r3, [pc, #36]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a08      	ldr	r2, [pc, #32]	@ (8004b84 <HAL_RCC_OscConfig+0x4b8>)
 8004b64:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b6a:	f7fd fb31 	bl	80021d0 <HAL_GetTick>
 8004b6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b70:	e00c      	b.n	8004b8c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b72:	f7fd fb2d 	bl	80021d0 <HAL_GetTick>
 8004b76:	4602      	mov	r2, r0
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	1ad3      	subs	r3, r2, r3
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d905      	bls.n	8004b8c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	e0ab      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>
 8004b84:	40021000 	.word	0x40021000
 8004b88:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b8c:	4b55      	ldr	r3, [pc, #340]	@ (8004ce4 <HAL_RCC_OscConfig+0x618>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d1ec      	bne.n	8004b72 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b98:	4b52      	ldr	r3, [pc, #328]	@ (8004ce4 <HAL_RCC_OscConfig+0x618>)
 8004b9a:	68da      	ldr	r2, [r3, #12]
 8004b9c:	4b52      	ldr	r3, [pc, #328]	@ (8004ce8 <HAL_RCC_OscConfig+0x61c>)
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	6a11      	ldr	r1, [r2, #32]
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004ba8:	3a01      	subs	r2, #1
 8004baa:	0112      	lsls	r2, r2, #4
 8004bac:	4311      	orrs	r1, r2
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004bb2:	0212      	lsls	r2, r2, #8
 8004bb4:	4311      	orrs	r1, r2
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004bba:	0852      	lsrs	r2, r2, #1
 8004bbc:	3a01      	subs	r2, #1
 8004bbe:	0552      	lsls	r2, r2, #21
 8004bc0:	4311      	orrs	r1, r2
 8004bc2:	687a      	ldr	r2, [r7, #4]
 8004bc4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004bc6:	0852      	lsrs	r2, r2, #1
 8004bc8:	3a01      	subs	r2, #1
 8004bca:	0652      	lsls	r2, r2, #25
 8004bcc:	4311      	orrs	r1, r2
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004bd2:	06d2      	lsls	r2, r2, #27
 8004bd4:	430a      	orrs	r2, r1
 8004bd6:	4943      	ldr	r1, [pc, #268]	@ (8004ce4 <HAL_RCC_OscConfig+0x618>)
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bdc:	4b41      	ldr	r3, [pc, #260]	@ (8004ce4 <HAL_RCC_OscConfig+0x618>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a40      	ldr	r2, [pc, #256]	@ (8004ce4 <HAL_RCC_OscConfig+0x618>)
 8004be2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004be6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004be8:	4b3e      	ldr	r3, [pc, #248]	@ (8004ce4 <HAL_RCC_OscConfig+0x618>)
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	4a3d      	ldr	r2, [pc, #244]	@ (8004ce4 <HAL_RCC_OscConfig+0x618>)
 8004bee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bf2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bf4:	f7fd faec 	bl	80021d0 <HAL_GetTick>
 8004bf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bfa:	e008      	b.n	8004c0e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bfc:	f7fd fae8 	bl	80021d0 <HAL_GetTick>
 8004c00:	4602      	mov	r2, r0
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	1ad3      	subs	r3, r2, r3
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	d901      	bls.n	8004c0e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004c0a:	2303      	movs	r3, #3
 8004c0c:	e066      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c0e:	4b35      	ldr	r3, [pc, #212]	@ (8004ce4 <HAL_RCC_OscConfig+0x618>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d0f0      	beq.n	8004bfc <HAL_RCC_OscConfig+0x530>
 8004c1a:	e05e      	b.n	8004cda <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c1c:	4b31      	ldr	r3, [pc, #196]	@ (8004ce4 <HAL_RCC_OscConfig+0x618>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a30      	ldr	r2, [pc, #192]	@ (8004ce4 <HAL_RCC_OscConfig+0x618>)
 8004c22:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c28:	f7fd fad2 	bl	80021d0 <HAL_GetTick>
 8004c2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c2e:	e008      	b.n	8004c42 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c30:	f7fd face 	bl	80021d0 <HAL_GetTick>
 8004c34:	4602      	mov	r2, r0
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	2b02      	cmp	r3, #2
 8004c3c:	d901      	bls.n	8004c42 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004c3e:	2303      	movs	r3, #3
 8004c40:	e04c      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c42:	4b28      	ldr	r3, [pc, #160]	@ (8004ce4 <HAL_RCC_OscConfig+0x618>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d1f0      	bne.n	8004c30 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004c4e:	4b25      	ldr	r3, [pc, #148]	@ (8004ce4 <HAL_RCC_OscConfig+0x618>)
 8004c50:	68da      	ldr	r2, [r3, #12]
 8004c52:	4924      	ldr	r1, [pc, #144]	@ (8004ce4 <HAL_RCC_OscConfig+0x618>)
 8004c54:	4b25      	ldr	r3, [pc, #148]	@ (8004cec <HAL_RCC_OscConfig+0x620>)
 8004c56:	4013      	ands	r3, r2
 8004c58:	60cb      	str	r3, [r1, #12]
 8004c5a:	e03e      	b.n	8004cda <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	69db      	ldr	r3, [r3, #28]
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d101      	bne.n	8004c68 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004c64:	2301      	movs	r3, #1
 8004c66:	e039      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004c68:	4b1e      	ldr	r3, [pc, #120]	@ (8004ce4 <HAL_RCC_OscConfig+0x618>)
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	f003 0203 	and.w	r2, r3, #3
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6a1b      	ldr	r3, [r3, #32]
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d12c      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c86:	3b01      	subs	r3, #1
 8004c88:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d123      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c98:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d11b      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ca8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d113      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cb8:	085b      	lsrs	r3, r3, #1
 8004cba:	3b01      	subs	r3, #1
 8004cbc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d109      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ccc:	085b      	lsrs	r3, r3, #1
 8004cce:	3b01      	subs	r3, #1
 8004cd0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	d001      	beq.n	8004cda <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e000      	b.n	8004cdc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004cda:	2300      	movs	r3, #0
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3720      	adds	r7, #32
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}
 8004ce4:	40021000 	.word	0x40021000
 8004ce8:	019f800c 	.word	0x019f800c
 8004cec:	feeefffc 	.word	0xfeeefffc

08004cf0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b086      	sub	sp, #24
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d101      	bne.n	8004d08 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	e11e      	b.n	8004f46 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d08:	4b91      	ldr	r3, [pc, #580]	@ (8004f50 <HAL_RCC_ClockConfig+0x260>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 030f 	and.w	r3, r3, #15
 8004d10:	683a      	ldr	r2, [r7, #0]
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d910      	bls.n	8004d38 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d16:	4b8e      	ldr	r3, [pc, #568]	@ (8004f50 <HAL_RCC_ClockConfig+0x260>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f023 020f 	bic.w	r2, r3, #15
 8004d1e:	498c      	ldr	r1, [pc, #560]	@ (8004f50 <HAL_RCC_ClockConfig+0x260>)
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d26:	4b8a      	ldr	r3, [pc, #552]	@ (8004f50 <HAL_RCC_ClockConfig+0x260>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 030f 	and.w	r3, r3, #15
 8004d2e:	683a      	ldr	r2, [r7, #0]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d001      	beq.n	8004d38 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e106      	b.n	8004f46 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0301 	and.w	r3, r3, #1
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d073      	beq.n	8004e2c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	2b03      	cmp	r3, #3
 8004d4a:	d129      	bne.n	8004da0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d4c:	4b81      	ldr	r3, [pc, #516]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d101      	bne.n	8004d5c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e0f4      	b.n	8004f46 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004d5c:	f000 f99e 	bl	800509c <RCC_GetSysClockFreqFromPLLSource>
 8004d60:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	4a7c      	ldr	r2, [pc, #496]	@ (8004f58 <HAL_RCC_ClockConfig+0x268>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d93f      	bls.n	8004dea <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004d6a:	4b7a      	ldr	r3, [pc, #488]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d009      	beq.n	8004d8a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d033      	beq.n	8004dea <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d12f      	bne.n	8004dea <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004d8a:	4b72      	ldr	r3, [pc, #456]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d92:	4a70      	ldr	r2, [pc, #448]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004d94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d98:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004d9a:	2380      	movs	r3, #128	@ 0x80
 8004d9c:	617b      	str	r3, [r7, #20]
 8004d9e:	e024      	b.n	8004dea <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	2b02      	cmp	r3, #2
 8004da6:	d107      	bne.n	8004db8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004da8:	4b6a      	ldr	r3, [pc, #424]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d109      	bne.n	8004dc8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e0c6      	b.n	8004f46 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004db8:	4b66      	ldr	r3, [pc, #408]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d101      	bne.n	8004dc8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e0be      	b.n	8004f46 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004dc8:	f000 f8ce 	bl	8004f68 <HAL_RCC_GetSysClockFreq>
 8004dcc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	4a61      	ldr	r2, [pc, #388]	@ (8004f58 <HAL_RCC_ClockConfig+0x268>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d909      	bls.n	8004dea <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004dd6:	4b5f      	ldr	r3, [pc, #380]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004dde:	4a5d      	ldr	r2, [pc, #372]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004de0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004de4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004de6:	2380      	movs	r3, #128	@ 0x80
 8004de8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004dea:	4b5a      	ldr	r3, [pc, #360]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	f023 0203 	bic.w	r2, r3, #3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	4957      	ldr	r1, [pc, #348]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dfc:	f7fd f9e8 	bl	80021d0 <HAL_GetTick>
 8004e00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e02:	e00a      	b.n	8004e1a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e04:	f7fd f9e4 	bl	80021d0 <HAL_GetTick>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	1ad3      	subs	r3, r2, r3
 8004e0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d901      	bls.n	8004e1a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	e095      	b.n	8004f46 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e1a:	4b4e      	ldr	r3, [pc, #312]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f003 020c 	and.w	r2, r3, #12
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d1eb      	bne.n	8004e04 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0302 	and.w	r3, r3, #2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d023      	beq.n	8004e80 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 0304 	and.w	r3, r3, #4
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d005      	beq.n	8004e50 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e44:	4b43      	ldr	r3, [pc, #268]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004e46:	689b      	ldr	r3, [r3, #8]
 8004e48:	4a42      	ldr	r2, [pc, #264]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004e4a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004e4e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f003 0308 	and.w	r3, r3, #8
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d007      	beq.n	8004e6c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004e5c:	4b3d      	ldr	r3, [pc, #244]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004e64:	4a3b      	ldr	r2, [pc, #236]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004e66:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004e6a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e6c:	4b39      	ldr	r3, [pc, #228]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	4936      	ldr	r1, [pc, #216]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	608b      	str	r3, [r1, #8]
 8004e7e:	e008      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	2b80      	cmp	r3, #128	@ 0x80
 8004e84:	d105      	bne.n	8004e92 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004e86:	4b33      	ldr	r3, [pc, #204]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	4a32      	ldr	r2, [pc, #200]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004e8c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e90:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e92:	4b2f      	ldr	r3, [pc, #188]	@ (8004f50 <HAL_RCC_ClockConfig+0x260>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f003 030f 	and.w	r3, r3, #15
 8004e9a:	683a      	ldr	r2, [r7, #0]
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d21d      	bcs.n	8004edc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ea0:	4b2b      	ldr	r3, [pc, #172]	@ (8004f50 <HAL_RCC_ClockConfig+0x260>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f023 020f 	bic.w	r2, r3, #15
 8004ea8:	4929      	ldr	r1, [pc, #164]	@ (8004f50 <HAL_RCC_ClockConfig+0x260>)
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004eb0:	f7fd f98e 	bl	80021d0 <HAL_GetTick>
 8004eb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eb6:	e00a      	b.n	8004ece <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004eb8:	f7fd f98a 	bl	80021d0 <HAL_GetTick>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d901      	bls.n	8004ece <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e03b      	b.n	8004f46 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ece:	4b20      	ldr	r3, [pc, #128]	@ (8004f50 <HAL_RCC_ClockConfig+0x260>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 030f 	and.w	r3, r3, #15
 8004ed6:	683a      	ldr	r2, [r7, #0]
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d1ed      	bne.n	8004eb8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0304 	and.w	r3, r3, #4
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d008      	beq.n	8004efa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ee8:	4b1a      	ldr	r3, [pc, #104]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	4917      	ldr	r1, [pc, #92]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0308 	and.w	r3, r3, #8
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d009      	beq.n	8004f1a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f06:	4b13      	ldr	r3, [pc, #76]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	691b      	ldr	r3, [r3, #16]
 8004f12:	00db      	lsls	r3, r3, #3
 8004f14:	490f      	ldr	r1, [pc, #60]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004f16:	4313      	orrs	r3, r2
 8004f18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004f1a:	f000 f825 	bl	8004f68 <HAL_RCC_GetSysClockFreq>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	4b0c      	ldr	r3, [pc, #48]	@ (8004f54 <HAL_RCC_ClockConfig+0x264>)
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	091b      	lsrs	r3, r3, #4
 8004f26:	f003 030f 	and.w	r3, r3, #15
 8004f2a:	490c      	ldr	r1, [pc, #48]	@ (8004f5c <HAL_RCC_ClockConfig+0x26c>)
 8004f2c:	5ccb      	ldrb	r3, [r1, r3]
 8004f2e:	f003 031f 	and.w	r3, r3, #31
 8004f32:	fa22 f303 	lsr.w	r3, r2, r3
 8004f36:	4a0a      	ldr	r2, [pc, #40]	@ (8004f60 <HAL_RCC_ClockConfig+0x270>)
 8004f38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004f3a:	4b0a      	ldr	r3, [pc, #40]	@ (8004f64 <HAL_RCC_ClockConfig+0x274>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f7fd f8fa 	bl	8002138 <HAL_InitTick>
 8004f44:	4603      	mov	r3, r0
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3718      	adds	r7, #24
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	40022000 	.word	0x40022000
 8004f54:	40021000 	.word	0x40021000
 8004f58:	04c4b400 	.word	0x04c4b400
 8004f5c:	0800ab24 	.word	0x0800ab24
 8004f60:	20000000 	.word	0x20000000
 8004f64:	20000018 	.word	0x20000018

08004f68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b087      	sub	sp, #28
 8004f6c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004f6e:	4b2c      	ldr	r3, [pc, #176]	@ (8005020 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	f003 030c 	and.w	r3, r3, #12
 8004f76:	2b04      	cmp	r3, #4
 8004f78:	d102      	bne.n	8004f80 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f7a:	4b2a      	ldr	r3, [pc, #168]	@ (8005024 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004f7c:	613b      	str	r3, [r7, #16]
 8004f7e:	e047      	b.n	8005010 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004f80:	4b27      	ldr	r3, [pc, #156]	@ (8005020 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	f003 030c 	and.w	r3, r3, #12
 8004f88:	2b08      	cmp	r3, #8
 8004f8a:	d102      	bne.n	8004f92 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f8c:	4b26      	ldr	r3, [pc, #152]	@ (8005028 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004f8e:	613b      	str	r3, [r7, #16]
 8004f90:	e03e      	b.n	8005010 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004f92:	4b23      	ldr	r3, [pc, #140]	@ (8005020 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	f003 030c 	and.w	r3, r3, #12
 8004f9a:	2b0c      	cmp	r3, #12
 8004f9c:	d136      	bne.n	800500c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f9e:	4b20      	ldr	r3, [pc, #128]	@ (8005020 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	f003 0303 	and.w	r3, r3, #3
 8004fa6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004fa8:	4b1d      	ldr	r3, [pc, #116]	@ (8005020 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	091b      	lsrs	r3, r3, #4
 8004fae:	f003 030f 	and.w	r3, r3, #15
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2b03      	cmp	r3, #3
 8004fba:	d10c      	bne.n	8004fd6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004fbc:	4a1a      	ldr	r2, [pc, #104]	@ (8005028 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fc4:	4a16      	ldr	r2, [pc, #88]	@ (8005020 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004fc6:	68d2      	ldr	r2, [r2, #12]
 8004fc8:	0a12      	lsrs	r2, r2, #8
 8004fca:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004fce:	fb02 f303 	mul.w	r3, r2, r3
 8004fd2:	617b      	str	r3, [r7, #20]
      break;
 8004fd4:	e00c      	b.n	8004ff0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004fd6:	4a13      	ldr	r2, [pc, #76]	@ (8005024 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fde:	4a10      	ldr	r2, [pc, #64]	@ (8005020 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004fe0:	68d2      	ldr	r2, [r2, #12]
 8004fe2:	0a12      	lsrs	r2, r2, #8
 8004fe4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004fe8:	fb02 f303 	mul.w	r3, r2, r3
 8004fec:	617b      	str	r3, [r7, #20]
      break;
 8004fee:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8005020 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	0e5b      	lsrs	r3, r3, #25
 8004ff6:	f003 0303 	and.w	r3, r3, #3
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	005b      	lsls	r3, r3, #1
 8004ffe:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005000:	697a      	ldr	r2, [r7, #20]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	fbb2 f3f3 	udiv	r3, r2, r3
 8005008:	613b      	str	r3, [r7, #16]
 800500a:	e001      	b.n	8005010 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800500c:	2300      	movs	r3, #0
 800500e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005010:	693b      	ldr	r3, [r7, #16]
}
 8005012:	4618      	mov	r0, r3
 8005014:	371c      	adds	r7, #28
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop
 8005020:	40021000 	.word	0x40021000
 8005024:	00f42400 	.word	0x00f42400
 8005028:	016e3600 	.word	0x016e3600

0800502c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800502c:	b480      	push	{r7}
 800502e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005030:	4b03      	ldr	r3, [pc, #12]	@ (8005040 <HAL_RCC_GetHCLKFreq+0x14>)
 8005032:	681b      	ldr	r3, [r3, #0]
}
 8005034:	4618      	mov	r0, r3
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr
 800503e:	bf00      	nop
 8005040:	20000000 	.word	0x20000000

08005044 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005048:	f7ff fff0 	bl	800502c <HAL_RCC_GetHCLKFreq>
 800504c:	4602      	mov	r2, r0
 800504e:	4b06      	ldr	r3, [pc, #24]	@ (8005068 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	0a1b      	lsrs	r3, r3, #8
 8005054:	f003 0307 	and.w	r3, r3, #7
 8005058:	4904      	ldr	r1, [pc, #16]	@ (800506c <HAL_RCC_GetPCLK1Freq+0x28>)
 800505a:	5ccb      	ldrb	r3, [r1, r3]
 800505c:	f003 031f 	and.w	r3, r3, #31
 8005060:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005064:	4618      	mov	r0, r3
 8005066:	bd80      	pop	{r7, pc}
 8005068:	40021000 	.word	0x40021000
 800506c:	0800ab34 	.word	0x0800ab34

08005070 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005074:	f7ff ffda 	bl	800502c <HAL_RCC_GetHCLKFreq>
 8005078:	4602      	mov	r2, r0
 800507a:	4b06      	ldr	r3, [pc, #24]	@ (8005094 <HAL_RCC_GetPCLK2Freq+0x24>)
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	0adb      	lsrs	r3, r3, #11
 8005080:	f003 0307 	and.w	r3, r3, #7
 8005084:	4904      	ldr	r1, [pc, #16]	@ (8005098 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005086:	5ccb      	ldrb	r3, [r1, r3]
 8005088:	f003 031f 	and.w	r3, r3, #31
 800508c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005090:	4618      	mov	r0, r3
 8005092:	bd80      	pop	{r7, pc}
 8005094:	40021000 	.word	0x40021000
 8005098:	0800ab34 	.word	0x0800ab34

0800509c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800509c:	b480      	push	{r7}
 800509e:	b087      	sub	sp, #28
 80050a0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80050a2:	4b1e      	ldr	r3, [pc, #120]	@ (800511c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	f003 0303 	and.w	r3, r3, #3
 80050aa:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80050ac:	4b1b      	ldr	r3, [pc, #108]	@ (800511c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	091b      	lsrs	r3, r3, #4
 80050b2:	f003 030f 	and.w	r3, r3, #15
 80050b6:	3301      	adds	r3, #1
 80050b8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	2b03      	cmp	r3, #3
 80050be:	d10c      	bne.n	80050da <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80050c0:	4a17      	ldr	r2, [pc, #92]	@ (8005120 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80050c8:	4a14      	ldr	r2, [pc, #80]	@ (800511c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80050ca:	68d2      	ldr	r2, [r2, #12]
 80050cc:	0a12      	lsrs	r2, r2, #8
 80050ce:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80050d2:	fb02 f303 	mul.w	r3, r2, r3
 80050d6:	617b      	str	r3, [r7, #20]
    break;
 80050d8:	e00c      	b.n	80050f4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80050da:	4a12      	ldr	r2, [pc, #72]	@ (8005124 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	fbb2 f3f3 	udiv	r3, r2, r3
 80050e2:	4a0e      	ldr	r2, [pc, #56]	@ (800511c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80050e4:	68d2      	ldr	r2, [r2, #12]
 80050e6:	0a12      	lsrs	r2, r2, #8
 80050e8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80050ec:	fb02 f303 	mul.w	r3, r2, r3
 80050f0:	617b      	str	r3, [r7, #20]
    break;
 80050f2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80050f4:	4b09      	ldr	r3, [pc, #36]	@ (800511c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80050f6:	68db      	ldr	r3, [r3, #12]
 80050f8:	0e5b      	lsrs	r3, r3, #25
 80050fa:	f003 0303 	and.w	r3, r3, #3
 80050fe:	3301      	adds	r3, #1
 8005100:	005b      	lsls	r3, r3, #1
 8005102:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005104:	697a      	ldr	r2, [r7, #20]
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	fbb2 f3f3 	udiv	r3, r2, r3
 800510c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800510e:	687b      	ldr	r3, [r7, #4]
}
 8005110:	4618      	mov	r0, r3
 8005112:	371c      	adds	r7, #28
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr
 800511c:	40021000 	.word	0x40021000
 8005120:	016e3600 	.word	0x016e3600
 8005124:	00f42400 	.word	0x00f42400

08005128 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b086      	sub	sp, #24
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005130:	2300      	movs	r3, #0
 8005132:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005134:	2300      	movs	r3, #0
 8005136:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005140:	2b00      	cmp	r3, #0
 8005142:	f000 8098 	beq.w	8005276 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005146:	2300      	movs	r3, #0
 8005148:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800514a:	4b43      	ldr	r3, [pc, #268]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800514c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800514e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005152:	2b00      	cmp	r3, #0
 8005154:	d10d      	bne.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005156:	4b40      	ldr	r3, [pc, #256]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800515a:	4a3f      	ldr	r2, [pc, #252]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800515c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005160:	6593      	str	r3, [r2, #88]	@ 0x58
 8005162:	4b3d      	ldr	r3, [pc, #244]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005166:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800516a:	60bb      	str	r3, [r7, #8]
 800516c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800516e:	2301      	movs	r3, #1
 8005170:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005172:	4b3a      	ldr	r3, [pc, #232]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a39      	ldr	r2, [pc, #228]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005178:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800517c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800517e:	f7fd f827 	bl	80021d0 <HAL_GetTick>
 8005182:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005184:	e009      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005186:	f7fd f823 	bl	80021d0 <HAL_GetTick>
 800518a:	4602      	mov	r2, r0
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	2b02      	cmp	r3, #2
 8005192:	d902      	bls.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	74fb      	strb	r3, [r7, #19]
        break;
 8005198:	e005      	b.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800519a:	4b30      	ldr	r3, [pc, #192]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d0ef      	beq.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80051a6:	7cfb      	ldrb	r3, [r7, #19]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d159      	bne.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80051ac:	4b2a      	ldr	r3, [pc, #168]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051b6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d01e      	beq.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051c2:	697a      	ldr	r2, [r7, #20]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d019      	beq.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80051c8:	4b23      	ldr	r3, [pc, #140]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051d2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80051d4:	4b20      	ldr	r3, [pc, #128]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051da:	4a1f      	ldr	r2, [pc, #124]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80051e4:	4b1c      	ldr	r3, [pc, #112]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051ea:	4a1b      	ldr	r2, [pc, #108]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80051f4:	4a18      	ldr	r2, [pc, #96]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	f003 0301 	and.w	r3, r3, #1
 8005202:	2b00      	cmp	r3, #0
 8005204:	d016      	beq.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005206:	f7fc ffe3 	bl	80021d0 <HAL_GetTick>
 800520a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800520c:	e00b      	b.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800520e:	f7fc ffdf 	bl	80021d0 <HAL_GetTick>
 8005212:	4602      	mov	r2, r0
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	f241 3288 	movw	r2, #5000	@ 0x1388
 800521c:	4293      	cmp	r3, r2
 800521e:	d902      	bls.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005220:	2303      	movs	r3, #3
 8005222:	74fb      	strb	r3, [r7, #19]
            break;
 8005224:	e006      	b.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005226:	4b0c      	ldr	r3, [pc, #48]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005228:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800522c:	f003 0302 	and.w	r3, r3, #2
 8005230:	2b00      	cmp	r3, #0
 8005232:	d0ec      	beq.n	800520e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005234:	7cfb      	ldrb	r3, [r7, #19]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d10b      	bne.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800523a:	4b07      	ldr	r3, [pc, #28]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800523c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005240:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005248:	4903      	ldr	r1, [pc, #12]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800524a:	4313      	orrs	r3, r2
 800524c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005250:	e008      	b.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005252:	7cfb      	ldrb	r3, [r7, #19]
 8005254:	74bb      	strb	r3, [r7, #18]
 8005256:	e005      	b.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005258:	40021000 	.word	0x40021000
 800525c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005260:	7cfb      	ldrb	r3, [r7, #19]
 8005262:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005264:	7c7b      	ldrb	r3, [r7, #17]
 8005266:	2b01      	cmp	r3, #1
 8005268:	d105      	bne.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800526a:	4ba7      	ldr	r3, [pc, #668]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800526c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800526e:	4aa6      	ldr	r2, [pc, #664]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005270:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005274:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0301 	and.w	r3, r3, #1
 800527e:	2b00      	cmp	r3, #0
 8005280:	d00a      	beq.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005282:	4ba1      	ldr	r3, [pc, #644]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005284:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005288:	f023 0203 	bic.w	r2, r3, #3
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	499d      	ldr	r1, [pc, #628]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005292:	4313      	orrs	r3, r2
 8005294:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 0302 	and.w	r3, r3, #2
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d00a      	beq.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80052a4:	4b98      	ldr	r3, [pc, #608]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052aa:	f023 020c 	bic.w	r2, r3, #12
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	4995      	ldr	r1, [pc, #596]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0304 	and.w	r3, r3, #4
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d00a      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80052c6:	4b90      	ldr	r3, [pc, #576]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052cc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	498c      	ldr	r1, [pc, #560]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052d6:	4313      	orrs	r3, r2
 80052d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f003 0308 	and.w	r3, r3, #8
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00a      	beq.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80052e8:	4b87      	ldr	r3, [pc, #540]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	691b      	ldr	r3, [r3, #16]
 80052f6:	4984      	ldr	r1, [pc, #528]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052f8:	4313      	orrs	r3, r2
 80052fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f003 0310 	and.w	r3, r3, #16
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00a      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800530a:	4b7f      	ldr	r3, [pc, #508]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800530c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005310:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	695b      	ldr	r3, [r3, #20]
 8005318:	497b      	ldr	r1, [pc, #492]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800531a:	4313      	orrs	r3, r2
 800531c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 0320 	and.w	r3, r3, #32
 8005328:	2b00      	cmp	r3, #0
 800532a:	d00a      	beq.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800532c:	4b76      	ldr	r3, [pc, #472]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800532e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005332:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	699b      	ldr	r3, [r3, #24]
 800533a:	4973      	ldr	r1, [pc, #460]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800533c:	4313      	orrs	r3, r2
 800533e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800534a:	2b00      	cmp	r3, #0
 800534c:	d00a      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800534e:	4b6e      	ldr	r3, [pc, #440]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005350:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005354:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	69db      	ldr	r3, [r3, #28]
 800535c:	496a      	ldr	r1, [pc, #424]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800535e:	4313      	orrs	r3, r2
 8005360:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800536c:	2b00      	cmp	r3, #0
 800536e:	d00a      	beq.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005370:	4b65      	ldr	r3, [pc, #404]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005376:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6a1b      	ldr	r3, [r3, #32]
 800537e:	4962      	ldr	r1, [pc, #392]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005380:	4313      	orrs	r3, r2
 8005382:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800538e:	2b00      	cmp	r3, #0
 8005390:	d00a      	beq.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005392:	4b5d      	ldr	r3, [pc, #372]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005398:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a0:	4959      	ldr	r1, [pc, #356]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053a2:	4313      	orrs	r3, r2
 80053a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d00a      	beq.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80053b4:	4b54      	ldr	r3, [pc, #336]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80053ba:	f023 0203 	bic.w	r2, r3, #3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053c2:	4951      	ldr	r1, [pc, #324]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053c4:	4313      	orrs	r3, r2
 80053c6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d00a      	beq.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80053d6:	4b4c      	ldr	r3, [pc, #304]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053dc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053e4:	4948      	ldr	r1, [pc, #288]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053e6:	4313      	orrs	r3, r2
 80053e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d015      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80053f8:	4b43      	ldr	r3, [pc, #268]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005406:	4940      	ldr	r1, [pc, #256]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005408:	4313      	orrs	r3, r2
 800540a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005412:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005416:	d105      	bne.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005418:	4b3b      	ldr	r3, [pc, #236]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	4a3a      	ldr	r2, [pc, #232]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800541e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005422:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800542c:	2b00      	cmp	r3, #0
 800542e:	d015      	beq.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005430:	4b35      	ldr	r3, [pc, #212]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005432:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005436:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800543e:	4932      	ldr	r1, [pc, #200]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005440:	4313      	orrs	r3, r2
 8005442:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800544a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800544e:	d105      	bne.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005450:	4b2d      	ldr	r3, [pc, #180]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	4a2c      	ldr	r2, [pc, #176]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005456:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800545a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005464:	2b00      	cmp	r3, #0
 8005466:	d015      	beq.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005468:	4b27      	ldr	r3, [pc, #156]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800546a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800546e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005476:	4924      	ldr	r1, [pc, #144]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005478:	4313      	orrs	r3, r2
 800547a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005482:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005486:	d105      	bne.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005488:	4b1f      	ldr	r3, [pc, #124]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800548a:	68db      	ldr	r3, [r3, #12]
 800548c:	4a1e      	ldr	r2, [pc, #120]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800548e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005492:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800549c:	2b00      	cmp	r3, #0
 800549e:	d015      	beq.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80054a0:	4b19      	ldr	r3, [pc, #100]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054a6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054ae:	4916      	ldr	r1, [pc, #88]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054b0:	4313      	orrs	r3, r2
 80054b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054be:	d105      	bne.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054c0:	4b11      	ldr	r3, [pc, #68]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054c2:	68db      	ldr	r3, [r3, #12]
 80054c4:	4a10      	ldr	r2, [pc, #64]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054ca:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d019      	beq.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80054d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054e6:	4908      	ldr	r1, [pc, #32]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054e8:	4313      	orrs	r3, r2
 80054ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054f6:	d109      	bne.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054f8:	4b03      	ldr	r3, [pc, #12]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	4a02      	ldr	r2, [pc, #8]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005502:	60d3      	str	r3, [r2, #12]
 8005504:	e002      	b.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005506:	bf00      	nop
 8005508:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005514:	2b00      	cmp	r3, #0
 8005516:	d015      	beq.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005518:	4b29      	ldr	r3, [pc, #164]	@ (80055c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800551a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800551e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005526:	4926      	ldr	r1, [pc, #152]	@ (80055c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005528:	4313      	orrs	r3, r2
 800552a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005532:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005536:	d105      	bne.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005538:	4b21      	ldr	r3, [pc, #132]	@ (80055c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	4a20      	ldr	r2, [pc, #128]	@ (80055c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800553e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005542:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800554c:	2b00      	cmp	r3, #0
 800554e:	d015      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005550:	4b1b      	ldr	r3, [pc, #108]	@ (80055c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005556:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800555e:	4918      	ldr	r1, [pc, #96]	@ (80055c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005560:	4313      	orrs	r3, r2
 8005562:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800556a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800556e:	d105      	bne.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005570:	4b13      	ldr	r3, [pc, #76]	@ (80055c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	4a12      	ldr	r2, [pc, #72]	@ (80055c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005576:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800557a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005584:	2b00      	cmp	r3, #0
 8005586:	d015      	beq.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005588:	4b0d      	ldr	r3, [pc, #52]	@ (80055c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800558a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800558e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005596:	490a      	ldr	r1, [pc, #40]	@ (80055c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005598:	4313      	orrs	r3, r2
 800559a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80055a6:	d105      	bne.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055a8:	4b05      	ldr	r3, [pc, #20]	@ (80055c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	4a04      	ldr	r2, [pc, #16]	@ (80055c0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055b2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80055b4:	7cbb      	ldrb	r3, [r7, #18]
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3718      	adds	r7, #24
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}
 80055be:	bf00      	nop
 80055c0:	40021000 	.word	0x40021000

080055c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b082      	sub	sp, #8
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d101      	bne.n	80055d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e042      	b.n	800565c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d106      	bne.n	80055ee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2200      	movs	r2, #0
 80055e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f000 f83b 	bl	8005664 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2224      	movs	r2, #36	@ 0x24
 80055f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f022 0201 	bic.w	r2, r2, #1
 8005604:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800560a:	2b00      	cmp	r3, #0
 800560c:	d002      	beq.n	8005614 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f000 fbbc 	bl	8005d8c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f000 f8bd 	bl	8005794 <UART_SetConfig>
 800561a:	4603      	mov	r3, r0
 800561c:	2b01      	cmp	r3, #1
 800561e:	d101      	bne.n	8005624 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	e01b      	b.n	800565c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	685a      	ldr	r2, [r3, #4]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005632:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	689a      	ldr	r2, [r3, #8]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005642:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f042 0201 	orr.w	r2, r2, #1
 8005652:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f000 fc3b 	bl	8005ed0 <UART_CheckIdleState>
 800565a:	4603      	mov	r3, r0
}
 800565c:	4618      	mov	r0, r3
 800565e:	3708      	adds	r7, #8
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}

08005664 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800566c:	bf00      	nop
 800566e:	370c      	adds	r7, #12
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr

08005678 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b08a      	sub	sp, #40	@ 0x28
 800567c:	af02      	add	r7, sp, #8
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	603b      	str	r3, [r7, #0]
 8005684:	4613      	mov	r3, r2
 8005686:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800568e:	2b20      	cmp	r3, #32
 8005690:	d17b      	bne.n	800578a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d002      	beq.n	800569e <HAL_UART_Transmit+0x26>
 8005698:	88fb      	ldrh	r3, [r7, #6]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d101      	bne.n	80056a2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e074      	b.n	800578c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2221      	movs	r2, #33	@ 0x21
 80056ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80056b2:	f7fc fd8d 	bl	80021d0 <HAL_GetTick>
 80056b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	88fa      	ldrh	r2, [r7, #6]
 80056bc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	88fa      	ldrh	r2, [r7, #6]
 80056c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056d0:	d108      	bne.n	80056e4 <HAL_UART_Transmit+0x6c>
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	691b      	ldr	r3, [r3, #16]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d104      	bne.n	80056e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80056da:	2300      	movs	r3, #0
 80056dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	61bb      	str	r3, [r7, #24]
 80056e2:	e003      	b.n	80056ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056e8:	2300      	movs	r3, #0
 80056ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80056ec:	e030      	b.n	8005750 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	9300      	str	r3, [sp, #0]
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	2200      	movs	r2, #0
 80056f6:	2180      	movs	r1, #128	@ 0x80
 80056f8:	68f8      	ldr	r0, [r7, #12]
 80056fa:	f000 fc93 	bl	8006024 <UART_WaitOnFlagUntilTimeout>
 80056fe:	4603      	mov	r3, r0
 8005700:	2b00      	cmp	r3, #0
 8005702:	d005      	beq.n	8005710 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2220      	movs	r2, #32
 8005708:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800570c:	2303      	movs	r3, #3
 800570e:	e03d      	b.n	800578c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005710:	69fb      	ldr	r3, [r7, #28]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d10b      	bne.n	800572e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	881b      	ldrh	r3, [r3, #0]
 800571a:	461a      	mov	r2, r3
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005724:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005726:	69bb      	ldr	r3, [r7, #24]
 8005728:	3302      	adds	r3, #2
 800572a:	61bb      	str	r3, [r7, #24]
 800572c:	e007      	b.n	800573e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	781a      	ldrb	r2, [r3, #0]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005738:	69fb      	ldr	r3, [r7, #28]
 800573a:	3301      	adds	r3, #1
 800573c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005744:	b29b      	uxth	r3, r3
 8005746:	3b01      	subs	r3, #1
 8005748:	b29a      	uxth	r2, r3
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005756:	b29b      	uxth	r3, r3
 8005758:	2b00      	cmp	r3, #0
 800575a:	d1c8      	bne.n	80056ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	9300      	str	r3, [sp, #0]
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	2200      	movs	r2, #0
 8005764:	2140      	movs	r1, #64	@ 0x40
 8005766:	68f8      	ldr	r0, [r7, #12]
 8005768:	f000 fc5c 	bl	8006024 <UART_WaitOnFlagUntilTimeout>
 800576c:	4603      	mov	r3, r0
 800576e:	2b00      	cmp	r3, #0
 8005770:	d005      	beq.n	800577e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2220      	movs	r2, #32
 8005776:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	e006      	b.n	800578c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2220      	movs	r2, #32
 8005782:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005786:	2300      	movs	r3, #0
 8005788:	e000      	b.n	800578c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800578a:	2302      	movs	r3, #2
  }
}
 800578c:	4618      	mov	r0, r3
 800578e:	3720      	adds	r7, #32
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}

08005794 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005794:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005798:	b08c      	sub	sp, #48	@ 0x30
 800579a:	af00      	add	r7, sp, #0
 800579c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800579e:	2300      	movs	r3, #0
 80057a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80057a4:	697b      	ldr	r3, [r7, #20]
 80057a6:	689a      	ldr	r2, [r3, #8]
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	691b      	ldr	r3, [r3, #16]
 80057ac:	431a      	orrs	r2, r3
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	695b      	ldr	r3, [r3, #20]
 80057b2:	431a      	orrs	r2, r3
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	69db      	ldr	r3, [r3, #28]
 80057b8:	4313      	orrs	r3, r2
 80057ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	4baa      	ldr	r3, [pc, #680]	@ (8005a6c <UART_SetConfig+0x2d8>)
 80057c4:	4013      	ands	r3, r2
 80057c6:	697a      	ldr	r2, [r7, #20]
 80057c8:	6812      	ldr	r2, [r2, #0]
 80057ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057cc:	430b      	orrs	r3, r1
 80057ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	68da      	ldr	r2, [r3, #12]
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	430a      	orrs	r2, r1
 80057e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	699b      	ldr	r3, [r3, #24]
 80057ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a9f      	ldr	r2, [pc, #636]	@ (8005a70 <UART_SetConfig+0x2dc>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d004      	beq.n	8005800 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	6a1b      	ldr	r3, [r3, #32]
 80057fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057fc:	4313      	orrs	r3, r2
 80057fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800580a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800580e:	697a      	ldr	r2, [r7, #20]
 8005810:	6812      	ldr	r2, [r2, #0]
 8005812:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005814:	430b      	orrs	r3, r1
 8005816:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800581e:	f023 010f 	bic.w	r1, r3, #15
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	430a      	orrs	r2, r1
 800582c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a90      	ldr	r2, [pc, #576]	@ (8005a74 <UART_SetConfig+0x2e0>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d125      	bne.n	8005884 <UART_SetConfig+0xf0>
 8005838:	4b8f      	ldr	r3, [pc, #572]	@ (8005a78 <UART_SetConfig+0x2e4>)
 800583a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800583e:	f003 0303 	and.w	r3, r3, #3
 8005842:	2b03      	cmp	r3, #3
 8005844:	d81a      	bhi.n	800587c <UART_SetConfig+0xe8>
 8005846:	a201      	add	r2, pc, #4	@ (adr r2, 800584c <UART_SetConfig+0xb8>)
 8005848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800584c:	0800585d 	.word	0x0800585d
 8005850:	0800586d 	.word	0x0800586d
 8005854:	08005865 	.word	0x08005865
 8005858:	08005875 	.word	0x08005875
 800585c:	2301      	movs	r3, #1
 800585e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005862:	e116      	b.n	8005a92 <UART_SetConfig+0x2fe>
 8005864:	2302      	movs	r3, #2
 8005866:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800586a:	e112      	b.n	8005a92 <UART_SetConfig+0x2fe>
 800586c:	2304      	movs	r3, #4
 800586e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005872:	e10e      	b.n	8005a92 <UART_SetConfig+0x2fe>
 8005874:	2308      	movs	r3, #8
 8005876:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800587a:	e10a      	b.n	8005a92 <UART_SetConfig+0x2fe>
 800587c:	2310      	movs	r3, #16
 800587e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005882:	e106      	b.n	8005a92 <UART_SetConfig+0x2fe>
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a7c      	ldr	r2, [pc, #496]	@ (8005a7c <UART_SetConfig+0x2e8>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d138      	bne.n	8005900 <UART_SetConfig+0x16c>
 800588e:	4b7a      	ldr	r3, [pc, #488]	@ (8005a78 <UART_SetConfig+0x2e4>)
 8005890:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005894:	f003 030c 	and.w	r3, r3, #12
 8005898:	2b0c      	cmp	r3, #12
 800589a:	d82d      	bhi.n	80058f8 <UART_SetConfig+0x164>
 800589c:	a201      	add	r2, pc, #4	@ (adr r2, 80058a4 <UART_SetConfig+0x110>)
 800589e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058a2:	bf00      	nop
 80058a4:	080058d9 	.word	0x080058d9
 80058a8:	080058f9 	.word	0x080058f9
 80058ac:	080058f9 	.word	0x080058f9
 80058b0:	080058f9 	.word	0x080058f9
 80058b4:	080058e9 	.word	0x080058e9
 80058b8:	080058f9 	.word	0x080058f9
 80058bc:	080058f9 	.word	0x080058f9
 80058c0:	080058f9 	.word	0x080058f9
 80058c4:	080058e1 	.word	0x080058e1
 80058c8:	080058f9 	.word	0x080058f9
 80058cc:	080058f9 	.word	0x080058f9
 80058d0:	080058f9 	.word	0x080058f9
 80058d4:	080058f1 	.word	0x080058f1
 80058d8:	2300      	movs	r3, #0
 80058da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058de:	e0d8      	b.n	8005a92 <UART_SetConfig+0x2fe>
 80058e0:	2302      	movs	r3, #2
 80058e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058e6:	e0d4      	b.n	8005a92 <UART_SetConfig+0x2fe>
 80058e8:	2304      	movs	r3, #4
 80058ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058ee:	e0d0      	b.n	8005a92 <UART_SetConfig+0x2fe>
 80058f0:	2308      	movs	r3, #8
 80058f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058f6:	e0cc      	b.n	8005a92 <UART_SetConfig+0x2fe>
 80058f8:	2310      	movs	r3, #16
 80058fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058fe:	e0c8      	b.n	8005a92 <UART_SetConfig+0x2fe>
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a5e      	ldr	r2, [pc, #376]	@ (8005a80 <UART_SetConfig+0x2ec>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d125      	bne.n	8005956 <UART_SetConfig+0x1c2>
 800590a:	4b5b      	ldr	r3, [pc, #364]	@ (8005a78 <UART_SetConfig+0x2e4>)
 800590c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005910:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005914:	2b30      	cmp	r3, #48	@ 0x30
 8005916:	d016      	beq.n	8005946 <UART_SetConfig+0x1b2>
 8005918:	2b30      	cmp	r3, #48	@ 0x30
 800591a:	d818      	bhi.n	800594e <UART_SetConfig+0x1ba>
 800591c:	2b20      	cmp	r3, #32
 800591e:	d00a      	beq.n	8005936 <UART_SetConfig+0x1a2>
 8005920:	2b20      	cmp	r3, #32
 8005922:	d814      	bhi.n	800594e <UART_SetConfig+0x1ba>
 8005924:	2b00      	cmp	r3, #0
 8005926:	d002      	beq.n	800592e <UART_SetConfig+0x19a>
 8005928:	2b10      	cmp	r3, #16
 800592a:	d008      	beq.n	800593e <UART_SetConfig+0x1aa>
 800592c:	e00f      	b.n	800594e <UART_SetConfig+0x1ba>
 800592e:	2300      	movs	r3, #0
 8005930:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005934:	e0ad      	b.n	8005a92 <UART_SetConfig+0x2fe>
 8005936:	2302      	movs	r3, #2
 8005938:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800593c:	e0a9      	b.n	8005a92 <UART_SetConfig+0x2fe>
 800593e:	2304      	movs	r3, #4
 8005940:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005944:	e0a5      	b.n	8005a92 <UART_SetConfig+0x2fe>
 8005946:	2308      	movs	r3, #8
 8005948:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800594c:	e0a1      	b.n	8005a92 <UART_SetConfig+0x2fe>
 800594e:	2310      	movs	r3, #16
 8005950:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005954:	e09d      	b.n	8005a92 <UART_SetConfig+0x2fe>
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a4a      	ldr	r2, [pc, #296]	@ (8005a84 <UART_SetConfig+0x2f0>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d125      	bne.n	80059ac <UART_SetConfig+0x218>
 8005960:	4b45      	ldr	r3, [pc, #276]	@ (8005a78 <UART_SetConfig+0x2e4>)
 8005962:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005966:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800596a:	2bc0      	cmp	r3, #192	@ 0xc0
 800596c:	d016      	beq.n	800599c <UART_SetConfig+0x208>
 800596e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005970:	d818      	bhi.n	80059a4 <UART_SetConfig+0x210>
 8005972:	2b80      	cmp	r3, #128	@ 0x80
 8005974:	d00a      	beq.n	800598c <UART_SetConfig+0x1f8>
 8005976:	2b80      	cmp	r3, #128	@ 0x80
 8005978:	d814      	bhi.n	80059a4 <UART_SetConfig+0x210>
 800597a:	2b00      	cmp	r3, #0
 800597c:	d002      	beq.n	8005984 <UART_SetConfig+0x1f0>
 800597e:	2b40      	cmp	r3, #64	@ 0x40
 8005980:	d008      	beq.n	8005994 <UART_SetConfig+0x200>
 8005982:	e00f      	b.n	80059a4 <UART_SetConfig+0x210>
 8005984:	2300      	movs	r3, #0
 8005986:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800598a:	e082      	b.n	8005a92 <UART_SetConfig+0x2fe>
 800598c:	2302      	movs	r3, #2
 800598e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005992:	e07e      	b.n	8005a92 <UART_SetConfig+0x2fe>
 8005994:	2304      	movs	r3, #4
 8005996:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800599a:	e07a      	b.n	8005a92 <UART_SetConfig+0x2fe>
 800599c:	2308      	movs	r3, #8
 800599e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059a2:	e076      	b.n	8005a92 <UART_SetConfig+0x2fe>
 80059a4:	2310      	movs	r3, #16
 80059a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059aa:	e072      	b.n	8005a92 <UART_SetConfig+0x2fe>
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a35      	ldr	r2, [pc, #212]	@ (8005a88 <UART_SetConfig+0x2f4>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d12a      	bne.n	8005a0c <UART_SetConfig+0x278>
 80059b6:	4b30      	ldr	r3, [pc, #192]	@ (8005a78 <UART_SetConfig+0x2e4>)
 80059b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059c4:	d01a      	beq.n	80059fc <UART_SetConfig+0x268>
 80059c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059ca:	d81b      	bhi.n	8005a04 <UART_SetConfig+0x270>
 80059cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059d0:	d00c      	beq.n	80059ec <UART_SetConfig+0x258>
 80059d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059d6:	d815      	bhi.n	8005a04 <UART_SetConfig+0x270>
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d003      	beq.n	80059e4 <UART_SetConfig+0x250>
 80059dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059e0:	d008      	beq.n	80059f4 <UART_SetConfig+0x260>
 80059e2:	e00f      	b.n	8005a04 <UART_SetConfig+0x270>
 80059e4:	2300      	movs	r3, #0
 80059e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059ea:	e052      	b.n	8005a92 <UART_SetConfig+0x2fe>
 80059ec:	2302      	movs	r3, #2
 80059ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059f2:	e04e      	b.n	8005a92 <UART_SetConfig+0x2fe>
 80059f4:	2304      	movs	r3, #4
 80059f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059fa:	e04a      	b.n	8005a92 <UART_SetConfig+0x2fe>
 80059fc:	2308      	movs	r3, #8
 80059fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a02:	e046      	b.n	8005a92 <UART_SetConfig+0x2fe>
 8005a04:	2310      	movs	r3, #16
 8005a06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a0a:	e042      	b.n	8005a92 <UART_SetConfig+0x2fe>
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a17      	ldr	r2, [pc, #92]	@ (8005a70 <UART_SetConfig+0x2dc>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d13a      	bne.n	8005a8c <UART_SetConfig+0x2f8>
 8005a16:	4b18      	ldr	r3, [pc, #96]	@ (8005a78 <UART_SetConfig+0x2e4>)
 8005a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a1c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005a20:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a24:	d01a      	beq.n	8005a5c <UART_SetConfig+0x2c8>
 8005a26:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a2a:	d81b      	bhi.n	8005a64 <UART_SetConfig+0x2d0>
 8005a2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a30:	d00c      	beq.n	8005a4c <UART_SetConfig+0x2b8>
 8005a32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a36:	d815      	bhi.n	8005a64 <UART_SetConfig+0x2d0>
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d003      	beq.n	8005a44 <UART_SetConfig+0x2b0>
 8005a3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a40:	d008      	beq.n	8005a54 <UART_SetConfig+0x2c0>
 8005a42:	e00f      	b.n	8005a64 <UART_SetConfig+0x2d0>
 8005a44:	2300      	movs	r3, #0
 8005a46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a4a:	e022      	b.n	8005a92 <UART_SetConfig+0x2fe>
 8005a4c:	2302      	movs	r3, #2
 8005a4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a52:	e01e      	b.n	8005a92 <UART_SetConfig+0x2fe>
 8005a54:	2304      	movs	r3, #4
 8005a56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a5a:	e01a      	b.n	8005a92 <UART_SetConfig+0x2fe>
 8005a5c:	2308      	movs	r3, #8
 8005a5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a62:	e016      	b.n	8005a92 <UART_SetConfig+0x2fe>
 8005a64:	2310      	movs	r3, #16
 8005a66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a6a:	e012      	b.n	8005a92 <UART_SetConfig+0x2fe>
 8005a6c:	cfff69f3 	.word	0xcfff69f3
 8005a70:	40008000 	.word	0x40008000
 8005a74:	40013800 	.word	0x40013800
 8005a78:	40021000 	.word	0x40021000
 8005a7c:	40004400 	.word	0x40004400
 8005a80:	40004800 	.word	0x40004800
 8005a84:	40004c00 	.word	0x40004c00
 8005a88:	40005000 	.word	0x40005000
 8005a8c:	2310      	movs	r3, #16
 8005a8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4aae      	ldr	r2, [pc, #696]	@ (8005d50 <UART_SetConfig+0x5bc>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	f040 8097 	bne.w	8005bcc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005a9e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005aa2:	2b08      	cmp	r3, #8
 8005aa4:	d823      	bhi.n	8005aee <UART_SetConfig+0x35a>
 8005aa6:	a201      	add	r2, pc, #4	@ (adr r2, 8005aac <UART_SetConfig+0x318>)
 8005aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aac:	08005ad1 	.word	0x08005ad1
 8005ab0:	08005aef 	.word	0x08005aef
 8005ab4:	08005ad9 	.word	0x08005ad9
 8005ab8:	08005aef 	.word	0x08005aef
 8005abc:	08005adf 	.word	0x08005adf
 8005ac0:	08005aef 	.word	0x08005aef
 8005ac4:	08005aef 	.word	0x08005aef
 8005ac8:	08005aef 	.word	0x08005aef
 8005acc:	08005ae7 	.word	0x08005ae7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ad0:	f7ff fab8 	bl	8005044 <HAL_RCC_GetPCLK1Freq>
 8005ad4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ad6:	e010      	b.n	8005afa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ad8:	4b9e      	ldr	r3, [pc, #632]	@ (8005d54 <UART_SetConfig+0x5c0>)
 8005ada:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005adc:	e00d      	b.n	8005afa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ade:	f7ff fa43 	bl	8004f68 <HAL_RCC_GetSysClockFreq>
 8005ae2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ae4:	e009      	b.n	8005afa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ae6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005aea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005aec:	e005      	b.n	8005afa <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005aee:	2300      	movs	r3, #0
 8005af0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005af8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	f000 8130 	beq.w	8005d62 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b06:	4a94      	ldr	r2, [pc, #592]	@ (8005d58 <UART_SetConfig+0x5c4>)
 8005b08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b0c:	461a      	mov	r2, r3
 8005b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b10:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b14:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	685a      	ldr	r2, [r3, #4]
 8005b1a:	4613      	mov	r3, r2
 8005b1c:	005b      	lsls	r3, r3, #1
 8005b1e:	4413      	add	r3, r2
 8005b20:	69ba      	ldr	r2, [r7, #24]
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d305      	bcc.n	8005b32 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005b2c:	69ba      	ldr	r2, [r7, #24]
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	d903      	bls.n	8005b3a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005b32:	2301      	movs	r3, #1
 8005b34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005b38:	e113      	b.n	8005d62 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	60bb      	str	r3, [r7, #8]
 8005b40:	60fa      	str	r2, [r7, #12]
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b46:	4a84      	ldr	r2, [pc, #528]	@ (8005d58 <UART_SetConfig+0x5c4>)
 8005b48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	2200      	movs	r2, #0
 8005b50:	603b      	str	r3, [r7, #0]
 8005b52:	607a      	str	r2, [r7, #4]
 8005b54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b58:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005b5c:	f7fb f8bc 	bl	8000cd8 <__aeabi_uldivmod>
 8005b60:	4602      	mov	r2, r0
 8005b62:	460b      	mov	r3, r1
 8005b64:	4610      	mov	r0, r2
 8005b66:	4619      	mov	r1, r3
 8005b68:	f04f 0200 	mov.w	r2, #0
 8005b6c:	f04f 0300 	mov.w	r3, #0
 8005b70:	020b      	lsls	r3, r1, #8
 8005b72:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005b76:	0202      	lsls	r2, r0, #8
 8005b78:	6979      	ldr	r1, [r7, #20]
 8005b7a:	6849      	ldr	r1, [r1, #4]
 8005b7c:	0849      	lsrs	r1, r1, #1
 8005b7e:	2000      	movs	r0, #0
 8005b80:	460c      	mov	r4, r1
 8005b82:	4605      	mov	r5, r0
 8005b84:	eb12 0804 	adds.w	r8, r2, r4
 8005b88:	eb43 0905 	adc.w	r9, r3, r5
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	469a      	mov	sl, r3
 8005b94:	4693      	mov	fp, r2
 8005b96:	4652      	mov	r2, sl
 8005b98:	465b      	mov	r3, fp
 8005b9a:	4640      	mov	r0, r8
 8005b9c:	4649      	mov	r1, r9
 8005b9e:	f7fb f89b 	bl	8000cd8 <__aeabi_uldivmod>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	460b      	mov	r3, r1
 8005ba6:	4613      	mov	r3, r2
 8005ba8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005baa:	6a3b      	ldr	r3, [r7, #32]
 8005bac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005bb0:	d308      	bcc.n	8005bc4 <UART_SetConfig+0x430>
 8005bb2:	6a3b      	ldr	r3, [r7, #32]
 8005bb4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005bb8:	d204      	bcs.n	8005bc4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	6a3a      	ldr	r2, [r7, #32]
 8005bc0:	60da      	str	r2, [r3, #12]
 8005bc2:	e0ce      	b.n	8005d62 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005bca:	e0ca      	b.n	8005d62 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	69db      	ldr	r3, [r3, #28]
 8005bd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bd4:	d166      	bne.n	8005ca4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005bd6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005bda:	2b08      	cmp	r3, #8
 8005bdc:	d827      	bhi.n	8005c2e <UART_SetConfig+0x49a>
 8005bde:	a201      	add	r2, pc, #4	@ (adr r2, 8005be4 <UART_SetConfig+0x450>)
 8005be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005be4:	08005c09 	.word	0x08005c09
 8005be8:	08005c11 	.word	0x08005c11
 8005bec:	08005c19 	.word	0x08005c19
 8005bf0:	08005c2f 	.word	0x08005c2f
 8005bf4:	08005c1f 	.word	0x08005c1f
 8005bf8:	08005c2f 	.word	0x08005c2f
 8005bfc:	08005c2f 	.word	0x08005c2f
 8005c00:	08005c2f 	.word	0x08005c2f
 8005c04:	08005c27 	.word	0x08005c27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c08:	f7ff fa1c 	bl	8005044 <HAL_RCC_GetPCLK1Freq>
 8005c0c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005c0e:	e014      	b.n	8005c3a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c10:	f7ff fa2e 	bl	8005070 <HAL_RCC_GetPCLK2Freq>
 8005c14:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005c16:	e010      	b.n	8005c3a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c18:	4b4e      	ldr	r3, [pc, #312]	@ (8005d54 <UART_SetConfig+0x5c0>)
 8005c1a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005c1c:	e00d      	b.n	8005c3a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c1e:	f7ff f9a3 	bl	8004f68 <HAL_RCC_GetSysClockFreq>
 8005c22:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005c24:	e009      	b.n	8005c3a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005c2c:	e005      	b.n	8005c3a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005c38:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	f000 8090 	beq.w	8005d62 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c46:	4a44      	ldr	r2, [pc, #272]	@ (8005d58 <UART_SetConfig+0x5c4>)
 8005c48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c50:	fbb3 f3f2 	udiv	r3, r3, r2
 8005c54:	005a      	lsls	r2, r3, #1
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	085b      	lsrs	r3, r3, #1
 8005c5c:	441a      	add	r2, r3
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c66:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c68:	6a3b      	ldr	r3, [r7, #32]
 8005c6a:	2b0f      	cmp	r3, #15
 8005c6c:	d916      	bls.n	8005c9c <UART_SetConfig+0x508>
 8005c6e:	6a3b      	ldr	r3, [r7, #32]
 8005c70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c74:	d212      	bcs.n	8005c9c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005c76:	6a3b      	ldr	r3, [r7, #32]
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	f023 030f 	bic.w	r3, r3, #15
 8005c7e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005c80:	6a3b      	ldr	r3, [r7, #32]
 8005c82:	085b      	lsrs	r3, r3, #1
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	f003 0307 	and.w	r3, r3, #7
 8005c8a:	b29a      	uxth	r2, r3
 8005c8c:	8bfb      	ldrh	r3, [r7, #30]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	8bfa      	ldrh	r2, [r7, #30]
 8005c98:	60da      	str	r2, [r3, #12]
 8005c9a:	e062      	b.n	8005d62 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005ca2:	e05e      	b.n	8005d62 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005ca4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005ca8:	2b08      	cmp	r3, #8
 8005caa:	d828      	bhi.n	8005cfe <UART_SetConfig+0x56a>
 8005cac:	a201      	add	r2, pc, #4	@ (adr r2, 8005cb4 <UART_SetConfig+0x520>)
 8005cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cb2:	bf00      	nop
 8005cb4:	08005cd9 	.word	0x08005cd9
 8005cb8:	08005ce1 	.word	0x08005ce1
 8005cbc:	08005ce9 	.word	0x08005ce9
 8005cc0:	08005cff 	.word	0x08005cff
 8005cc4:	08005cef 	.word	0x08005cef
 8005cc8:	08005cff 	.word	0x08005cff
 8005ccc:	08005cff 	.word	0x08005cff
 8005cd0:	08005cff 	.word	0x08005cff
 8005cd4:	08005cf7 	.word	0x08005cf7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005cd8:	f7ff f9b4 	bl	8005044 <HAL_RCC_GetPCLK1Freq>
 8005cdc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005cde:	e014      	b.n	8005d0a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ce0:	f7ff f9c6 	bl	8005070 <HAL_RCC_GetPCLK2Freq>
 8005ce4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ce6:	e010      	b.n	8005d0a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ce8:	4b1a      	ldr	r3, [pc, #104]	@ (8005d54 <UART_SetConfig+0x5c0>)
 8005cea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005cec:	e00d      	b.n	8005d0a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005cee:	f7ff f93b 	bl	8004f68 <HAL_RCC_GetSysClockFreq>
 8005cf2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005cf4:	e009      	b.n	8005d0a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005cf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cfa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005cfc:	e005      	b.n	8005d0a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005d08:	bf00      	nop
    }

    if (pclk != 0U)
 8005d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d028      	beq.n	8005d62 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d14:	4a10      	ldr	r2, [pc, #64]	@ (8005d58 <UART_SetConfig+0x5c4>)
 8005d16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d1e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	085b      	lsrs	r3, r3, #1
 8005d28:	441a      	add	r2, r3
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d32:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d34:	6a3b      	ldr	r3, [r7, #32]
 8005d36:	2b0f      	cmp	r3, #15
 8005d38:	d910      	bls.n	8005d5c <UART_SetConfig+0x5c8>
 8005d3a:	6a3b      	ldr	r3, [r7, #32]
 8005d3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d40:	d20c      	bcs.n	8005d5c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005d42:	6a3b      	ldr	r3, [r7, #32]
 8005d44:	b29a      	uxth	r2, r3
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	60da      	str	r2, [r3, #12]
 8005d4c:	e009      	b.n	8005d62 <UART_SetConfig+0x5ce>
 8005d4e:	bf00      	nop
 8005d50:	40008000 	.word	0x40008000
 8005d54:	00f42400 	.word	0x00f42400
 8005d58:	0800ab50 	.word	0x0800ab50
      }
      else
      {
        ret = HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	2201      	movs	r2, #1
 8005d66:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	2200      	movs	r2, #0
 8005d76:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005d7e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3730      	adds	r7, #48	@ 0x30
 8005d86:	46bd      	mov	sp, r7
 8005d88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005d8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b083      	sub	sp, #12
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d98:	f003 0308 	and.w	r3, r3, #8
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d00a      	beq.n	8005db6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	430a      	orrs	r2, r1
 8005db4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dba:	f003 0301 	and.w	r3, r3, #1
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d00a      	beq.n	8005dd8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	430a      	orrs	r2, r1
 8005dd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ddc:	f003 0302 	and.w	r3, r3, #2
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d00a      	beq.n	8005dfa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	430a      	orrs	r2, r1
 8005df8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dfe:	f003 0304 	and.w	r3, r3, #4
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d00a      	beq.n	8005e1c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	430a      	orrs	r2, r1
 8005e1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e20:	f003 0310 	and.w	r3, r3, #16
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d00a      	beq.n	8005e3e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	430a      	orrs	r2, r1
 8005e3c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e42:	f003 0320 	and.w	r3, r3, #32
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d00a      	beq.n	8005e60 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	430a      	orrs	r2, r1
 8005e5e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d01a      	beq.n	8005ea2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	430a      	orrs	r2, r1
 8005e80:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e8a:	d10a      	bne.n	8005ea2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	430a      	orrs	r2, r1
 8005ea0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ea6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d00a      	beq.n	8005ec4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	430a      	orrs	r2, r1
 8005ec2:	605a      	str	r2, [r3, #4]
  }
}
 8005ec4:	bf00      	nop
 8005ec6:	370c      	adds	r7, #12
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ece:	4770      	bx	lr

08005ed0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b098      	sub	sp, #96	@ 0x60
 8005ed4:	af02      	add	r7, sp, #8
 8005ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2200      	movs	r2, #0
 8005edc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005ee0:	f7fc f976 	bl	80021d0 <HAL_GetTick>
 8005ee4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f003 0308 	and.w	r3, r3, #8
 8005ef0:	2b08      	cmp	r3, #8
 8005ef2:	d12f      	bne.n	8005f54 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ef4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ef8:	9300      	str	r3, [sp, #0]
 8005efa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005efc:	2200      	movs	r2, #0
 8005efe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f000 f88e 	bl	8006024 <UART_WaitOnFlagUntilTimeout>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d022      	beq.n	8005f54 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f16:	e853 3f00 	ldrex	r3, [r3]
 8005f1a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f22:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	461a      	mov	r2, r3
 8005f2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f2e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f30:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f34:	e841 2300 	strex	r3, r2, [r1]
 8005f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d1e6      	bne.n	8005f0e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2220      	movs	r2, #32
 8005f44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f50:	2303      	movs	r3, #3
 8005f52:	e063      	b.n	800601c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f003 0304 	and.w	r3, r3, #4
 8005f5e:	2b04      	cmp	r3, #4
 8005f60:	d149      	bne.n	8005ff6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f62:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005f66:	9300      	str	r3, [sp, #0]
 8005f68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f000 f857 	bl	8006024 <UART_WaitOnFlagUntilTimeout>
 8005f76:	4603      	mov	r3, r0
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d03c      	beq.n	8005ff6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f84:	e853 3f00 	ldrex	r3, [r3]
 8005f88:	623b      	str	r3, [r7, #32]
   return(result);
 8005f8a:	6a3b      	ldr	r3, [r7, #32]
 8005f8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	461a      	mov	r2, r3
 8005f98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f9a:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005fa0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fa2:	e841 2300 	strex	r3, r2, [r1]
 8005fa6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005fa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d1e6      	bne.n	8005f7c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	3308      	adds	r3, #8
 8005fb4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	e853 3f00 	ldrex	r3, [r3]
 8005fbc:	60fb      	str	r3, [r7, #12]
   return(result);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	f023 0301 	bic.w	r3, r3, #1
 8005fc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	3308      	adds	r3, #8
 8005fcc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005fce:	61fa      	str	r2, [r7, #28]
 8005fd0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd2:	69b9      	ldr	r1, [r7, #24]
 8005fd4:	69fa      	ldr	r2, [r7, #28]
 8005fd6:	e841 2300 	strex	r3, r2, [r1]
 8005fda:	617b      	str	r3, [r7, #20]
   return(result);
 8005fdc:	697b      	ldr	r3, [r7, #20]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d1e5      	bne.n	8005fae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2220      	movs	r2, #32
 8005fe6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2200      	movs	r2, #0
 8005fee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ff2:	2303      	movs	r3, #3
 8005ff4:	e012      	b.n	800601c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2220      	movs	r2, #32
 8005ffa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2220      	movs	r2, #32
 8006002:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2200      	movs	r2, #0
 800600a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2200      	movs	r2, #0
 8006010:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	3758      	adds	r7, #88	@ 0x58
 8006020:	46bd      	mov	sp, r7
 8006022:	bd80      	pop	{r7, pc}

08006024 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b084      	sub	sp, #16
 8006028:	af00      	add	r7, sp, #0
 800602a:	60f8      	str	r0, [r7, #12]
 800602c:	60b9      	str	r1, [r7, #8]
 800602e:	603b      	str	r3, [r7, #0]
 8006030:	4613      	mov	r3, r2
 8006032:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006034:	e04f      	b.n	80060d6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006036:	69bb      	ldr	r3, [r7, #24]
 8006038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800603c:	d04b      	beq.n	80060d6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800603e:	f7fc f8c7 	bl	80021d0 <HAL_GetTick>
 8006042:	4602      	mov	r2, r0
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	1ad3      	subs	r3, r2, r3
 8006048:	69ba      	ldr	r2, [r7, #24]
 800604a:	429a      	cmp	r2, r3
 800604c:	d302      	bcc.n	8006054 <UART_WaitOnFlagUntilTimeout+0x30>
 800604e:	69bb      	ldr	r3, [r7, #24]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d101      	bne.n	8006058 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006054:	2303      	movs	r3, #3
 8006056:	e04e      	b.n	80060f6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 0304 	and.w	r3, r3, #4
 8006062:	2b00      	cmp	r3, #0
 8006064:	d037      	beq.n	80060d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	2b80      	cmp	r3, #128	@ 0x80
 800606a:	d034      	beq.n	80060d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	2b40      	cmp	r3, #64	@ 0x40
 8006070:	d031      	beq.n	80060d6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	69db      	ldr	r3, [r3, #28]
 8006078:	f003 0308 	and.w	r3, r3, #8
 800607c:	2b08      	cmp	r3, #8
 800607e:	d110      	bne.n	80060a2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	2208      	movs	r2, #8
 8006086:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f000 f838 	bl	80060fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2208      	movs	r2, #8
 8006092:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2200      	movs	r2, #0
 800609a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	e029      	b.n	80060f6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	69db      	ldr	r3, [r3, #28]
 80060a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80060ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80060b0:	d111      	bne.n	80060d6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80060ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80060bc:	68f8      	ldr	r0, [r7, #12]
 80060be:	f000 f81e 	bl	80060fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2220      	movs	r2, #32
 80060c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80060d2:	2303      	movs	r3, #3
 80060d4:	e00f      	b.n	80060f6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	69da      	ldr	r2, [r3, #28]
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	4013      	ands	r3, r2
 80060e0:	68ba      	ldr	r2, [r7, #8]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	bf0c      	ite	eq
 80060e6:	2301      	moveq	r3, #1
 80060e8:	2300      	movne	r3, #0
 80060ea:	b2db      	uxtb	r3, r3
 80060ec:	461a      	mov	r2, r3
 80060ee:	79fb      	ldrb	r3, [r7, #7]
 80060f0:	429a      	cmp	r2, r3
 80060f2:	d0a0      	beq.n	8006036 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80060f4:	2300      	movs	r3, #0
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	3710      	adds	r7, #16
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}

080060fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80060fe:	b480      	push	{r7}
 8006100:	b095      	sub	sp, #84	@ 0x54
 8006102:	af00      	add	r7, sp, #0
 8006104:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800610c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800610e:	e853 3f00 	ldrex	r3, [r3]
 8006112:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006116:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800611a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	461a      	mov	r2, r3
 8006122:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006124:	643b      	str	r3, [r7, #64]	@ 0x40
 8006126:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006128:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800612a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800612c:	e841 2300 	strex	r3, r2, [r1]
 8006130:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006134:	2b00      	cmp	r3, #0
 8006136:	d1e6      	bne.n	8006106 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	3308      	adds	r3, #8
 800613e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006140:	6a3b      	ldr	r3, [r7, #32]
 8006142:	e853 3f00 	ldrex	r3, [r3]
 8006146:	61fb      	str	r3, [r7, #28]
   return(result);
 8006148:	69fb      	ldr	r3, [r7, #28]
 800614a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800614e:	f023 0301 	bic.w	r3, r3, #1
 8006152:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	3308      	adds	r3, #8
 800615a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800615c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800615e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006160:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006162:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006164:	e841 2300 	strex	r3, r2, [r1]
 8006168:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800616a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800616c:	2b00      	cmp	r3, #0
 800616e:	d1e3      	bne.n	8006138 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006174:	2b01      	cmp	r3, #1
 8006176:	d118      	bne.n	80061aa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	e853 3f00 	ldrex	r3, [r3]
 8006184:	60bb      	str	r3, [r7, #8]
   return(result);
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	f023 0310 	bic.w	r3, r3, #16
 800618c:	647b      	str	r3, [r7, #68]	@ 0x44
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	461a      	mov	r2, r3
 8006194:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006196:	61bb      	str	r3, [r7, #24]
 8006198:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800619a:	6979      	ldr	r1, [r7, #20]
 800619c:	69ba      	ldr	r2, [r7, #24]
 800619e:	e841 2300 	strex	r3, r2, [r1]
 80061a2:	613b      	str	r3, [r7, #16]
   return(result);
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d1e6      	bne.n	8006178 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2220      	movs	r2, #32
 80061ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2200      	movs	r2, #0
 80061b6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80061be:	bf00      	nop
 80061c0:	3754      	adds	r7, #84	@ 0x54
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr
	...

080061cc <roundf>:
 80061cc:	ee10 0a10 	vmov	r0, s0
 80061d0:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 80061d4:	3a7f      	subs	r2, #127	@ 0x7f
 80061d6:	2a16      	cmp	r2, #22
 80061d8:	dc15      	bgt.n	8006206 <roundf+0x3a>
 80061da:	2a00      	cmp	r2, #0
 80061dc:	da08      	bge.n	80061f0 <roundf+0x24>
 80061de:	3201      	adds	r2, #1
 80061e0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80061e4:	d101      	bne.n	80061ea <roundf+0x1e>
 80061e6:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 80061ea:	ee00 3a10 	vmov	s0, r3
 80061ee:	4770      	bx	lr
 80061f0:	4907      	ldr	r1, [pc, #28]	@ (8006210 <roundf+0x44>)
 80061f2:	4111      	asrs	r1, r2
 80061f4:	4201      	tst	r1, r0
 80061f6:	d0fa      	beq.n	80061ee <roundf+0x22>
 80061f8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80061fc:	4113      	asrs	r3, r2
 80061fe:	4403      	add	r3, r0
 8006200:	ea23 0301 	bic.w	r3, r3, r1
 8006204:	e7f1      	b.n	80061ea <roundf+0x1e>
 8006206:	2a80      	cmp	r2, #128	@ 0x80
 8006208:	d1f1      	bne.n	80061ee <roundf+0x22>
 800620a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800620e:	4770      	bx	lr
 8006210:	007fffff 	.word	0x007fffff

08006214 <__cvt>:
 8006214:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006218:	ec57 6b10 	vmov	r6, r7, d0
 800621c:	2f00      	cmp	r7, #0
 800621e:	460c      	mov	r4, r1
 8006220:	4619      	mov	r1, r3
 8006222:	463b      	mov	r3, r7
 8006224:	bfbb      	ittet	lt
 8006226:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800622a:	461f      	movlt	r7, r3
 800622c:	2300      	movge	r3, #0
 800622e:	232d      	movlt	r3, #45	@ 0x2d
 8006230:	700b      	strb	r3, [r1, #0]
 8006232:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006234:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006238:	4691      	mov	r9, r2
 800623a:	f023 0820 	bic.w	r8, r3, #32
 800623e:	bfbc      	itt	lt
 8006240:	4632      	movlt	r2, r6
 8006242:	4616      	movlt	r6, r2
 8006244:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006248:	d005      	beq.n	8006256 <__cvt+0x42>
 800624a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800624e:	d100      	bne.n	8006252 <__cvt+0x3e>
 8006250:	3401      	adds	r4, #1
 8006252:	2102      	movs	r1, #2
 8006254:	e000      	b.n	8006258 <__cvt+0x44>
 8006256:	2103      	movs	r1, #3
 8006258:	ab03      	add	r3, sp, #12
 800625a:	9301      	str	r3, [sp, #4]
 800625c:	ab02      	add	r3, sp, #8
 800625e:	9300      	str	r3, [sp, #0]
 8006260:	ec47 6b10 	vmov	d0, r6, r7
 8006264:	4653      	mov	r3, sl
 8006266:	4622      	mov	r2, r4
 8006268:	f001 f982 	bl	8007570 <_dtoa_r>
 800626c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006270:	4605      	mov	r5, r0
 8006272:	d119      	bne.n	80062a8 <__cvt+0x94>
 8006274:	f019 0f01 	tst.w	r9, #1
 8006278:	d00e      	beq.n	8006298 <__cvt+0x84>
 800627a:	eb00 0904 	add.w	r9, r0, r4
 800627e:	2200      	movs	r2, #0
 8006280:	2300      	movs	r3, #0
 8006282:	4630      	mov	r0, r6
 8006284:	4639      	mov	r1, r7
 8006286:	f7fa fc47 	bl	8000b18 <__aeabi_dcmpeq>
 800628a:	b108      	cbz	r0, 8006290 <__cvt+0x7c>
 800628c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006290:	2230      	movs	r2, #48	@ 0x30
 8006292:	9b03      	ldr	r3, [sp, #12]
 8006294:	454b      	cmp	r3, r9
 8006296:	d31e      	bcc.n	80062d6 <__cvt+0xc2>
 8006298:	9b03      	ldr	r3, [sp, #12]
 800629a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800629c:	1b5b      	subs	r3, r3, r5
 800629e:	4628      	mov	r0, r5
 80062a0:	6013      	str	r3, [r2, #0]
 80062a2:	b004      	add	sp, #16
 80062a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80062ac:	eb00 0904 	add.w	r9, r0, r4
 80062b0:	d1e5      	bne.n	800627e <__cvt+0x6a>
 80062b2:	7803      	ldrb	r3, [r0, #0]
 80062b4:	2b30      	cmp	r3, #48	@ 0x30
 80062b6:	d10a      	bne.n	80062ce <__cvt+0xba>
 80062b8:	2200      	movs	r2, #0
 80062ba:	2300      	movs	r3, #0
 80062bc:	4630      	mov	r0, r6
 80062be:	4639      	mov	r1, r7
 80062c0:	f7fa fc2a 	bl	8000b18 <__aeabi_dcmpeq>
 80062c4:	b918      	cbnz	r0, 80062ce <__cvt+0xba>
 80062c6:	f1c4 0401 	rsb	r4, r4, #1
 80062ca:	f8ca 4000 	str.w	r4, [sl]
 80062ce:	f8da 3000 	ldr.w	r3, [sl]
 80062d2:	4499      	add	r9, r3
 80062d4:	e7d3      	b.n	800627e <__cvt+0x6a>
 80062d6:	1c59      	adds	r1, r3, #1
 80062d8:	9103      	str	r1, [sp, #12]
 80062da:	701a      	strb	r2, [r3, #0]
 80062dc:	e7d9      	b.n	8006292 <__cvt+0x7e>

080062de <__exponent>:
 80062de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062e0:	2900      	cmp	r1, #0
 80062e2:	bfba      	itte	lt
 80062e4:	4249      	neglt	r1, r1
 80062e6:	232d      	movlt	r3, #45	@ 0x2d
 80062e8:	232b      	movge	r3, #43	@ 0x2b
 80062ea:	2909      	cmp	r1, #9
 80062ec:	7002      	strb	r2, [r0, #0]
 80062ee:	7043      	strb	r3, [r0, #1]
 80062f0:	dd29      	ble.n	8006346 <__exponent+0x68>
 80062f2:	f10d 0307 	add.w	r3, sp, #7
 80062f6:	461d      	mov	r5, r3
 80062f8:	270a      	movs	r7, #10
 80062fa:	461a      	mov	r2, r3
 80062fc:	fbb1 f6f7 	udiv	r6, r1, r7
 8006300:	fb07 1416 	mls	r4, r7, r6, r1
 8006304:	3430      	adds	r4, #48	@ 0x30
 8006306:	f802 4c01 	strb.w	r4, [r2, #-1]
 800630a:	460c      	mov	r4, r1
 800630c:	2c63      	cmp	r4, #99	@ 0x63
 800630e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006312:	4631      	mov	r1, r6
 8006314:	dcf1      	bgt.n	80062fa <__exponent+0x1c>
 8006316:	3130      	adds	r1, #48	@ 0x30
 8006318:	1e94      	subs	r4, r2, #2
 800631a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800631e:	1c41      	adds	r1, r0, #1
 8006320:	4623      	mov	r3, r4
 8006322:	42ab      	cmp	r3, r5
 8006324:	d30a      	bcc.n	800633c <__exponent+0x5e>
 8006326:	f10d 0309 	add.w	r3, sp, #9
 800632a:	1a9b      	subs	r3, r3, r2
 800632c:	42ac      	cmp	r4, r5
 800632e:	bf88      	it	hi
 8006330:	2300      	movhi	r3, #0
 8006332:	3302      	adds	r3, #2
 8006334:	4403      	add	r3, r0
 8006336:	1a18      	subs	r0, r3, r0
 8006338:	b003      	add	sp, #12
 800633a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800633c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006340:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006344:	e7ed      	b.n	8006322 <__exponent+0x44>
 8006346:	2330      	movs	r3, #48	@ 0x30
 8006348:	3130      	adds	r1, #48	@ 0x30
 800634a:	7083      	strb	r3, [r0, #2]
 800634c:	70c1      	strb	r1, [r0, #3]
 800634e:	1d03      	adds	r3, r0, #4
 8006350:	e7f1      	b.n	8006336 <__exponent+0x58>
	...

08006354 <_printf_float>:
 8006354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006358:	b08d      	sub	sp, #52	@ 0x34
 800635a:	460c      	mov	r4, r1
 800635c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006360:	4616      	mov	r6, r2
 8006362:	461f      	mov	r7, r3
 8006364:	4605      	mov	r5, r0
 8006366:	f000 ffed 	bl	8007344 <_localeconv_r>
 800636a:	6803      	ldr	r3, [r0, #0]
 800636c:	9304      	str	r3, [sp, #16]
 800636e:	4618      	mov	r0, r3
 8006370:	f7f9 ffa6 	bl	80002c0 <strlen>
 8006374:	2300      	movs	r3, #0
 8006376:	930a      	str	r3, [sp, #40]	@ 0x28
 8006378:	f8d8 3000 	ldr.w	r3, [r8]
 800637c:	9005      	str	r0, [sp, #20]
 800637e:	3307      	adds	r3, #7
 8006380:	f023 0307 	bic.w	r3, r3, #7
 8006384:	f103 0208 	add.w	r2, r3, #8
 8006388:	f894 a018 	ldrb.w	sl, [r4, #24]
 800638c:	f8d4 b000 	ldr.w	fp, [r4]
 8006390:	f8c8 2000 	str.w	r2, [r8]
 8006394:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006398:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800639c:	9307      	str	r3, [sp, #28]
 800639e:	f8cd 8018 	str.w	r8, [sp, #24]
 80063a2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80063a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063aa:	4b9c      	ldr	r3, [pc, #624]	@ (800661c <_printf_float+0x2c8>)
 80063ac:	f04f 32ff 	mov.w	r2, #4294967295
 80063b0:	f7fa fbe4 	bl	8000b7c <__aeabi_dcmpun>
 80063b4:	bb70      	cbnz	r0, 8006414 <_printf_float+0xc0>
 80063b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063ba:	4b98      	ldr	r3, [pc, #608]	@ (800661c <_printf_float+0x2c8>)
 80063bc:	f04f 32ff 	mov.w	r2, #4294967295
 80063c0:	f7fa fbbe 	bl	8000b40 <__aeabi_dcmple>
 80063c4:	bb30      	cbnz	r0, 8006414 <_printf_float+0xc0>
 80063c6:	2200      	movs	r2, #0
 80063c8:	2300      	movs	r3, #0
 80063ca:	4640      	mov	r0, r8
 80063cc:	4649      	mov	r1, r9
 80063ce:	f7fa fbad 	bl	8000b2c <__aeabi_dcmplt>
 80063d2:	b110      	cbz	r0, 80063da <_printf_float+0x86>
 80063d4:	232d      	movs	r3, #45	@ 0x2d
 80063d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063da:	4a91      	ldr	r2, [pc, #580]	@ (8006620 <_printf_float+0x2cc>)
 80063dc:	4b91      	ldr	r3, [pc, #580]	@ (8006624 <_printf_float+0x2d0>)
 80063de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80063e2:	bf8c      	ite	hi
 80063e4:	4690      	movhi	r8, r2
 80063e6:	4698      	movls	r8, r3
 80063e8:	2303      	movs	r3, #3
 80063ea:	6123      	str	r3, [r4, #16]
 80063ec:	f02b 0304 	bic.w	r3, fp, #4
 80063f0:	6023      	str	r3, [r4, #0]
 80063f2:	f04f 0900 	mov.w	r9, #0
 80063f6:	9700      	str	r7, [sp, #0]
 80063f8:	4633      	mov	r3, r6
 80063fa:	aa0b      	add	r2, sp, #44	@ 0x2c
 80063fc:	4621      	mov	r1, r4
 80063fe:	4628      	mov	r0, r5
 8006400:	f000 f9d2 	bl	80067a8 <_printf_common>
 8006404:	3001      	adds	r0, #1
 8006406:	f040 808d 	bne.w	8006524 <_printf_float+0x1d0>
 800640a:	f04f 30ff 	mov.w	r0, #4294967295
 800640e:	b00d      	add	sp, #52	@ 0x34
 8006410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006414:	4642      	mov	r2, r8
 8006416:	464b      	mov	r3, r9
 8006418:	4640      	mov	r0, r8
 800641a:	4649      	mov	r1, r9
 800641c:	f7fa fbae 	bl	8000b7c <__aeabi_dcmpun>
 8006420:	b140      	cbz	r0, 8006434 <_printf_float+0xe0>
 8006422:	464b      	mov	r3, r9
 8006424:	2b00      	cmp	r3, #0
 8006426:	bfbc      	itt	lt
 8006428:	232d      	movlt	r3, #45	@ 0x2d
 800642a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800642e:	4a7e      	ldr	r2, [pc, #504]	@ (8006628 <_printf_float+0x2d4>)
 8006430:	4b7e      	ldr	r3, [pc, #504]	@ (800662c <_printf_float+0x2d8>)
 8006432:	e7d4      	b.n	80063de <_printf_float+0x8a>
 8006434:	6863      	ldr	r3, [r4, #4]
 8006436:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800643a:	9206      	str	r2, [sp, #24]
 800643c:	1c5a      	adds	r2, r3, #1
 800643e:	d13b      	bne.n	80064b8 <_printf_float+0x164>
 8006440:	2306      	movs	r3, #6
 8006442:	6063      	str	r3, [r4, #4]
 8006444:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006448:	2300      	movs	r3, #0
 800644a:	6022      	str	r2, [r4, #0]
 800644c:	9303      	str	r3, [sp, #12]
 800644e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006450:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006454:	ab09      	add	r3, sp, #36	@ 0x24
 8006456:	9300      	str	r3, [sp, #0]
 8006458:	6861      	ldr	r1, [r4, #4]
 800645a:	ec49 8b10 	vmov	d0, r8, r9
 800645e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006462:	4628      	mov	r0, r5
 8006464:	f7ff fed6 	bl	8006214 <__cvt>
 8006468:	9b06      	ldr	r3, [sp, #24]
 800646a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800646c:	2b47      	cmp	r3, #71	@ 0x47
 800646e:	4680      	mov	r8, r0
 8006470:	d129      	bne.n	80064c6 <_printf_float+0x172>
 8006472:	1cc8      	adds	r0, r1, #3
 8006474:	db02      	blt.n	800647c <_printf_float+0x128>
 8006476:	6863      	ldr	r3, [r4, #4]
 8006478:	4299      	cmp	r1, r3
 800647a:	dd41      	ble.n	8006500 <_printf_float+0x1ac>
 800647c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006480:	fa5f fa8a 	uxtb.w	sl, sl
 8006484:	3901      	subs	r1, #1
 8006486:	4652      	mov	r2, sl
 8006488:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800648c:	9109      	str	r1, [sp, #36]	@ 0x24
 800648e:	f7ff ff26 	bl	80062de <__exponent>
 8006492:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006494:	1813      	adds	r3, r2, r0
 8006496:	2a01      	cmp	r2, #1
 8006498:	4681      	mov	r9, r0
 800649a:	6123      	str	r3, [r4, #16]
 800649c:	dc02      	bgt.n	80064a4 <_printf_float+0x150>
 800649e:	6822      	ldr	r2, [r4, #0]
 80064a0:	07d2      	lsls	r2, r2, #31
 80064a2:	d501      	bpl.n	80064a8 <_printf_float+0x154>
 80064a4:	3301      	adds	r3, #1
 80064a6:	6123      	str	r3, [r4, #16]
 80064a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d0a2      	beq.n	80063f6 <_printf_float+0xa2>
 80064b0:	232d      	movs	r3, #45	@ 0x2d
 80064b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064b6:	e79e      	b.n	80063f6 <_printf_float+0xa2>
 80064b8:	9a06      	ldr	r2, [sp, #24]
 80064ba:	2a47      	cmp	r2, #71	@ 0x47
 80064bc:	d1c2      	bne.n	8006444 <_printf_float+0xf0>
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d1c0      	bne.n	8006444 <_printf_float+0xf0>
 80064c2:	2301      	movs	r3, #1
 80064c4:	e7bd      	b.n	8006442 <_printf_float+0xee>
 80064c6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80064ca:	d9db      	bls.n	8006484 <_printf_float+0x130>
 80064cc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80064d0:	d118      	bne.n	8006504 <_printf_float+0x1b0>
 80064d2:	2900      	cmp	r1, #0
 80064d4:	6863      	ldr	r3, [r4, #4]
 80064d6:	dd0b      	ble.n	80064f0 <_printf_float+0x19c>
 80064d8:	6121      	str	r1, [r4, #16]
 80064da:	b913      	cbnz	r3, 80064e2 <_printf_float+0x18e>
 80064dc:	6822      	ldr	r2, [r4, #0]
 80064de:	07d0      	lsls	r0, r2, #31
 80064e0:	d502      	bpl.n	80064e8 <_printf_float+0x194>
 80064e2:	3301      	adds	r3, #1
 80064e4:	440b      	add	r3, r1
 80064e6:	6123      	str	r3, [r4, #16]
 80064e8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80064ea:	f04f 0900 	mov.w	r9, #0
 80064ee:	e7db      	b.n	80064a8 <_printf_float+0x154>
 80064f0:	b913      	cbnz	r3, 80064f8 <_printf_float+0x1a4>
 80064f2:	6822      	ldr	r2, [r4, #0]
 80064f4:	07d2      	lsls	r2, r2, #31
 80064f6:	d501      	bpl.n	80064fc <_printf_float+0x1a8>
 80064f8:	3302      	adds	r3, #2
 80064fa:	e7f4      	b.n	80064e6 <_printf_float+0x192>
 80064fc:	2301      	movs	r3, #1
 80064fe:	e7f2      	b.n	80064e6 <_printf_float+0x192>
 8006500:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006504:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006506:	4299      	cmp	r1, r3
 8006508:	db05      	blt.n	8006516 <_printf_float+0x1c2>
 800650a:	6823      	ldr	r3, [r4, #0]
 800650c:	6121      	str	r1, [r4, #16]
 800650e:	07d8      	lsls	r0, r3, #31
 8006510:	d5ea      	bpl.n	80064e8 <_printf_float+0x194>
 8006512:	1c4b      	adds	r3, r1, #1
 8006514:	e7e7      	b.n	80064e6 <_printf_float+0x192>
 8006516:	2900      	cmp	r1, #0
 8006518:	bfd4      	ite	le
 800651a:	f1c1 0202 	rsble	r2, r1, #2
 800651e:	2201      	movgt	r2, #1
 8006520:	4413      	add	r3, r2
 8006522:	e7e0      	b.n	80064e6 <_printf_float+0x192>
 8006524:	6823      	ldr	r3, [r4, #0]
 8006526:	055a      	lsls	r2, r3, #21
 8006528:	d407      	bmi.n	800653a <_printf_float+0x1e6>
 800652a:	6923      	ldr	r3, [r4, #16]
 800652c:	4642      	mov	r2, r8
 800652e:	4631      	mov	r1, r6
 8006530:	4628      	mov	r0, r5
 8006532:	47b8      	blx	r7
 8006534:	3001      	adds	r0, #1
 8006536:	d12b      	bne.n	8006590 <_printf_float+0x23c>
 8006538:	e767      	b.n	800640a <_printf_float+0xb6>
 800653a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800653e:	f240 80dd 	bls.w	80066fc <_printf_float+0x3a8>
 8006542:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006546:	2200      	movs	r2, #0
 8006548:	2300      	movs	r3, #0
 800654a:	f7fa fae5 	bl	8000b18 <__aeabi_dcmpeq>
 800654e:	2800      	cmp	r0, #0
 8006550:	d033      	beq.n	80065ba <_printf_float+0x266>
 8006552:	4a37      	ldr	r2, [pc, #220]	@ (8006630 <_printf_float+0x2dc>)
 8006554:	2301      	movs	r3, #1
 8006556:	4631      	mov	r1, r6
 8006558:	4628      	mov	r0, r5
 800655a:	47b8      	blx	r7
 800655c:	3001      	adds	r0, #1
 800655e:	f43f af54 	beq.w	800640a <_printf_float+0xb6>
 8006562:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006566:	4543      	cmp	r3, r8
 8006568:	db02      	blt.n	8006570 <_printf_float+0x21c>
 800656a:	6823      	ldr	r3, [r4, #0]
 800656c:	07d8      	lsls	r0, r3, #31
 800656e:	d50f      	bpl.n	8006590 <_printf_float+0x23c>
 8006570:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006574:	4631      	mov	r1, r6
 8006576:	4628      	mov	r0, r5
 8006578:	47b8      	blx	r7
 800657a:	3001      	adds	r0, #1
 800657c:	f43f af45 	beq.w	800640a <_printf_float+0xb6>
 8006580:	f04f 0900 	mov.w	r9, #0
 8006584:	f108 38ff 	add.w	r8, r8, #4294967295
 8006588:	f104 0a1a 	add.w	sl, r4, #26
 800658c:	45c8      	cmp	r8, r9
 800658e:	dc09      	bgt.n	80065a4 <_printf_float+0x250>
 8006590:	6823      	ldr	r3, [r4, #0]
 8006592:	079b      	lsls	r3, r3, #30
 8006594:	f100 8103 	bmi.w	800679e <_printf_float+0x44a>
 8006598:	68e0      	ldr	r0, [r4, #12]
 800659a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800659c:	4298      	cmp	r0, r3
 800659e:	bfb8      	it	lt
 80065a0:	4618      	movlt	r0, r3
 80065a2:	e734      	b.n	800640e <_printf_float+0xba>
 80065a4:	2301      	movs	r3, #1
 80065a6:	4652      	mov	r2, sl
 80065a8:	4631      	mov	r1, r6
 80065aa:	4628      	mov	r0, r5
 80065ac:	47b8      	blx	r7
 80065ae:	3001      	adds	r0, #1
 80065b0:	f43f af2b 	beq.w	800640a <_printf_float+0xb6>
 80065b4:	f109 0901 	add.w	r9, r9, #1
 80065b8:	e7e8      	b.n	800658c <_printf_float+0x238>
 80065ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065bc:	2b00      	cmp	r3, #0
 80065be:	dc39      	bgt.n	8006634 <_printf_float+0x2e0>
 80065c0:	4a1b      	ldr	r2, [pc, #108]	@ (8006630 <_printf_float+0x2dc>)
 80065c2:	2301      	movs	r3, #1
 80065c4:	4631      	mov	r1, r6
 80065c6:	4628      	mov	r0, r5
 80065c8:	47b8      	blx	r7
 80065ca:	3001      	adds	r0, #1
 80065cc:	f43f af1d 	beq.w	800640a <_printf_float+0xb6>
 80065d0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80065d4:	ea59 0303 	orrs.w	r3, r9, r3
 80065d8:	d102      	bne.n	80065e0 <_printf_float+0x28c>
 80065da:	6823      	ldr	r3, [r4, #0]
 80065dc:	07d9      	lsls	r1, r3, #31
 80065de:	d5d7      	bpl.n	8006590 <_printf_float+0x23c>
 80065e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065e4:	4631      	mov	r1, r6
 80065e6:	4628      	mov	r0, r5
 80065e8:	47b8      	blx	r7
 80065ea:	3001      	adds	r0, #1
 80065ec:	f43f af0d 	beq.w	800640a <_printf_float+0xb6>
 80065f0:	f04f 0a00 	mov.w	sl, #0
 80065f4:	f104 0b1a 	add.w	fp, r4, #26
 80065f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065fa:	425b      	negs	r3, r3
 80065fc:	4553      	cmp	r3, sl
 80065fe:	dc01      	bgt.n	8006604 <_printf_float+0x2b0>
 8006600:	464b      	mov	r3, r9
 8006602:	e793      	b.n	800652c <_printf_float+0x1d8>
 8006604:	2301      	movs	r3, #1
 8006606:	465a      	mov	r2, fp
 8006608:	4631      	mov	r1, r6
 800660a:	4628      	mov	r0, r5
 800660c:	47b8      	blx	r7
 800660e:	3001      	adds	r0, #1
 8006610:	f43f aefb 	beq.w	800640a <_printf_float+0xb6>
 8006614:	f10a 0a01 	add.w	sl, sl, #1
 8006618:	e7ee      	b.n	80065f8 <_printf_float+0x2a4>
 800661a:	bf00      	nop
 800661c:	7fefffff 	.word	0x7fefffff
 8006620:	0800ab6c 	.word	0x0800ab6c
 8006624:	0800ab68 	.word	0x0800ab68
 8006628:	0800ab74 	.word	0x0800ab74
 800662c:	0800ab70 	.word	0x0800ab70
 8006630:	0800ab78 	.word	0x0800ab78
 8006634:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006636:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800663a:	4553      	cmp	r3, sl
 800663c:	bfa8      	it	ge
 800663e:	4653      	movge	r3, sl
 8006640:	2b00      	cmp	r3, #0
 8006642:	4699      	mov	r9, r3
 8006644:	dc36      	bgt.n	80066b4 <_printf_float+0x360>
 8006646:	f04f 0b00 	mov.w	fp, #0
 800664a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800664e:	f104 021a 	add.w	r2, r4, #26
 8006652:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006654:	9306      	str	r3, [sp, #24]
 8006656:	eba3 0309 	sub.w	r3, r3, r9
 800665a:	455b      	cmp	r3, fp
 800665c:	dc31      	bgt.n	80066c2 <_printf_float+0x36e>
 800665e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006660:	459a      	cmp	sl, r3
 8006662:	dc3a      	bgt.n	80066da <_printf_float+0x386>
 8006664:	6823      	ldr	r3, [r4, #0]
 8006666:	07da      	lsls	r2, r3, #31
 8006668:	d437      	bmi.n	80066da <_printf_float+0x386>
 800666a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800666c:	ebaa 0903 	sub.w	r9, sl, r3
 8006670:	9b06      	ldr	r3, [sp, #24]
 8006672:	ebaa 0303 	sub.w	r3, sl, r3
 8006676:	4599      	cmp	r9, r3
 8006678:	bfa8      	it	ge
 800667a:	4699      	movge	r9, r3
 800667c:	f1b9 0f00 	cmp.w	r9, #0
 8006680:	dc33      	bgt.n	80066ea <_printf_float+0x396>
 8006682:	f04f 0800 	mov.w	r8, #0
 8006686:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800668a:	f104 0b1a 	add.w	fp, r4, #26
 800668e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006690:	ebaa 0303 	sub.w	r3, sl, r3
 8006694:	eba3 0309 	sub.w	r3, r3, r9
 8006698:	4543      	cmp	r3, r8
 800669a:	f77f af79 	ble.w	8006590 <_printf_float+0x23c>
 800669e:	2301      	movs	r3, #1
 80066a0:	465a      	mov	r2, fp
 80066a2:	4631      	mov	r1, r6
 80066a4:	4628      	mov	r0, r5
 80066a6:	47b8      	blx	r7
 80066a8:	3001      	adds	r0, #1
 80066aa:	f43f aeae 	beq.w	800640a <_printf_float+0xb6>
 80066ae:	f108 0801 	add.w	r8, r8, #1
 80066b2:	e7ec      	b.n	800668e <_printf_float+0x33a>
 80066b4:	4642      	mov	r2, r8
 80066b6:	4631      	mov	r1, r6
 80066b8:	4628      	mov	r0, r5
 80066ba:	47b8      	blx	r7
 80066bc:	3001      	adds	r0, #1
 80066be:	d1c2      	bne.n	8006646 <_printf_float+0x2f2>
 80066c0:	e6a3      	b.n	800640a <_printf_float+0xb6>
 80066c2:	2301      	movs	r3, #1
 80066c4:	4631      	mov	r1, r6
 80066c6:	4628      	mov	r0, r5
 80066c8:	9206      	str	r2, [sp, #24]
 80066ca:	47b8      	blx	r7
 80066cc:	3001      	adds	r0, #1
 80066ce:	f43f ae9c 	beq.w	800640a <_printf_float+0xb6>
 80066d2:	9a06      	ldr	r2, [sp, #24]
 80066d4:	f10b 0b01 	add.w	fp, fp, #1
 80066d8:	e7bb      	b.n	8006652 <_printf_float+0x2fe>
 80066da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066de:	4631      	mov	r1, r6
 80066e0:	4628      	mov	r0, r5
 80066e2:	47b8      	blx	r7
 80066e4:	3001      	adds	r0, #1
 80066e6:	d1c0      	bne.n	800666a <_printf_float+0x316>
 80066e8:	e68f      	b.n	800640a <_printf_float+0xb6>
 80066ea:	9a06      	ldr	r2, [sp, #24]
 80066ec:	464b      	mov	r3, r9
 80066ee:	4442      	add	r2, r8
 80066f0:	4631      	mov	r1, r6
 80066f2:	4628      	mov	r0, r5
 80066f4:	47b8      	blx	r7
 80066f6:	3001      	adds	r0, #1
 80066f8:	d1c3      	bne.n	8006682 <_printf_float+0x32e>
 80066fa:	e686      	b.n	800640a <_printf_float+0xb6>
 80066fc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006700:	f1ba 0f01 	cmp.w	sl, #1
 8006704:	dc01      	bgt.n	800670a <_printf_float+0x3b6>
 8006706:	07db      	lsls	r3, r3, #31
 8006708:	d536      	bpl.n	8006778 <_printf_float+0x424>
 800670a:	2301      	movs	r3, #1
 800670c:	4642      	mov	r2, r8
 800670e:	4631      	mov	r1, r6
 8006710:	4628      	mov	r0, r5
 8006712:	47b8      	blx	r7
 8006714:	3001      	adds	r0, #1
 8006716:	f43f ae78 	beq.w	800640a <_printf_float+0xb6>
 800671a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800671e:	4631      	mov	r1, r6
 8006720:	4628      	mov	r0, r5
 8006722:	47b8      	blx	r7
 8006724:	3001      	adds	r0, #1
 8006726:	f43f ae70 	beq.w	800640a <_printf_float+0xb6>
 800672a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800672e:	2200      	movs	r2, #0
 8006730:	2300      	movs	r3, #0
 8006732:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006736:	f7fa f9ef 	bl	8000b18 <__aeabi_dcmpeq>
 800673a:	b9c0      	cbnz	r0, 800676e <_printf_float+0x41a>
 800673c:	4653      	mov	r3, sl
 800673e:	f108 0201 	add.w	r2, r8, #1
 8006742:	4631      	mov	r1, r6
 8006744:	4628      	mov	r0, r5
 8006746:	47b8      	blx	r7
 8006748:	3001      	adds	r0, #1
 800674a:	d10c      	bne.n	8006766 <_printf_float+0x412>
 800674c:	e65d      	b.n	800640a <_printf_float+0xb6>
 800674e:	2301      	movs	r3, #1
 8006750:	465a      	mov	r2, fp
 8006752:	4631      	mov	r1, r6
 8006754:	4628      	mov	r0, r5
 8006756:	47b8      	blx	r7
 8006758:	3001      	adds	r0, #1
 800675a:	f43f ae56 	beq.w	800640a <_printf_float+0xb6>
 800675e:	f108 0801 	add.w	r8, r8, #1
 8006762:	45d0      	cmp	r8, sl
 8006764:	dbf3      	blt.n	800674e <_printf_float+0x3fa>
 8006766:	464b      	mov	r3, r9
 8006768:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800676c:	e6df      	b.n	800652e <_printf_float+0x1da>
 800676e:	f04f 0800 	mov.w	r8, #0
 8006772:	f104 0b1a 	add.w	fp, r4, #26
 8006776:	e7f4      	b.n	8006762 <_printf_float+0x40e>
 8006778:	2301      	movs	r3, #1
 800677a:	4642      	mov	r2, r8
 800677c:	e7e1      	b.n	8006742 <_printf_float+0x3ee>
 800677e:	2301      	movs	r3, #1
 8006780:	464a      	mov	r2, r9
 8006782:	4631      	mov	r1, r6
 8006784:	4628      	mov	r0, r5
 8006786:	47b8      	blx	r7
 8006788:	3001      	adds	r0, #1
 800678a:	f43f ae3e 	beq.w	800640a <_printf_float+0xb6>
 800678e:	f108 0801 	add.w	r8, r8, #1
 8006792:	68e3      	ldr	r3, [r4, #12]
 8006794:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006796:	1a5b      	subs	r3, r3, r1
 8006798:	4543      	cmp	r3, r8
 800679a:	dcf0      	bgt.n	800677e <_printf_float+0x42a>
 800679c:	e6fc      	b.n	8006598 <_printf_float+0x244>
 800679e:	f04f 0800 	mov.w	r8, #0
 80067a2:	f104 0919 	add.w	r9, r4, #25
 80067a6:	e7f4      	b.n	8006792 <_printf_float+0x43e>

080067a8 <_printf_common>:
 80067a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067ac:	4616      	mov	r6, r2
 80067ae:	4698      	mov	r8, r3
 80067b0:	688a      	ldr	r2, [r1, #8]
 80067b2:	690b      	ldr	r3, [r1, #16]
 80067b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80067b8:	4293      	cmp	r3, r2
 80067ba:	bfb8      	it	lt
 80067bc:	4613      	movlt	r3, r2
 80067be:	6033      	str	r3, [r6, #0]
 80067c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80067c4:	4607      	mov	r7, r0
 80067c6:	460c      	mov	r4, r1
 80067c8:	b10a      	cbz	r2, 80067ce <_printf_common+0x26>
 80067ca:	3301      	adds	r3, #1
 80067cc:	6033      	str	r3, [r6, #0]
 80067ce:	6823      	ldr	r3, [r4, #0]
 80067d0:	0699      	lsls	r1, r3, #26
 80067d2:	bf42      	ittt	mi
 80067d4:	6833      	ldrmi	r3, [r6, #0]
 80067d6:	3302      	addmi	r3, #2
 80067d8:	6033      	strmi	r3, [r6, #0]
 80067da:	6825      	ldr	r5, [r4, #0]
 80067dc:	f015 0506 	ands.w	r5, r5, #6
 80067e0:	d106      	bne.n	80067f0 <_printf_common+0x48>
 80067e2:	f104 0a19 	add.w	sl, r4, #25
 80067e6:	68e3      	ldr	r3, [r4, #12]
 80067e8:	6832      	ldr	r2, [r6, #0]
 80067ea:	1a9b      	subs	r3, r3, r2
 80067ec:	42ab      	cmp	r3, r5
 80067ee:	dc26      	bgt.n	800683e <_printf_common+0x96>
 80067f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80067f4:	6822      	ldr	r2, [r4, #0]
 80067f6:	3b00      	subs	r3, #0
 80067f8:	bf18      	it	ne
 80067fa:	2301      	movne	r3, #1
 80067fc:	0692      	lsls	r2, r2, #26
 80067fe:	d42b      	bmi.n	8006858 <_printf_common+0xb0>
 8006800:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006804:	4641      	mov	r1, r8
 8006806:	4638      	mov	r0, r7
 8006808:	47c8      	blx	r9
 800680a:	3001      	adds	r0, #1
 800680c:	d01e      	beq.n	800684c <_printf_common+0xa4>
 800680e:	6823      	ldr	r3, [r4, #0]
 8006810:	6922      	ldr	r2, [r4, #16]
 8006812:	f003 0306 	and.w	r3, r3, #6
 8006816:	2b04      	cmp	r3, #4
 8006818:	bf02      	ittt	eq
 800681a:	68e5      	ldreq	r5, [r4, #12]
 800681c:	6833      	ldreq	r3, [r6, #0]
 800681e:	1aed      	subeq	r5, r5, r3
 8006820:	68a3      	ldr	r3, [r4, #8]
 8006822:	bf0c      	ite	eq
 8006824:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006828:	2500      	movne	r5, #0
 800682a:	4293      	cmp	r3, r2
 800682c:	bfc4      	itt	gt
 800682e:	1a9b      	subgt	r3, r3, r2
 8006830:	18ed      	addgt	r5, r5, r3
 8006832:	2600      	movs	r6, #0
 8006834:	341a      	adds	r4, #26
 8006836:	42b5      	cmp	r5, r6
 8006838:	d11a      	bne.n	8006870 <_printf_common+0xc8>
 800683a:	2000      	movs	r0, #0
 800683c:	e008      	b.n	8006850 <_printf_common+0xa8>
 800683e:	2301      	movs	r3, #1
 8006840:	4652      	mov	r2, sl
 8006842:	4641      	mov	r1, r8
 8006844:	4638      	mov	r0, r7
 8006846:	47c8      	blx	r9
 8006848:	3001      	adds	r0, #1
 800684a:	d103      	bne.n	8006854 <_printf_common+0xac>
 800684c:	f04f 30ff 	mov.w	r0, #4294967295
 8006850:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006854:	3501      	adds	r5, #1
 8006856:	e7c6      	b.n	80067e6 <_printf_common+0x3e>
 8006858:	18e1      	adds	r1, r4, r3
 800685a:	1c5a      	adds	r2, r3, #1
 800685c:	2030      	movs	r0, #48	@ 0x30
 800685e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006862:	4422      	add	r2, r4
 8006864:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006868:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800686c:	3302      	adds	r3, #2
 800686e:	e7c7      	b.n	8006800 <_printf_common+0x58>
 8006870:	2301      	movs	r3, #1
 8006872:	4622      	mov	r2, r4
 8006874:	4641      	mov	r1, r8
 8006876:	4638      	mov	r0, r7
 8006878:	47c8      	blx	r9
 800687a:	3001      	adds	r0, #1
 800687c:	d0e6      	beq.n	800684c <_printf_common+0xa4>
 800687e:	3601      	adds	r6, #1
 8006880:	e7d9      	b.n	8006836 <_printf_common+0x8e>
	...

08006884 <_printf_i>:
 8006884:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006888:	7e0f      	ldrb	r7, [r1, #24]
 800688a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800688c:	2f78      	cmp	r7, #120	@ 0x78
 800688e:	4691      	mov	r9, r2
 8006890:	4680      	mov	r8, r0
 8006892:	460c      	mov	r4, r1
 8006894:	469a      	mov	sl, r3
 8006896:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800689a:	d807      	bhi.n	80068ac <_printf_i+0x28>
 800689c:	2f62      	cmp	r7, #98	@ 0x62
 800689e:	d80a      	bhi.n	80068b6 <_printf_i+0x32>
 80068a0:	2f00      	cmp	r7, #0
 80068a2:	f000 80d1 	beq.w	8006a48 <_printf_i+0x1c4>
 80068a6:	2f58      	cmp	r7, #88	@ 0x58
 80068a8:	f000 80b8 	beq.w	8006a1c <_printf_i+0x198>
 80068ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80068b4:	e03a      	b.n	800692c <_printf_i+0xa8>
 80068b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80068ba:	2b15      	cmp	r3, #21
 80068bc:	d8f6      	bhi.n	80068ac <_printf_i+0x28>
 80068be:	a101      	add	r1, pc, #4	@ (adr r1, 80068c4 <_printf_i+0x40>)
 80068c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80068c4:	0800691d 	.word	0x0800691d
 80068c8:	08006931 	.word	0x08006931
 80068cc:	080068ad 	.word	0x080068ad
 80068d0:	080068ad 	.word	0x080068ad
 80068d4:	080068ad 	.word	0x080068ad
 80068d8:	080068ad 	.word	0x080068ad
 80068dc:	08006931 	.word	0x08006931
 80068e0:	080068ad 	.word	0x080068ad
 80068e4:	080068ad 	.word	0x080068ad
 80068e8:	080068ad 	.word	0x080068ad
 80068ec:	080068ad 	.word	0x080068ad
 80068f0:	08006a2f 	.word	0x08006a2f
 80068f4:	0800695b 	.word	0x0800695b
 80068f8:	080069e9 	.word	0x080069e9
 80068fc:	080068ad 	.word	0x080068ad
 8006900:	080068ad 	.word	0x080068ad
 8006904:	08006a51 	.word	0x08006a51
 8006908:	080068ad 	.word	0x080068ad
 800690c:	0800695b 	.word	0x0800695b
 8006910:	080068ad 	.word	0x080068ad
 8006914:	080068ad 	.word	0x080068ad
 8006918:	080069f1 	.word	0x080069f1
 800691c:	6833      	ldr	r3, [r6, #0]
 800691e:	1d1a      	adds	r2, r3, #4
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	6032      	str	r2, [r6, #0]
 8006924:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006928:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800692c:	2301      	movs	r3, #1
 800692e:	e09c      	b.n	8006a6a <_printf_i+0x1e6>
 8006930:	6833      	ldr	r3, [r6, #0]
 8006932:	6820      	ldr	r0, [r4, #0]
 8006934:	1d19      	adds	r1, r3, #4
 8006936:	6031      	str	r1, [r6, #0]
 8006938:	0606      	lsls	r6, r0, #24
 800693a:	d501      	bpl.n	8006940 <_printf_i+0xbc>
 800693c:	681d      	ldr	r5, [r3, #0]
 800693e:	e003      	b.n	8006948 <_printf_i+0xc4>
 8006940:	0645      	lsls	r5, r0, #25
 8006942:	d5fb      	bpl.n	800693c <_printf_i+0xb8>
 8006944:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006948:	2d00      	cmp	r5, #0
 800694a:	da03      	bge.n	8006954 <_printf_i+0xd0>
 800694c:	232d      	movs	r3, #45	@ 0x2d
 800694e:	426d      	negs	r5, r5
 8006950:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006954:	4858      	ldr	r0, [pc, #352]	@ (8006ab8 <_printf_i+0x234>)
 8006956:	230a      	movs	r3, #10
 8006958:	e011      	b.n	800697e <_printf_i+0xfa>
 800695a:	6821      	ldr	r1, [r4, #0]
 800695c:	6833      	ldr	r3, [r6, #0]
 800695e:	0608      	lsls	r0, r1, #24
 8006960:	f853 5b04 	ldr.w	r5, [r3], #4
 8006964:	d402      	bmi.n	800696c <_printf_i+0xe8>
 8006966:	0649      	lsls	r1, r1, #25
 8006968:	bf48      	it	mi
 800696a:	b2ad      	uxthmi	r5, r5
 800696c:	2f6f      	cmp	r7, #111	@ 0x6f
 800696e:	4852      	ldr	r0, [pc, #328]	@ (8006ab8 <_printf_i+0x234>)
 8006970:	6033      	str	r3, [r6, #0]
 8006972:	bf14      	ite	ne
 8006974:	230a      	movne	r3, #10
 8006976:	2308      	moveq	r3, #8
 8006978:	2100      	movs	r1, #0
 800697a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800697e:	6866      	ldr	r6, [r4, #4]
 8006980:	60a6      	str	r6, [r4, #8]
 8006982:	2e00      	cmp	r6, #0
 8006984:	db05      	blt.n	8006992 <_printf_i+0x10e>
 8006986:	6821      	ldr	r1, [r4, #0]
 8006988:	432e      	orrs	r6, r5
 800698a:	f021 0104 	bic.w	r1, r1, #4
 800698e:	6021      	str	r1, [r4, #0]
 8006990:	d04b      	beq.n	8006a2a <_printf_i+0x1a6>
 8006992:	4616      	mov	r6, r2
 8006994:	fbb5 f1f3 	udiv	r1, r5, r3
 8006998:	fb03 5711 	mls	r7, r3, r1, r5
 800699c:	5dc7      	ldrb	r7, [r0, r7]
 800699e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80069a2:	462f      	mov	r7, r5
 80069a4:	42bb      	cmp	r3, r7
 80069a6:	460d      	mov	r5, r1
 80069a8:	d9f4      	bls.n	8006994 <_printf_i+0x110>
 80069aa:	2b08      	cmp	r3, #8
 80069ac:	d10b      	bne.n	80069c6 <_printf_i+0x142>
 80069ae:	6823      	ldr	r3, [r4, #0]
 80069b0:	07df      	lsls	r7, r3, #31
 80069b2:	d508      	bpl.n	80069c6 <_printf_i+0x142>
 80069b4:	6923      	ldr	r3, [r4, #16]
 80069b6:	6861      	ldr	r1, [r4, #4]
 80069b8:	4299      	cmp	r1, r3
 80069ba:	bfde      	ittt	le
 80069bc:	2330      	movle	r3, #48	@ 0x30
 80069be:	f806 3c01 	strble.w	r3, [r6, #-1]
 80069c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80069c6:	1b92      	subs	r2, r2, r6
 80069c8:	6122      	str	r2, [r4, #16]
 80069ca:	f8cd a000 	str.w	sl, [sp]
 80069ce:	464b      	mov	r3, r9
 80069d0:	aa03      	add	r2, sp, #12
 80069d2:	4621      	mov	r1, r4
 80069d4:	4640      	mov	r0, r8
 80069d6:	f7ff fee7 	bl	80067a8 <_printf_common>
 80069da:	3001      	adds	r0, #1
 80069dc:	d14a      	bne.n	8006a74 <_printf_i+0x1f0>
 80069de:	f04f 30ff 	mov.w	r0, #4294967295
 80069e2:	b004      	add	sp, #16
 80069e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069e8:	6823      	ldr	r3, [r4, #0]
 80069ea:	f043 0320 	orr.w	r3, r3, #32
 80069ee:	6023      	str	r3, [r4, #0]
 80069f0:	4832      	ldr	r0, [pc, #200]	@ (8006abc <_printf_i+0x238>)
 80069f2:	2778      	movs	r7, #120	@ 0x78
 80069f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80069f8:	6823      	ldr	r3, [r4, #0]
 80069fa:	6831      	ldr	r1, [r6, #0]
 80069fc:	061f      	lsls	r7, r3, #24
 80069fe:	f851 5b04 	ldr.w	r5, [r1], #4
 8006a02:	d402      	bmi.n	8006a0a <_printf_i+0x186>
 8006a04:	065f      	lsls	r7, r3, #25
 8006a06:	bf48      	it	mi
 8006a08:	b2ad      	uxthmi	r5, r5
 8006a0a:	6031      	str	r1, [r6, #0]
 8006a0c:	07d9      	lsls	r1, r3, #31
 8006a0e:	bf44      	itt	mi
 8006a10:	f043 0320 	orrmi.w	r3, r3, #32
 8006a14:	6023      	strmi	r3, [r4, #0]
 8006a16:	b11d      	cbz	r5, 8006a20 <_printf_i+0x19c>
 8006a18:	2310      	movs	r3, #16
 8006a1a:	e7ad      	b.n	8006978 <_printf_i+0xf4>
 8006a1c:	4826      	ldr	r0, [pc, #152]	@ (8006ab8 <_printf_i+0x234>)
 8006a1e:	e7e9      	b.n	80069f4 <_printf_i+0x170>
 8006a20:	6823      	ldr	r3, [r4, #0]
 8006a22:	f023 0320 	bic.w	r3, r3, #32
 8006a26:	6023      	str	r3, [r4, #0]
 8006a28:	e7f6      	b.n	8006a18 <_printf_i+0x194>
 8006a2a:	4616      	mov	r6, r2
 8006a2c:	e7bd      	b.n	80069aa <_printf_i+0x126>
 8006a2e:	6833      	ldr	r3, [r6, #0]
 8006a30:	6825      	ldr	r5, [r4, #0]
 8006a32:	6961      	ldr	r1, [r4, #20]
 8006a34:	1d18      	adds	r0, r3, #4
 8006a36:	6030      	str	r0, [r6, #0]
 8006a38:	062e      	lsls	r6, r5, #24
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	d501      	bpl.n	8006a42 <_printf_i+0x1be>
 8006a3e:	6019      	str	r1, [r3, #0]
 8006a40:	e002      	b.n	8006a48 <_printf_i+0x1c4>
 8006a42:	0668      	lsls	r0, r5, #25
 8006a44:	d5fb      	bpl.n	8006a3e <_printf_i+0x1ba>
 8006a46:	8019      	strh	r1, [r3, #0]
 8006a48:	2300      	movs	r3, #0
 8006a4a:	6123      	str	r3, [r4, #16]
 8006a4c:	4616      	mov	r6, r2
 8006a4e:	e7bc      	b.n	80069ca <_printf_i+0x146>
 8006a50:	6833      	ldr	r3, [r6, #0]
 8006a52:	1d1a      	adds	r2, r3, #4
 8006a54:	6032      	str	r2, [r6, #0]
 8006a56:	681e      	ldr	r6, [r3, #0]
 8006a58:	6862      	ldr	r2, [r4, #4]
 8006a5a:	2100      	movs	r1, #0
 8006a5c:	4630      	mov	r0, r6
 8006a5e:	f7f9 fbdf 	bl	8000220 <memchr>
 8006a62:	b108      	cbz	r0, 8006a68 <_printf_i+0x1e4>
 8006a64:	1b80      	subs	r0, r0, r6
 8006a66:	6060      	str	r0, [r4, #4]
 8006a68:	6863      	ldr	r3, [r4, #4]
 8006a6a:	6123      	str	r3, [r4, #16]
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a72:	e7aa      	b.n	80069ca <_printf_i+0x146>
 8006a74:	6923      	ldr	r3, [r4, #16]
 8006a76:	4632      	mov	r2, r6
 8006a78:	4649      	mov	r1, r9
 8006a7a:	4640      	mov	r0, r8
 8006a7c:	47d0      	blx	sl
 8006a7e:	3001      	adds	r0, #1
 8006a80:	d0ad      	beq.n	80069de <_printf_i+0x15a>
 8006a82:	6823      	ldr	r3, [r4, #0]
 8006a84:	079b      	lsls	r3, r3, #30
 8006a86:	d413      	bmi.n	8006ab0 <_printf_i+0x22c>
 8006a88:	68e0      	ldr	r0, [r4, #12]
 8006a8a:	9b03      	ldr	r3, [sp, #12]
 8006a8c:	4298      	cmp	r0, r3
 8006a8e:	bfb8      	it	lt
 8006a90:	4618      	movlt	r0, r3
 8006a92:	e7a6      	b.n	80069e2 <_printf_i+0x15e>
 8006a94:	2301      	movs	r3, #1
 8006a96:	4632      	mov	r2, r6
 8006a98:	4649      	mov	r1, r9
 8006a9a:	4640      	mov	r0, r8
 8006a9c:	47d0      	blx	sl
 8006a9e:	3001      	adds	r0, #1
 8006aa0:	d09d      	beq.n	80069de <_printf_i+0x15a>
 8006aa2:	3501      	adds	r5, #1
 8006aa4:	68e3      	ldr	r3, [r4, #12]
 8006aa6:	9903      	ldr	r1, [sp, #12]
 8006aa8:	1a5b      	subs	r3, r3, r1
 8006aaa:	42ab      	cmp	r3, r5
 8006aac:	dcf2      	bgt.n	8006a94 <_printf_i+0x210>
 8006aae:	e7eb      	b.n	8006a88 <_printf_i+0x204>
 8006ab0:	2500      	movs	r5, #0
 8006ab2:	f104 0619 	add.w	r6, r4, #25
 8006ab6:	e7f5      	b.n	8006aa4 <_printf_i+0x220>
 8006ab8:	0800ab7a 	.word	0x0800ab7a
 8006abc:	0800ab8b 	.word	0x0800ab8b

08006ac0 <_scanf_float>:
 8006ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ac4:	b087      	sub	sp, #28
 8006ac6:	4691      	mov	r9, r2
 8006ac8:	9303      	str	r3, [sp, #12]
 8006aca:	688b      	ldr	r3, [r1, #8]
 8006acc:	1e5a      	subs	r2, r3, #1
 8006ace:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006ad2:	bf81      	itttt	hi
 8006ad4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006ad8:	eb03 0b05 	addhi.w	fp, r3, r5
 8006adc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006ae0:	608b      	strhi	r3, [r1, #8]
 8006ae2:	680b      	ldr	r3, [r1, #0]
 8006ae4:	460a      	mov	r2, r1
 8006ae6:	f04f 0500 	mov.w	r5, #0
 8006aea:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006aee:	f842 3b1c 	str.w	r3, [r2], #28
 8006af2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006af6:	4680      	mov	r8, r0
 8006af8:	460c      	mov	r4, r1
 8006afa:	bf98      	it	ls
 8006afc:	f04f 0b00 	movls.w	fp, #0
 8006b00:	9201      	str	r2, [sp, #4]
 8006b02:	4616      	mov	r6, r2
 8006b04:	46aa      	mov	sl, r5
 8006b06:	462f      	mov	r7, r5
 8006b08:	9502      	str	r5, [sp, #8]
 8006b0a:	68a2      	ldr	r2, [r4, #8]
 8006b0c:	b15a      	cbz	r2, 8006b26 <_scanf_float+0x66>
 8006b0e:	f8d9 3000 	ldr.w	r3, [r9]
 8006b12:	781b      	ldrb	r3, [r3, #0]
 8006b14:	2b4e      	cmp	r3, #78	@ 0x4e
 8006b16:	d863      	bhi.n	8006be0 <_scanf_float+0x120>
 8006b18:	2b40      	cmp	r3, #64	@ 0x40
 8006b1a:	d83b      	bhi.n	8006b94 <_scanf_float+0xd4>
 8006b1c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006b20:	b2c8      	uxtb	r0, r1
 8006b22:	280e      	cmp	r0, #14
 8006b24:	d939      	bls.n	8006b9a <_scanf_float+0xda>
 8006b26:	b11f      	cbz	r7, 8006b30 <_scanf_float+0x70>
 8006b28:	6823      	ldr	r3, [r4, #0]
 8006b2a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b2e:	6023      	str	r3, [r4, #0]
 8006b30:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b34:	f1ba 0f01 	cmp.w	sl, #1
 8006b38:	f200 8114 	bhi.w	8006d64 <_scanf_float+0x2a4>
 8006b3c:	9b01      	ldr	r3, [sp, #4]
 8006b3e:	429e      	cmp	r6, r3
 8006b40:	f200 8105 	bhi.w	8006d4e <_scanf_float+0x28e>
 8006b44:	2001      	movs	r0, #1
 8006b46:	b007      	add	sp, #28
 8006b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b4c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006b50:	2a0d      	cmp	r2, #13
 8006b52:	d8e8      	bhi.n	8006b26 <_scanf_float+0x66>
 8006b54:	a101      	add	r1, pc, #4	@ (adr r1, 8006b5c <_scanf_float+0x9c>)
 8006b56:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006b5a:	bf00      	nop
 8006b5c:	08006ca5 	.word	0x08006ca5
 8006b60:	08006b27 	.word	0x08006b27
 8006b64:	08006b27 	.word	0x08006b27
 8006b68:	08006b27 	.word	0x08006b27
 8006b6c:	08006d01 	.word	0x08006d01
 8006b70:	08006cdb 	.word	0x08006cdb
 8006b74:	08006b27 	.word	0x08006b27
 8006b78:	08006b27 	.word	0x08006b27
 8006b7c:	08006cb3 	.word	0x08006cb3
 8006b80:	08006b27 	.word	0x08006b27
 8006b84:	08006b27 	.word	0x08006b27
 8006b88:	08006b27 	.word	0x08006b27
 8006b8c:	08006b27 	.word	0x08006b27
 8006b90:	08006c6f 	.word	0x08006c6f
 8006b94:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006b98:	e7da      	b.n	8006b50 <_scanf_float+0x90>
 8006b9a:	290e      	cmp	r1, #14
 8006b9c:	d8c3      	bhi.n	8006b26 <_scanf_float+0x66>
 8006b9e:	a001      	add	r0, pc, #4	@ (adr r0, 8006ba4 <_scanf_float+0xe4>)
 8006ba0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006ba4:	08006c5f 	.word	0x08006c5f
 8006ba8:	08006b27 	.word	0x08006b27
 8006bac:	08006c5f 	.word	0x08006c5f
 8006bb0:	08006cef 	.word	0x08006cef
 8006bb4:	08006b27 	.word	0x08006b27
 8006bb8:	08006c01 	.word	0x08006c01
 8006bbc:	08006c45 	.word	0x08006c45
 8006bc0:	08006c45 	.word	0x08006c45
 8006bc4:	08006c45 	.word	0x08006c45
 8006bc8:	08006c45 	.word	0x08006c45
 8006bcc:	08006c45 	.word	0x08006c45
 8006bd0:	08006c45 	.word	0x08006c45
 8006bd4:	08006c45 	.word	0x08006c45
 8006bd8:	08006c45 	.word	0x08006c45
 8006bdc:	08006c45 	.word	0x08006c45
 8006be0:	2b6e      	cmp	r3, #110	@ 0x6e
 8006be2:	d809      	bhi.n	8006bf8 <_scanf_float+0x138>
 8006be4:	2b60      	cmp	r3, #96	@ 0x60
 8006be6:	d8b1      	bhi.n	8006b4c <_scanf_float+0x8c>
 8006be8:	2b54      	cmp	r3, #84	@ 0x54
 8006bea:	d07b      	beq.n	8006ce4 <_scanf_float+0x224>
 8006bec:	2b59      	cmp	r3, #89	@ 0x59
 8006bee:	d19a      	bne.n	8006b26 <_scanf_float+0x66>
 8006bf0:	2d07      	cmp	r5, #7
 8006bf2:	d198      	bne.n	8006b26 <_scanf_float+0x66>
 8006bf4:	2508      	movs	r5, #8
 8006bf6:	e02f      	b.n	8006c58 <_scanf_float+0x198>
 8006bf8:	2b74      	cmp	r3, #116	@ 0x74
 8006bfa:	d073      	beq.n	8006ce4 <_scanf_float+0x224>
 8006bfc:	2b79      	cmp	r3, #121	@ 0x79
 8006bfe:	e7f6      	b.n	8006bee <_scanf_float+0x12e>
 8006c00:	6821      	ldr	r1, [r4, #0]
 8006c02:	05c8      	lsls	r0, r1, #23
 8006c04:	d51e      	bpl.n	8006c44 <_scanf_float+0x184>
 8006c06:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006c0a:	6021      	str	r1, [r4, #0]
 8006c0c:	3701      	adds	r7, #1
 8006c0e:	f1bb 0f00 	cmp.w	fp, #0
 8006c12:	d003      	beq.n	8006c1c <_scanf_float+0x15c>
 8006c14:	3201      	adds	r2, #1
 8006c16:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006c1a:	60a2      	str	r2, [r4, #8]
 8006c1c:	68a3      	ldr	r3, [r4, #8]
 8006c1e:	3b01      	subs	r3, #1
 8006c20:	60a3      	str	r3, [r4, #8]
 8006c22:	6923      	ldr	r3, [r4, #16]
 8006c24:	3301      	adds	r3, #1
 8006c26:	6123      	str	r3, [r4, #16]
 8006c28:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006c2c:	3b01      	subs	r3, #1
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	f8c9 3004 	str.w	r3, [r9, #4]
 8006c34:	f340 8082 	ble.w	8006d3c <_scanf_float+0x27c>
 8006c38:	f8d9 3000 	ldr.w	r3, [r9]
 8006c3c:	3301      	adds	r3, #1
 8006c3e:	f8c9 3000 	str.w	r3, [r9]
 8006c42:	e762      	b.n	8006b0a <_scanf_float+0x4a>
 8006c44:	eb1a 0105 	adds.w	r1, sl, r5
 8006c48:	f47f af6d 	bne.w	8006b26 <_scanf_float+0x66>
 8006c4c:	6822      	ldr	r2, [r4, #0]
 8006c4e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006c52:	6022      	str	r2, [r4, #0]
 8006c54:	460d      	mov	r5, r1
 8006c56:	468a      	mov	sl, r1
 8006c58:	f806 3b01 	strb.w	r3, [r6], #1
 8006c5c:	e7de      	b.n	8006c1c <_scanf_float+0x15c>
 8006c5e:	6822      	ldr	r2, [r4, #0]
 8006c60:	0610      	lsls	r0, r2, #24
 8006c62:	f57f af60 	bpl.w	8006b26 <_scanf_float+0x66>
 8006c66:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006c6a:	6022      	str	r2, [r4, #0]
 8006c6c:	e7f4      	b.n	8006c58 <_scanf_float+0x198>
 8006c6e:	f1ba 0f00 	cmp.w	sl, #0
 8006c72:	d10c      	bne.n	8006c8e <_scanf_float+0x1ce>
 8006c74:	b977      	cbnz	r7, 8006c94 <_scanf_float+0x1d4>
 8006c76:	6822      	ldr	r2, [r4, #0]
 8006c78:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006c7c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006c80:	d108      	bne.n	8006c94 <_scanf_float+0x1d4>
 8006c82:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006c86:	6022      	str	r2, [r4, #0]
 8006c88:	f04f 0a01 	mov.w	sl, #1
 8006c8c:	e7e4      	b.n	8006c58 <_scanf_float+0x198>
 8006c8e:	f1ba 0f02 	cmp.w	sl, #2
 8006c92:	d050      	beq.n	8006d36 <_scanf_float+0x276>
 8006c94:	2d01      	cmp	r5, #1
 8006c96:	d002      	beq.n	8006c9e <_scanf_float+0x1de>
 8006c98:	2d04      	cmp	r5, #4
 8006c9a:	f47f af44 	bne.w	8006b26 <_scanf_float+0x66>
 8006c9e:	3501      	adds	r5, #1
 8006ca0:	b2ed      	uxtb	r5, r5
 8006ca2:	e7d9      	b.n	8006c58 <_scanf_float+0x198>
 8006ca4:	f1ba 0f01 	cmp.w	sl, #1
 8006ca8:	f47f af3d 	bne.w	8006b26 <_scanf_float+0x66>
 8006cac:	f04f 0a02 	mov.w	sl, #2
 8006cb0:	e7d2      	b.n	8006c58 <_scanf_float+0x198>
 8006cb2:	b975      	cbnz	r5, 8006cd2 <_scanf_float+0x212>
 8006cb4:	2f00      	cmp	r7, #0
 8006cb6:	f47f af37 	bne.w	8006b28 <_scanf_float+0x68>
 8006cba:	6822      	ldr	r2, [r4, #0]
 8006cbc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006cc0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006cc4:	f040 8103 	bne.w	8006ece <_scanf_float+0x40e>
 8006cc8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006ccc:	6022      	str	r2, [r4, #0]
 8006cce:	2501      	movs	r5, #1
 8006cd0:	e7c2      	b.n	8006c58 <_scanf_float+0x198>
 8006cd2:	2d03      	cmp	r5, #3
 8006cd4:	d0e3      	beq.n	8006c9e <_scanf_float+0x1de>
 8006cd6:	2d05      	cmp	r5, #5
 8006cd8:	e7df      	b.n	8006c9a <_scanf_float+0x1da>
 8006cda:	2d02      	cmp	r5, #2
 8006cdc:	f47f af23 	bne.w	8006b26 <_scanf_float+0x66>
 8006ce0:	2503      	movs	r5, #3
 8006ce2:	e7b9      	b.n	8006c58 <_scanf_float+0x198>
 8006ce4:	2d06      	cmp	r5, #6
 8006ce6:	f47f af1e 	bne.w	8006b26 <_scanf_float+0x66>
 8006cea:	2507      	movs	r5, #7
 8006cec:	e7b4      	b.n	8006c58 <_scanf_float+0x198>
 8006cee:	6822      	ldr	r2, [r4, #0]
 8006cf0:	0591      	lsls	r1, r2, #22
 8006cf2:	f57f af18 	bpl.w	8006b26 <_scanf_float+0x66>
 8006cf6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006cfa:	6022      	str	r2, [r4, #0]
 8006cfc:	9702      	str	r7, [sp, #8]
 8006cfe:	e7ab      	b.n	8006c58 <_scanf_float+0x198>
 8006d00:	6822      	ldr	r2, [r4, #0]
 8006d02:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006d06:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006d0a:	d005      	beq.n	8006d18 <_scanf_float+0x258>
 8006d0c:	0550      	lsls	r0, r2, #21
 8006d0e:	f57f af0a 	bpl.w	8006b26 <_scanf_float+0x66>
 8006d12:	2f00      	cmp	r7, #0
 8006d14:	f000 80db 	beq.w	8006ece <_scanf_float+0x40e>
 8006d18:	0591      	lsls	r1, r2, #22
 8006d1a:	bf58      	it	pl
 8006d1c:	9902      	ldrpl	r1, [sp, #8]
 8006d1e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006d22:	bf58      	it	pl
 8006d24:	1a79      	subpl	r1, r7, r1
 8006d26:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006d2a:	bf58      	it	pl
 8006d2c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006d30:	6022      	str	r2, [r4, #0]
 8006d32:	2700      	movs	r7, #0
 8006d34:	e790      	b.n	8006c58 <_scanf_float+0x198>
 8006d36:	f04f 0a03 	mov.w	sl, #3
 8006d3a:	e78d      	b.n	8006c58 <_scanf_float+0x198>
 8006d3c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006d40:	4649      	mov	r1, r9
 8006d42:	4640      	mov	r0, r8
 8006d44:	4798      	blx	r3
 8006d46:	2800      	cmp	r0, #0
 8006d48:	f43f aedf 	beq.w	8006b0a <_scanf_float+0x4a>
 8006d4c:	e6eb      	b.n	8006b26 <_scanf_float+0x66>
 8006d4e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006d52:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006d56:	464a      	mov	r2, r9
 8006d58:	4640      	mov	r0, r8
 8006d5a:	4798      	blx	r3
 8006d5c:	6923      	ldr	r3, [r4, #16]
 8006d5e:	3b01      	subs	r3, #1
 8006d60:	6123      	str	r3, [r4, #16]
 8006d62:	e6eb      	b.n	8006b3c <_scanf_float+0x7c>
 8006d64:	1e6b      	subs	r3, r5, #1
 8006d66:	2b06      	cmp	r3, #6
 8006d68:	d824      	bhi.n	8006db4 <_scanf_float+0x2f4>
 8006d6a:	2d02      	cmp	r5, #2
 8006d6c:	d836      	bhi.n	8006ddc <_scanf_float+0x31c>
 8006d6e:	9b01      	ldr	r3, [sp, #4]
 8006d70:	429e      	cmp	r6, r3
 8006d72:	f67f aee7 	bls.w	8006b44 <_scanf_float+0x84>
 8006d76:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006d7a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006d7e:	464a      	mov	r2, r9
 8006d80:	4640      	mov	r0, r8
 8006d82:	4798      	blx	r3
 8006d84:	6923      	ldr	r3, [r4, #16]
 8006d86:	3b01      	subs	r3, #1
 8006d88:	6123      	str	r3, [r4, #16]
 8006d8a:	e7f0      	b.n	8006d6e <_scanf_float+0x2ae>
 8006d8c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006d90:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006d94:	464a      	mov	r2, r9
 8006d96:	4640      	mov	r0, r8
 8006d98:	4798      	blx	r3
 8006d9a:	6923      	ldr	r3, [r4, #16]
 8006d9c:	3b01      	subs	r3, #1
 8006d9e:	6123      	str	r3, [r4, #16]
 8006da0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006da4:	fa5f fa8a 	uxtb.w	sl, sl
 8006da8:	f1ba 0f02 	cmp.w	sl, #2
 8006dac:	d1ee      	bne.n	8006d8c <_scanf_float+0x2cc>
 8006dae:	3d03      	subs	r5, #3
 8006db0:	b2ed      	uxtb	r5, r5
 8006db2:	1b76      	subs	r6, r6, r5
 8006db4:	6823      	ldr	r3, [r4, #0]
 8006db6:	05da      	lsls	r2, r3, #23
 8006db8:	d530      	bpl.n	8006e1c <_scanf_float+0x35c>
 8006dba:	055b      	lsls	r3, r3, #21
 8006dbc:	d511      	bpl.n	8006de2 <_scanf_float+0x322>
 8006dbe:	9b01      	ldr	r3, [sp, #4]
 8006dc0:	429e      	cmp	r6, r3
 8006dc2:	f67f aebf 	bls.w	8006b44 <_scanf_float+0x84>
 8006dc6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006dca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006dce:	464a      	mov	r2, r9
 8006dd0:	4640      	mov	r0, r8
 8006dd2:	4798      	blx	r3
 8006dd4:	6923      	ldr	r3, [r4, #16]
 8006dd6:	3b01      	subs	r3, #1
 8006dd8:	6123      	str	r3, [r4, #16]
 8006dda:	e7f0      	b.n	8006dbe <_scanf_float+0x2fe>
 8006ddc:	46aa      	mov	sl, r5
 8006dde:	46b3      	mov	fp, r6
 8006de0:	e7de      	b.n	8006da0 <_scanf_float+0x2e0>
 8006de2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006de6:	6923      	ldr	r3, [r4, #16]
 8006de8:	2965      	cmp	r1, #101	@ 0x65
 8006dea:	f103 33ff 	add.w	r3, r3, #4294967295
 8006dee:	f106 35ff 	add.w	r5, r6, #4294967295
 8006df2:	6123      	str	r3, [r4, #16]
 8006df4:	d00c      	beq.n	8006e10 <_scanf_float+0x350>
 8006df6:	2945      	cmp	r1, #69	@ 0x45
 8006df8:	d00a      	beq.n	8006e10 <_scanf_float+0x350>
 8006dfa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006dfe:	464a      	mov	r2, r9
 8006e00:	4640      	mov	r0, r8
 8006e02:	4798      	blx	r3
 8006e04:	6923      	ldr	r3, [r4, #16]
 8006e06:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006e0a:	3b01      	subs	r3, #1
 8006e0c:	1eb5      	subs	r5, r6, #2
 8006e0e:	6123      	str	r3, [r4, #16]
 8006e10:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e14:	464a      	mov	r2, r9
 8006e16:	4640      	mov	r0, r8
 8006e18:	4798      	blx	r3
 8006e1a:	462e      	mov	r6, r5
 8006e1c:	6822      	ldr	r2, [r4, #0]
 8006e1e:	f012 0210 	ands.w	r2, r2, #16
 8006e22:	d001      	beq.n	8006e28 <_scanf_float+0x368>
 8006e24:	2000      	movs	r0, #0
 8006e26:	e68e      	b.n	8006b46 <_scanf_float+0x86>
 8006e28:	7032      	strb	r2, [r6, #0]
 8006e2a:	6823      	ldr	r3, [r4, #0]
 8006e2c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006e30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e34:	d125      	bne.n	8006e82 <_scanf_float+0x3c2>
 8006e36:	9b02      	ldr	r3, [sp, #8]
 8006e38:	429f      	cmp	r7, r3
 8006e3a:	d00a      	beq.n	8006e52 <_scanf_float+0x392>
 8006e3c:	1bda      	subs	r2, r3, r7
 8006e3e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006e42:	429e      	cmp	r6, r3
 8006e44:	bf28      	it	cs
 8006e46:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006e4a:	4922      	ldr	r1, [pc, #136]	@ (8006ed4 <_scanf_float+0x414>)
 8006e4c:	4630      	mov	r0, r6
 8006e4e:	f000 f977 	bl	8007140 <siprintf>
 8006e52:	9901      	ldr	r1, [sp, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	4640      	mov	r0, r8
 8006e58:	f002 fd06 	bl	8009868 <_strtod_r>
 8006e5c:	9b03      	ldr	r3, [sp, #12]
 8006e5e:	6821      	ldr	r1, [r4, #0]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f011 0f02 	tst.w	r1, #2
 8006e66:	ec57 6b10 	vmov	r6, r7, d0
 8006e6a:	f103 0204 	add.w	r2, r3, #4
 8006e6e:	d015      	beq.n	8006e9c <_scanf_float+0x3dc>
 8006e70:	9903      	ldr	r1, [sp, #12]
 8006e72:	600a      	str	r2, [r1, #0]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	e9c3 6700 	strd	r6, r7, [r3]
 8006e7a:	68e3      	ldr	r3, [r4, #12]
 8006e7c:	3301      	adds	r3, #1
 8006e7e:	60e3      	str	r3, [r4, #12]
 8006e80:	e7d0      	b.n	8006e24 <_scanf_float+0x364>
 8006e82:	9b04      	ldr	r3, [sp, #16]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d0e4      	beq.n	8006e52 <_scanf_float+0x392>
 8006e88:	9905      	ldr	r1, [sp, #20]
 8006e8a:	230a      	movs	r3, #10
 8006e8c:	3101      	adds	r1, #1
 8006e8e:	4640      	mov	r0, r8
 8006e90:	f002 fd6a 	bl	8009968 <_strtol_r>
 8006e94:	9b04      	ldr	r3, [sp, #16]
 8006e96:	9e05      	ldr	r6, [sp, #20]
 8006e98:	1ac2      	subs	r2, r0, r3
 8006e9a:	e7d0      	b.n	8006e3e <_scanf_float+0x37e>
 8006e9c:	f011 0f04 	tst.w	r1, #4
 8006ea0:	9903      	ldr	r1, [sp, #12]
 8006ea2:	600a      	str	r2, [r1, #0]
 8006ea4:	d1e6      	bne.n	8006e74 <_scanf_float+0x3b4>
 8006ea6:	681d      	ldr	r5, [r3, #0]
 8006ea8:	4632      	mov	r2, r6
 8006eaa:	463b      	mov	r3, r7
 8006eac:	4630      	mov	r0, r6
 8006eae:	4639      	mov	r1, r7
 8006eb0:	f7f9 fe64 	bl	8000b7c <__aeabi_dcmpun>
 8006eb4:	b128      	cbz	r0, 8006ec2 <_scanf_float+0x402>
 8006eb6:	4808      	ldr	r0, [pc, #32]	@ (8006ed8 <_scanf_float+0x418>)
 8006eb8:	f000 faca 	bl	8007450 <nanf>
 8006ebc:	ed85 0a00 	vstr	s0, [r5]
 8006ec0:	e7db      	b.n	8006e7a <_scanf_float+0x3ba>
 8006ec2:	4630      	mov	r0, r6
 8006ec4:	4639      	mov	r1, r7
 8006ec6:	f7f9 feb7 	bl	8000c38 <__aeabi_d2f>
 8006eca:	6028      	str	r0, [r5, #0]
 8006ecc:	e7d5      	b.n	8006e7a <_scanf_float+0x3ba>
 8006ece:	2700      	movs	r7, #0
 8006ed0:	e62e      	b.n	8006b30 <_scanf_float+0x70>
 8006ed2:	bf00      	nop
 8006ed4:	0800ab9c 	.word	0x0800ab9c
 8006ed8:	0800acdd 	.word	0x0800acdd

08006edc <std>:
 8006edc:	2300      	movs	r3, #0
 8006ede:	b510      	push	{r4, lr}
 8006ee0:	4604      	mov	r4, r0
 8006ee2:	e9c0 3300 	strd	r3, r3, [r0]
 8006ee6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006eea:	6083      	str	r3, [r0, #8]
 8006eec:	8181      	strh	r1, [r0, #12]
 8006eee:	6643      	str	r3, [r0, #100]	@ 0x64
 8006ef0:	81c2      	strh	r2, [r0, #14]
 8006ef2:	6183      	str	r3, [r0, #24]
 8006ef4:	4619      	mov	r1, r3
 8006ef6:	2208      	movs	r2, #8
 8006ef8:	305c      	adds	r0, #92	@ 0x5c
 8006efa:	f000 fa1b 	bl	8007334 <memset>
 8006efe:	4b0d      	ldr	r3, [pc, #52]	@ (8006f34 <std+0x58>)
 8006f00:	6263      	str	r3, [r4, #36]	@ 0x24
 8006f02:	4b0d      	ldr	r3, [pc, #52]	@ (8006f38 <std+0x5c>)
 8006f04:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006f06:	4b0d      	ldr	r3, [pc, #52]	@ (8006f3c <std+0x60>)
 8006f08:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8006f40 <std+0x64>)
 8006f0c:	6323      	str	r3, [r4, #48]	@ 0x30
 8006f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8006f44 <std+0x68>)
 8006f10:	6224      	str	r4, [r4, #32]
 8006f12:	429c      	cmp	r4, r3
 8006f14:	d006      	beq.n	8006f24 <std+0x48>
 8006f16:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006f1a:	4294      	cmp	r4, r2
 8006f1c:	d002      	beq.n	8006f24 <std+0x48>
 8006f1e:	33d0      	adds	r3, #208	@ 0xd0
 8006f20:	429c      	cmp	r4, r3
 8006f22:	d105      	bne.n	8006f30 <std+0x54>
 8006f24:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006f28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f2c:	f000 ba7e 	b.w	800742c <__retarget_lock_init_recursive>
 8006f30:	bd10      	pop	{r4, pc}
 8006f32:	bf00      	nop
 8006f34:	08007185 	.word	0x08007185
 8006f38:	080071a7 	.word	0x080071a7
 8006f3c:	080071df 	.word	0x080071df
 8006f40:	08007203 	.word	0x08007203
 8006f44:	20000480 	.word	0x20000480

08006f48 <stdio_exit_handler>:
 8006f48:	4a02      	ldr	r2, [pc, #8]	@ (8006f54 <stdio_exit_handler+0xc>)
 8006f4a:	4903      	ldr	r1, [pc, #12]	@ (8006f58 <stdio_exit_handler+0x10>)
 8006f4c:	4803      	ldr	r0, [pc, #12]	@ (8006f5c <stdio_exit_handler+0x14>)
 8006f4e:	f000 b869 	b.w	8007024 <_fwalk_sglue>
 8006f52:	bf00      	nop
 8006f54:	20000020 	.word	0x20000020
 8006f58:	08009fa9 	.word	0x08009fa9
 8006f5c:	20000030 	.word	0x20000030

08006f60 <cleanup_stdio>:
 8006f60:	6841      	ldr	r1, [r0, #4]
 8006f62:	4b0c      	ldr	r3, [pc, #48]	@ (8006f94 <cleanup_stdio+0x34>)
 8006f64:	4299      	cmp	r1, r3
 8006f66:	b510      	push	{r4, lr}
 8006f68:	4604      	mov	r4, r0
 8006f6a:	d001      	beq.n	8006f70 <cleanup_stdio+0x10>
 8006f6c:	f003 f81c 	bl	8009fa8 <_fflush_r>
 8006f70:	68a1      	ldr	r1, [r4, #8]
 8006f72:	4b09      	ldr	r3, [pc, #36]	@ (8006f98 <cleanup_stdio+0x38>)
 8006f74:	4299      	cmp	r1, r3
 8006f76:	d002      	beq.n	8006f7e <cleanup_stdio+0x1e>
 8006f78:	4620      	mov	r0, r4
 8006f7a:	f003 f815 	bl	8009fa8 <_fflush_r>
 8006f7e:	68e1      	ldr	r1, [r4, #12]
 8006f80:	4b06      	ldr	r3, [pc, #24]	@ (8006f9c <cleanup_stdio+0x3c>)
 8006f82:	4299      	cmp	r1, r3
 8006f84:	d004      	beq.n	8006f90 <cleanup_stdio+0x30>
 8006f86:	4620      	mov	r0, r4
 8006f88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f8c:	f003 b80c 	b.w	8009fa8 <_fflush_r>
 8006f90:	bd10      	pop	{r4, pc}
 8006f92:	bf00      	nop
 8006f94:	20000480 	.word	0x20000480
 8006f98:	200004e8 	.word	0x200004e8
 8006f9c:	20000550 	.word	0x20000550

08006fa0 <global_stdio_init.part.0>:
 8006fa0:	b510      	push	{r4, lr}
 8006fa2:	4b0b      	ldr	r3, [pc, #44]	@ (8006fd0 <global_stdio_init.part.0+0x30>)
 8006fa4:	4c0b      	ldr	r4, [pc, #44]	@ (8006fd4 <global_stdio_init.part.0+0x34>)
 8006fa6:	4a0c      	ldr	r2, [pc, #48]	@ (8006fd8 <global_stdio_init.part.0+0x38>)
 8006fa8:	601a      	str	r2, [r3, #0]
 8006faa:	4620      	mov	r0, r4
 8006fac:	2200      	movs	r2, #0
 8006fae:	2104      	movs	r1, #4
 8006fb0:	f7ff ff94 	bl	8006edc <std>
 8006fb4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006fb8:	2201      	movs	r2, #1
 8006fba:	2109      	movs	r1, #9
 8006fbc:	f7ff ff8e 	bl	8006edc <std>
 8006fc0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006fc4:	2202      	movs	r2, #2
 8006fc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fca:	2112      	movs	r1, #18
 8006fcc:	f7ff bf86 	b.w	8006edc <std>
 8006fd0:	200005b8 	.word	0x200005b8
 8006fd4:	20000480 	.word	0x20000480
 8006fd8:	08006f49 	.word	0x08006f49

08006fdc <__sfp_lock_acquire>:
 8006fdc:	4801      	ldr	r0, [pc, #4]	@ (8006fe4 <__sfp_lock_acquire+0x8>)
 8006fde:	f000 ba26 	b.w	800742e <__retarget_lock_acquire_recursive>
 8006fe2:	bf00      	nop
 8006fe4:	200005c1 	.word	0x200005c1

08006fe8 <__sfp_lock_release>:
 8006fe8:	4801      	ldr	r0, [pc, #4]	@ (8006ff0 <__sfp_lock_release+0x8>)
 8006fea:	f000 ba21 	b.w	8007430 <__retarget_lock_release_recursive>
 8006fee:	bf00      	nop
 8006ff0:	200005c1 	.word	0x200005c1

08006ff4 <__sinit>:
 8006ff4:	b510      	push	{r4, lr}
 8006ff6:	4604      	mov	r4, r0
 8006ff8:	f7ff fff0 	bl	8006fdc <__sfp_lock_acquire>
 8006ffc:	6a23      	ldr	r3, [r4, #32]
 8006ffe:	b11b      	cbz	r3, 8007008 <__sinit+0x14>
 8007000:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007004:	f7ff bff0 	b.w	8006fe8 <__sfp_lock_release>
 8007008:	4b04      	ldr	r3, [pc, #16]	@ (800701c <__sinit+0x28>)
 800700a:	6223      	str	r3, [r4, #32]
 800700c:	4b04      	ldr	r3, [pc, #16]	@ (8007020 <__sinit+0x2c>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d1f5      	bne.n	8007000 <__sinit+0xc>
 8007014:	f7ff ffc4 	bl	8006fa0 <global_stdio_init.part.0>
 8007018:	e7f2      	b.n	8007000 <__sinit+0xc>
 800701a:	bf00      	nop
 800701c:	08006f61 	.word	0x08006f61
 8007020:	200005b8 	.word	0x200005b8

08007024 <_fwalk_sglue>:
 8007024:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007028:	4607      	mov	r7, r0
 800702a:	4688      	mov	r8, r1
 800702c:	4614      	mov	r4, r2
 800702e:	2600      	movs	r6, #0
 8007030:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007034:	f1b9 0901 	subs.w	r9, r9, #1
 8007038:	d505      	bpl.n	8007046 <_fwalk_sglue+0x22>
 800703a:	6824      	ldr	r4, [r4, #0]
 800703c:	2c00      	cmp	r4, #0
 800703e:	d1f7      	bne.n	8007030 <_fwalk_sglue+0xc>
 8007040:	4630      	mov	r0, r6
 8007042:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007046:	89ab      	ldrh	r3, [r5, #12]
 8007048:	2b01      	cmp	r3, #1
 800704a:	d907      	bls.n	800705c <_fwalk_sglue+0x38>
 800704c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007050:	3301      	adds	r3, #1
 8007052:	d003      	beq.n	800705c <_fwalk_sglue+0x38>
 8007054:	4629      	mov	r1, r5
 8007056:	4638      	mov	r0, r7
 8007058:	47c0      	blx	r8
 800705a:	4306      	orrs	r6, r0
 800705c:	3568      	adds	r5, #104	@ 0x68
 800705e:	e7e9      	b.n	8007034 <_fwalk_sglue+0x10>

08007060 <iprintf>:
 8007060:	b40f      	push	{r0, r1, r2, r3}
 8007062:	b507      	push	{r0, r1, r2, lr}
 8007064:	4906      	ldr	r1, [pc, #24]	@ (8007080 <iprintf+0x20>)
 8007066:	ab04      	add	r3, sp, #16
 8007068:	6808      	ldr	r0, [r1, #0]
 800706a:	f853 2b04 	ldr.w	r2, [r3], #4
 800706e:	6881      	ldr	r1, [r0, #8]
 8007070:	9301      	str	r3, [sp, #4]
 8007072:	f002 fdfd 	bl	8009c70 <_vfiprintf_r>
 8007076:	b003      	add	sp, #12
 8007078:	f85d eb04 	ldr.w	lr, [sp], #4
 800707c:	b004      	add	sp, #16
 800707e:	4770      	bx	lr
 8007080:	2000002c 	.word	0x2000002c

08007084 <_puts_r>:
 8007084:	6a03      	ldr	r3, [r0, #32]
 8007086:	b570      	push	{r4, r5, r6, lr}
 8007088:	6884      	ldr	r4, [r0, #8]
 800708a:	4605      	mov	r5, r0
 800708c:	460e      	mov	r6, r1
 800708e:	b90b      	cbnz	r3, 8007094 <_puts_r+0x10>
 8007090:	f7ff ffb0 	bl	8006ff4 <__sinit>
 8007094:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007096:	07db      	lsls	r3, r3, #31
 8007098:	d405      	bmi.n	80070a6 <_puts_r+0x22>
 800709a:	89a3      	ldrh	r3, [r4, #12]
 800709c:	0598      	lsls	r0, r3, #22
 800709e:	d402      	bmi.n	80070a6 <_puts_r+0x22>
 80070a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070a2:	f000 f9c4 	bl	800742e <__retarget_lock_acquire_recursive>
 80070a6:	89a3      	ldrh	r3, [r4, #12]
 80070a8:	0719      	lsls	r1, r3, #28
 80070aa:	d502      	bpl.n	80070b2 <_puts_r+0x2e>
 80070ac:	6923      	ldr	r3, [r4, #16]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d135      	bne.n	800711e <_puts_r+0x9a>
 80070b2:	4621      	mov	r1, r4
 80070b4:	4628      	mov	r0, r5
 80070b6:	f000 f8e7 	bl	8007288 <__swsetup_r>
 80070ba:	b380      	cbz	r0, 800711e <_puts_r+0x9a>
 80070bc:	f04f 35ff 	mov.w	r5, #4294967295
 80070c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80070c2:	07da      	lsls	r2, r3, #31
 80070c4:	d405      	bmi.n	80070d2 <_puts_r+0x4e>
 80070c6:	89a3      	ldrh	r3, [r4, #12]
 80070c8:	059b      	lsls	r3, r3, #22
 80070ca:	d402      	bmi.n	80070d2 <_puts_r+0x4e>
 80070cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070ce:	f000 f9af 	bl	8007430 <__retarget_lock_release_recursive>
 80070d2:	4628      	mov	r0, r5
 80070d4:	bd70      	pop	{r4, r5, r6, pc}
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	da04      	bge.n	80070e4 <_puts_r+0x60>
 80070da:	69a2      	ldr	r2, [r4, #24]
 80070dc:	429a      	cmp	r2, r3
 80070de:	dc17      	bgt.n	8007110 <_puts_r+0x8c>
 80070e0:	290a      	cmp	r1, #10
 80070e2:	d015      	beq.n	8007110 <_puts_r+0x8c>
 80070e4:	6823      	ldr	r3, [r4, #0]
 80070e6:	1c5a      	adds	r2, r3, #1
 80070e8:	6022      	str	r2, [r4, #0]
 80070ea:	7019      	strb	r1, [r3, #0]
 80070ec:	68a3      	ldr	r3, [r4, #8]
 80070ee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80070f2:	3b01      	subs	r3, #1
 80070f4:	60a3      	str	r3, [r4, #8]
 80070f6:	2900      	cmp	r1, #0
 80070f8:	d1ed      	bne.n	80070d6 <_puts_r+0x52>
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	da11      	bge.n	8007122 <_puts_r+0x9e>
 80070fe:	4622      	mov	r2, r4
 8007100:	210a      	movs	r1, #10
 8007102:	4628      	mov	r0, r5
 8007104:	f000 f881 	bl	800720a <__swbuf_r>
 8007108:	3001      	adds	r0, #1
 800710a:	d0d7      	beq.n	80070bc <_puts_r+0x38>
 800710c:	250a      	movs	r5, #10
 800710e:	e7d7      	b.n	80070c0 <_puts_r+0x3c>
 8007110:	4622      	mov	r2, r4
 8007112:	4628      	mov	r0, r5
 8007114:	f000 f879 	bl	800720a <__swbuf_r>
 8007118:	3001      	adds	r0, #1
 800711a:	d1e7      	bne.n	80070ec <_puts_r+0x68>
 800711c:	e7ce      	b.n	80070bc <_puts_r+0x38>
 800711e:	3e01      	subs	r6, #1
 8007120:	e7e4      	b.n	80070ec <_puts_r+0x68>
 8007122:	6823      	ldr	r3, [r4, #0]
 8007124:	1c5a      	adds	r2, r3, #1
 8007126:	6022      	str	r2, [r4, #0]
 8007128:	220a      	movs	r2, #10
 800712a:	701a      	strb	r2, [r3, #0]
 800712c:	e7ee      	b.n	800710c <_puts_r+0x88>
	...

08007130 <puts>:
 8007130:	4b02      	ldr	r3, [pc, #8]	@ (800713c <puts+0xc>)
 8007132:	4601      	mov	r1, r0
 8007134:	6818      	ldr	r0, [r3, #0]
 8007136:	f7ff bfa5 	b.w	8007084 <_puts_r>
 800713a:	bf00      	nop
 800713c:	2000002c 	.word	0x2000002c

08007140 <siprintf>:
 8007140:	b40e      	push	{r1, r2, r3}
 8007142:	b510      	push	{r4, lr}
 8007144:	b09d      	sub	sp, #116	@ 0x74
 8007146:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007148:	9002      	str	r0, [sp, #8]
 800714a:	9006      	str	r0, [sp, #24]
 800714c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007150:	480a      	ldr	r0, [pc, #40]	@ (800717c <siprintf+0x3c>)
 8007152:	9107      	str	r1, [sp, #28]
 8007154:	9104      	str	r1, [sp, #16]
 8007156:	490a      	ldr	r1, [pc, #40]	@ (8007180 <siprintf+0x40>)
 8007158:	f853 2b04 	ldr.w	r2, [r3], #4
 800715c:	9105      	str	r1, [sp, #20]
 800715e:	2400      	movs	r4, #0
 8007160:	a902      	add	r1, sp, #8
 8007162:	6800      	ldr	r0, [r0, #0]
 8007164:	9301      	str	r3, [sp, #4]
 8007166:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007168:	f002 fc5c 	bl	8009a24 <_svfiprintf_r>
 800716c:	9b02      	ldr	r3, [sp, #8]
 800716e:	701c      	strb	r4, [r3, #0]
 8007170:	b01d      	add	sp, #116	@ 0x74
 8007172:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007176:	b003      	add	sp, #12
 8007178:	4770      	bx	lr
 800717a:	bf00      	nop
 800717c:	2000002c 	.word	0x2000002c
 8007180:	ffff0208 	.word	0xffff0208

08007184 <__sread>:
 8007184:	b510      	push	{r4, lr}
 8007186:	460c      	mov	r4, r1
 8007188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800718c:	f000 f900 	bl	8007390 <_read_r>
 8007190:	2800      	cmp	r0, #0
 8007192:	bfab      	itete	ge
 8007194:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007196:	89a3      	ldrhlt	r3, [r4, #12]
 8007198:	181b      	addge	r3, r3, r0
 800719a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800719e:	bfac      	ite	ge
 80071a0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80071a2:	81a3      	strhlt	r3, [r4, #12]
 80071a4:	bd10      	pop	{r4, pc}

080071a6 <__swrite>:
 80071a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071aa:	461f      	mov	r7, r3
 80071ac:	898b      	ldrh	r3, [r1, #12]
 80071ae:	05db      	lsls	r3, r3, #23
 80071b0:	4605      	mov	r5, r0
 80071b2:	460c      	mov	r4, r1
 80071b4:	4616      	mov	r6, r2
 80071b6:	d505      	bpl.n	80071c4 <__swrite+0x1e>
 80071b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071bc:	2302      	movs	r3, #2
 80071be:	2200      	movs	r2, #0
 80071c0:	f000 f8d4 	bl	800736c <_lseek_r>
 80071c4:	89a3      	ldrh	r3, [r4, #12]
 80071c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80071ce:	81a3      	strh	r3, [r4, #12]
 80071d0:	4632      	mov	r2, r6
 80071d2:	463b      	mov	r3, r7
 80071d4:	4628      	mov	r0, r5
 80071d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071da:	f000 b8eb 	b.w	80073b4 <_write_r>

080071de <__sseek>:
 80071de:	b510      	push	{r4, lr}
 80071e0:	460c      	mov	r4, r1
 80071e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071e6:	f000 f8c1 	bl	800736c <_lseek_r>
 80071ea:	1c43      	adds	r3, r0, #1
 80071ec:	89a3      	ldrh	r3, [r4, #12]
 80071ee:	bf15      	itete	ne
 80071f0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80071f2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80071f6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80071fa:	81a3      	strheq	r3, [r4, #12]
 80071fc:	bf18      	it	ne
 80071fe:	81a3      	strhne	r3, [r4, #12]
 8007200:	bd10      	pop	{r4, pc}

08007202 <__sclose>:
 8007202:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007206:	f000 b8a1 	b.w	800734c <_close_r>

0800720a <__swbuf_r>:
 800720a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800720c:	460e      	mov	r6, r1
 800720e:	4614      	mov	r4, r2
 8007210:	4605      	mov	r5, r0
 8007212:	b118      	cbz	r0, 800721c <__swbuf_r+0x12>
 8007214:	6a03      	ldr	r3, [r0, #32]
 8007216:	b90b      	cbnz	r3, 800721c <__swbuf_r+0x12>
 8007218:	f7ff feec 	bl	8006ff4 <__sinit>
 800721c:	69a3      	ldr	r3, [r4, #24]
 800721e:	60a3      	str	r3, [r4, #8]
 8007220:	89a3      	ldrh	r3, [r4, #12]
 8007222:	071a      	lsls	r2, r3, #28
 8007224:	d501      	bpl.n	800722a <__swbuf_r+0x20>
 8007226:	6923      	ldr	r3, [r4, #16]
 8007228:	b943      	cbnz	r3, 800723c <__swbuf_r+0x32>
 800722a:	4621      	mov	r1, r4
 800722c:	4628      	mov	r0, r5
 800722e:	f000 f82b 	bl	8007288 <__swsetup_r>
 8007232:	b118      	cbz	r0, 800723c <__swbuf_r+0x32>
 8007234:	f04f 37ff 	mov.w	r7, #4294967295
 8007238:	4638      	mov	r0, r7
 800723a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800723c:	6823      	ldr	r3, [r4, #0]
 800723e:	6922      	ldr	r2, [r4, #16]
 8007240:	1a98      	subs	r0, r3, r2
 8007242:	6963      	ldr	r3, [r4, #20]
 8007244:	b2f6      	uxtb	r6, r6
 8007246:	4283      	cmp	r3, r0
 8007248:	4637      	mov	r7, r6
 800724a:	dc05      	bgt.n	8007258 <__swbuf_r+0x4e>
 800724c:	4621      	mov	r1, r4
 800724e:	4628      	mov	r0, r5
 8007250:	f002 feaa 	bl	8009fa8 <_fflush_r>
 8007254:	2800      	cmp	r0, #0
 8007256:	d1ed      	bne.n	8007234 <__swbuf_r+0x2a>
 8007258:	68a3      	ldr	r3, [r4, #8]
 800725a:	3b01      	subs	r3, #1
 800725c:	60a3      	str	r3, [r4, #8]
 800725e:	6823      	ldr	r3, [r4, #0]
 8007260:	1c5a      	adds	r2, r3, #1
 8007262:	6022      	str	r2, [r4, #0]
 8007264:	701e      	strb	r6, [r3, #0]
 8007266:	6962      	ldr	r2, [r4, #20]
 8007268:	1c43      	adds	r3, r0, #1
 800726a:	429a      	cmp	r2, r3
 800726c:	d004      	beq.n	8007278 <__swbuf_r+0x6e>
 800726e:	89a3      	ldrh	r3, [r4, #12]
 8007270:	07db      	lsls	r3, r3, #31
 8007272:	d5e1      	bpl.n	8007238 <__swbuf_r+0x2e>
 8007274:	2e0a      	cmp	r6, #10
 8007276:	d1df      	bne.n	8007238 <__swbuf_r+0x2e>
 8007278:	4621      	mov	r1, r4
 800727a:	4628      	mov	r0, r5
 800727c:	f002 fe94 	bl	8009fa8 <_fflush_r>
 8007280:	2800      	cmp	r0, #0
 8007282:	d0d9      	beq.n	8007238 <__swbuf_r+0x2e>
 8007284:	e7d6      	b.n	8007234 <__swbuf_r+0x2a>
	...

08007288 <__swsetup_r>:
 8007288:	b538      	push	{r3, r4, r5, lr}
 800728a:	4b29      	ldr	r3, [pc, #164]	@ (8007330 <__swsetup_r+0xa8>)
 800728c:	4605      	mov	r5, r0
 800728e:	6818      	ldr	r0, [r3, #0]
 8007290:	460c      	mov	r4, r1
 8007292:	b118      	cbz	r0, 800729c <__swsetup_r+0x14>
 8007294:	6a03      	ldr	r3, [r0, #32]
 8007296:	b90b      	cbnz	r3, 800729c <__swsetup_r+0x14>
 8007298:	f7ff feac 	bl	8006ff4 <__sinit>
 800729c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072a0:	0719      	lsls	r1, r3, #28
 80072a2:	d422      	bmi.n	80072ea <__swsetup_r+0x62>
 80072a4:	06da      	lsls	r2, r3, #27
 80072a6:	d407      	bmi.n	80072b8 <__swsetup_r+0x30>
 80072a8:	2209      	movs	r2, #9
 80072aa:	602a      	str	r2, [r5, #0]
 80072ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072b0:	81a3      	strh	r3, [r4, #12]
 80072b2:	f04f 30ff 	mov.w	r0, #4294967295
 80072b6:	e033      	b.n	8007320 <__swsetup_r+0x98>
 80072b8:	0758      	lsls	r0, r3, #29
 80072ba:	d512      	bpl.n	80072e2 <__swsetup_r+0x5a>
 80072bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80072be:	b141      	cbz	r1, 80072d2 <__swsetup_r+0x4a>
 80072c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80072c4:	4299      	cmp	r1, r3
 80072c6:	d002      	beq.n	80072ce <__swsetup_r+0x46>
 80072c8:	4628      	mov	r0, r5
 80072ca:	f000 ff21 	bl	8008110 <_free_r>
 80072ce:	2300      	movs	r3, #0
 80072d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80072d2:	89a3      	ldrh	r3, [r4, #12]
 80072d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80072d8:	81a3      	strh	r3, [r4, #12]
 80072da:	2300      	movs	r3, #0
 80072dc:	6063      	str	r3, [r4, #4]
 80072de:	6923      	ldr	r3, [r4, #16]
 80072e0:	6023      	str	r3, [r4, #0]
 80072e2:	89a3      	ldrh	r3, [r4, #12]
 80072e4:	f043 0308 	orr.w	r3, r3, #8
 80072e8:	81a3      	strh	r3, [r4, #12]
 80072ea:	6923      	ldr	r3, [r4, #16]
 80072ec:	b94b      	cbnz	r3, 8007302 <__swsetup_r+0x7a>
 80072ee:	89a3      	ldrh	r3, [r4, #12]
 80072f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80072f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072f8:	d003      	beq.n	8007302 <__swsetup_r+0x7a>
 80072fa:	4621      	mov	r1, r4
 80072fc:	4628      	mov	r0, r5
 80072fe:	f002 fea1 	bl	800a044 <__smakebuf_r>
 8007302:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007306:	f013 0201 	ands.w	r2, r3, #1
 800730a:	d00a      	beq.n	8007322 <__swsetup_r+0x9a>
 800730c:	2200      	movs	r2, #0
 800730e:	60a2      	str	r2, [r4, #8]
 8007310:	6962      	ldr	r2, [r4, #20]
 8007312:	4252      	negs	r2, r2
 8007314:	61a2      	str	r2, [r4, #24]
 8007316:	6922      	ldr	r2, [r4, #16]
 8007318:	b942      	cbnz	r2, 800732c <__swsetup_r+0xa4>
 800731a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800731e:	d1c5      	bne.n	80072ac <__swsetup_r+0x24>
 8007320:	bd38      	pop	{r3, r4, r5, pc}
 8007322:	0799      	lsls	r1, r3, #30
 8007324:	bf58      	it	pl
 8007326:	6962      	ldrpl	r2, [r4, #20]
 8007328:	60a2      	str	r2, [r4, #8]
 800732a:	e7f4      	b.n	8007316 <__swsetup_r+0x8e>
 800732c:	2000      	movs	r0, #0
 800732e:	e7f7      	b.n	8007320 <__swsetup_r+0x98>
 8007330:	2000002c 	.word	0x2000002c

08007334 <memset>:
 8007334:	4402      	add	r2, r0
 8007336:	4603      	mov	r3, r0
 8007338:	4293      	cmp	r3, r2
 800733a:	d100      	bne.n	800733e <memset+0xa>
 800733c:	4770      	bx	lr
 800733e:	f803 1b01 	strb.w	r1, [r3], #1
 8007342:	e7f9      	b.n	8007338 <memset+0x4>

08007344 <_localeconv_r>:
 8007344:	4800      	ldr	r0, [pc, #0]	@ (8007348 <_localeconv_r+0x4>)
 8007346:	4770      	bx	lr
 8007348:	2000016c 	.word	0x2000016c

0800734c <_close_r>:
 800734c:	b538      	push	{r3, r4, r5, lr}
 800734e:	4d06      	ldr	r5, [pc, #24]	@ (8007368 <_close_r+0x1c>)
 8007350:	2300      	movs	r3, #0
 8007352:	4604      	mov	r4, r0
 8007354:	4608      	mov	r0, r1
 8007356:	602b      	str	r3, [r5, #0]
 8007358:	f7fa fc9c 	bl	8001c94 <_close>
 800735c:	1c43      	adds	r3, r0, #1
 800735e:	d102      	bne.n	8007366 <_close_r+0x1a>
 8007360:	682b      	ldr	r3, [r5, #0]
 8007362:	b103      	cbz	r3, 8007366 <_close_r+0x1a>
 8007364:	6023      	str	r3, [r4, #0]
 8007366:	bd38      	pop	{r3, r4, r5, pc}
 8007368:	200005bc 	.word	0x200005bc

0800736c <_lseek_r>:
 800736c:	b538      	push	{r3, r4, r5, lr}
 800736e:	4d07      	ldr	r5, [pc, #28]	@ (800738c <_lseek_r+0x20>)
 8007370:	4604      	mov	r4, r0
 8007372:	4608      	mov	r0, r1
 8007374:	4611      	mov	r1, r2
 8007376:	2200      	movs	r2, #0
 8007378:	602a      	str	r2, [r5, #0]
 800737a:	461a      	mov	r2, r3
 800737c:	f7fa fcb1 	bl	8001ce2 <_lseek>
 8007380:	1c43      	adds	r3, r0, #1
 8007382:	d102      	bne.n	800738a <_lseek_r+0x1e>
 8007384:	682b      	ldr	r3, [r5, #0]
 8007386:	b103      	cbz	r3, 800738a <_lseek_r+0x1e>
 8007388:	6023      	str	r3, [r4, #0]
 800738a:	bd38      	pop	{r3, r4, r5, pc}
 800738c:	200005bc 	.word	0x200005bc

08007390 <_read_r>:
 8007390:	b538      	push	{r3, r4, r5, lr}
 8007392:	4d07      	ldr	r5, [pc, #28]	@ (80073b0 <_read_r+0x20>)
 8007394:	4604      	mov	r4, r0
 8007396:	4608      	mov	r0, r1
 8007398:	4611      	mov	r1, r2
 800739a:	2200      	movs	r2, #0
 800739c:	602a      	str	r2, [r5, #0]
 800739e:	461a      	mov	r2, r3
 80073a0:	f7fa fc3f 	bl	8001c22 <_read>
 80073a4:	1c43      	adds	r3, r0, #1
 80073a6:	d102      	bne.n	80073ae <_read_r+0x1e>
 80073a8:	682b      	ldr	r3, [r5, #0]
 80073aa:	b103      	cbz	r3, 80073ae <_read_r+0x1e>
 80073ac:	6023      	str	r3, [r4, #0]
 80073ae:	bd38      	pop	{r3, r4, r5, pc}
 80073b0:	200005bc 	.word	0x200005bc

080073b4 <_write_r>:
 80073b4:	b538      	push	{r3, r4, r5, lr}
 80073b6:	4d07      	ldr	r5, [pc, #28]	@ (80073d4 <_write_r+0x20>)
 80073b8:	4604      	mov	r4, r0
 80073ba:	4608      	mov	r0, r1
 80073bc:	4611      	mov	r1, r2
 80073be:	2200      	movs	r2, #0
 80073c0:	602a      	str	r2, [r5, #0]
 80073c2:	461a      	mov	r2, r3
 80073c4:	f7fa fc4a 	bl	8001c5c <_write>
 80073c8:	1c43      	adds	r3, r0, #1
 80073ca:	d102      	bne.n	80073d2 <_write_r+0x1e>
 80073cc:	682b      	ldr	r3, [r5, #0]
 80073ce:	b103      	cbz	r3, 80073d2 <_write_r+0x1e>
 80073d0:	6023      	str	r3, [r4, #0]
 80073d2:	bd38      	pop	{r3, r4, r5, pc}
 80073d4:	200005bc 	.word	0x200005bc

080073d8 <__errno>:
 80073d8:	4b01      	ldr	r3, [pc, #4]	@ (80073e0 <__errno+0x8>)
 80073da:	6818      	ldr	r0, [r3, #0]
 80073dc:	4770      	bx	lr
 80073de:	bf00      	nop
 80073e0:	2000002c 	.word	0x2000002c

080073e4 <__libc_init_array>:
 80073e4:	b570      	push	{r4, r5, r6, lr}
 80073e6:	4d0d      	ldr	r5, [pc, #52]	@ (800741c <__libc_init_array+0x38>)
 80073e8:	4c0d      	ldr	r4, [pc, #52]	@ (8007420 <__libc_init_array+0x3c>)
 80073ea:	1b64      	subs	r4, r4, r5
 80073ec:	10a4      	asrs	r4, r4, #2
 80073ee:	2600      	movs	r6, #0
 80073f0:	42a6      	cmp	r6, r4
 80073f2:	d109      	bne.n	8007408 <__libc_init_array+0x24>
 80073f4:	4d0b      	ldr	r5, [pc, #44]	@ (8007424 <__libc_init_array+0x40>)
 80073f6:	4c0c      	ldr	r4, [pc, #48]	@ (8007428 <__libc_init_array+0x44>)
 80073f8:	f003 fae4 	bl	800a9c4 <_init>
 80073fc:	1b64      	subs	r4, r4, r5
 80073fe:	10a4      	asrs	r4, r4, #2
 8007400:	2600      	movs	r6, #0
 8007402:	42a6      	cmp	r6, r4
 8007404:	d105      	bne.n	8007412 <__libc_init_array+0x2e>
 8007406:	bd70      	pop	{r4, r5, r6, pc}
 8007408:	f855 3b04 	ldr.w	r3, [r5], #4
 800740c:	4798      	blx	r3
 800740e:	3601      	adds	r6, #1
 8007410:	e7ee      	b.n	80073f0 <__libc_init_array+0xc>
 8007412:	f855 3b04 	ldr.w	r3, [r5], #4
 8007416:	4798      	blx	r3
 8007418:	3601      	adds	r6, #1
 800741a:	e7f2      	b.n	8007402 <__libc_init_array+0x1e>
 800741c:	0800af9c 	.word	0x0800af9c
 8007420:	0800af9c 	.word	0x0800af9c
 8007424:	0800af9c 	.word	0x0800af9c
 8007428:	0800afa0 	.word	0x0800afa0

0800742c <__retarget_lock_init_recursive>:
 800742c:	4770      	bx	lr

0800742e <__retarget_lock_acquire_recursive>:
 800742e:	4770      	bx	lr

08007430 <__retarget_lock_release_recursive>:
 8007430:	4770      	bx	lr

08007432 <memcpy>:
 8007432:	440a      	add	r2, r1
 8007434:	4291      	cmp	r1, r2
 8007436:	f100 33ff 	add.w	r3, r0, #4294967295
 800743a:	d100      	bne.n	800743e <memcpy+0xc>
 800743c:	4770      	bx	lr
 800743e:	b510      	push	{r4, lr}
 8007440:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007444:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007448:	4291      	cmp	r1, r2
 800744a:	d1f9      	bne.n	8007440 <memcpy+0xe>
 800744c:	bd10      	pop	{r4, pc}
	...

08007450 <nanf>:
 8007450:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007458 <nanf+0x8>
 8007454:	4770      	bx	lr
 8007456:	bf00      	nop
 8007458:	7fc00000 	.word	0x7fc00000

0800745c <quorem>:
 800745c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007460:	6903      	ldr	r3, [r0, #16]
 8007462:	690c      	ldr	r4, [r1, #16]
 8007464:	42a3      	cmp	r3, r4
 8007466:	4607      	mov	r7, r0
 8007468:	db7e      	blt.n	8007568 <quorem+0x10c>
 800746a:	3c01      	subs	r4, #1
 800746c:	f101 0814 	add.w	r8, r1, #20
 8007470:	00a3      	lsls	r3, r4, #2
 8007472:	f100 0514 	add.w	r5, r0, #20
 8007476:	9300      	str	r3, [sp, #0]
 8007478:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800747c:	9301      	str	r3, [sp, #4]
 800747e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007482:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007486:	3301      	adds	r3, #1
 8007488:	429a      	cmp	r2, r3
 800748a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800748e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007492:	d32e      	bcc.n	80074f2 <quorem+0x96>
 8007494:	f04f 0a00 	mov.w	sl, #0
 8007498:	46c4      	mov	ip, r8
 800749a:	46ae      	mov	lr, r5
 800749c:	46d3      	mov	fp, sl
 800749e:	f85c 3b04 	ldr.w	r3, [ip], #4
 80074a2:	b298      	uxth	r0, r3
 80074a4:	fb06 a000 	mla	r0, r6, r0, sl
 80074a8:	0c02      	lsrs	r2, r0, #16
 80074aa:	0c1b      	lsrs	r3, r3, #16
 80074ac:	fb06 2303 	mla	r3, r6, r3, r2
 80074b0:	f8de 2000 	ldr.w	r2, [lr]
 80074b4:	b280      	uxth	r0, r0
 80074b6:	b292      	uxth	r2, r2
 80074b8:	1a12      	subs	r2, r2, r0
 80074ba:	445a      	add	r2, fp
 80074bc:	f8de 0000 	ldr.w	r0, [lr]
 80074c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80074ca:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80074ce:	b292      	uxth	r2, r2
 80074d0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80074d4:	45e1      	cmp	r9, ip
 80074d6:	f84e 2b04 	str.w	r2, [lr], #4
 80074da:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80074de:	d2de      	bcs.n	800749e <quorem+0x42>
 80074e0:	9b00      	ldr	r3, [sp, #0]
 80074e2:	58eb      	ldr	r3, [r5, r3]
 80074e4:	b92b      	cbnz	r3, 80074f2 <quorem+0x96>
 80074e6:	9b01      	ldr	r3, [sp, #4]
 80074e8:	3b04      	subs	r3, #4
 80074ea:	429d      	cmp	r5, r3
 80074ec:	461a      	mov	r2, r3
 80074ee:	d32f      	bcc.n	8007550 <quorem+0xf4>
 80074f0:	613c      	str	r4, [r7, #16]
 80074f2:	4638      	mov	r0, r7
 80074f4:	f001 f9c8 	bl	8008888 <__mcmp>
 80074f8:	2800      	cmp	r0, #0
 80074fa:	db25      	blt.n	8007548 <quorem+0xec>
 80074fc:	4629      	mov	r1, r5
 80074fe:	2000      	movs	r0, #0
 8007500:	f858 2b04 	ldr.w	r2, [r8], #4
 8007504:	f8d1 c000 	ldr.w	ip, [r1]
 8007508:	fa1f fe82 	uxth.w	lr, r2
 800750c:	fa1f f38c 	uxth.w	r3, ip
 8007510:	eba3 030e 	sub.w	r3, r3, lr
 8007514:	4403      	add	r3, r0
 8007516:	0c12      	lsrs	r2, r2, #16
 8007518:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800751c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007520:	b29b      	uxth	r3, r3
 8007522:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007526:	45c1      	cmp	r9, r8
 8007528:	f841 3b04 	str.w	r3, [r1], #4
 800752c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007530:	d2e6      	bcs.n	8007500 <quorem+0xa4>
 8007532:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007536:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800753a:	b922      	cbnz	r2, 8007546 <quorem+0xea>
 800753c:	3b04      	subs	r3, #4
 800753e:	429d      	cmp	r5, r3
 8007540:	461a      	mov	r2, r3
 8007542:	d30b      	bcc.n	800755c <quorem+0x100>
 8007544:	613c      	str	r4, [r7, #16]
 8007546:	3601      	adds	r6, #1
 8007548:	4630      	mov	r0, r6
 800754a:	b003      	add	sp, #12
 800754c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007550:	6812      	ldr	r2, [r2, #0]
 8007552:	3b04      	subs	r3, #4
 8007554:	2a00      	cmp	r2, #0
 8007556:	d1cb      	bne.n	80074f0 <quorem+0x94>
 8007558:	3c01      	subs	r4, #1
 800755a:	e7c6      	b.n	80074ea <quorem+0x8e>
 800755c:	6812      	ldr	r2, [r2, #0]
 800755e:	3b04      	subs	r3, #4
 8007560:	2a00      	cmp	r2, #0
 8007562:	d1ef      	bne.n	8007544 <quorem+0xe8>
 8007564:	3c01      	subs	r4, #1
 8007566:	e7ea      	b.n	800753e <quorem+0xe2>
 8007568:	2000      	movs	r0, #0
 800756a:	e7ee      	b.n	800754a <quorem+0xee>
 800756c:	0000      	movs	r0, r0
	...

08007570 <_dtoa_r>:
 8007570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007574:	69c7      	ldr	r7, [r0, #28]
 8007576:	b097      	sub	sp, #92	@ 0x5c
 8007578:	ed8d 0b04 	vstr	d0, [sp, #16]
 800757c:	ec55 4b10 	vmov	r4, r5, d0
 8007580:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007582:	9107      	str	r1, [sp, #28]
 8007584:	4681      	mov	r9, r0
 8007586:	920c      	str	r2, [sp, #48]	@ 0x30
 8007588:	9311      	str	r3, [sp, #68]	@ 0x44
 800758a:	b97f      	cbnz	r7, 80075ac <_dtoa_r+0x3c>
 800758c:	2010      	movs	r0, #16
 800758e:	f000 fe09 	bl	80081a4 <malloc>
 8007592:	4602      	mov	r2, r0
 8007594:	f8c9 001c 	str.w	r0, [r9, #28]
 8007598:	b920      	cbnz	r0, 80075a4 <_dtoa_r+0x34>
 800759a:	4ba9      	ldr	r3, [pc, #676]	@ (8007840 <_dtoa_r+0x2d0>)
 800759c:	21ef      	movs	r1, #239	@ 0xef
 800759e:	48a9      	ldr	r0, [pc, #676]	@ (8007844 <_dtoa_r+0x2d4>)
 80075a0:	f002 fdf2 	bl	800a188 <__assert_func>
 80075a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80075a8:	6007      	str	r7, [r0, #0]
 80075aa:	60c7      	str	r7, [r0, #12]
 80075ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80075b0:	6819      	ldr	r1, [r3, #0]
 80075b2:	b159      	cbz	r1, 80075cc <_dtoa_r+0x5c>
 80075b4:	685a      	ldr	r2, [r3, #4]
 80075b6:	604a      	str	r2, [r1, #4]
 80075b8:	2301      	movs	r3, #1
 80075ba:	4093      	lsls	r3, r2
 80075bc:	608b      	str	r3, [r1, #8]
 80075be:	4648      	mov	r0, r9
 80075c0:	f000 fee6 	bl	8008390 <_Bfree>
 80075c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80075c8:	2200      	movs	r2, #0
 80075ca:	601a      	str	r2, [r3, #0]
 80075cc:	1e2b      	subs	r3, r5, #0
 80075ce:	bfb9      	ittee	lt
 80075d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80075d4:	9305      	strlt	r3, [sp, #20]
 80075d6:	2300      	movge	r3, #0
 80075d8:	6033      	strge	r3, [r6, #0]
 80075da:	9f05      	ldr	r7, [sp, #20]
 80075dc:	4b9a      	ldr	r3, [pc, #616]	@ (8007848 <_dtoa_r+0x2d8>)
 80075de:	bfbc      	itt	lt
 80075e0:	2201      	movlt	r2, #1
 80075e2:	6032      	strlt	r2, [r6, #0]
 80075e4:	43bb      	bics	r3, r7
 80075e6:	d112      	bne.n	800760e <_dtoa_r+0x9e>
 80075e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80075ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 80075ee:	6013      	str	r3, [r2, #0]
 80075f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80075f4:	4323      	orrs	r3, r4
 80075f6:	f000 855a 	beq.w	80080ae <_dtoa_r+0xb3e>
 80075fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80075fc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800785c <_dtoa_r+0x2ec>
 8007600:	2b00      	cmp	r3, #0
 8007602:	f000 855c 	beq.w	80080be <_dtoa_r+0xb4e>
 8007606:	f10a 0303 	add.w	r3, sl, #3
 800760a:	f000 bd56 	b.w	80080ba <_dtoa_r+0xb4a>
 800760e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007612:	2200      	movs	r2, #0
 8007614:	ec51 0b17 	vmov	r0, r1, d7
 8007618:	2300      	movs	r3, #0
 800761a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800761e:	f7f9 fa7b 	bl	8000b18 <__aeabi_dcmpeq>
 8007622:	4680      	mov	r8, r0
 8007624:	b158      	cbz	r0, 800763e <_dtoa_r+0xce>
 8007626:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007628:	2301      	movs	r3, #1
 800762a:	6013      	str	r3, [r2, #0]
 800762c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800762e:	b113      	cbz	r3, 8007636 <_dtoa_r+0xc6>
 8007630:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007632:	4b86      	ldr	r3, [pc, #536]	@ (800784c <_dtoa_r+0x2dc>)
 8007634:	6013      	str	r3, [r2, #0]
 8007636:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007860 <_dtoa_r+0x2f0>
 800763a:	f000 bd40 	b.w	80080be <_dtoa_r+0xb4e>
 800763e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007642:	aa14      	add	r2, sp, #80	@ 0x50
 8007644:	a915      	add	r1, sp, #84	@ 0x54
 8007646:	4648      	mov	r0, r9
 8007648:	f001 fa3e 	bl	8008ac8 <__d2b>
 800764c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007650:	9002      	str	r0, [sp, #8]
 8007652:	2e00      	cmp	r6, #0
 8007654:	d078      	beq.n	8007748 <_dtoa_r+0x1d8>
 8007656:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007658:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800765c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007660:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007664:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007668:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800766c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007670:	4619      	mov	r1, r3
 8007672:	2200      	movs	r2, #0
 8007674:	4b76      	ldr	r3, [pc, #472]	@ (8007850 <_dtoa_r+0x2e0>)
 8007676:	f7f8 fe2f 	bl	80002d8 <__aeabi_dsub>
 800767a:	a36b      	add	r3, pc, #428	@ (adr r3, 8007828 <_dtoa_r+0x2b8>)
 800767c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007680:	f7f8 ffe2 	bl	8000648 <__aeabi_dmul>
 8007684:	a36a      	add	r3, pc, #424	@ (adr r3, 8007830 <_dtoa_r+0x2c0>)
 8007686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800768a:	f7f8 fe27 	bl	80002dc <__adddf3>
 800768e:	4604      	mov	r4, r0
 8007690:	4630      	mov	r0, r6
 8007692:	460d      	mov	r5, r1
 8007694:	f7f8 ff6e 	bl	8000574 <__aeabi_i2d>
 8007698:	a367      	add	r3, pc, #412	@ (adr r3, 8007838 <_dtoa_r+0x2c8>)
 800769a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800769e:	f7f8 ffd3 	bl	8000648 <__aeabi_dmul>
 80076a2:	4602      	mov	r2, r0
 80076a4:	460b      	mov	r3, r1
 80076a6:	4620      	mov	r0, r4
 80076a8:	4629      	mov	r1, r5
 80076aa:	f7f8 fe17 	bl	80002dc <__adddf3>
 80076ae:	4604      	mov	r4, r0
 80076b0:	460d      	mov	r5, r1
 80076b2:	f7f9 fa79 	bl	8000ba8 <__aeabi_d2iz>
 80076b6:	2200      	movs	r2, #0
 80076b8:	4607      	mov	r7, r0
 80076ba:	2300      	movs	r3, #0
 80076bc:	4620      	mov	r0, r4
 80076be:	4629      	mov	r1, r5
 80076c0:	f7f9 fa34 	bl	8000b2c <__aeabi_dcmplt>
 80076c4:	b140      	cbz	r0, 80076d8 <_dtoa_r+0x168>
 80076c6:	4638      	mov	r0, r7
 80076c8:	f7f8 ff54 	bl	8000574 <__aeabi_i2d>
 80076cc:	4622      	mov	r2, r4
 80076ce:	462b      	mov	r3, r5
 80076d0:	f7f9 fa22 	bl	8000b18 <__aeabi_dcmpeq>
 80076d4:	b900      	cbnz	r0, 80076d8 <_dtoa_r+0x168>
 80076d6:	3f01      	subs	r7, #1
 80076d8:	2f16      	cmp	r7, #22
 80076da:	d852      	bhi.n	8007782 <_dtoa_r+0x212>
 80076dc:	4b5d      	ldr	r3, [pc, #372]	@ (8007854 <_dtoa_r+0x2e4>)
 80076de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80076e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80076ea:	f7f9 fa1f 	bl	8000b2c <__aeabi_dcmplt>
 80076ee:	2800      	cmp	r0, #0
 80076f0:	d049      	beq.n	8007786 <_dtoa_r+0x216>
 80076f2:	3f01      	subs	r7, #1
 80076f4:	2300      	movs	r3, #0
 80076f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80076f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80076fa:	1b9b      	subs	r3, r3, r6
 80076fc:	1e5a      	subs	r2, r3, #1
 80076fe:	bf45      	ittet	mi
 8007700:	f1c3 0301 	rsbmi	r3, r3, #1
 8007704:	9300      	strmi	r3, [sp, #0]
 8007706:	2300      	movpl	r3, #0
 8007708:	2300      	movmi	r3, #0
 800770a:	9206      	str	r2, [sp, #24]
 800770c:	bf54      	ite	pl
 800770e:	9300      	strpl	r3, [sp, #0]
 8007710:	9306      	strmi	r3, [sp, #24]
 8007712:	2f00      	cmp	r7, #0
 8007714:	db39      	blt.n	800778a <_dtoa_r+0x21a>
 8007716:	9b06      	ldr	r3, [sp, #24]
 8007718:	970d      	str	r7, [sp, #52]	@ 0x34
 800771a:	443b      	add	r3, r7
 800771c:	9306      	str	r3, [sp, #24]
 800771e:	2300      	movs	r3, #0
 8007720:	9308      	str	r3, [sp, #32]
 8007722:	9b07      	ldr	r3, [sp, #28]
 8007724:	2b09      	cmp	r3, #9
 8007726:	d863      	bhi.n	80077f0 <_dtoa_r+0x280>
 8007728:	2b05      	cmp	r3, #5
 800772a:	bfc4      	itt	gt
 800772c:	3b04      	subgt	r3, #4
 800772e:	9307      	strgt	r3, [sp, #28]
 8007730:	9b07      	ldr	r3, [sp, #28]
 8007732:	f1a3 0302 	sub.w	r3, r3, #2
 8007736:	bfcc      	ite	gt
 8007738:	2400      	movgt	r4, #0
 800773a:	2401      	movle	r4, #1
 800773c:	2b03      	cmp	r3, #3
 800773e:	d863      	bhi.n	8007808 <_dtoa_r+0x298>
 8007740:	e8df f003 	tbb	[pc, r3]
 8007744:	2b375452 	.word	0x2b375452
 8007748:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800774c:	441e      	add	r6, r3
 800774e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007752:	2b20      	cmp	r3, #32
 8007754:	bfc1      	itttt	gt
 8007756:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800775a:	409f      	lslgt	r7, r3
 800775c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007760:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007764:	bfd6      	itet	le
 8007766:	f1c3 0320 	rsble	r3, r3, #32
 800776a:	ea47 0003 	orrgt.w	r0, r7, r3
 800776e:	fa04 f003 	lslle.w	r0, r4, r3
 8007772:	f7f8 feef 	bl	8000554 <__aeabi_ui2d>
 8007776:	2201      	movs	r2, #1
 8007778:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800777c:	3e01      	subs	r6, #1
 800777e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007780:	e776      	b.n	8007670 <_dtoa_r+0x100>
 8007782:	2301      	movs	r3, #1
 8007784:	e7b7      	b.n	80076f6 <_dtoa_r+0x186>
 8007786:	9010      	str	r0, [sp, #64]	@ 0x40
 8007788:	e7b6      	b.n	80076f8 <_dtoa_r+0x188>
 800778a:	9b00      	ldr	r3, [sp, #0]
 800778c:	1bdb      	subs	r3, r3, r7
 800778e:	9300      	str	r3, [sp, #0]
 8007790:	427b      	negs	r3, r7
 8007792:	9308      	str	r3, [sp, #32]
 8007794:	2300      	movs	r3, #0
 8007796:	930d      	str	r3, [sp, #52]	@ 0x34
 8007798:	e7c3      	b.n	8007722 <_dtoa_r+0x1b2>
 800779a:	2301      	movs	r3, #1
 800779c:	9309      	str	r3, [sp, #36]	@ 0x24
 800779e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80077a0:	eb07 0b03 	add.w	fp, r7, r3
 80077a4:	f10b 0301 	add.w	r3, fp, #1
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	9303      	str	r3, [sp, #12]
 80077ac:	bfb8      	it	lt
 80077ae:	2301      	movlt	r3, #1
 80077b0:	e006      	b.n	80077c0 <_dtoa_r+0x250>
 80077b2:	2301      	movs	r3, #1
 80077b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80077b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	dd28      	ble.n	800780e <_dtoa_r+0x29e>
 80077bc:	469b      	mov	fp, r3
 80077be:	9303      	str	r3, [sp, #12]
 80077c0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80077c4:	2100      	movs	r1, #0
 80077c6:	2204      	movs	r2, #4
 80077c8:	f102 0514 	add.w	r5, r2, #20
 80077cc:	429d      	cmp	r5, r3
 80077ce:	d926      	bls.n	800781e <_dtoa_r+0x2ae>
 80077d0:	6041      	str	r1, [r0, #4]
 80077d2:	4648      	mov	r0, r9
 80077d4:	f000 fd9c 	bl	8008310 <_Balloc>
 80077d8:	4682      	mov	sl, r0
 80077da:	2800      	cmp	r0, #0
 80077dc:	d142      	bne.n	8007864 <_dtoa_r+0x2f4>
 80077de:	4b1e      	ldr	r3, [pc, #120]	@ (8007858 <_dtoa_r+0x2e8>)
 80077e0:	4602      	mov	r2, r0
 80077e2:	f240 11af 	movw	r1, #431	@ 0x1af
 80077e6:	e6da      	b.n	800759e <_dtoa_r+0x2e>
 80077e8:	2300      	movs	r3, #0
 80077ea:	e7e3      	b.n	80077b4 <_dtoa_r+0x244>
 80077ec:	2300      	movs	r3, #0
 80077ee:	e7d5      	b.n	800779c <_dtoa_r+0x22c>
 80077f0:	2401      	movs	r4, #1
 80077f2:	2300      	movs	r3, #0
 80077f4:	9307      	str	r3, [sp, #28]
 80077f6:	9409      	str	r4, [sp, #36]	@ 0x24
 80077f8:	f04f 3bff 	mov.w	fp, #4294967295
 80077fc:	2200      	movs	r2, #0
 80077fe:	f8cd b00c 	str.w	fp, [sp, #12]
 8007802:	2312      	movs	r3, #18
 8007804:	920c      	str	r2, [sp, #48]	@ 0x30
 8007806:	e7db      	b.n	80077c0 <_dtoa_r+0x250>
 8007808:	2301      	movs	r3, #1
 800780a:	9309      	str	r3, [sp, #36]	@ 0x24
 800780c:	e7f4      	b.n	80077f8 <_dtoa_r+0x288>
 800780e:	f04f 0b01 	mov.w	fp, #1
 8007812:	f8cd b00c 	str.w	fp, [sp, #12]
 8007816:	465b      	mov	r3, fp
 8007818:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800781c:	e7d0      	b.n	80077c0 <_dtoa_r+0x250>
 800781e:	3101      	adds	r1, #1
 8007820:	0052      	lsls	r2, r2, #1
 8007822:	e7d1      	b.n	80077c8 <_dtoa_r+0x258>
 8007824:	f3af 8000 	nop.w
 8007828:	636f4361 	.word	0x636f4361
 800782c:	3fd287a7 	.word	0x3fd287a7
 8007830:	8b60c8b3 	.word	0x8b60c8b3
 8007834:	3fc68a28 	.word	0x3fc68a28
 8007838:	509f79fb 	.word	0x509f79fb
 800783c:	3fd34413 	.word	0x3fd34413
 8007840:	0800abae 	.word	0x0800abae
 8007844:	0800abc5 	.word	0x0800abc5
 8007848:	7ff00000 	.word	0x7ff00000
 800784c:	0800ab79 	.word	0x0800ab79
 8007850:	3ff80000 	.word	0x3ff80000
 8007854:	0800ad78 	.word	0x0800ad78
 8007858:	0800ac1d 	.word	0x0800ac1d
 800785c:	0800abaa 	.word	0x0800abaa
 8007860:	0800ab78 	.word	0x0800ab78
 8007864:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007868:	6018      	str	r0, [r3, #0]
 800786a:	9b03      	ldr	r3, [sp, #12]
 800786c:	2b0e      	cmp	r3, #14
 800786e:	f200 80a1 	bhi.w	80079b4 <_dtoa_r+0x444>
 8007872:	2c00      	cmp	r4, #0
 8007874:	f000 809e 	beq.w	80079b4 <_dtoa_r+0x444>
 8007878:	2f00      	cmp	r7, #0
 800787a:	dd33      	ble.n	80078e4 <_dtoa_r+0x374>
 800787c:	4b9c      	ldr	r3, [pc, #624]	@ (8007af0 <_dtoa_r+0x580>)
 800787e:	f007 020f 	and.w	r2, r7, #15
 8007882:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007886:	ed93 7b00 	vldr	d7, [r3]
 800788a:	05f8      	lsls	r0, r7, #23
 800788c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007890:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007894:	d516      	bpl.n	80078c4 <_dtoa_r+0x354>
 8007896:	4b97      	ldr	r3, [pc, #604]	@ (8007af4 <_dtoa_r+0x584>)
 8007898:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800789c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80078a0:	f7f8 fffc 	bl	800089c <__aeabi_ddiv>
 80078a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80078a8:	f004 040f 	and.w	r4, r4, #15
 80078ac:	2603      	movs	r6, #3
 80078ae:	4d91      	ldr	r5, [pc, #580]	@ (8007af4 <_dtoa_r+0x584>)
 80078b0:	b954      	cbnz	r4, 80078c8 <_dtoa_r+0x358>
 80078b2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80078b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078ba:	f7f8 ffef 	bl	800089c <__aeabi_ddiv>
 80078be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80078c2:	e028      	b.n	8007916 <_dtoa_r+0x3a6>
 80078c4:	2602      	movs	r6, #2
 80078c6:	e7f2      	b.n	80078ae <_dtoa_r+0x33e>
 80078c8:	07e1      	lsls	r1, r4, #31
 80078ca:	d508      	bpl.n	80078de <_dtoa_r+0x36e>
 80078cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80078d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80078d4:	f7f8 feb8 	bl	8000648 <__aeabi_dmul>
 80078d8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80078dc:	3601      	adds	r6, #1
 80078de:	1064      	asrs	r4, r4, #1
 80078e0:	3508      	adds	r5, #8
 80078e2:	e7e5      	b.n	80078b0 <_dtoa_r+0x340>
 80078e4:	f000 80af 	beq.w	8007a46 <_dtoa_r+0x4d6>
 80078e8:	427c      	negs	r4, r7
 80078ea:	4b81      	ldr	r3, [pc, #516]	@ (8007af0 <_dtoa_r+0x580>)
 80078ec:	4d81      	ldr	r5, [pc, #516]	@ (8007af4 <_dtoa_r+0x584>)
 80078ee:	f004 020f 	and.w	r2, r4, #15
 80078f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80078fe:	f7f8 fea3 	bl	8000648 <__aeabi_dmul>
 8007902:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007906:	1124      	asrs	r4, r4, #4
 8007908:	2300      	movs	r3, #0
 800790a:	2602      	movs	r6, #2
 800790c:	2c00      	cmp	r4, #0
 800790e:	f040 808f 	bne.w	8007a30 <_dtoa_r+0x4c0>
 8007912:	2b00      	cmp	r3, #0
 8007914:	d1d3      	bne.n	80078be <_dtoa_r+0x34e>
 8007916:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007918:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800791c:	2b00      	cmp	r3, #0
 800791e:	f000 8094 	beq.w	8007a4a <_dtoa_r+0x4da>
 8007922:	4b75      	ldr	r3, [pc, #468]	@ (8007af8 <_dtoa_r+0x588>)
 8007924:	2200      	movs	r2, #0
 8007926:	4620      	mov	r0, r4
 8007928:	4629      	mov	r1, r5
 800792a:	f7f9 f8ff 	bl	8000b2c <__aeabi_dcmplt>
 800792e:	2800      	cmp	r0, #0
 8007930:	f000 808b 	beq.w	8007a4a <_dtoa_r+0x4da>
 8007934:	9b03      	ldr	r3, [sp, #12]
 8007936:	2b00      	cmp	r3, #0
 8007938:	f000 8087 	beq.w	8007a4a <_dtoa_r+0x4da>
 800793c:	f1bb 0f00 	cmp.w	fp, #0
 8007940:	dd34      	ble.n	80079ac <_dtoa_r+0x43c>
 8007942:	4620      	mov	r0, r4
 8007944:	4b6d      	ldr	r3, [pc, #436]	@ (8007afc <_dtoa_r+0x58c>)
 8007946:	2200      	movs	r2, #0
 8007948:	4629      	mov	r1, r5
 800794a:	f7f8 fe7d 	bl	8000648 <__aeabi_dmul>
 800794e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007952:	f107 38ff 	add.w	r8, r7, #4294967295
 8007956:	3601      	adds	r6, #1
 8007958:	465c      	mov	r4, fp
 800795a:	4630      	mov	r0, r6
 800795c:	f7f8 fe0a 	bl	8000574 <__aeabi_i2d>
 8007960:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007964:	f7f8 fe70 	bl	8000648 <__aeabi_dmul>
 8007968:	4b65      	ldr	r3, [pc, #404]	@ (8007b00 <_dtoa_r+0x590>)
 800796a:	2200      	movs	r2, #0
 800796c:	f7f8 fcb6 	bl	80002dc <__adddf3>
 8007970:	4605      	mov	r5, r0
 8007972:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007976:	2c00      	cmp	r4, #0
 8007978:	d16a      	bne.n	8007a50 <_dtoa_r+0x4e0>
 800797a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800797e:	4b61      	ldr	r3, [pc, #388]	@ (8007b04 <_dtoa_r+0x594>)
 8007980:	2200      	movs	r2, #0
 8007982:	f7f8 fca9 	bl	80002d8 <__aeabi_dsub>
 8007986:	4602      	mov	r2, r0
 8007988:	460b      	mov	r3, r1
 800798a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800798e:	462a      	mov	r2, r5
 8007990:	4633      	mov	r3, r6
 8007992:	f7f9 f8e9 	bl	8000b68 <__aeabi_dcmpgt>
 8007996:	2800      	cmp	r0, #0
 8007998:	f040 8298 	bne.w	8007ecc <_dtoa_r+0x95c>
 800799c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079a0:	462a      	mov	r2, r5
 80079a2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80079a6:	f7f9 f8c1 	bl	8000b2c <__aeabi_dcmplt>
 80079aa:	bb38      	cbnz	r0, 80079fc <_dtoa_r+0x48c>
 80079ac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80079b0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80079b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	f2c0 8157 	blt.w	8007c6a <_dtoa_r+0x6fa>
 80079bc:	2f0e      	cmp	r7, #14
 80079be:	f300 8154 	bgt.w	8007c6a <_dtoa_r+0x6fa>
 80079c2:	4b4b      	ldr	r3, [pc, #300]	@ (8007af0 <_dtoa_r+0x580>)
 80079c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80079c8:	ed93 7b00 	vldr	d7, [r3]
 80079cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	ed8d 7b00 	vstr	d7, [sp]
 80079d4:	f280 80e5 	bge.w	8007ba2 <_dtoa_r+0x632>
 80079d8:	9b03      	ldr	r3, [sp, #12]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	f300 80e1 	bgt.w	8007ba2 <_dtoa_r+0x632>
 80079e0:	d10c      	bne.n	80079fc <_dtoa_r+0x48c>
 80079e2:	4b48      	ldr	r3, [pc, #288]	@ (8007b04 <_dtoa_r+0x594>)
 80079e4:	2200      	movs	r2, #0
 80079e6:	ec51 0b17 	vmov	r0, r1, d7
 80079ea:	f7f8 fe2d 	bl	8000648 <__aeabi_dmul>
 80079ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079f2:	f7f9 f8af 	bl	8000b54 <__aeabi_dcmpge>
 80079f6:	2800      	cmp	r0, #0
 80079f8:	f000 8266 	beq.w	8007ec8 <_dtoa_r+0x958>
 80079fc:	2400      	movs	r4, #0
 80079fe:	4625      	mov	r5, r4
 8007a00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a02:	4656      	mov	r6, sl
 8007a04:	ea6f 0803 	mvn.w	r8, r3
 8007a08:	2700      	movs	r7, #0
 8007a0a:	4621      	mov	r1, r4
 8007a0c:	4648      	mov	r0, r9
 8007a0e:	f000 fcbf 	bl	8008390 <_Bfree>
 8007a12:	2d00      	cmp	r5, #0
 8007a14:	f000 80bd 	beq.w	8007b92 <_dtoa_r+0x622>
 8007a18:	b12f      	cbz	r7, 8007a26 <_dtoa_r+0x4b6>
 8007a1a:	42af      	cmp	r7, r5
 8007a1c:	d003      	beq.n	8007a26 <_dtoa_r+0x4b6>
 8007a1e:	4639      	mov	r1, r7
 8007a20:	4648      	mov	r0, r9
 8007a22:	f000 fcb5 	bl	8008390 <_Bfree>
 8007a26:	4629      	mov	r1, r5
 8007a28:	4648      	mov	r0, r9
 8007a2a:	f000 fcb1 	bl	8008390 <_Bfree>
 8007a2e:	e0b0      	b.n	8007b92 <_dtoa_r+0x622>
 8007a30:	07e2      	lsls	r2, r4, #31
 8007a32:	d505      	bpl.n	8007a40 <_dtoa_r+0x4d0>
 8007a34:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007a38:	f7f8 fe06 	bl	8000648 <__aeabi_dmul>
 8007a3c:	3601      	adds	r6, #1
 8007a3e:	2301      	movs	r3, #1
 8007a40:	1064      	asrs	r4, r4, #1
 8007a42:	3508      	adds	r5, #8
 8007a44:	e762      	b.n	800790c <_dtoa_r+0x39c>
 8007a46:	2602      	movs	r6, #2
 8007a48:	e765      	b.n	8007916 <_dtoa_r+0x3a6>
 8007a4a:	9c03      	ldr	r4, [sp, #12]
 8007a4c:	46b8      	mov	r8, r7
 8007a4e:	e784      	b.n	800795a <_dtoa_r+0x3ea>
 8007a50:	4b27      	ldr	r3, [pc, #156]	@ (8007af0 <_dtoa_r+0x580>)
 8007a52:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007a54:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007a58:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007a5c:	4454      	add	r4, sl
 8007a5e:	2900      	cmp	r1, #0
 8007a60:	d054      	beq.n	8007b0c <_dtoa_r+0x59c>
 8007a62:	4929      	ldr	r1, [pc, #164]	@ (8007b08 <_dtoa_r+0x598>)
 8007a64:	2000      	movs	r0, #0
 8007a66:	f7f8 ff19 	bl	800089c <__aeabi_ddiv>
 8007a6a:	4633      	mov	r3, r6
 8007a6c:	462a      	mov	r2, r5
 8007a6e:	f7f8 fc33 	bl	80002d8 <__aeabi_dsub>
 8007a72:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007a76:	4656      	mov	r6, sl
 8007a78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a7c:	f7f9 f894 	bl	8000ba8 <__aeabi_d2iz>
 8007a80:	4605      	mov	r5, r0
 8007a82:	f7f8 fd77 	bl	8000574 <__aeabi_i2d>
 8007a86:	4602      	mov	r2, r0
 8007a88:	460b      	mov	r3, r1
 8007a8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a8e:	f7f8 fc23 	bl	80002d8 <__aeabi_dsub>
 8007a92:	3530      	adds	r5, #48	@ 0x30
 8007a94:	4602      	mov	r2, r0
 8007a96:	460b      	mov	r3, r1
 8007a98:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a9c:	f806 5b01 	strb.w	r5, [r6], #1
 8007aa0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007aa4:	f7f9 f842 	bl	8000b2c <__aeabi_dcmplt>
 8007aa8:	2800      	cmp	r0, #0
 8007aaa:	d172      	bne.n	8007b92 <_dtoa_r+0x622>
 8007aac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ab0:	4911      	ldr	r1, [pc, #68]	@ (8007af8 <_dtoa_r+0x588>)
 8007ab2:	2000      	movs	r0, #0
 8007ab4:	f7f8 fc10 	bl	80002d8 <__aeabi_dsub>
 8007ab8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007abc:	f7f9 f836 	bl	8000b2c <__aeabi_dcmplt>
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	f040 80b4 	bne.w	8007c2e <_dtoa_r+0x6be>
 8007ac6:	42a6      	cmp	r6, r4
 8007ac8:	f43f af70 	beq.w	80079ac <_dtoa_r+0x43c>
 8007acc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8007afc <_dtoa_r+0x58c>)
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	f7f8 fdb8 	bl	8000648 <__aeabi_dmul>
 8007ad8:	4b08      	ldr	r3, [pc, #32]	@ (8007afc <_dtoa_r+0x58c>)
 8007ada:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007ade:	2200      	movs	r2, #0
 8007ae0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ae4:	f7f8 fdb0 	bl	8000648 <__aeabi_dmul>
 8007ae8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007aec:	e7c4      	b.n	8007a78 <_dtoa_r+0x508>
 8007aee:	bf00      	nop
 8007af0:	0800ad78 	.word	0x0800ad78
 8007af4:	0800ad50 	.word	0x0800ad50
 8007af8:	3ff00000 	.word	0x3ff00000
 8007afc:	40240000 	.word	0x40240000
 8007b00:	401c0000 	.word	0x401c0000
 8007b04:	40140000 	.word	0x40140000
 8007b08:	3fe00000 	.word	0x3fe00000
 8007b0c:	4631      	mov	r1, r6
 8007b0e:	4628      	mov	r0, r5
 8007b10:	f7f8 fd9a 	bl	8000648 <__aeabi_dmul>
 8007b14:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007b18:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007b1a:	4656      	mov	r6, sl
 8007b1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b20:	f7f9 f842 	bl	8000ba8 <__aeabi_d2iz>
 8007b24:	4605      	mov	r5, r0
 8007b26:	f7f8 fd25 	bl	8000574 <__aeabi_i2d>
 8007b2a:	4602      	mov	r2, r0
 8007b2c:	460b      	mov	r3, r1
 8007b2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b32:	f7f8 fbd1 	bl	80002d8 <__aeabi_dsub>
 8007b36:	3530      	adds	r5, #48	@ 0x30
 8007b38:	f806 5b01 	strb.w	r5, [r6], #1
 8007b3c:	4602      	mov	r2, r0
 8007b3e:	460b      	mov	r3, r1
 8007b40:	42a6      	cmp	r6, r4
 8007b42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007b46:	f04f 0200 	mov.w	r2, #0
 8007b4a:	d124      	bne.n	8007b96 <_dtoa_r+0x626>
 8007b4c:	4baf      	ldr	r3, [pc, #700]	@ (8007e0c <_dtoa_r+0x89c>)
 8007b4e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007b52:	f7f8 fbc3 	bl	80002dc <__adddf3>
 8007b56:	4602      	mov	r2, r0
 8007b58:	460b      	mov	r3, r1
 8007b5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b5e:	f7f9 f803 	bl	8000b68 <__aeabi_dcmpgt>
 8007b62:	2800      	cmp	r0, #0
 8007b64:	d163      	bne.n	8007c2e <_dtoa_r+0x6be>
 8007b66:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007b6a:	49a8      	ldr	r1, [pc, #672]	@ (8007e0c <_dtoa_r+0x89c>)
 8007b6c:	2000      	movs	r0, #0
 8007b6e:	f7f8 fbb3 	bl	80002d8 <__aeabi_dsub>
 8007b72:	4602      	mov	r2, r0
 8007b74:	460b      	mov	r3, r1
 8007b76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b7a:	f7f8 ffd7 	bl	8000b2c <__aeabi_dcmplt>
 8007b7e:	2800      	cmp	r0, #0
 8007b80:	f43f af14 	beq.w	80079ac <_dtoa_r+0x43c>
 8007b84:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007b86:	1e73      	subs	r3, r6, #1
 8007b88:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007b8a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007b8e:	2b30      	cmp	r3, #48	@ 0x30
 8007b90:	d0f8      	beq.n	8007b84 <_dtoa_r+0x614>
 8007b92:	4647      	mov	r7, r8
 8007b94:	e03b      	b.n	8007c0e <_dtoa_r+0x69e>
 8007b96:	4b9e      	ldr	r3, [pc, #632]	@ (8007e10 <_dtoa_r+0x8a0>)
 8007b98:	f7f8 fd56 	bl	8000648 <__aeabi_dmul>
 8007b9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ba0:	e7bc      	b.n	8007b1c <_dtoa_r+0x5ac>
 8007ba2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007ba6:	4656      	mov	r6, sl
 8007ba8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007bac:	4620      	mov	r0, r4
 8007bae:	4629      	mov	r1, r5
 8007bb0:	f7f8 fe74 	bl	800089c <__aeabi_ddiv>
 8007bb4:	f7f8 fff8 	bl	8000ba8 <__aeabi_d2iz>
 8007bb8:	4680      	mov	r8, r0
 8007bba:	f7f8 fcdb 	bl	8000574 <__aeabi_i2d>
 8007bbe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007bc2:	f7f8 fd41 	bl	8000648 <__aeabi_dmul>
 8007bc6:	4602      	mov	r2, r0
 8007bc8:	460b      	mov	r3, r1
 8007bca:	4620      	mov	r0, r4
 8007bcc:	4629      	mov	r1, r5
 8007bce:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007bd2:	f7f8 fb81 	bl	80002d8 <__aeabi_dsub>
 8007bd6:	f806 4b01 	strb.w	r4, [r6], #1
 8007bda:	9d03      	ldr	r5, [sp, #12]
 8007bdc:	eba6 040a 	sub.w	r4, r6, sl
 8007be0:	42a5      	cmp	r5, r4
 8007be2:	4602      	mov	r2, r0
 8007be4:	460b      	mov	r3, r1
 8007be6:	d133      	bne.n	8007c50 <_dtoa_r+0x6e0>
 8007be8:	f7f8 fb78 	bl	80002dc <__adddf3>
 8007bec:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007bf0:	4604      	mov	r4, r0
 8007bf2:	460d      	mov	r5, r1
 8007bf4:	f7f8 ffb8 	bl	8000b68 <__aeabi_dcmpgt>
 8007bf8:	b9c0      	cbnz	r0, 8007c2c <_dtoa_r+0x6bc>
 8007bfa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007bfe:	4620      	mov	r0, r4
 8007c00:	4629      	mov	r1, r5
 8007c02:	f7f8 ff89 	bl	8000b18 <__aeabi_dcmpeq>
 8007c06:	b110      	cbz	r0, 8007c0e <_dtoa_r+0x69e>
 8007c08:	f018 0f01 	tst.w	r8, #1
 8007c0c:	d10e      	bne.n	8007c2c <_dtoa_r+0x6bc>
 8007c0e:	9902      	ldr	r1, [sp, #8]
 8007c10:	4648      	mov	r0, r9
 8007c12:	f000 fbbd 	bl	8008390 <_Bfree>
 8007c16:	2300      	movs	r3, #0
 8007c18:	7033      	strb	r3, [r6, #0]
 8007c1a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007c1c:	3701      	adds	r7, #1
 8007c1e:	601f      	str	r7, [r3, #0]
 8007c20:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	f000 824b 	beq.w	80080be <_dtoa_r+0xb4e>
 8007c28:	601e      	str	r6, [r3, #0]
 8007c2a:	e248      	b.n	80080be <_dtoa_r+0xb4e>
 8007c2c:	46b8      	mov	r8, r7
 8007c2e:	4633      	mov	r3, r6
 8007c30:	461e      	mov	r6, r3
 8007c32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c36:	2a39      	cmp	r2, #57	@ 0x39
 8007c38:	d106      	bne.n	8007c48 <_dtoa_r+0x6d8>
 8007c3a:	459a      	cmp	sl, r3
 8007c3c:	d1f8      	bne.n	8007c30 <_dtoa_r+0x6c0>
 8007c3e:	2230      	movs	r2, #48	@ 0x30
 8007c40:	f108 0801 	add.w	r8, r8, #1
 8007c44:	f88a 2000 	strb.w	r2, [sl]
 8007c48:	781a      	ldrb	r2, [r3, #0]
 8007c4a:	3201      	adds	r2, #1
 8007c4c:	701a      	strb	r2, [r3, #0]
 8007c4e:	e7a0      	b.n	8007b92 <_dtoa_r+0x622>
 8007c50:	4b6f      	ldr	r3, [pc, #444]	@ (8007e10 <_dtoa_r+0x8a0>)
 8007c52:	2200      	movs	r2, #0
 8007c54:	f7f8 fcf8 	bl	8000648 <__aeabi_dmul>
 8007c58:	2200      	movs	r2, #0
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	4604      	mov	r4, r0
 8007c5e:	460d      	mov	r5, r1
 8007c60:	f7f8 ff5a 	bl	8000b18 <__aeabi_dcmpeq>
 8007c64:	2800      	cmp	r0, #0
 8007c66:	d09f      	beq.n	8007ba8 <_dtoa_r+0x638>
 8007c68:	e7d1      	b.n	8007c0e <_dtoa_r+0x69e>
 8007c6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c6c:	2a00      	cmp	r2, #0
 8007c6e:	f000 80ea 	beq.w	8007e46 <_dtoa_r+0x8d6>
 8007c72:	9a07      	ldr	r2, [sp, #28]
 8007c74:	2a01      	cmp	r2, #1
 8007c76:	f300 80cd 	bgt.w	8007e14 <_dtoa_r+0x8a4>
 8007c7a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007c7c:	2a00      	cmp	r2, #0
 8007c7e:	f000 80c1 	beq.w	8007e04 <_dtoa_r+0x894>
 8007c82:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007c86:	9c08      	ldr	r4, [sp, #32]
 8007c88:	9e00      	ldr	r6, [sp, #0]
 8007c8a:	9a00      	ldr	r2, [sp, #0]
 8007c8c:	441a      	add	r2, r3
 8007c8e:	9200      	str	r2, [sp, #0]
 8007c90:	9a06      	ldr	r2, [sp, #24]
 8007c92:	2101      	movs	r1, #1
 8007c94:	441a      	add	r2, r3
 8007c96:	4648      	mov	r0, r9
 8007c98:	9206      	str	r2, [sp, #24]
 8007c9a:	f000 fc77 	bl	800858c <__i2b>
 8007c9e:	4605      	mov	r5, r0
 8007ca0:	b166      	cbz	r6, 8007cbc <_dtoa_r+0x74c>
 8007ca2:	9b06      	ldr	r3, [sp, #24]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	dd09      	ble.n	8007cbc <_dtoa_r+0x74c>
 8007ca8:	42b3      	cmp	r3, r6
 8007caa:	9a00      	ldr	r2, [sp, #0]
 8007cac:	bfa8      	it	ge
 8007cae:	4633      	movge	r3, r6
 8007cb0:	1ad2      	subs	r2, r2, r3
 8007cb2:	9200      	str	r2, [sp, #0]
 8007cb4:	9a06      	ldr	r2, [sp, #24]
 8007cb6:	1af6      	subs	r6, r6, r3
 8007cb8:	1ad3      	subs	r3, r2, r3
 8007cba:	9306      	str	r3, [sp, #24]
 8007cbc:	9b08      	ldr	r3, [sp, #32]
 8007cbe:	b30b      	cbz	r3, 8007d04 <_dtoa_r+0x794>
 8007cc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	f000 80c6 	beq.w	8007e54 <_dtoa_r+0x8e4>
 8007cc8:	2c00      	cmp	r4, #0
 8007cca:	f000 80c0 	beq.w	8007e4e <_dtoa_r+0x8de>
 8007cce:	4629      	mov	r1, r5
 8007cd0:	4622      	mov	r2, r4
 8007cd2:	4648      	mov	r0, r9
 8007cd4:	f000 fd12 	bl	80086fc <__pow5mult>
 8007cd8:	9a02      	ldr	r2, [sp, #8]
 8007cda:	4601      	mov	r1, r0
 8007cdc:	4605      	mov	r5, r0
 8007cde:	4648      	mov	r0, r9
 8007ce0:	f000 fc6a 	bl	80085b8 <__multiply>
 8007ce4:	9902      	ldr	r1, [sp, #8]
 8007ce6:	4680      	mov	r8, r0
 8007ce8:	4648      	mov	r0, r9
 8007cea:	f000 fb51 	bl	8008390 <_Bfree>
 8007cee:	9b08      	ldr	r3, [sp, #32]
 8007cf0:	1b1b      	subs	r3, r3, r4
 8007cf2:	9308      	str	r3, [sp, #32]
 8007cf4:	f000 80b1 	beq.w	8007e5a <_dtoa_r+0x8ea>
 8007cf8:	9a08      	ldr	r2, [sp, #32]
 8007cfa:	4641      	mov	r1, r8
 8007cfc:	4648      	mov	r0, r9
 8007cfe:	f000 fcfd 	bl	80086fc <__pow5mult>
 8007d02:	9002      	str	r0, [sp, #8]
 8007d04:	2101      	movs	r1, #1
 8007d06:	4648      	mov	r0, r9
 8007d08:	f000 fc40 	bl	800858c <__i2b>
 8007d0c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d0e:	4604      	mov	r4, r0
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	f000 81d8 	beq.w	80080c6 <_dtoa_r+0xb56>
 8007d16:	461a      	mov	r2, r3
 8007d18:	4601      	mov	r1, r0
 8007d1a:	4648      	mov	r0, r9
 8007d1c:	f000 fcee 	bl	80086fc <__pow5mult>
 8007d20:	9b07      	ldr	r3, [sp, #28]
 8007d22:	2b01      	cmp	r3, #1
 8007d24:	4604      	mov	r4, r0
 8007d26:	f300 809f 	bgt.w	8007e68 <_dtoa_r+0x8f8>
 8007d2a:	9b04      	ldr	r3, [sp, #16]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	f040 8097 	bne.w	8007e60 <_dtoa_r+0x8f0>
 8007d32:	9b05      	ldr	r3, [sp, #20]
 8007d34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	f040 8093 	bne.w	8007e64 <_dtoa_r+0x8f4>
 8007d3e:	9b05      	ldr	r3, [sp, #20]
 8007d40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007d44:	0d1b      	lsrs	r3, r3, #20
 8007d46:	051b      	lsls	r3, r3, #20
 8007d48:	b133      	cbz	r3, 8007d58 <_dtoa_r+0x7e8>
 8007d4a:	9b00      	ldr	r3, [sp, #0]
 8007d4c:	3301      	adds	r3, #1
 8007d4e:	9300      	str	r3, [sp, #0]
 8007d50:	9b06      	ldr	r3, [sp, #24]
 8007d52:	3301      	adds	r3, #1
 8007d54:	9306      	str	r3, [sp, #24]
 8007d56:	2301      	movs	r3, #1
 8007d58:	9308      	str	r3, [sp, #32]
 8007d5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	f000 81b8 	beq.w	80080d2 <_dtoa_r+0xb62>
 8007d62:	6923      	ldr	r3, [r4, #16]
 8007d64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007d68:	6918      	ldr	r0, [r3, #16]
 8007d6a:	f000 fbc3 	bl	80084f4 <__hi0bits>
 8007d6e:	f1c0 0020 	rsb	r0, r0, #32
 8007d72:	9b06      	ldr	r3, [sp, #24]
 8007d74:	4418      	add	r0, r3
 8007d76:	f010 001f 	ands.w	r0, r0, #31
 8007d7a:	f000 8082 	beq.w	8007e82 <_dtoa_r+0x912>
 8007d7e:	f1c0 0320 	rsb	r3, r0, #32
 8007d82:	2b04      	cmp	r3, #4
 8007d84:	dd73      	ble.n	8007e6e <_dtoa_r+0x8fe>
 8007d86:	9b00      	ldr	r3, [sp, #0]
 8007d88:	f1c0 001c 	rsb	r0, r0, #28
 8007d8c:	4403      	add	r3, r0
 8007d8e:	9300      	str	r3, [sp, #0]
 8007d90:	9b06      	ldr	r3, [sp, #24]
 8007d92:	4403      	add	r3, r0
 8007d94:	4406      	add	r6, r0
 8007d96:	9306      	str	r3, [sp, #24]
 8007d98:	9b00      	ldr	r3, [sp, #0]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	dd05      	ble.n	8007daa <_dtoa_r+0x83a>
 8007d9e:	9902      	ldr	r1, [sp, #8]
 8007da0:	461a      	mov	r2, r3
 8007da2:	4648      	mov	r0, r9
 8007da4:	f000 fd04 	bl	80087b0 <__lshift>
 8007da8:	9002      	str	r0, [sp, #8]
 8007daa:	9b06      	ldr	r3, [sp, #24]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	dd05      	ble.n	8007dbc <_dtoa_r+0x84c>
 8007db0:	4621      	mov	r1, r4
 8007db2:	461a      	mov	r2, r3
 8007db4:	4648      	mov	r0, r9
 8007db6:	f000 fcfb 	bl	80087b0 <__lshift>
 8007dba:	4604      	mov	r4, r0
 8007dbc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d061      	beq.n	8007e86 <_dtoa_r+0x916>
 8007dc2:	9802      	ldr	r0, [sp, #8]
 8007dc4:	4621      	mov	r1, r4
 8007dc6:	f000 fd5f 	bl	8008888 <__mcmp>
 8007dca:	2800      	cmp	r0, #0
 8007dcc:	da5b      	bge.n	8007e86 <_dtoa_r+0x916>
 8007dce:	2300      	movs	r3, #0
 8007dd0:	9902      	ldr	r1, [sp, #8]
 8007dd2:	220a      	movs	r2, #10
 8007dd4:	4648      	mov	r0, r9
 8007dd6:	f000 fafd 	bl	80083d4 <__multadd>
 8007dda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ddc:	9002      	str	r0, [sp, #8]
 8007dde:	f107 38ff 	add.w	r8, r7, #4294967295
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	f000 8177 	beq.w	80080d6 <_dtoa_r+0xb66>
 8007de8:	4629      	mov	r1, r5
 8007dea:	2300      	movs	r3, #0
 8007dec:	220a      	movs	r2, #10
 8007dee:	4648      	mov	r0, r9
 8007df0:	f000 faf0 	bl	80083d4 <__multadd>
 8007df4:	f1bb 0f00 	cmp.w	fp, #0
 8007df8:	4605      	mov	r5, r0
 8007dfa:	dc6f      	bgt.n	8007edc <_dtoa_r+0x96c>
 8007dfc:	9b07      	ldr	r3, [sp, #28]
 8007dfe:	2b02      	cmp	r3, #2
 8007e00:	dc49      	bgt.n	8007e96 <_dtoa_r+0x926>
 8007e02:	e06b      	b.n	8007edc <_dtoa_r+0x96c>
 8007e04:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007e06:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007e0a:	e73c      	b.n	8007c86 <_dtoa_r+0x716>
 8007e0c:	3fe00000 	.word	0x3fe00000
 8007e10:	40240000 	.word	0x40240000
 8007e14:	9b03      	ldr	r3, [sp, #12]
 8007e16:	1e5c      	subs	r4, r3, #1
 8007e18:	9b08      	ldr	r3, [sp, #32]
 8007e1a:	42a3      	cmp	r3, r4
 8007e1c:	db09      	blt.n	8007e32 <_dtoa_r+0x8c2>
 8007e1e:	1b1c      	subs	r4, r3, r4
 8007e20:	9b03      	ldr	r3, [sp, #12]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	f6bf af30 	bge.w	8007c88 <_dtoa_r+0x718>
 8007e28:	9b00      	ldr	r3, [sp, #0]
 8007e2a:	9a03      	ldr	r2, [sp, #12]
 8007e2c:	1a9e      	subs	r6, r3, r2
 8007e2e:	2300      	movs	r3, #0
 8007e30:	e72b      	b.n	8007c8a <_dtoa_r+0x71a>
 8007e32:	9b08      	ldr	r3, [sp, #32]
 8007e34:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007e36:	9408      	str	r4, [sp, #32]
 8007e38:	1ae3      	subs	r3, r4, r3
 8007e3a:	441a      	add	r2, r3
 8007e3c:	9e00      	ldr	r6, [sp, #0]
 8007e3e:	9b03      	ldr	r3, [sp, #12]
 8007e40:	920d      	str	r2, [sp, #52]	@ 0x34
 8007e42:	2400      	movs	r4, #0
 8007e44:	e721      	b.n	8007c8a <_dtoa_r+0x71a>
 8007e46:	9c08      	ldr	r4, [sp, #32]
 8007e48:	9e00      	ldr	r6, [sp, #0]
 8007e4a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007e4c:	e728      	b.n	8007ca0 <_dtoa_r+0x730>
 8007e4e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007e52:	e751      	b.n	8007cf8 <_dtoa_r+0x788>
 8007e54:	9a08      	ldr	r2, [sp, #32]
 8007e56:	9902      	ldr	r1, [sp, #8]
 8007e58:	e750      	b.n	8007cfc <_dtoa_r+0x78c>
 8007e5a:	f8cd 8008 	str.w	r8, [sp, #8]
 8007e5e:	e751      	b.n	8007d04 <_dtoa_r+0x794>
 8007e60:	2300      	movs	r3, #0
 8007e62:	e779      	b.n	8007d58 <_dtoa_r+0x7e8>
 8007e64:	9b04      	ldr	r3, [sp, #16]
 8007e66:	e777      	b.n	8007d58 <_dtoa_r+0x7e8>
 8007e68:	2300      	movs	r3, #0
 8007e6a:	9308      	str	r3, [sp, #32]
 8007e6c:	e779      	b.n	8007d62 <_dtoa_r+0x7f2>
 8007e6e:	d093      	beq.n	8007d98 <_dtoa_r+0x828>
 8007e70:	9a00      	ldr	r2, [sp, #0]
 8007e72:	331c      	adds	r3, #28
 8007e74:	441a      	add	r2, r3
 8007e76:	9200      	str	r2, [sp, #0]
 8007e78:	9a06      	ldr	r2, [sp, #24]
 8007e7a:	441a      	add	r2, r3
 8007e7c:	441e      	add	r6, r3
 8007e7e:	9206      	str	r2, [sp, #24]
 8007e80:	e78a      	b.n	8007d98 <_dtoa_r+0x828>
 8007e82:	4603      	mov	r3, r0
 8007e84:	e7f4      	b.n	8007e70 <_dtoa_r+0x900>
 8007e86:	9b03      	ldr	r3, [sp, #12]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	46b8      	mov	r8, r7
 8007e8c:	dc20      	bgt.n	8007ed0 <_dtoa_r+0x960>
 8007e8e:	469b      	mov	fp, r3
 8007e90:	9b07      	ldr	r3, [sp, #28]
 8007e92:	2b02      	cmp	r3, #2
 8007e94:	dd1e      	ble.n	8007ed4 <_dtoa_r+0x964>
 8007e96:	f1bb 0f00 	cmp.w	fp, #0
 8007e9a:	f47f adb1 	bne.w	8007a00 <_dtoa_r+0x490>
 8007e9e:	4621      	mov	r1, r4
 8007ea0:	465b      	mov	r3, fp
 8007ea2:	2205      	movs	r2, #5
 8007ea4:	4648      	mov	r0, r9
 8007ea6:	f000 fa95 	bl	80083d4 <__multadd>
 8007eaa:	4601      	mov	r1, r0
 8007eac:	4604      	mov	r4, r0
 8007eae:	9802      	ldr	r0, [sp, #8]
 8007eb0:	f000 fcea 	bl	8008888 <__mcmp>
 8007eb4:	2800      	cmp	r0, #0
 8007eb6:	f77f ada3 	ble.w	8007a00 <_dtoa_r+0x490>
 8007eba:	4656      	mov	r6, sl
 8007ebc:	2331      	movs	r3, #49	@ 0x31
 8007ebe:	f806 3b01 	strb.w	r3, [r6], #1
 8007ec2:	f108 0801 	add.w	r8, r8, #1
 8007ec6:	e59f      	b.n	8007a08 <_dtoa_r+0x498>
 8007ec8:	9c03      	ldr	r4, [sp, #12]
 8007eca:	46b8      	mov	r8, r7
 8007ecc:	4625      	mov	r5, r4
 8007ece:	e7f4      	b.n	8007eba <_dtoa_r+0x94a>
 8007ed0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007ed4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	f000 8101 	beq.w	80080de <_dtoa_r+0xb6e>
 8007edc:	2e00      	cmp	r6, #0
 8007ede:	dd05      	ble.n	8007eec <_dtoa_r+0x97c>
 8007ee0:	4629      	mov	r1, r5
 8007ee2:	4632      	mov	r2, r6
 8007ee4:	4648      	mov	r0, r9
 8007ee6:	f000 fc63 	bl	80087b0 <__lshift>
 8007eea:	4605      	mov	r5, r0
 8007eec:	9b08      	ldr	r3, [sp, #32]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d05c      	beq.n	8007fac <_dtoa_r+0xa3c>
 8007ef2:	6869      	ldr	r1, [r5, #4]
 8007ef4:	4648      	mov	r0, r9
 8007ef6:	f000 fa0b 	bl	8008310 <_Balloc>
 8007efa:	4606      	mov	r6, r0
 8007efc:	b928      	cbnz	r0, 8007f0a <_dtoa_r+0x99a>
 8007efe:	4b82      	ldr	r3, [pc, #520]	@ (8008108 <_dtoa_r+0xb98>)
 8007f00:	4602      	mov	r2, r0
 8007f02:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007f06:	f7ff bb4a 	b.w	800759e <_dtoa_r+0x2e>
 8007f0a:	692a      	ldr	r2, [r5, #16]
 8007f0c:	3202      	adds	r2, #2
 8007f0e:	0092      	lsls	r2, r2, #2
 8007f10:	f105 010c 	add.w	r1, r5, #12
 8007f14:	300c      	adds	r0, #12
 8007f16:	f7ff fa8c 	bl	8007432 <memcpy>
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	4631      	mov	r1, r6
 8007f1e:	4648      	mov	r0, r9
 8007f20:	f000 fc46 	bl	80087b0 <__lshift>
 8007f24:	f10a 0301 	add.w	r3, sl, #1
 8007f28:	9300      	str	r3, [sp, #0]
 8007f2a:	eb0a 030b 	add.w	r3, sl, fp
 8007f2e:	9308      	str	r3, [sp, #32]
 8007f30:	9b04      	ldr	r3, [sp, #16]
 8007f32:	f003 0301 	and.w	r3, r3, #1
 8007f36:	462f      	mov	r7, r5
 8007f38:	9306      	str	r3, [sp, #24]
 8007f3a:	4605      	mov	r5, r0
 8007f3c:	9b00      	ldr	r3, [sp, #0]
 8007f3e:	9802      	ldr	r0, [sp, #8]
 8007f40:	4621      	mov	r1, r4
 8007f42:	f103 3bff 	add.w	fp, r3, #4294967295
 8007f46:	f7ff fa89 	bl	800745c <quorem>
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	3330      	adds	r3, #48	@ 0x30
 8007f4e:	9003      	str	r0, [sp, #12]
 8007f50:	4639      	mov	r1, r7
 8007f52:	9802      	ldr	r0, [sp, #8]
 8007f54:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f56:	f000 fc97 	bl	8008888 <__mcmp>
 8007f5a:	462a      	mov	r2, r5
 8007f5c:	9004      	str	r0, [sp, #16]
 8007f5e:	4621      	mov	r1, r4
 8007f60:	4648      	mov	r0, r9
 8007f62:	f000 fcad 	bl	80088c0 <__mdiff>
 8007f66:	68c2      	ldr	r2, [r0, #12]
 8007f68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f6a:	4606      	mov	r6, r0
 8007f6c:	bb02      	cbnz	r2, 8007fb0 <_dtoa_r+0xa40>
 8007f6e:	4601      	mov	r1, r0
 8007f70:	9802      	ldr	r0, [sp, #8]
 8007f72:	f000 fc89 	bl	8008888 <__mcmp>
 8007f76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f78:	4602      	mov	r2, r0
 8007f7a:	4631      	mov	r1, r6
 8007f7c:	4648      	mov	r0, r9
 8007f7e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007f80:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f82:	f000 fa05 	bl	8008390 <_Bfree>
 8007f86:	9b07      	ldr	r3, [sp, #28]
 8007f88:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007f8a:	9e00      	ldr	r6, [sp, #0]
 8007f8c:	ea42 0103 	orr.w	r1, r2, r3
 8007f90:	9b06      	ldr	r3, [sp, #24]
 8007f92:	4319      	orrs	r1, r3
 8007f94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f96:	d10d      	bne.n	8007fb4 <_dtoa_r+0xa44>
 8007f98:	2b39      	cmp	r3, #57	@ 0x39
 8007f9a:	d027      	beq.n	8007fec <_dtoa_r+0xa7c>
 8007f9c:	9a04      	ldr	r2, [sp, #16]
 8007f9e:	2a00      	cmp	r2, #0
 8007fa0:	dd01      	ble.n	8007fa6 <_dtoa_r+0xa36>
 8007fa2:	9b03      	ldr	r3, [sp, #12]
 8007fa4:	3331      	adds	r3, #49	@ 0x31
 8007fa6:	f88b 3000 	strb.w	r3, [fp]
 8007faa:	e52e      	b.n	8007a0a <_dtoa_r+0x49a>
 8007fac:	4628      	mov	r0, r5
 8007fae:	e7b9      	b.n	8007f24 <_dtoa_r+0x9b4>
 8007fb0:	2201      	movs	r2, #1
 8007fb2:	e7e2      	b.n	8007f7a <_dtoa_r+0xa0a>
 8007fb4:	9904      	ldr	r1, [sp, #16]
 8007fb6:	2900      	cmp	r1, #0
 8007fb8:	db04      	blt.n	8007fc4 <_dtoa_r+0xa54>
 8007fba:	9807      	ldr	r0, [sp, #28]
 8007fbc:	4301      	orrs	r1, r0
 8007fbe:	9806      	ldr	r0, [sp, #24]
 8007fc0:	4301      	orrs	r1, r0
 8007fc2:	d120      	bne.n	8008006 <_dtoa_r+0xa96>
 8007fc4:	2a00      	cmp	r2, #0
 8007fc6:	ddee      	ble.n	8007fa6 <_dtoa_r+0xa36>
 8007fc8:	9902      	ldr	r1, [sp, #8]
 8007fca:	9300      	str	r3, [sp, #0]
 8007fcc:	2201      	movs	r2, #1
 8007fce:	4648      	mov	r0, r9
 8007fd0:	f000 fbee 	bl	80087b0 <__lshift>
 8007fd4:	4621      	mov	r1, r4
 8007fd6:	9002      	str	r0, [sp, #8]
 8007fd8:	f000 fc56 	bl	8008888 <__mcmp>
 8007fdc:	2800      	cmp	r0, #0
 8007fde:	9b00      	ldr	r3, [sp, #0]
 8007fe0:	dc02      	bgt.n	8007fe8 <_dtoa_r+0xa78>
 8007fe2:	d1e0      	bne.n	8007fa6 <_dtoa_r+0xa36>
 8007fe4:	07da      	lsls	r2, r3, #31
 8007fe6:	d5de      	bpl.n	8007fa6 <_dtoa_r+0xa36>
 8007fe8:	2b39      	cmp	r3, #57	@ 0x39
 8007fea:	d1da      	bne.n	8007fa2 <_dtoa_r+0xa32>
 8007fec:	2339      	movs	r3, #57	@ 0x39
 8007fee:	f88b 3000 	strb.w	r3, [fp]
 8007ff2:	4633      	mov	r3, r6
 8007ff4:	461e      	mov	r6, r3
 8007ff6:	3b01      	subs	r3, #1
 8007ff8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007ffc:	2a39      	cmp	r2, #57	@ 0x39
 8007ffe:	d04e      	beq.n	800809e <_dtoa_r+0xb2e>
 8008000:	3201      	adds	r2, #1
 8008002:	701a      	strb	r2, [r3, #0]
 8008004:	e501      	b.n	8007a0a <_dtoa_r+0x49a>
 8008006:	2a00      	cmp	r2, #0
 8008008:	dd03      	ble.n	8008012 <_dtoa_r+0xaa2>
 800800a:	2b39      	cmp	r3, #57	@ 0x39
 800800c:	d0ee      	beq.n	8007fec <_dtoa_r+0xa7c>
 800800e:	3301      	adds	r3, #1
 8008010:	e7c9      	b.n	8007fa6 <_dtoa_r+0xa36>
 8008012:	9a00      	ldr	r2, [sp, #0]
 8008014:	9908      	ldr	r1, [sp, #32]
 8008016:	f802 3c01 	strb.w	r3, [r2, #-1]
 800801a:	428a      	cmp	r2, r1
 800801c:	d028      	beq.n	8008070 <_dtoa_r+0xb00>
 800801e:	9902      	ldr	r1, [sp, #8]
 8008020:	2300      	movs	r3, #0
 8008022:	220a      	movs	r2, #10
 8008024:	4648      	mov	r0, r9
 8008026:	f000 f9d5 	bl	80083d4 <__multadd>
 800802a:	42af      	cmp	r7, r5
 800802c:	9002      	str	r0, [sp, #8]
 800802e:	f04f 0300 	mov.w	r3, #0
 8008032:	f04f 020a 	mov.w	r2, #10
 8008036:	4639      	mov	r1, r7
 8008038:	4648      	mov	r0, r9
 800803a:	d107      	bne.n	800804c <_dtoa_r+0xadc>
 800803c:	f000 f9ca 	bl	80083d4 <__multadd>
 8008040:	4607      	mov	r7, r0
 8008042:	4605      	mov	r5, r0
 8008044:	9b00      	ldr	r3, [sp, #0]
 8008046:	3301      	adds	r3, #1
 8008048:	9300      	str	r3, [sp, #0]
 800804a:	e777      	b.n	8007f3c <_dtoa_r+0x9cc>
 800804c:	f000 f9c2 	bl	80083d4 <__multadd>
 8008050:	4629      	mov	r1, r5
 8008052:	4607      	mov	r7, r0
 8008054:	2300      	movs	r3, #0
 8008056:	220a      	movs	r2, #10
 8008058:	4648      	mov	r0, r9
 800805a:	f000 f9bb 	bl	80083d4 <__multadd>
 800805e:	4605      	mov	r5, r0
 8008060:	e7f0      	b.n	8008044 <_dtoa_r+0xad4>
 8008062:	f1bb 0f00 	cmp.w	fp, #0
 8008066:	bfcc      	ite	gt
 8008068:	465e      	movgt	r6, fp
 800806a:	2601      	movle	r6, #1
 800806c:	4456      	add	r6, sl
 800806e:	2700      	movs	r7, #0
 8008070:	9902      	ldr	r1, [sp, #8]
 8008072:	9300      	str	r3, [sp, #0]
 8008074:	2201      	movs	r2, #1
 8008076:	4648      	mov	r0, r9
 8008078:	f000 fb9a 	bl	80087b0 <__lshift>
 800807c:	4621      	mov	r1, r4
 800807e:	9002      	str	r0, [sp, #8]
 8008080:	f000 fc02 	bl	8008888 <__mcmp>
 8008084:	2800      	cmp	r0, #0
 8008086:	dcb4      	bgt.n	8007ff2 <_dtoa_r+0xa82>
 8008088:	d102      	bne.n	8008090 <_dtoa_r+0xb20>
 800808a:	9b00      	ldr	r3, [sp, #0]
 800808c:	07db      	lsls	r3, r3, #31
 800808e:	d4b0      	bmi.n	8007ff2 <_dtoa_r+0xa82>
 8008090:	4633      	mov	r3, r6
 8008092:	461e      	mov	r6, r3
 8008094:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008098:	2a30      	cmp	r2, #48	@ 0x30
 800809a:	d0fa      	beq.n	8008092 <_dtoa_r+0xb22>
 800809c:	e4b5      	b.n	8007a0a <_dtoa_r+0x49a>
 800809e:	459a      	cmp	sl, r3
 80080a0:	d1a8      	bne.n	8007ff4 <_dtoa_r+0xa84>
 80080a2:	2331      	movs	r3, #49	@ 0x31
 80080a4:	f108 0801 	add.w	r8, r8, #1
 80080a8:	f88a 3000 	strb.w	r3, [sl]
 80080ac:	e4ad      	b.n	8007a0a <_dtoa_r+0x49a>
 80080ae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80080b0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800810c <_dtoa_r+0xb9c>
 80080b4:	b11b      	cbz	r3, 80080be <_dtoa_r+0xb4e>
 80080b6:	f10a 0308 	add.w	r3, sl, #8
 80080ba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80080bc:	6013      	str	r3, [r2, #0]
 80080be:	4650      	mov	r0, sl
 80080c0:	b017      	add	sp, #92	@ 0x5c
 80080c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080c6:	9b07      	ldr	r3, [sp, #28]
 80080c8:	2b01      	cmp	r3, #1
 80080ca:	f77f ae2e 	ble.w	8007d2a <_dtoa_r+0x7ba>
 80080ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80080d0:	9308      	str	r3, [sp, #32]
 80080d2:	2001      	movs	r0, #1
 80080d4:	e64d      	b.n	8007d72 <_dtoa_r+0x802>
 80080d6:	f1bb 0f00 	cmp.w	fp, #0
 80080da:	f77f aed9 	ble.w	8007e90 <_dtoa_r+0x920>
 80080de:	4656      	mov	r6, sl
 80080e0:	9802      	ldr	r0, [sp, #8]
 80080e2:	4621      	mov	r1, r4
 80080e4:	f7ff f9ba 	bl	800745c <quorem>
 80080e8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80080ec:	f806 3b01 	strb.w	r3, [r6], #1
 80080f0:	eba6 020a 	sub.w	r2, r6, sl
 80080f4:	4593      	cmp	fp, r2
 80080f6:	ddb4      	ble.n	8008062 <_dtoa_r+0xaf2>
 80080f8:	9902      	ldr	r1, [sp, #8]
 80080fa:	2300      	movs	r3, #0
 80080fc:	220a      	movs	r2, #10
 80080fe:	4648      	mov	r0, r9
 8008100:	f000 f968 	bl	80083d4 <__multadd>
 8008104:	9002      	str	r0, [sp, #8]
 8008106:	e7eb      	b.n	80080e0 <_dtoa_r+0xb70>
 8008108:	0800ac1d 	.word	0x0800ac1d
 800810c:	0800aba1 	.word	0x0800aba1

08008110 <_free_r>:
 8008110:	b538      	push	{r3, r4, r5, lr}
 8008112:	4605      	mov	r5, r0
 8008114:	2900      	cmp	r1, #0
 8008116:	d041      	beq.n	800819c <_free_r+0x8c>
 8008118:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800811c:	1f0c      	subs	r4, r1, #4
 800811e:	2b00      	cmp	r3, #0
 8008120:	bfb8      	it	lt
 8008122:	18e4      	addlt	r4, r4, r3
 8008124:	f000 f8e8 	bl	80082f8 <__malloc_lock>
 8008128:	4a1d      	ldr	r2, [pc, #116]	@ (80081a0 <_free_r+0x90>)
 800812a:	6813      	ldr	r3, [r2, #0]
 800812c:	b933      	cbnz	r3, 800813c <_free_r+0x2c>
 800812e:	6063      	str	r3, [r4, #4]
 8008130:	6014      	str	r4, [r2, #0]
 8008132:	4628      	mov	r0, r5
 8008134:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008138:	f000 b8e4 	b.w	8008304 <__malloc_unlock>
 800813c:	42a3      	cmp	r3, r4
 800813e:	d908      	bls.n	8008152 <_free_r+0x42>
 8008140:	6820      	ldr	r0, [r4, #0]
 8008142:	1821      	adds	r1, r4, r0
 8008144:	428b      	cmp	r3, r1
 8008146:	bf01      	itttt	eq
 8008148:	6819      	ldreq	r1, [r3, #0]
 800814a:	685b      	ldreq	r3, [r3, #4]
 800814c:	1809      	addeq	r1, r1, r0
 800814e:	6021      	streq	r1, [r4, #0]
 8008150:	e7ed      	b.n	800812e <_free_r+0x1e>
 8008152:	461a      	mov	r2, r3
 8008154:	685b      	ldr	r3, [r3, #4]
 8008156:	b10b      	cbz	r3, 800815c <_free_r+0x4c>
 8008158:	42a3      	cmp	r3, r4
 800815a:	d9fa      	bls.n	8008152 <_free_r+0x42>
 800815c:	6811      	ldr	r1, [r2, #0]
 800815e:	1850      	adds	r0, r2, r1
 8008160:	42a0      	cmp	r0, r4
 8008162:	d10b      	bne.n	800817c <_free_r+0x6c>
 8008164:	6820      	ldr	r0, [r4, #0]
 8008166:	4401      	add	r1, r0
 8008168:	1850      	adds	r0, r2, r1
 800816a:	4283      	cmp	r3, r0
 800816c:	6011      	str	r1, [r2, #0]
 800816e:	d1e0      	bne.n	8008132 <_free_r+0x22>
 8008170:	6818      	ldr	r0, [r3, #0]
 8008172:	685b      	ldr	r3, [r3, #4]
 8008174:	6053      	str	r3, [r2, #4]
 8008176:	4408      	add	r0, r1
 8008178:	6010      	str	r0, [r2, #0]
 800817a:	e7da      	b.n	8008132 <_free_r+0x22>
 800817c:	d902      	bls.n	8008184 <_free_r+0x74>
 800817e:	230c      	movs	r3, #12
 8008180:	602b      	str	r3, [r5, #0]
 8008182:	e7d6      	b.n	8008132 <_free_r+0x22>
 8008184:	6820      	ldr	r0, [r4, #0]
 8008186:	1821      	adds	r1, r4, r0
 8008188:	428b      	cmp	r3, r1
 800818a:	bf04      	itt	eq
 800818c:	6819      	ldreq	r1, [r3, #0]
 800818e:	685b      	ldreq	r3, [r3, #4]
 8008190:	6063      	str	r3, [r4, #4]
 8008192:	bf04      	itt	eq
 8008194:	1809      	addeq	r1, r1, r0
 8008196:	6021      	streq	r1, [r4, #0]
 8008198:	6054      	str	r4, [r2, #4]
 800819a:	e7ca      	b.n	8008132 <_free_r+0x22>
 800819c:	bd38      	pop	{r3, r4, r5, pc}
 800819e:	bf00      	nop
 80081a0:	200005c8 	.word	0x200005c8

080081a4 <malloc>:
 80081a4:	4b02      	ldr	r3, [pc, #8]	@ (80081b0 <malloc+0xc>)
 80081a6:	4601      	mov	r1, r0
 80081a8:	6818      	ldr	r0, [r3, #0]
 80081aa:	f000 b825 	b.w	80081f8 <_malloc_r>
 80081ae:	bf00      	nop
 80081b0:	2000002c 	.word	0x2000002c

080081b4 <sbrk_aligned>:
 80081b4:	b570      	push	{r4, r5, r6, lr}
 80081b6:	4e0f      	ldr	r6, [pc, #60]	@ (80081f4 <sbrk_aligned+0x40>)
 80081b8:	460c      	mov	r4, r1
 80081ba:	6831      	ldr	r1, [r6, #0]
 80081bc:	4605      	mov	r5, r0
 80081be:	b911      	cbnz	r1, 80081c6 <sbrk_aligned+0x12>
 80081c0:	f001 ffca 	bl	800a158 <_sbrk_r>
 80081c4:	6030      	str	r0, [r6, #0]
 80081c6:	4621      	mov	r1, r4
 80081c8:	4628      	mov	r0, r5
 80081ca:	f001 ffc5 	bl	800a158 <_sbrk_r>
 80081ce:	1c43      	adds	r3, r0, #1
 80081d0:	d103      	bne.n	80081da <sbrk_aligned+0x26>
 80081d2:	f04f 34ff 	mov.w	r4, #4294967295
 80081d6:	4620      	mov	r0, r4
 80081d8:	bd70      	pop	{r4, r5, r6, pc}
 80081da:	1cc4      	adds	r4, r0, #3
 80081dc:	f024 0403 	bic.w	r4, r4, #3
 80081e0:	42a0      	cmp	r0, r4
 80081e2:	d0f8      	beq.n	80081d6 <sbrk_aligned+0x22>
 80081e4:	1a21      	subs	r1, r4, r0
 80081e6:	4628      	mov	r0, r5
 80081e8:	f001 ffb6 	bl	800a158 <_sbrk_r>
 80081ec:	3001      	adds	r0, #1
 80081ee:	d1f2      	bne.n	80081d6 <sbrk_aligned+0x22>
 80081f0:	e7ef      	b.n	80081d2 <sbrk_aligned+0x1e>
 80081f2:	bf00      	nop
 80081f4:	200005c4 	.word	0x200005c4

080081f8 <_malloc_r>:
 80081f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081fc:	1ccd      	adds	r5, r1, #3
 80081fe:	f025 0503 	bic.w	r5, r5, #3
 8008202:	3508      	adds	r5, #8
 8008204:	2d0c      	cmp	r5, #12
 8008206:	bf38      	it	cc
 8008208:	250c      	movcc	r5, #12
 800820a:	2d00      	cmp	r5, #0
 800820c:	4606      	mov	r6, r0
 800820e:	db01      	blt.n	8008214 <_malloc_r+0x1c>
 8008210:	42a9      	cmp	r1, r5
 8008212:	d904      	bls.n	800821e <_malloc_r+0x26>
 8008214:	230c      	movs	r3, #12
 8008216:	6033      	str	r3, [r6, #0]
 8008218:	2000      	movs	r0, #0
 800821a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800821e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80082f4 <_malloc_r+0xfc>
 8008222:	f000 f869 	bl	80082f8 <__malloc_lock>
 8008226:	f8d8 3000 	ldr.w	r3, [r8]
 800822a:	461c      	mov	r4, r3
 800822c:	bb44      	cbnz	r4, 8008280 <_malloc_r+0x88>
 800822e:	4629      	mov	r1, r5
 8008230:	4630      	mov	r0, r6
 8008232:	f7ff ffbf 	bl	80081b4 <sbrk_aligned>
 8008236:	1c43      	adds	r3, r0, #1
 8008238:	4604      	mov	r4, r0
 800823a:	d158      	bne.n	80082ee <_malloc_r+0xf6>
 800823c:	f8d8 4000 	ldr.w	r4, [r8]
 8008240:	4627      	mov	r7, r4
 8008242:	2f00      	cmp	r7, #0
 8008244:	d143      	bne.n	80082ce <_malloc_r+0xd6>
 8008246:	2c00      	cmp	r4, #0
 8008248:	d04b      	beq.n	80082e2 <_malloc_r+0xea>
 800824a:	6823      	ldr	r3, [r4, #0]
 800824c:	4639      	mov	r1, r7
 800824e:	4630      	mov	r0, r6
 8008250:	eb04 0903 	add.w	r9, r4, r3
 8008254:	f001 ff80 	bl	800a158 <_sbrk_r>
 8008258:	4581      	cmp	r9, r0
 800825a:	d142      	bne.n	80082e2 <_malloc_r+0xea>
 800825c:	6821      	ldr	r1, [r4, #0]
 800825e:	1a6d      	subs	r5, r5, r1
 8008260:	4629      	mov	r1, r5
 8008262:	4630      	mov	r0, r6
 8008264:	f7ff ffa6 	bl	80081b4 <sbrk_aligned>
 8008268:	3001      	adds	r0, #1
 800826a:	d03a      	beq.n	80082e2 <_malloc_r+0xea>
 800826c:	6823      	ldr	r3, [r4, #0]
 800826e:	442b      	add	r3, r5
 8008270:	6023      	str	r3, [r4, #0]
 8008272:	f8d8 3000 	ldr.w	r3, [r8]
 8008276:	685a      	ldr	r2, [r3, #4]
 8008278:	bb62      	cbnz	r2, 80082d4 <_malloc_r+0xdc>
 800827a:	f8c8 7000 	str.w	r7, [r8]
 800827e:	e00f      	b.n	80082a0 <_malloc_r+0xa8>
 8008280:	6822      	ldr	r2, [r4, #0]
 8008282:	1b52      	subs	r2, r2, r5
 8008284:	d420      	bmi.n	80082c8 <_malloc_r+0xd0>
 8008286:	2a0b      	cmp	r2, #11
 8008288:	d917      	bls.n	80082ba <_malloc_r+0xc2>
 800828a:	1961      	adds	r1, r4, r5
 800828c:	42a3      	cmp	r3, r4
 800828e:	6025      	str	r5, [r4, #0]
 8008290:	bf18      	it	ne
 8008292:	6059      	strne	r1, [r3, #4]
 8008294:	6863      	ldr	r3, [r4, #4]
 8008296:	bf08      	it	eq
 8008298:	f8c8 1000 	streq.w	r1, [r8]
 800829c:	5162      	str	r2, [r4, r5]
 800829e:	604b      	str	r3, [r1, #4]
 80082a0:	4630      	mov	r0, r6
 80082a2:	f000 f82f 	bl	8008304 <__malloc_unlock>
 80082a6:	f104 000b 	add.w	r0, r4, #11
 80082aa:	1d23      	adds	r3, r4, #4
 80082ac:	f020 0007 	bic.w	r0, r0, #7
 80082b0:	1ac2      	subs	r2, r0, r3
 80082b2:	bf1c      	itt	ne
 80082b4:	1a1b      	subne	r3, r3, r0
 80082b6:	50a3      	strne	r3, [r4, r2]
 80082b8:	e7af      	b.n	800821a <_malloc_r+0x22>
 80082ba:	6862      	ldr	r2, [r4, #4]
 80082bc:	42a3      	cmp	r3, r4
 80082be:	bf0c      	ite	eq
 80082c0:	f8c8 2000 	streq.w	r2, [r8]
 80082c4:	605a      	strne	r2, [r3, #4]
 80082c6:	e7eb      	b.n	80082a0 <_malloc_r+0xa8>
 80082c8:	4623      	mov	r3, r4
 80082ca:	6864      	ldr	r4, [r4, #4]
 80082cc:	e7ae      	b.n	800822c <_malloc_r+0x34>
 80082ce:	463c      	mov	r4, r7
 80082d0:	687f      	ldr	r7, [r7, #4]
 80082d2:	e7b6      	b.n	8008242 <_malloc_r+0x4a>
 80082d4:	461a      	mov	r2, r3
 80082d6:	685b      	ldr	r3, [r3, #4]
 80082d8:	42a3      	cmp	r3, r4
 80082da:	d1fb      	bne.n	80082d4 <_malloc_r+0xdc>
 80082dc:	2300      	movs	r3, #0
 80082de:	6053      	str	r3, [r2, #4]
 80082e0:	e7de      	b.n	80082a0 <_malloc_r+0xa8>
 80082e2:	230c      	movs	r3, #12
 80082e4:	6033      	str	r3, [r6, #0]
 80082e6:	4630      	mov	r0, r6
 80082e8:	f000 f80c 	bl	8008304 <__malloc_unlock>
 80082ec:	e794      	b.n	8008218 <_malloc_r+0x20>
 80082ee:	6005      	str	r5, [r0, #0]
 80082f0:	e7d6      	b.n	80082a0 <_malloc_r+0xa8>
 80082f2:	bf00      	nop
 80082f4:	200005c8 	.word	0x200005c8

080082f8 <__malloc_lock>:
 80082f8:	4801      	ldr	r0, [pc, #4]	@ (8008300 <__malloc_lock+0x8>)
 80082fa:	f7ff b898 	b.w	800742e <__retarget_lock_acquire_recursive>
 80082fe:	bf00      	nop
 8008300:	200005c0 	.word	0x200005c0

08008304 <__malloc_unlock>:
 8008304:	4801      	ldr	r0, [pc, #4]	@ (800830c <__malloc_unlock+0x8>)
 8008306:	f7ff b893 	b.w	8007430 <__retarget_lock_release_recursive>
 800830a:	bf00      	nop
 800830c:	200005c0 	.word	0x200005c0

08008310 <_Balloc>:
 8008310:	b570      	push	{r4, r5, r6, lr}
 8008312:	69c6      	ldr	r6, [r0, #28]
 8008314:	4604      	mov	r4, r0
 8008316:	460d      	mov	r5, r1
 8008318:	b976      	cbnz	r6, 8008338 <_Balloc+0x28>
 800831a:	2010      	movs	r0, #16
 800831c:	f7ff ff42 	bl	80081a4 <malloc>
 8008320:	4602      	mov	r2, r0
 8008322:	61e0      	str	r0, [r4, #28]
 8008324:	b920      	cbnz	r0, 8008330 <_Balloc+0x20>
 8008326:	4b18      	ldr	r3, [pc, #96]	@ (8008388 <_Balloc+0x78>)
 8008328:	4818      	ldr	r0, [pc, #96]	@ (800838c <_Balloc+0x7c>)
 800832a:	216b      	movs	r1, #107	@ 0x6b
 800832c:	f001 ff2c 	bl	800a188 <__assert_func>
 8008330:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008334:	6006      	str	r6, [r0, #0]
 8008336:	60c6      	str	r6, [r0, #12]
 8008338:	69e6      	ldr	r6, [r4, #28]
 800833a:	68f3      	ldr	r3, [r6, #12]
 800833c:	b183      	cbz	r3, 8008360 <_Balloc+0x50>
 800833e:	69e3      	ldr	r3, [r4, #28]
 8008340:	68db      	ldr	r3, [r3, #12]
 8008342:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008346:	b9b8      	cbnz	r0, 8008378 <_Balloc+0x68>
 8008348:	2101      	movs	r1, #1
 800834a:	fa01 f605 	lsl.w	r6, r1, r5
 800834e:	1d72      	adds	r2, r6, #5
 8008350:	0092      	lsls	r2, r2, #2
 8008352:	4620      	mov	r0, r4
 8008354:	f001 ff36 	bl	800a1c4 <_calloc_r>
 8008358:	b160      	cbz	r0, 8008374 <_Balloc+0x64>
 800835a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800835e:	e00e      	b.n	800837e <_Balloc+0x6e>
 8008360:	2221      	movs	r2, #33	@ 0x21
 8008362:	2104      	movs	r1, #4
 8008364:	4620      	mov	r0, r4
 8008366:	f001 ff2d 	bl	800a1c4 <_calloc_r>
 800836a:	69e3      	ldr	r3, [r4, #28]
 800836c:	60f0      	str	r0, [r6, #12]
 800836e:	68db      	ldr	r3, [r3, #12]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d1e4      	bne.n	800833e <_Balloc+0x2e>
 8008374:	2000      	movs	r0, #0
 8008376:	bd70      	pop	{r4, r5, r6, pc}
 8008378:	6802      	ldr	r2, [r0, #0]
 800837a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800837e:	2300      	movs	r3, #0
 8008380:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008384:	e7f7      	b.n	8008376 <_Balloc+0x66>
 8008386:	bf00      	nop
 8008388:	0800abae 	.word	0x0800abae
 800838c:	0800ac2e 	.word	0x0800ac2e

08008390 <_Bfree>:
 8008390:	b570      	push	{r4, r5, r6, lr}
 8008392:	69c6      	ldr	r6, [r0, #28]
 8008394:	4605      	mov	r5, r0
 8008396:	460c      	mov	r4, r1
 8008398:	b976      	cbnz	r6, 80083b8 <_Bfree+0x28>
 800839a:	2010      	movs	r0, #16
 800839c:	f7ff ff02 	bl	80081a4 <malloc>
 80083a0:	4602      	mov	r2, r0
 80083a2:	61e8      	str	r0, [r5, #28]
 80083a4:	b920      	cbnz	r0, 80083b0 <_Bfree+0x20>
 80083a6:	4b09      	ldr	r3, [pc, #36]	@ (80083cc <_Bfree+0x3c>)
 80083a8:	4809      	ldr	r0, [pc, #36]	@ (80083d0 <_Bfree+0x40>)
 80083aa:	218f      	movs	r1, #143	@ 0x8f
 80083ac:	f001 feec 	bl	800a188 <__assert_func>
 80083b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80083b4:	6006      	str	r6, [r0, #0]
 80083b6:	60c6      	str	r6, [r0, #12]
 80083b8:	b13c      	cbz	r4, 80083ca <_Bfree+0x3a>
 80083ba:	69eb      	ldr	r3, [r5, #28]
 80083bc:	6862      	ldr	r2, [r4, #4]
 80083be:	68db      	ldr	r3, [r3, #12]
 80083c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80083c4:	6021      	str	r1, [r4, #0]
 80083c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80083ca:	bd70      	pop	{r4, r5, r6, pc}
 80083cc:	0800abae 	.word	0x0800abae
 80083d0:	0800ac2e 	.word	0x0800ac2e

080083d4 <__multadd>:
 80083d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083d8:	690d      	ldr	r5, [r1, #16]
 80083da:	4607      	mov	r7, r0
 80083dc:	460c      	mov	r4, r1
 80083de:	461e      	mov	r6, r3
 80083e0:	f101 0c14 	add.w	ip, r1, #20
 80083e4:	2000      	movs	r0, #0
 80083e6:	f8dc 3000 	ldr.w	r3, [ip]
 80083ea:	b299      	uxth	r1, r3
 80083ec:	fb02 6101 	mla	r1, r2, r1, r6
 80083f0:	0c1e      	lsrs	r6, r3, #16
 80083f2:	0c0b      	lsrs	r3, r1, #16
 80083f4:	fb02 3306 	mla	r3, r2, r6, r3
 80083f8:	b289      	uxth	r1, r1
 80083fa:	3001      	adds	r0, #1
 80083fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008400:	4285      	cmp	r5, r0
 8008402:	f84c 1b04 	str.w	r1, [ip], #4
 8008406:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800840a:	dcec      	bgt.n	80083e6 <__multadd+0x12>
 800840c:	b30e      	cbz	r6, 8008452 <__multadd+0x7e>
 800840e:	68a3      	ldr	r3, [r4, #8]
 8008410:	42ab      	cmp	r3, r5
 8008412:	dc19      	bgt.n	8008448 <__multadd+0x74>
 8008414:	6861      	ldr	r1, [r4, #4]
 8008416:	4638      	mov	r0, r7
 8008418:	3101      	adds	r1, #1
 800841a:	f7ff ff79 	bl	8008310 <_Balloc>
 800841e:	4680      	mov	r8, r0
 8008420:	b928      	cbnz	r0, 800842e <__multadd+0x5a>
 8008422:	4602      	mov	r2, r0
 8008424:	4b0c      	ldr	r3, [pc, #48]	@ (8008458 <__multadd+0x84>)
 8008426:	480d      	ldr	r0, [pc, #52]	@ (800845c <__multadd+0x88>)
 8008428:	21ba      	movs	r1, #186	@ 0xba
 800842a:	f001 fead 	bl	800a188 <__assert_func>
 800842e:	6922      	ldr	r2, [r4, #16]
 8008430:	3202      	adds	r2, #2
 8008432:	f104 010c 	add.w	r1, r4, #12
 8008436:	0092      	lsls	r2, r2, #2
 8008438:	300c      	adds	r0, #12
 800843a:	f7fe fffa 	bl	8007432 <memcpy>
 800843e:	4621      	mov	r1, r4
 8008440:	4638      	mov	r0, r7
 8008442:	f7ff ffa5 	bl	8008390 <_Bfree>
 8008446:	4644      	mov	r4, r8
 8008448:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800844c:	3501      	adds	r5, #1
 800844e:	615e      	str	r6, [r3, #20]
 8008450:	6125      	str	r5, [r4, #16]
 8008452:	4620      	mov	r0, r4
 8008454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008458:	0800ac1d 	.word	0x0800ac1d
 800845c:	0800ac2e 	.word	0x0800ac2e

08008460 <__s2b>:
 8008460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008464:	460c      	mov	r4, r1
 8008466:	4615      	mov	r5, r2
 8008468:	461f      	mov	r7, r3
 800846a:	2209      	movs	r2, #9
 800846c:	3308      	adds	r3, #8
 800846e:	4606      	mov	r6, r0
 8008470:	fb93 f3f2 	sdiv	r3, r3, r2
 8008474:	2100      	movs	r1, #0
 8008476:	2201      	movs	r2, #1
 8008478:	429a      	cmp	r2, r3
 800847a:	db09      	blt.n	8008490 <__s2b+0x30>
 800847c:	4630      	mov	r0, r6
 800847e:	f7ff ff47 	bl	8008310 <_Balloc>
 8008482:	b940      	cbnz	r0, 8008496 <__s2b+0x36>
 8008484:	4602      	mov	r2, r0
 8008486:	4b19      	ldr	r3, [pc, #100]	@ (80084ec <__s2b+0x8c>)
 8008488:	4819      	ldr	r0, [pc, #100]	@ (80084f0 <__s2b+0x90>)
 800848a:	21d3      	movs	r1, #211	@ 0xd3
 800848c:	f001 fe7c 	bl	800a188 <__assert_func>
 8008490:	0052      	lsls	r2, r2, #1
 8008492:	3101      	adds	r1, #1
 8008494:	e7f0      	b.n	8008478 <__s2b+0x18>
 8008496:	9b08      	ldr	r3, [sp, #32]
 8008498:	6143      	str	r3, [r0, #20]
 800849a:	2d09      	cmp	r5, #9
 800849c:	f04f 0301 	mov.w	r3, #1
 80084a0:	6103      	str	r3, [r0, #16]
 80084a2:	dd16      	ble.n	80084d2 <__s2b+0x72>
 80084a4:	f104 0909 	add.w	r9, r4, #9
 80084a8:	46c8      	mov	r8, r9
 80084aa:	442c      	add	r4, r5
 80084ac:	f818 3b01 	ldrb.w	r3, [r8], #1
 80084b0:	4601      	mov	r1, r0
 80084b2:	3b30      	subs	r3, #48	@ 0x30
 80084b4:	220a      	movs	r2, #10
 80084b6:	4630      	mov	r0, r6
 80084b8:	f7ff ff8c 	bl	80083d4 <__multadd>
 80084bc:	45a0      	cmp	r8, r4
 80084be:	d1f5      	bne.n	80084ac <__s2b+0x4c>
 80084c0:	f1a5 0408 	sub.w	r4, r5, #8
 80084c4:	444c      	add	r4, r9
 80084c6:	1b2d      	subs	r5, r5, r4
 80084c8:	1963      	adds	r3, r4, r5
 80084ca:	42bb      	cmp	r3, r7
 80084cc:	db04      	blt.n	80084d8 <__s2b+0x78>
 80084ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084d2:	340a      	adds	r4, #10
 80084d4:	2509      	movs	r5, #9
 80084d6:	e7f6      	b.n	80084c6 <__s2b+0x66>
 80084d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80084dc:	4601      	mov	r1, r0
 80084de:	3b30      	subs	r3, #48	@ 0x30
 80084e0:	220a      	movs	r2, #10
 80084e2:	4630      	mov	r0, r6
 80084e4:	f7ff ff76 	bl	80083d4 <__multadd>
 80084e8:	e7ee      	b.n	80084c8 <__s2b+0x68>
 80084ea:	bf00      	nop
 80084ec:	0800ac1d 	.word	0x0800ac1d
 80084f0:	0800ac2e 	.word	0x0800ac2e

080084f4 <__hi0bits>:
 80084f4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80084f8:	4603      	mov	r3, r0
 80084fa:	bf36      	itet	cc
 80084fc:	0403      	lslcc	r3, r0, #16
 80084fe:	2000      	movcs	r0, #0
 8008500:	2010      	movcc	r0, #16
 8008502:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008506:	bf3c      	itt	cc
 8008508:	021b      	lslcc	r3, r3, #8
 800850a:	3008      	addcc	r0, #8
 800850c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008510:	bf3c      	itt	cc
 8008512:	011b      	lslcc	r3, r3, #4
 8008514:	3004      	addcc	r0, #4
 8008516:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800851a:	bf3c      	itt	cc
 800851c:	009b      	lslcc	r3, r3, #2
 800851e:	3002      	addcc	r0, #2
 8008520:	2b00      	cmp	r3, #0
 8008522:	db05      	blt.n	8008530 <__hi0bits+0x3c>
 8008524:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008528:	f100 0001 	add.w	r0, r0, #1
 800852c:	bf08      	it	eq
 800852e:	2020      	moveq	r0, #32
 8008530:	4770      	bx	lr

08008532 <__lo0bits>:
 8008532:	6803      	ldr	r3, [r0, #0]
 8008534:	4602      	mov	r2, r0
 8008536:	f013 0007 	ands.w	r0, r3, #7
 800853a:	d00b      	beq.n	8008554 <__lo0bits+0x22>
 800853c:	07d9      	lsls	r1, r3, #31
 800853e:	d421      	bmi.n	8008584 <__lo0bits+0x52>
 8008540:	0798      	lsls	r0, r3, #30
 8008542:	bf49      	itett	mi
 8008544:	085b      	lsrmi	r3, r3, #1
 8008546:	089b      	lsrpl	r3, r3, #2
 8008548:	2001      	movmi	r0, #1
 800854a:	6013      	strmi	r3, [r2, #0]
 800854c:	bf5c      	itt	pl
 800854e:	6013      	strpl	r3, [r2, #0]
 8008550:	2002      	movpl	r0, #2
 8008552:	4770      	bx	lr
 8008554:	b299      	uxth	r1, r3
 8008556:	b909      	cbnz	r1, 800855c <__lo0bits+0x2a>
 8008558:	0c1b      	lsrs	r3, r3, #16
 800855a:	2010      	movs	r0, #16
 800855c:	b2d9      	uxtb	r1, r3
 800855e:	b909      	cbnz	r1, 8008564 <__lo0bits+0x32>
 8008560:	3008      	adds	r0, #8
 8008562:	0a1b      	lsrs	r3, r3, #8
 8008564:	0719      	lsls	r1, r3, #28
 8008566:	bf04      	itt	eq
 8008568:	091b      	lsreq	r3, r3, #4
 800856a:	3004      	addeq	r0, #4
 800856c:	0799      	lsls	r1, r3, #30
 800856e:	bf04      	itt	eq
 8008570:	089b      	lsreq	r3, r3, #2
 8008572:	3002      	addeq	r0, #2
 8008574:	07d9      	lsls	r1, r3, #31
 8008576:	d403      	bmi.n	8008580 <__lo0bits+0x4e>
 8008578:	085b      	lsrs	r3, r3, #1
 800857a:	f100 0001 	add.w	r0, r0, #1
 800857e:	d003      	beq.n	8008588 <__lo0bits+0x56>
 8008580:	6013      	str	r3, [r2, #0]
 8008582:	4770      	bx	lr
 8008584:	2000      	movs	r0, #0
 8008586:	4770      	bx	lr
 8008588:	2020      	movs	r0, #32
 800858a:	4770      	bx	lr

0800858c <__i2b>:
 800858c:	b510      	push	{r4, lr}
 800858e:	460c      	mov	r4, r1
 8008590:	2101      	movs	r1, #1
 8008592:	f7ff febd 	bl	8008310 <_Balloc>
 8008596:	4602      	mov	r2, r0
 8008598:	b928      	cbnz	r0, 80085a6 <__i2b+0x1a>
 800859a:	4b05      	ldr	r3, [pc, #20]	@ (80085b0 <__i2b+0x24>)
 800859c:	4805      	ldr	r0, [pc, #20]	@ (80085b4 <__i2b+0x28>)
 800859e:	f240 1145 	movw	r1, #325	@ 0x145
 80085a2:	f001 fdf1 	bl	800a188 <__assert_func>
 80085a6:	2301      	movs	r3, #1
 80085a8:	6144      	str	r4, [r0, #20]
 80085aa:	6103      	str	r3, [r0, #16]
 80085ac:	bd10      	pop	{r4, pc}
 80085ae:	bf00      	nop
 80085b0:	0800ac1d 	.word	0x0800ac1d
 80085b4:	0800ac2e 	.word	0x0800ac2e

080085b8 <__multiply>:
 80085b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085bc:	4617      	mov	r7, r2
 80085be:	690a      	ldr	r2, [r1, #16]
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	429a      	cmp	r2, r3
 80085c4:	bfa8      	it	ge
 80085c6:	463b      	movge	r3, r7
 80085c8:	4689      	mov	r9, r1
 80085ca:	bfa4      	itt	ge
 80085cc:	460f      	movge	r7, r1
 80085ce:	4699      	movge	r9, r3
 80085d0:	693d      	ldr	r5, [r7, #16]
 80085d2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	6879      	ldr	r1, [r7, #4]
 80085da:	eb05 060a 	add.w	r6, r5, sl
 80085de:	42b3      	cmp	r3, r6
 80085e0:	b085      	sub	sp, #20
 80085e2:	bfb8      	it	lt
 80085e4:	3101      	addlt	r1, #1
 80085e6:	f7ff fe93 	bl	8008310 <_Balloc>
 80085ea:	b930      	cbnz	r0, 80085fa <__multiply+0x42>
 80085ec:	4602      	mov	r2, r0
 80085ee:	4b41      	ldr	r3, [pc, #260]	@ (80086f4 <__multiply+0x13c>)
 80085f0:	4841      	ldr	r0, [pc, #260]	@ (80086f8 <__multiply+0x140>)
 80085f2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80085f6:	f001 fdc7 	bl	800a188 <__assert_func>
 80085fa:	f100 0414 	add.w	r4, r0, #20
 80085fe:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008602:	4623      	mov	r3, r4
 8008604:	2200      	movs	r2, #0
 8008606:	4573      	cmp	r3, lr
 8008608:	d320      	bcc.n	800864c <__multiply+0x94>
 800860a:	f107 0814 	add.w	r8, r7, #20
 800860e:	f109 0114 	add.w	r1, r9, #20
 8008612:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008616:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800861a:	9302      	str	r3, [sp, #8]
 800861c:	1beb      	subs	r3, r5, r7
 800861e:	3b15      	subs	r3, #21
 8008620:	f023 0303 	bic.w	r3, r3, #3
 8008624:	3304      	adds	r3, #4
 8008626:	3715      	adds	r7, #21
 8008628:	42bd      	cmp	r5, r7
 800862a:	bf38      	it	cc
 800862c:	2304      	movcc	r3, #4
 800862e:	9301      	str	r3, [sp, #4]
 8008630:	9b02      	ldr	r3, [sp, #8]
 8008632:	9103      	str	r1, [sp, #12]
 8008634:	428b      	cmp	r3, r1
 8008636:	d80c      	bhi.n	8008652 <__multiply+0x9a>
 8008638:	2e00      	cmp	r6, #0
 800863a:	dd03      	ble.n	8008644 <__multiply+0x8c>
 800863c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008640:	2b00      	cmp	r3, #0
 8008642:	d055      	beq.n	80086f0 <__multiply+0x138>
 8008644:	6106      	str	r6, [r0, #16]
 8008646:	b005      	add	sp, #20
 8008648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800864c:	f843 2b04 	str.w	r2, [r3], #4
 8008650:	e7d9      	b.n	8008606 <__multiply+0x4e>
 8008652:	f8b1 a000 	ldrh.w	sl, [r1]
 8008656:	f1ba 0f00 	cmp.w	sl, #0
 800865a:	d01f      	beq.n	800869c <__multiply+0xe4>
 800865c:	46c4      	mov	ip, r8
 800865e:	46a1      	mov	r9, r4
 8008660:	2700      	movs	r7, #0
 8008662:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008666:	f8d9 3000 	ldr.w	r3, [r9]
 800866a:	fa1f fb82 	uxth.w	fp, r2
 800866e:	b29b      	uxth	r3, r3
 8008670:	fb0a 330b 	mla	r3, sl, fp, r3
 8008674:	443b      	add	r3, r7
 8008676:	f8d9 7000 	ldr.w	r7, [r9]
 800867a:	0c12      	lsrs	r2, r2, #16
 800867c:	0c3f      	lsrs	r7, r7, #16
 800867e:	fb0a 7202 	mla	r2, sl, r2, r7
 8008682:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008686:	b29b      	uxth	r3, r3
 8008688:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800868c:	4565      	cmp	r5, ip
 800868e:	f849 3b04 	str.w	r3, [r9], #4
 8008692:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008696:	d8e4      	bhi.n	8008662 <__multiply+0xaa>
 8008698:	9b01      	ldr	r3, [sp, #4]
 800869a:	50e7      	str	r7, [r4, r3]
 800869c:	9b03      	ldr	r3, [sp, #12]
 800869e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80086a2:	3104      	adds	r1, #4
 80086a4:	f1b9 0f00 	cmp.w	r9, #0
 80086a8:	d020      	beq.n	80086ec <__multiply+0x134>
 80086aa:	6823      	ldr	r3, [r4, #0]
 80086ac:	4647      	mov	r7, r8
 80086ae:	46a4      	mov	ip, r4
 80086b0:	f04f 0a00 	mov.w	sl, #0
 80086b4:	f8b7 b000 	ldrh.w	fp, [r7]
 80086b8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80086bc:	fb09 220b 	mla	r2, r9, fp, r2
 80086c0:	4452      	add	r2, sl
 80086c2:	b29b      	uxth	r3, r3
 80086c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80086c8:	f84c 3b04 	str.w	r3, [ip], #4
 80086cc:	f857 3b04 	ldr.w	r3, [r7], #4
 80086d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80086d4:	f8bc 3000 	ldrh.w	r3, [ip]
 80086d8:	fb09 330a 	mla	r3, r9, sl, r3
 80086dc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80086e0:	42bd      	cmp	r5, r7
 80086e2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80086e6:	d8e5      	bhi.n	80086b4 <__multiply+0xfc>
 80086e8:	9a01      	ldr	r2, [sp, #4]
 80086ea:	50a3      	str	r3, [r4, r2]
 80086ec:	3404      	adds	r4, #4
 80086ee:	e79f      	b.n	8008630 <__multiply+0x78>
 80086f0:	3e01      	subs	r6, #1
 80086f2:	e7a1      	b.n	8008638 <__multiply+0x80>
 80086f4:	0800ac1d 	.word	0x0800ac1d
 80086f8:	0800ac2e 	.word	0x0800ac2e

080086fc <__pow5mult>:
 80086fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008700:	4615      	mov	r5, r2
 8008702:	f012 0203 	ands.w	r2, r2, #3
 8008706:	4607      	mov	r7, r0
 8008708:	460e      	mov	r6, r1
 800870a:	d007      	beq.n	800871c <__pow5mult+0x20>
 800870c:	4c25      	ldr	r4, [pc, #148]	@ (80087a4 <__pow5mult+0xa8>)
 800870e:	3a01      	subs	r2, #1
 8008710:	2300      	movs	r3, #0
 8008712:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008716:	f7ff fe5d 	bl	80083d4 <__multadd>
 800871a:	4606      	mov	r6, r0
 800871c:	10ad      	asrs	r5, r5, #2
 800871e:	d03d      	beq.n	800879c <__pow5mult+0xa0>
 8008720:	69fc      	ldr	r4, [r7, #28]
 8008722:	b97c      	cbnz	r4, 8008744 <__pow5mult+0x48>
 8008724:	2010      	movs	r0, #16
 8008726:	f7ff fd3d 	bl	80081a4 <malloc>
 800872a:	4602      	mov	r2, r0
 800872c:	61f8      	str	r0, [r7, #28]
 800872e:	b928      	cbnz	r0, 800873c <__pow5mult+0x40>
 8008730:	4b1d      	ldr	r3, [pc, #116]	@ (80087a8 <__pow5mult+0xac>)
 8008732:	481e      	ldr	r0, [pc, #120]	@ (80087ac <__pow5mult+0xb0>)
 8008734:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008738:	f001 fd26 	bl	800a188 <__assert_func>
 800873c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008740:	6004      	str	r4, [r0, #0]
 8008742:	60c4      	str	r4, [r0, #12]
 8008744:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008748:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800874c:	b94c      	cbnz	r4, 8008762 <__pow5mult+0x66>
 800874e:	f240 2171 	movw	r1, #625	@ 0x271
 8008752:	4638      	mov	r0, r7
 8008754:	f7ff ff1a 	bl	800858c <__i2b>
 8008758:	2300      	movs	r3, #0
 800875a:	f8c8 0008 	str.w	r0, [r8, #8]
 800875e:	4604      	mov	r4, r0
 8008760:	6003      	str	r3, [r0, #0]
 8008762:	f04f 0900 	mov.w	r9, #0
 8008766:	07eb      	lsls	r3, r5, #31
 8008768:	d50a      	bpl.n	8008780 <__pow5mult+0x84>
 800876a:	4631      	mov	r1, r6
 800876c:	4622      	mov	r2, r4
 800876e:	4638      	mov	r0, r7
 8008770:	f7ff ff22 	bl	80085b8 <__multiply>
 8008774:	4631      	mov	r1, r6
 8008776:	4680      	mov	r8, r0
 8008778:	4638      	mov	r0, r7
 800877a:	f7ff fe09 	bl	8008390 <_Bfree>
 800877e:	4646      	mov	r6, r8
 8008780:	106d      	asrs	r5, r5, #1
 8008782:	d00b      	beq.n	800879c <__pow5mult+0xa0>
 8008784:	6820      	ldr	r0, [r4, #0]
 8008786:	b938      	cbnz	r0, 8008798 <__pow5mult+0x9c>
 8008788:	4622      	mov	r2, r4
 800878a:	4621      	mov	r1, r4
 800878c:	4638      	mov	r0, r7
 800878e:	f7ff ff13 	bl	80085b8 <__multiply>
 8008792:	6020      	str	r0, [r4, #0]
 8008794:	f8c0 9000 	str.w	r9, [r0]
 8008798:	4604      	mov	r4, r0
 800879a:	e7e4      	b.n	8008766 <__pow5mult+0x6a>
 800879c:	4630      	mov	r0, r6
 800879e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087a2:	bf00      	nop
 80087a4:	0800ad40 	.word	0x0800ad40
 80087a8:	0800abae 	.word	0x0800abae
 80087ac:	0800ac2e 	.word	0x0800ac2e

080087b0 <__lshift>:
 80087b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087b4:	460c      	mov	r4, r1
 80087b6:	6849      	ldr	r1, [r1, #4]
 80087b8:	6923      	ldr	r3, [r4, #16]
 80087ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80087be:	68a3      	ldr	r3, [r4, #8]
 80087c0:	4607      	mov	r7, r0
 80087c2:	4691      	mov	r9, r2
 80087c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80087c8:	f108 0601 	add.w	r6, r8, #1
 80087cc:	42b3      	cmp	r3, r6
 80087ce:	db0b      	blt.n	80087e8 <__lshift+0x38>
 80087d0:	4638      	mov	r0, r7
 80087d2:	f7ff fd9d 	bl	8008310 <_Balloc>
 80087d6:	4605      	mov	r5, r0
 80087d8:	b948      	cbnz	r0, 80087ee <__lshift+0x3e>
 80087da:	4602      	mov	r2, r0
 80087dc:	4b28      	ldr	r3, [pc, #160]	@ (8008880 <__lshift+0xd0>)
 80087de:	4829      	ldr	r0, [pc, #164]	@ (8008884 <__lshift+0xd4>)
 80087e0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80087e4:	f001 fcd0 	bl	800a188 <__assert_func>
 80087e8:	3101      	adds	r1, #1
 80087ea:	005b      	lsls	r3, r3, #1
 80087ec:	e7ee      	b.n	80087cc <__lshift+0x1c>
 80087ee:	2300      	movs	r3, #0
 80087f0:	f100 0114 	add.w	r1, r0, #20
 80087f4:	f100 0210 	add.w	r2, r0, #16
 80087f8:	4618      	mov	r0, r3
 80087fa:	4553      	cmp	r3, sl
 80087fc:	db33      	blt.n	8008866 <__lshift+0xb6>
 80087fe:	6920      	ldr	r0, [r4, #16]
 8008800:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008804:	f104 0314 	add.w	r3, r4, #20
 8008808:	f019 091f 	ands.w	r9, r9, #31
 800880c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008810:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008814:	d02b      	beq.n	800886e <__lshift+0xbe>
 8008816:	f1c9 0e20 	rsb	lr, r9, #32
 800881a:	468a      	mov	sl, r1
 800881c:	2200      	movs	r2, #0
 800881e:	6818      	ldr	r0, [r3, #0]
 8008820:	fa00 f009 	lsl.w	r0, r0, r9
 8008824:	4310      	orrs	r0, r2
 8008826:	f84a 0b04 	str.w	r0, [sl], #4
 800882a:	f853 2b04 	ldr.w	r2, [r3], #4
 800882e:	459c      	cmp	ip, r3
 8008830:	fa22 f20e 	lsr.w	r2, r2, lr
 8008834:	d8f3      	bhi.n	800881e <__lshift+0x6e>
 8008836:	ebac 0304 	sub.w	r3, ip, r4
 800883a:	3b15      	subs	r3, #21
 800883c:	f023 0303 	bic.w	r3, r3, #3
 8008840:	3304      	adds	r3, #4
 8008842:	f104 0015 	add.w	r0, r4, #21
 8008846:	4560      	cmp	r0, ip
 8008848:	bf88      	it	hi
 800884a:	2304      	movhi	r3, #4
 800884c:	50ca      	str	r2, [r1, r3]
 800884e:	b10a      	cbz	r2, 8008854 <__lshift+0xa4>
 8008850:	f108 0602 	add.w	r6, r8, #2
 8008854:	3e01      	subs	r6, #1
 8008856:	4638      	mov	r0, r7
 8008858:	612e      	str	r6, [r5, #16]
 800885a:	4621      	mov	r1, r4
 800885c:	f7ff fd98 	bl	8008390 <_Bfree>
 8008860:	4628      	mov	r0, r5
 8008862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008866:	f842 0f04 	str.w	r0, [r2, #4]!
 800886a:	3301      	adds	r3, #1
 800886c:	e7c5      	b.n	80087fa <__lshift+0x4a>
 800886e:	3904      	subs	r1, #4
 8008870:	f853 2b04 	ldr.w	r2, [r3], #4
 8008874:	f841 2f04 	str.w	r2, [r1, #4]!
 8008878:	459c      	cmp	ip, r3
 800887a:	d8f9      	bhi.n	8008870 <__lshift+0xc0>
 800887c:	e7ea      	b.n	8008854 <__lshift+0xa4>
 800887e:	bf00      	nop
 8008880:	0800ac1d 	.word	0x0800ac1d
 8008884:	0800ac2e 	.word	0x0800ac2e

08008888 <__mcmp>:
 8008888:	690a      	ldr	r2, [r1, #16]
 800888a:	4603      	mov	r3, r0
 800888c:	6900      	ldr	r0, [r0, #16]
 800888e:	1a80      	subs	r0, r0, r2
 8008890:	b530      	push	{r4, r5, lr}
 8008892:	d10e      	bne.n	80088b2 <__mcmp+0x2a>
 8008894:	3314      	adds	r3, #20
 8008896:	3114      	adds	r1, #20
 8008898:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800889c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80088a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80088a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80088a8:	4295      	cmp	r5, r2
 80088aa:	d003      	beq.n	80088b4 <__mcmp+0x2c>
 80088ac:	d205      	bcs.n	80088ba <__mcmp+0x32>
 80088ae:	f04f 30ff 	mov.w	r0, #4294967295
 80088b2:	bd30      	pop	{r4, r5, pc}
 80088b4:	42a3      	cmp	r3, r4
 80088b6:	d3f3      	bcc.n	80088a0 <__mcmp+0x18>
 80088b8:	e7fb      	b.n	80088b2 <__mcmp+0x2a>
 80088ba:	2001      	movs	r0, #1
 80088bc:	e7f9      	b.n	80088b2 <__mcmp+0x2a>
	...

080088c0 <__mdiff>:
 80088c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088c4:	4689      	mov	r9, r1
 80088c6:	4606      	mov	r6, r0
 80088c8:	4611      	mov	r1, r2
 80088ca:	4648      	mov	r0, r9
 80088cc:	4614      	mov	r4, r2
 80088ce:	f7ff ffdb 	bl	8008888 <__mcmp>
 80088d2:	1e05      	subs	r5, r0, #0
 80088d4:	d112      	bne.n	80088fc <__mdiff+0x3c>
 80088d6:	4629      	mov	r1, r5
 80088d8:	4630      	mov	r0, r6
 80088da:	f7ff fd19 	bl	8008310 <_Balloc>
 80088de:	4602      	mov	r2, r0
 80088e0:	b928      	cbnz	r0, 80088ee <__mdiff+0x2e>
 80088e2:	4b3f      	ldr	r3, [pc, #252]	@ (80089e0 <__mdiff+0x120>)
 80088e4:	f240 2137 	movw	r1, #567	@ 0x237
 80088e8:	483e      	ldr	r0, [pc, #248]	@ (80089e4 <__mdiff+0x124>)
 80088ea:	f001 fc4d 	bl	800a188 <__assert_func>
 80088ee:	2301      	movs	r3, #1
 80088f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80088f4:	4610      	mov	r0, r2
 80088f6:	b003      	add	sp, #12
 80088f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088fc:	bfbc      	itt	lt
 80088fe:	464b      	movlt	r3, r9
 8008900:	46a1      	movlt	r9, r4
 8008902:	4630      	mov	r0, r6
 8008904:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008908:	bfba      	itte	lt
 800890a:	461c      	movlt	r4, r3
 800890c:	2501      	movlt	r5, #1
 800890e:	2500      	movge	r5, #0
 8008910:	f7ff fcfe 	bl	8008310 <_Balloc>
 8008914:	4602      	mov	r2, r0
 8008916:	b918      	cbnz	r0, 8008920 <__mdiff+0x60>
 8008918:	4b31      	ldr	r3, [pc, #196]	@ (80089e0 <__mdiff+0x120>)
 800891a:	f240 2145 	movw	r1, #581	@ 0x245
 800891e:	e7e3      	b.n	80088e8 <__mdiff+0x28>
 8008920:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008924:	6926      	ldr	r6, [r4, #16]
 8008926:	60c5      	str	r5, [r0, #12]
 8008928:	f109 0310 	add.w	r3, r9, #16
 800892c:	f109 0514 	add.w	r5, r9, #20
 8008930:	f104 0e14 	add.w	lr, r4, #20
 8008934:	f100 0b14 	add.w	fp, r0, #20
 8008938:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800893c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008940:	9301      	str	r3, [sp, #4]
 8008942:	46d9      	mov	r9, fp
 8008944:	f04f 0c00 	mov.w	ip, #0
 8008948:	9b01      	ldr	r3, [sp, #4]
 800894a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800894e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008952:	9301      	str	r3, [sp, #4]
 8008954:	fa1f f38a 	uxth.w	r3, sl
 8008958:	4619      	mov	r1, r3
 800895a:	b283      	uxth	r3, r0
 800895c:	1acb      	subs	r3, r1, r3
 800895e:	0c00      	lsrs	r0, r0, #16
 8008960:	4463      	add	r3, ip
 8008962:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008966:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800896a:	b29b      	uxth	r3, r3
 800896c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008970:	4576      	cmp	r6, lr
 8008972:	f849 3b04 	str.w	r3, [r9], #4
 8008976:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800897a:	d8e5      	bhi.n	8008948 <__mdiff+0x88>
 800897c:	1b33      	subs	r3, r6, r4
 800897e:	3b15      	subs	r3, #21
 8008980:	f023 0303 	bic.w	r3, r3, #3
 8008984:	3415      	adds	r4, #21
 8008986:	3304      	adds	r3, #4
 8008988:	42a6      	cmp	r6, r4
 800898a:	bf38      	it	cc
 800898c:	2304      	movcc	r3, #4
 800898e:	441d      	add	r5, r3
 8008990:	445b      	add	r3, fp
 8008992:	461e      	mov	r6, r3
 8008994:	462c      	mov	r4, r5
 8008996:	4544      	cmp	r4, r8
 8008998:	d30e      	bcc.n	80089b8 <__mdiff+0xf8>
 800899a:	f108 0103 	add.w	r1, r8, #3
 800899e:	1b49      	subs	r1, r1, r5
 80089a0:	f021 0103 	bic.w	r1, r1, #3
 80089a4:	3d03      	subs	r5, #3
 80089a6:	45a8      	cmp	r8, r5
 80089a8:	bf38      	it	cc
 80089aa:	2100      	movcc	r1, #0
 80089ac:	440b      	add	r3, r1
 80089ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80089b2:	b191      	cbz	r1, 80089da <__mdiff+0x11a>
 80089b4:	6117      	str	r7, [r2, #16]
 80089b6:	e79d      	b.n	80088f4 <__mdiff+0x34>
 80089b8:	f854 1b04 	ldr.w	r1, [r4], #4
 80089bc:	46e6      	mov	lr, ip
 80089be:	0c08      	lsrs	r0, r1, #16
 80089c0:	fa1c fc81 	uxtah	ip, ip, r1
 80089c4:	4471      	add	r1, lr
 80089c6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80089ca:	b289      	uxth	r1, r1
 80089cc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80089d0:	f846 1b04 	str.w	r1, [r6], #4
 80089d4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80089d8:	e7dd      	b.n	8008996 <__mdiff+0xd6>
 80089da:	3f01      	subs	r7, #1
 80089dc:	e7e7      	b.n	80089ae <__mdiff+0xee>
 80089de:	bf00      	nop
 80089e0:	0800ac1d 	.word	0x0800ac1d
 80089e4:	0800ac2e 	.word	0x0800ac2e

080089e8 <__ulp>:
 80089e8:	b082      	sub	sp, #8
 80089ea:	ed8d 0b00 	vstr	d0, [sp]
 80089ee:	9a01      	ldr	r2, [sp, #4]
 80089f0:	4b0f      	ldr	r3, [pc, #60]	@ (8008a30 <__ulp+0x48>)
 80089f2:	4013      	ands	r3, r2
 80089f4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	dc08      	bgt.n	8008a0e <__ulp+0x26>
 80089fc:	425b      	negs	r3, r3
 80089fe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008a02:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008a06:	da04      	bge.n	8008a12 <__ulp+0x2a>
 8008a08:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008a0c:	4113      	asrs	r3, r2
 8008a0e:	2200      	movs	r2, #0
 8008a10:	e008      	b.n	8008a24 <__ulp+0x3c>
 8008a12:	f1a2 0314 	sub.w	r3, r2, #20
 8008a16:	2b1e      	cmp	r3, #30
 8008a18:	bfda      	itte	le
 8008a1a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008a1e:	40da      	lsrle	r2, r3
 8008a20:	2201      	movgt	r2, #1
 8008a22:	2300      	movs	r3, #0
 8008a24:	4619      	mov	r1, r3
 8008a26:	4610      	mov	r0, r2
 8008a28:	ec41 0b10 	vmov	d0, r0, r1
 8008a2c:	b002      	add	sp, #8
 8008a2e:	4770      	bx	lr
 8008a30:	7ff00000 	.word	0x7ff00000

08008a34 <__b2d>:
 8008a34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a38:	6906      	ldr	r6, [r0, #16]
 8008a3a:	f100 0814 	add.w	r8, r0, #20
 8008a3e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008a42:	1f37      	subs	r7, r6, #4
 8008a44:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008a48:	4610      	mov	r0, r2
 8008a4a:	f7ff fd53 	bl	80084f4 <__hi0bits>
 8008a4e:	f1c0 0320 	rsb	r3, r0, #32
 8008a52:	280a      	cmp	r0, #10
 8008a54:	600b      	str	r3, [r1, #0]
 8008a56:	491b      	ldr	r1, [pc, #108]	@ (8008ac4 <__b2d+0x90>)
 8008a58:	dc15      	bgt.n	8008a86 <__b2d+0x52>
 8008a5a:	f1c0 0c0b 	rsb	ip, r0, #11
 8008a5e:	fa22 f30c 	lsr.w	r3, r2, ip
 8008a62:	45b8      	cmp	r8, r7
 8008a64:	ea43 0501 	orr.w	r5, r3, r1
 8008a68:	bf34      	ite	cc
 8008a6a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008a6e:	2300      	movcs	r3, #0
 8008a70:	3015      	adds	r0, #21
 8008a72:	fa02 f000 	lsl.w	r0, r2, r0
 8008a76:	fa23 f30c 	lsr.w	r3, r3, ip
 8008a7a:	4303      	orrs	r3, r0
 8008a7c:	461c      	mov	r4, r3
 8008a7e:	ec45 4b10 	vmov	d0, r4, r5
 8008a82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a86:	45b8      	cmp	r8, r7
 8008a88:	bf3a      	itte	cc
 8008a8a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008a8e:	f1a6 0708 	subcc.w	r7, r6, #8
 8008a92:	2300      	movcs	r3, #0
 8008a94:	380b      	subs	r0, #11
 8008a96:	d012      	beq.n	8008abe <__b2d+0x8a>
 8008a98:	f1c0 0120 	rsb	r1, r0, #32
 8008a9c:	fa23 f401 	lsr.w	r4, r3, r1
 8008aa0:	4082      	lsls	r2, r0
 8008aa2:	4322      	orrs	r2, r4
 8008aa4:	4547      	cmp	r7, r8
 8008aa6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008aaa:	bf8c      	ite	hi
 8008aac:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008ab0:	2200      	movls	r2, #0
 8008ab2:	4083      	lsls	r3, r0
 8008ab4:	40ca      	lsrs	r2, r1
 8008ab6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008aba:	4313      	orrs	r3, r2
 8008abc:	e7de      	b.n	8008a7c <__b2d+0x48>
 8008abe:	ea42 0501 	orr.w	r5, r2, r1
 8008ac2:	e7db      	b.n	8008a7c <__b2d+0x48>
 8008ac4:	3ff00000 	.word	0x3ff00000

08008ac8 <__d2b>:
 8008ac8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008acc:	460f      	mov	r7, r1
 8008ace:	2101      	movs	r1, #1
 8008ad0:	ec59 8b10 	vmov	r8, r9, d0
 8008ad4:	4616      	mov	r6, r2
 8008ad6:	f7ff fc1b 	bl	8008310 <_Balloc>
 8008ada:	4604      	mov	r4, r0
 8008adc:	b930      	cbnz	r0, 8008aec <__d2b+0x24>
 8008ade:	4602      	mov	r2, r0
 8008ae0:	4b23      	ldr	r3, [pc, #140]	@ (8008b70 <__d2b+0xa8>)
 8008ae2:	4824      	ldr	r0, [pc, #144]	@ (8008b74 <__d2b+0xac>)
 8008ae4:	f240 310f 	movw	r1, #783	@ 0x30f
 8008ae8:	f001 fb4e 	bl	800a188 <__assert_func>
 8008aec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008af0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008af4:	b10d      	cbz	r5, 8008afa <__d2b+0x32>
 8008af6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008afa:	9301      	str	r3, [sp, #4]
 8008afc:	f1b8 0300 	subs.w	r3, r8, #0
 8008b00:	d023      	beq.n	8008b4a <__d2b+0x82>
 8008b02:	4668      	mov	r0, sp
 8008b04:	9300      	str	r3, [sp, #0]
 8008b06:	f7ff fd14 	bl	8008532 <__lo0bits>
 8008b0a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008b0e:	b1d0      	cbz	r0, 8008b46 <__d2b+0x7e>
 8008b10:	f1c0 0320 	rsb	r3, r0, #32
 8008b14:	fa02 f303 	lsl.w	r3, r2, r3
 8008b18:	430b      	orrs	r3, r1
 8008b1a:	40c2      	lsrs	r2, r0
 8008b1c:	6163      	str	r3, [r4, #20]
 8008b1e:	9201      	str	r2, [sp, #4]
 8008b20:	9b01      	ldr	r3, [sp, #4]
 8008b22:	61a3      	str	r3, [r4, #24]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	bf0c      	ite	eq
 8008b28:	2201      	moveq	r2, #1
 8008b2a:	2202      	movne	r2, #2
 8008b2c:	6122      	str	r2, [r4, #16]
 8008b2e:	b1a5      	cbz	r5, 8008b5a <__d2b+0x92>
 8008b30:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008b34:	4405      	add	r5, r0
 8008b36:	603d      	str	r5, [r7, #0]
 8008b38:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008b3c:	6030      	str	r0, [r6, #0]
 8008b3e:	4620      	mov	r0, r4
 8008b40:	b003      	add	sp, #12
 8008b42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b46:	6161      	str	r1, [r4, #20]
 8008b48:	e7ea      	b.n	8008b20 <__d2b+0x58>
 8008b4a:	a801      	add	r0, sp, #4
 8008b4c:	f7ff fcf1 	bl	8008532 <__lo0bits>
 8008b50:	9b01      	ldr	r3, [sp, #4]
 8008b52:	6163      	str	r3, [r4, #20]
 8008b54:	3020      	adds	r0, #32
 8008b56:	2201      	movs	r2, #1
 8008b58:	e7e8      	b.n	8008b2c <__d2b+0x64>
 8008b5a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008b5e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008b62:	6038      	str	r0, [r7, #0]
 8008b64:	6918      	ldr	r0, [r3, #16]
 8008b66:	f7ff fcc5 	bl	80084f4 <__hi0bits>
 8008b6a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008b6e:	e7e5      	b.n	8008b3c <__d2b+0x74>
 8008b70:	0800ac1d 	.word	0x0800ac1d
 8008b74:	0800ac2e 	.word	0x0800ac2e

08008b78 <__ratio>:
 8008b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b7c:	b085      	sub	sp, #20
 8008b7e:	e9cd 1000 	strd	r1, r0, [sp]
 8008b82:	a902      	add	r1, sp, #8
 8008b84:	f7ff ff56 	bl	8008a34 <__b2d>
 8008b88:	9800      	ldr	r0, [sp, #0]
 8008b8a:	a903      	add	r1, sp, #12
 8008b8c:	ec55 4b10 	vmov	r4, r5, d0
 8008b90:	f7ff ff50 	bl	8008a34 <__b2d>
 8008b94:	9b01      	ldr	r3, [sp, #4]
 8008b96:	6919      	ldr	r1, [r3, #16]
 8008b98:	9b00      	ldr	r3, [sp, #0]
 8008b9a:	691b      	ldr	r3, [r3, #16]
 8008b9c:	1ac9      	subs	r1, r1, r3
 8008b9e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008ba2:	1a9b      	subs	r3, r3, r2
 8008ba4:	ec5b ab10 	vmov	sl, fp, d0
 8008ba8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	bfce      	itee	gt
 8008bb0:	462a      	movgt	r2, r5
 8008bb2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008bb6:	465a      	movle	r2, fp
 8008bb8:	462f      	mov	r7, r5
 8008bba:	46d9      	mov	r9, fp
 8008bbc:	bfcc      	ite	gt
 8008bbe:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008bc2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008bc6:	464b      	mov	r3, r9
 8008bc8:	4652      	mov	r2, sl
 8008bca:	4620      	mov	r0, r4
 8008bcc:	4639      	mov	r1, r7
 8008bce:	f7f7 fe65 	bl	800089c <__aeabi_ddiv>
 8008bd2:	ec41 0b10 	vmov	d0, r0, r1
 8008bd6:	b005      	add	sp, #20
 8008bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008bdc <__copybits>:
 8008bdc:	3901      	subs	r1, #1
 8008bde:	b570      	push	{r4, r5, r6, lr}
 8008be0:	1149      	asrs	r1, r1, #5
 8008be2:	6914      	ldr	r4, [r2, #16]
 8008be4:	3101      	adds	r1, #1
 8008be6:	f102 0314 	add.w	r3, r2, #20
 8008bea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008bee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008bf2:	1f05      	subs	r5, r0, #4
 8008bf4:	42a3      	cmp	r3, r4
 8008bf6:	d30c      	bcc.n	8008c12 <__copybits+0x36>
 8008bf8:	1aa3      	subs	r3, r4, r2
 8008bfa:	3b11      	subs	r3, #17
 8008bfc:	f023 0303 	bic.w	r3, r3, #3
 8008c00:	3211      	adds	r2, #17
 8008c02:	42a2      	cmp	r2, r4
 8008c04:	bf88      	it	hi
 8008c06:	2300      	movhi	r3, #0
 8008c08:	4418      	add	r0, r3
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	4288      	cmp	r0, r1
 8008c0e:	d305      	bcc.n	8008c1c <__copybits+0x40>
 8008c10:	bd70      	pop	{r4, r5, r6, pc}
 8008c12:	f853 6b04 	ldr.w	r6, [r3], #4
 8008c16:	f845 6f04 	str.w	r6, [r5, #4]!
 8008c1a:	e7eb      	b.n	8008bf4 <__copybits+0x18>
 8008c1c:	f840 3b04 	str.w	r3, [r0], #4
 8008c20:	e7f4      	b.n	8008c0c <__copybits+0x30>

08008c22 <__any_on>:
 8008c22:	f100 0214 	add.w	r2, r0, #20
 8008c26:	6900      	ldr	r0, [r0, #16]
 8008c28:	114b      	asrs	r3, r1, #5
 8008c2a:	4298      	cmp	r0, r3
 8008c2c:	b510      	push	{r4, lr}
 8008c2e:	db11      	blt.n	8008c54 <__any_on+0x32>
 8008c30:	dd0a      	ble.n	8008c48 <__any_on+0x26>
 8008c32:	f011 011f 	ands.w	r1, r1, #31
 8008c36:	d007      	beq.n	8008c48 <__any_on+0x26>
 8008c38:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008c3c:	fa24 f001 	lsr.w	r0, r4, r1
 8008c40:	fa00 f101 	lsl.w	r1, r0, r1
 8008c44:	428c      	cmp	r4, r1
 8008c46:	d10b      	bne.n	8008c60 <__any_on+0x3e>
 8008c48:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d803      	bhi.n	8008c58 <__any_on+0x36>
 8008c50:	2000      	movs	r0, #0
 8008c52:	bd10      	pop	{r4, pc}
 8008c54:	4603      	mov	r3, r0
 8008c56:	e7f7      	b.n	8008c48 <__any_on+0x26>
 8008c58:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008c5c:	2900      	cmp	r1, #0
 8008c5e:	d0f5      	beq.n	8008c4c <__any_on+0x2a>
 8008c60:	2001      	movs	r0, #1
 8008c62:	e7f6      	b.n	8008c52 <__any_on+0x30>

08008c64 <sulp>:
 8008c64:	b570      	push	{r4, r5, r6, lr}
 8008c66:	4604      	mov	r4, r0
 8008c68:	460d      	mov	r5, r1
 8008c6a:	ec45 4b10 	vmov	d0, r4, r5
 8008c6e:	4616      	mov	r6, r2
 8008c70:	f7ff feba 	bl	80089e8 <__ulp>
 8008c74:	ec51 0b10 	vmov	r0, r1, d0
 8008c78:	b17e      	cbz	r6, 8008c9a <sulp+0x36>
 8008c7a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008c7e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	dd09      	ble.n	8008c9a <sulp+0x36>
 8008c86:	051b      	lsls	r3, r3, #20
 8008c88:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008c8c:	2400      	movs	r4, #0
 8008c8e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008c92:	4622      	mov	r2, r4
 8008c94:	462b      	mov	r3, r5
 8008c96:	f7f7 fcd7 	bl	8000648 <__aeabi_dmul>
 8008c9a:	ec41 0b10 	vmov	d0, r0, r1
 8008c9e:	bd70      	pop	{r4, r5, r6, pc}

08008ca0 <_strtod_l>:
 8008ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ca4:	b09f      	sub	sp, #124	@ 0x7c
 8008ca6:	460c      	mov	r4, r1
 8008ca8:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008caa:	2200      	movs	r2, #0
 8008cac:	921a      	str	r2, [sp, #104]	@ 0x68
 8008cae:	9005      	str	r0, [sp, #20]
 8008cb0:	f04f 0a00 	mov.w	sl, #0
 8008cb4:	f04f 0b00 	mov.w	fp, #0
 8008cb8:	460a      	mov	r2, r1
 8008cba:	9219      	str	r2, [sp, #100]	@ 0x64
 8008cbc:	7811      	ldrb	r1, [r2, #0]
 8008cbe:	292b      	cmp	r1, #43	@ 0x2b
 8008cc0:	d04a      	beq.n	8008d58 <_strtod_l+0xb8>
 8008cc2:	d838      	bhi.n	8008d36 <_strtod_l+0x96>
 8008cc4:	290d      	cmp	r1, #13
 8008cc6:	d832      	bhi.n	8008d2e <_strtod_l+0x8e>
 8008cc8:	2908      	cmp	r1, #8
 8008cca:	d832      	bhi.n	8008d32 <_strtod_l+0x92>
 8008ccc:	2900      	cmp	r1, #0
 8008cce:	d03b      	beq.n	8008d48 <_strtod_l+0xa8>
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	920e      	str	r2, [sp, #56]	@ 0x38
 8008cd4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008cd6:	782a      	ldrb	r2, [r5, #0]
 8008cd8:	2a30      	cmp	r2, #48	@ 0x30
 8008cda:	f040 80b2 	bne.w	8008e42 <_strtod_l+0x1a2>
 8008cde:	786a      	ldrb	r2, [r5, #1]
 8008ce0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008ce4:	2a58      	cmp	r2, #88	@ 0x58
 8008ce6:	d16e      	bne.n	8008dc6 <_strtod_l+0x126>
 8008ce8:	9302      	str	r3, [sp, #8]
 8008cea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008cec:	9301      	str	r3, [sp, #4]
 8008cee:	ab1a      	add	r3, sp, #104	@ 0x68
 8008cf0:	9300      	str	r3, [sp, #0]
 8008cf2:	4a8f      	ldr	r2, [pc, #572]	@ (8008f30 <_strtod_l+0x290>)
 8008cf4:	9805      	ldr	r0, [sp, #20]
 8008cf6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008cf8:	a919      	add	r1, sp, #100	@ 0x64
 8008cfa:	f001 fadf 	bl	800a2bc <__gethex>
 8008cfe:	f010 060f 	ands.w	r6, r0, #15
 8008d02:	4604      	mov	r4, r0
 8008d04:	d005      	beq.n	8008d12 <_strtod_l+0x72>
 8008d06:	2e06      	cmp	r6, #6
 8008d08:	d128      	bne.n	8008d5c <_strtod_l+0xbc>
 8008d0a:	3501      	adds	r5, #1
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	9519      	str	r5, [sp, #100]	@ 0x64
 8008d10:	930e      	str	r3, [sp, #56]	@ 0x38
 8008d12:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	f040 858e 	bne.w	8009836 <_strtod_l+0xb96>
 8008d1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d1c:	b1cb      	cbz	r3, 8008d52 <_strtod_l+0xb2>
 8008d1e:	4652      	mov	r2, sl
 8008d20:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008d24:	ec43 2b10 	vmov	d0, r2, r3
 8008d28:	b01f      	add	sp, #124	@ 0x7c
 8008d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d2e:	2920      	cmp	r1, #32
 8008d30:	d1ce      	bne.n	8008cd0 <_strtod_l+0x30>
 8008d32:	3201      	adds	r2, #1
 8008d34:	e7c1      	b.n	8008cba <_strtod_l+0x1a>
 8008d36:	292d      	cmp	r1, #45	@ 0x2d
 8008d38:	d1ca      	bne.n	8008cd0 <_strtod_l+0x30>
 8008d3a:	2101      	movs	r1, #1
 8008d3c:	910e      	str	r1, [sp, #56]	@ 0x38
 8008d3e:	1c51      	adds	r1, r2, #1
 8008d40:	9119      	str	r1, [sp, #100]	@ 0x64
 8008d42:	7852      	ldrb	r2, [r2, #1]
 8008d44:	2a00      	cmp	r2, #0
 8008d46:	d1c5      	bne.n	8008cd4 <_strtod_l+0x34>
 8008d48:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008d4a:	9419      	str	r4, [sp, #100]	@ 0x64
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	f040 8570 	bne.w	8009832 <_strtod_l+0xb92>
 8008d52:	4652      	mov	r2, sl
 8008d54:	465b      	mov	r3, fp
 8008d56:	e7e5      	b.n	8008d24 <_strtod_l+0x84>
 8008d58:	2100      	movs	r1, #0
 8008d5a:	e7ef      	b.n	8008d3c <_strtod_l+0x9c>
 8008d5c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008d5e:	b13a      	cbz	r2, 8008d70 <_strtod_l+0xd0>
 8008d60:	2135      	movs	r1, #53	@ 0x35
 8008d62:	a81c      	add	r0, sp, #112	@ 0x70
 8008d64:	f7ff ff3a 	bl	8008bdc <__copybits>
 8008d68:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008d6a:	9805      	ldr	r0, [sp, #20]
 8008d6c:	f7ff fb10 	bl	8008390 <_Bfree>
 8008d70:	3e01      	subs	r6, #1
 8008d72:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008d74:	2e04      	cmp	r6, #4
 8008d76:	d806      	bhi.n	8008d86 <_strtod_l+0xe6>
 8008d78:	e8df f006 	tbb	[pc, r6]
 8008d7c:	201d0314 	.word	0x201d0314
 8008d80:	14          	.byte	0x14
 8008d81:	00          	.byte	0x00
 8008d82:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008d86:	05e1      	lsls	r1, r4, #23
 8008d88:	bf48      	it	mi
 8008d8a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008d8e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008d92:	0d1b      	lsrs	r3, r3, #20
 8008d94:	051b      	lsls	r3, r3, #20
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d1bb      	bne.n	8008d12 <_strtod_l+0x72>
 8008d9a:	f7fe fb1d 	bl	80073d8 <__errno>
 8008d9e:	2322      	movs	r3, #34	@ 0x22
 8008da0:	6003      	str	r3, [r0, #0]
 8008da2:	e7b6      	b.n	8008d12 <_strtod_l+0x72>
 8008da4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008da8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008dac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008db0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008db4:	e7e7      	b.n	8008d86 <_strtod_l+0xe6>
 8008db6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008f38 <_strtod_l+0x298>
 8008dba:	e7e4      	b.n	8008d86 <_strtod_l+0xe6>
 8008dbc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008dc0:	f04f 3aff 	mov.w	sl, #4294967295
 8008dc4:	e7df      	b.n	8008d86 <_strtod_l+0xe6>
 8008dc6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008dc8:	1c5a      	adds	r2, r3, #1
 8008dca:	9219      	str	r2, [sp, #100]	@ 0x64
 8008dcc:	785b      	ldrb	r3, [r3, #1]
 8008dce:	2b30      	cmp	r3, #48	@ 0x30
 8008dd0:	d0f9      	beq.n	8008dc6 <_strtod_l+0x126>
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d09d      	beq.n	8008d12 <_strtod_l+0x72>
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	2700      	movs	r7, #0
 8008dda:	9308      	str	r3, [sp, #32]
 8008ddc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008dde:	930c      	str	r3, [sp, #48]	@ 0x30
 8008de0:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008de2:	46b9      	mov	r9, r7
 8008de4:	220a      	movs	r2, #10
 8008de6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008de8:	7805      	ldrb	r5, [r0, #0]
 8008dea:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008dee:	b2d9      	uxtb	r1, r3
 8008df0:	2909      	cmp	r1, #9
 8008df2:	d928      	bls.n	8008e46 <_strtod_l+0x1a6>
 8008df4:	494f      	ldr	r1, [pc, #316]	@ (8008f34 <_strtod_l+0x294>)
 8008df6:	2201      	movs	r2, #1
 8008df8:	f001 f97a 	bl	800a0f0 <strncmp>
 8008dfc:	2800      	cmp	r0, #0
 8008dfe:	d032      	beq.n	8008e66 <_strtod_l+0x1c6>
 8008e00:	2000      	movs	r0, #0
 8008e02:	462a      	mov	r2, r5
 8008e04:	900a      	str	r0, [sp, #40]	@ 0x28
 8008e06:	464d      	mov	r5, r9
 8008e08:	4603      	mov	r3, r0
 8008e0a:	2a65      	cmp	r2, #101	@ 0x65
 8008e0c:	d001      	beq.n	8008e12 <_strtod_l+0x172>
 8008e0e:	2a45      	cmp	r2, #69	@ 0x45
 8008e10:	d114      	bne.n	8008e3c <_strtod_l+0x19c>
 8008e12:	b91d      	cbnz	r5, 8008e1c <_strtod_l+0x17c>
 8008e14:	9a08      	ldr	r2, [sp, #32]
 8008e16:	4302      	orrs	r2, r0
 8008e18:	d096      	beq.n	8008d48 <_strtod_l+0xa8>
 8008e1a:	2500      	movs	r5, #0
 8008e1c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008e1e:	1c62      	adds	r2, r4, #1
 8008e20:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e22:	7862      	ldrb	r2, [r4, #1]
 8008e24:	2a2b      	cmp	r2, #43	@ 0x2b
 8008e26:	d07a      	beq.n	8008f1e <_strtod_l+0x27e>
 8008e28:	2a2d      	cmp	r2, #45	@ 0x2d
 8008e2a:	d07e      	beq.n	8008f2a <_strtod_l+0x28a>
 8008e2c:	f04f 0c00 	mov.w	ip, #0
 8008e30:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008e34:	2909      	cmp	r1, #9
 8008e36:	f240 8085 	bls.w	8008f44 <_strtod_l+0x2a4>
 8008e3a:	9419      	str	r4, [sp, #100]	@ 0x64
 8008e3c:	f04f 0800 	mov.w	r8, #0
 8008e40:	e0a5      	b.n	8008f8e <_strtod_l+0x2ee>
 8008e42:	2300      	movs	r3, #0
 8008e44:	e7c8      	b.n	8008dd8 <_strtod_l+0x138>
 8008e46:	f1b9 0f08 	cmp.w	r9, #8
 8008e4a:	bfd8      	it	le
 8008e4c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008e4e:	f100 0001 	add.w	r0, r0, #1
 8008e52:	bfda      	itte	le
 8008e54:	fb02 3301 	mlale	r3, r2, r1, r3
 8008e58:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008e5a:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008e5e:	f109 0901 	add.w	r9, r9, #1
 8008e62:	9019      	str	r0, [sp, #100]	@ 0x64
 8008e64:	e7bf      	b.n	8008de6 <_strtod_l+0x146>
 8008e66:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e68:	1c5a      	adds	r2, r3, #1
 8008e6a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e6c:	785a      	ldrb	r2, [r3, #1]
 8008e6e:	f1b9 0f00 	cmp.w	r9, #0
 8008e72:	d03b      	beq.n	8008eec <_strtod_l+0x24c>
 8008e74:	900a      	str	r0, [sp, #40]	@ 0x28
 8008e76:	464d      	mov	r5, r9
 8008e78:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008e7c:	2b09      	cmp	r3, #9
 8008e7e:	d912      	bls.n	8008ea6 <_strtod_l+0x206>
 8008e80:	2301      	movs	r3, #1
 8008e82:	e7c2      	b.n	8008e0a <_strtod_l+0x16a>
 8008e84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e86:	1c5a      	adds	r2, r3, #1
 8008e88:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e8a:	785a      	ldrb	r2, [r3, #1]
 8008e8c:	3001      	adds	r0, #1
 8008e8e:	2a30      	cmp	r2, #48	@ 0x30
 8008e90:	d0f8      	beq.n	8008e84 <_strtod_l+0x1e4>
 8008e92:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008e96:	2b08      	cmp	r3, #8
 8008e98:	f200 84d2 	bhi.w	8009840 <_strtod_l+0xba0>
 8008e9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e9e:	900a      	str	r0, [sp, #40]	@ 0x28
 8008ea0:	2000      	movs	r0, #0
 8008ea2:	930c      	str	r3, [sp, #48]	@ 0x30
 8008ea4:	4605      	mov	r5, r0
 8008ea6:	3a30      	subs	r2, #48	@ 0x30
 8008ea8:	f100 0301 	add.w	r3, r0, #1
 8008eac:	d018      	beq.n	8008ee0 <_strtod_l+0x240>
 8008eae:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008eb0:	4419      	add	r1, r3
 8008eb2:	910a      	str	r1, [sp, #40]	@ 0x28
 8008eb4:	462e      	mov	r6, r5
 8008eb6:	f04f 0e0a 	mov.w	lr, #10
 8008eba:	1c71      	adds	r1, r6, #1
 8008ebc:	eba1 0c05 	sub.w	ip, r1, r5
 8008ec0:	4563      	cmp	r3, ip
 8008ec2:	dc15      	bgt.n	8008ef0 <_strtod_l+0x250>
 8008ec4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008ec8:	182b      	adds	r3, r5, r0
 8008eca:	2b08      	cmp	r3, #8
 8008ecc:	f105 0501 	add.w	r5, r5, #1
 8008ed0:	4405      	add	r5, r0
 8008ed2:	dc1a      	bgt.n	8008f0a <_strtod_l+0x26a>
 8008ed4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008ed6:	230a      	movs	r3, #10
 8008ed8:	fb03 2301 	mla	r3, r3, r1, r2
 8008edc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008ede:	2300      	movs	r3, #0
 8008ee0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008ee2:	1c51      	adds	r1, r2, #1
 8008ee4:	9119      	str	r1, [sp, #100]	@ 0x64
 8008ee6:	7852      	ldrb	r2, [r2, #1]
 8008ee8:	4618      	mov	r0, r3
 8008eea:	e7c5      	b.n	8008e78 <_strtod_l+0x1d8>
 8008eec:	4648      	mov	r0, r9
 8008eee:	e7ce      	b.n	8008e8e <_strtod_l+0x1ee>
 8008ef0:	2e08      	cmp	r6, #8
 8008ef2:	dc05      	bgt.n	8008f00 <_strtod_l+0x260>
 8008ef4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008ef6:	fb0e f606 	mul.w	r6, lr, r6
 8008efa:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008efc:	460e      	mov	r6, r1
 8008efe:	e7dc      	b.n	8008eba <_strtod_l+0x21a>
 8008f00:	2910      	cmp	r1, #16
 8008f02:	bfd8      	it	le
 8008f04:	fb0e f707 	mulle.w	r7, lr, r7
 8008f08:	e7f8      	b.n	8008efc <_strtod_l+0x25c>
 8008f0a:	2b0f      	cmp	r3, #15
 8008f0c:	bfdc      	itt	le
 8008f0e:	230a      	movle	r3, #10
 8008f10:	fb03 2707 	mlale	r7, r3, r7, r2
 8008f14:	e7e3      	b.n	8008ede <_strtod_l+0x23e>
 8008f16:	2300      	movs	r3, #0
 8008f18:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	e77a      	b.n	8008e14 <_strtod_l+0x174>
 8008f1e:	f04f 0c00 	mov.w	ip, #0
 8008f22:	1ca2      	adds	r2, r4, #2
 8008f24:	9219      	str	r2, [sp, #100]	@ 0x64
 8008f26:	78a2      	ldrb	r2, [r4, #2]
 8008f28:	e782      	b.n	8008e30 <_strtod_l+0x190>
 8008f2a:	f04f 0c01 	mov.w	ip, #1
 8008f2e:	e7f8      	b.n	8008f22 <_strtod_l+0x282>
 8008f30:	0800ae54 	.word	0x0800ae54
 8008f34:	0800ac87 	.word	0x0800ac87
 8008f38:	7ff00000 	.word	0x7ff00000
 8008f3c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008f3e:	1c51      	adds	r1, r2, #1
 8008f40:	9119      	str	r1, [sp, #100]	@ 0x64
 8008f42:	7852      	ldrb	r2, [r2, #1]
 8008f44:	2a30      	cmp	r2, #48	@ 0x30
 8008f46:	d0f9      	beq.n	8008f3c <_strtod_l+0x29c>
 8008f48:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008f4c:	2908      	cmp	r1, #8
 8008f4e:	f63f af75 	bhi.w	8008e3c <_strtod_l+0x19c>
 8008f52:	3a30      	subs	r2, #48	@ 0x30
 8008f54:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f56:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008f58:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008f5a:	f04f 080a 	mov.w	r8, #10
 8008f5e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008f60:	1c56      	adds	r6, r2, #1
 8008f62:	9619      	str	r6, [sp, #100]	@ 0x64
 8008f64:	7852      	ldrb	r2, [r2, #1]
 8008f66:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008f6a:	f1be 0f09 	cmp.w	lr, #9
 8008f6e:	d939      	bls.n	8008fe4 <_strtod_l+0x344>
 8008f70:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008f72:	1a76      	subs	r6, r6, r1
 8008f74:	2e08      	cmp	r6, #8
 8008f76:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008f7a:	dc03      	bgt.n	8008f84 <_strtod_l+0x2e4>
 8008f7c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008f7e:	4588      	cmp	r8, r1
 8008f80:	bfa8      	it	ge
 8008f82:	4688      	movge	r8, r1
 8008f84:	f1bc 0f00 	cmp.w	ip, #0
 8008f88:	d001      	beq.n	8008f8e <_strtod_l+0x2ee>
 8008f8a:	f1c8 0800 	rsb	r8, r8, #0
 8008f8e:	2d00      	cmp	r5, #0
 8008f90:	d14e      	bne.n	8009030 <_strtod_l+0x390>
 8008f92:	9908      	ldr	r1, [sp, #32]
 8008f94:	4308      	orrs	r0, r1
 8008f96:	f47f aebc 	bne.w	8008d12 <_strtod_l+0x72>
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	f47f aed4 	bne.w	8008d48 <_strtod_l+0xa8>
 8008fa0:	2a69      	cmp	r2, #105	@ 0x69
 8008fa2:	d028      	beq.n	8008ff6 <_strtod_l+0x356>
 8008fa4:	dc25      	bgt.n	8008ff2 <_strtod_l+0x352>
 8008fa6:	2a49      	cmp	r2, #73	@ 0x49
 8008fa8:	d025      	beq.n	8008ff6 <_strtod_l+0x356>
 8008faa:	2a4e      	cmp	r2, #78	@ 0x4e
 8008fac:	f47f aecc 	bne.w	8008d48 <_strtod_l+0xa8>
 8008fb0:	499a      	ldr	r1, [pc, #616]	@ (800921c <_strtod_l+0x57c>)
 8008fb2:	a819      	add	r0, sp, #100	@ 0x64
 8008fb4:	f001 fba4 	bl	800a700 <__match>
 8008fb8:	2800      	cmp	r0, #0
 8008fba:	f43f aec5 	beq.w	8008d48 <_strtod_l+0xa8>
 8008fbe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008fc0:	781b      	ldrb	r3, [r3, #0]
 8008fc2:	2b28      	cmp	r3, #40	@ 0x28
 8008fc4:	d12e      	bne.n	8009024 <_strtod_l+0x384>
 8008fc6:	4996      	ldr	r1, [pc, #600]	@ (8009220 <_strtod_l+0x580>)
 8008fc8:	aa1c      	add	r2, sp, #112	@ 0x70
 8008fca:	a819      	add	r0, sp, #100	@ 0x64
 8008fcc:	f001 fbac 	bl	800a728 <__hexnan>
 8008fd0:	2805      	cmp	r0, #5
 8008fd2:	d127      	bne.n	8009024 <_strtod_l+0x384>
 8008fd4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008fd6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008fda:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008fde:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008fe2:	e696      	b.n	8008d12 <_strtod_l+0x72>
 8008fe4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008fe6:	fb08 2101 	mla	r1, r8, r1, r2
 8008fea:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008fee:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ff0:	e7b5      	b.n	8008f5e <_strtod_l+0x2be>
 8008ff2:	2a6e      	cmp	r2, #110	@ 0x6e
 8008ff4:	e7da      	b.n	8008fac <_strtod_l+0x30c>
 8008ff6:	498b      	ldr	r1, [pc, #556]	@ (8009224 <_strtod_l+0x584>)
 8008ff8:	a819      	add	r0, sp, #100	@ 0x64
 8008ffa:	f001 fb81 	bl	800a700 <__match>
 8008ffe:	2800      	cmp	r0, #0
 8009000:	f43f aea2 	beq.w	8008d48 <_strtod_l+0xa8>
 8009004:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009006:	4988      	ldr	r1, [pc, #544]	@ (8009228 <_strtod_l+0x588>)
 8009008:	3b01      	subs	r3, #1
 800900a:	a819      	add	r0, sp, #100	@ 0x64
 800900c:	9319      	str	r3, [sp, #100]	@ 0x64
 800900e:	f001 fb77 	bl	800a700 <__match>
 8009012:	b910      	cbnz	r0, 800901a <_strtod_l+0x37a>
 8009014:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009016:	3301      	adds	r3, #1
 8009018:	9319      	str	r3, [sp, #100]	@ 0x64
 800901a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009238 <_strtod_l+0x598>
 800901e:	f04f 0a00 	mov.w	sl, #0
 8009022:	e676      	b.n	8008d12 <_strtod_l+0x72>
 8009024:	4881      	ldr	r0, [pc, #516]	@ (800922c <_strtod_l+0x58c>)
 8009026:	f001 f8a7 	bl	800a178 <nan>
 800902a:	ec5b ab10 	vmov	sl, fp, d0
 800902e:	e670      	b.n	8008d12 <_strtod_l+0x72>
 8009030:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009032:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009034:	eba8 0303 	sub.w	r3, r8, r3
 8009038:	f1b9 0f00 	cmp.w	r9, #0
 800903c:	bf08      	it	eq
 800903e:	46a9      	moveq	r9, r5
 8009040:	2d10      	cmp	r5, #16
 8009042:	9309      	str	r3, [sp, #36]	@ 0x24
 8009044:	462c      	mov	r4, r5
 8009046:	bfa8      	it	ge
 8009048:	2410      	movge	r4, #16
 800904a:	f7f7 fa83 	bl	8000554 <__aeabi_ui2d>
 800904e:	2d09      	cmp	r5, #9
 8009050:	4682      	mov	sl, r0
 8009052:	468b      	mov	fp, r1
 8009054:	dc13      	bgt.n	800907e <_strtod_l+0x3de>
 8009056:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009058:	2b00      	cmp	r3, #0
 800905a:	f43f ae5a 	beq.w	8008d12 <_strtod_l+0x72>
 800905e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009060:	dd78      	ble.n	8009154 <_strtod_l+0x4b4>
 8009062:	2b16      	cmp	r3, #22
 8009064:	dc5f      	bgt.n	8009126 <_strtod_l+0x486>
 8009066:	4972      	ldr	r1, [pc, #456]	@ (8009230 <_strtod_l+0x590>)
 8009068:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800906c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009070:	4652      	mov	r2, sl
 8009072:	465b      	mov	r3, fp
 8009074:	f7f7 fae8 	bl	8000648 <__aeabi_dmul>
 8009078:	4682      	mov	sl, r0
 800907a:	468b      	mov	fp, r1
 800907c:	e649      	b.n	8008d12 <_strtod_l+0x72>
 800907e:	4b6c      	ldr	r3, [pc, #432]	@ (8009230 <_strtod_l+0x590>)
 8009080:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009084:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009088:	f7f7 fade 	bl	8000648 <__aeabi_dmul>
 800908c:	4682      	mov	sl, r0
 800908e:	4638      	mov	r0, r7
 8009090:	468b      	mov	fp, r1
 8009092:	f7f7 fa5f 	bl	8000554 <__aeabi_ui2d>
 8009096:	4602      	mov	r2, r0
 8009098:	460b      	mov	r3, r1
 800909a:	4650      	mov	r0, sl
 800909c:	4659      	mov	r1, fp
 800909e:	f7f7 f91d 	bl	80002dc <__adddf3>
 80090a2:	2d0f      	cmp	r5, #15
 80090a4:	4682      	mov	sl, r0
 80090a6:	468b      	mov	fp, r1
 80090a8:	ddd5      	ble.n	8009056 <_strtod_l+0x3b6>
 80090aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090ac:	1b2c      	subs	r4, r5, r4
 80090ae:	441c      	add	r4, r3
 80090b0:	2c00      	cmp	r4, #0
 80090b2:	f340 8093 	ble.w	80091dc <_strtod_l+0x53c>
 80090b6:	f014 030f 	ands.w	r3, r4, #15
 80090ba:	d00a      	beq.n	80090d2 <_strtod_l+0x432>
 80090bc:	495c      	ldr	r1, [pc, #368]	@ (8009230 <_strtod_l+0x590>)
 80090be:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80090c2:	4652      	mov	r2, sl
 80090c4:	465b      	mov	r3, fp
 80090c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80090ca:	f7f7 fabd 	bl	8000648 <__aeabi_dmul>
 80090ce:	4682      	mov	sl, r0
 80090d0:	468b      	mov	fp, r1
 80090d2:	f034 040f 	bics.w	r4, r4, #15
 80090d6:	d073      	beq.n	80091c0 <_strtod_l+0x520>
 80090d8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80090dc:	dd49      	ble.n	8009172 <_strtod_l+0x4d2>
 80090de:	2400      	movs	r4, #0
 80090e0:	46a0      	mov	r8, r4
 80090e2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80090e4:	46a1      	mov	r9, r4
 80090e6:	9a05      	ldr	r2, [sp, #20]
 80090e8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009238 <_strtod_l+0x598>
 80090ec:	2322      	movs	r3, #34	@ 0x22
 80090ee:	6013      	str	r3, [r2, #0]
 80090f0:	f04f 0a00 	mov.w	sl, #0
 80090f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	f43f ae0b 	beq.w	8008d12 <_strtod_l+0x72>
 80090fc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80090fe:	9805      	ldr	r0, [sp, #20]
 8009100:	f7ff f946 	bl	8008390 <_Bfree>
 8009104:	9805      	ldr	r0, [sp, #20]
 8009106:	4649      	mov	r1, r9
 8009108:	f7ff f942 	bl	8008390 <_Bfree>
 800910c:	9805      	ldr	r0, [sp, #20]
 800910e:	4641      	mov	r1, r8
 8009110:	f7ff f93e 	bl	8008390 <_Bfree>
 8009114:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009116:	9805      	ldr	r0, [sp, #20]
 8009118:	f7ff f93a 	bl	8008390 <_Bfree>
 800911c:	9805      	ldr	r0, [sp, #20]
 800911e:	4621      	mov	r1, r4
 8009120:	f7ff f936 	bl	8008390 <_Bfree>
 8009124:	e5f5      	b.n	8008d12 <_strtod_l+0x72>
 8009126:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009128:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800912c:	4293      	cmp	r3, r2
 800912e:	dbbc      	blt.n	80090aa <_strtod_l+0x40a>
 8009130:	4c3f      	ldr	r4, [pc, #252]	@ (8009230 <_strtod_l+0x590>)
 8009132:	f1c5 050f 	rsb	r5, r5, #15
 8009136:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800913a:	4652      	mov	r2, sl
 800913c:	465b      	mov	r3, fp
 800913e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009142:	f7f7 fa81 	bl	8000648 <__aeabi_dmul>
 8009146:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009148:	1b5d      	subs	r5, r3, r5
 800914a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800914e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009152:	e78f      	b.n	8009074 <_strtod_l+0x3d4>
 8009154:	3316      	adds	r3, #22
 8009156:	dba8      	blt.n	80090aa <_strtod_l+0x40a>
 8009158:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800915a:	eba3 0808 	sub.w	r8, r3, r8
 800915e:	4b34      	ldr	r3, [pc, #208]	@ (8009230 <_strtod_l+0x590>)
 8009160:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009164:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009168:	4650      	mov	r0, sl
 800916a:	4659      	mov	r1, fp
 800916c:	f7f7 fb96 	bl	800089c <__aeabi_ddiv>
 8009170:	e782      	b.n	8009078 <_strtod_l+0x3d8>
 8009172:	2300      	movs	r3, #0
 8009174:	4f2f      	ldr	r7, [pc, #188]	@ (8009234 <_strtod_l+0x594>)
 8009176:	1124      	asrs	r4, r4, #4
 8009178:	4650      	mov	r0, sl
 800917a:	4659      	mov	r1, fp
 800917c:	461e      	mov	r6, r3
 800917e:	2c01      	cmp	r4, #1
 8009180:	dc21      	bgt.n	80091c6 <_strtod_l+0x526>
 8009182:	b10b      	cbz	r3, 8009188 <_strtod_l+0x4e8>
 8009184:	4682      	mov	sl, r0
 8009186:	468b      	mov	fp, r1
 8009188:	492a      	ldr	r1, [pc, #168]	@ (8009234 <_strtod_l+0x594>)
 800918a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800918e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009192:	4652      	mov	r2, sl
 8009194:	465b      	mov	r3, fp
 8009196:	e9d1 0100 	ldrd	r0, r1, [r1]
 800919a:	f7f7 fa55 	bl	8000648 <__aeabi_dmul>
 800919e:	4b26      	ldr	r3, [pc, #152]	@ (8009238 <_strtod_l+0x598>)
 80091a0:	460a      	mov	r2, r1
 80091a2:	400b      	ands	r3, r1
 80091a4:	4925      	ldr	r1, [pc, #148]	@ (800923c <_strtod_l+0x59c>)
 80091a6:	428b      	cmp	r3, r1
 80091a8:	4682      	mov	sl, r0
 80091aa:	d898      	bhi.n	80090de <_strtod_l+0x43e>
 80091ac:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80091b0:	428b      	cmp	r3, r1
 80091b2:	bf86      	itte	hi
 80091b4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009240 <_strtod_l+0x5a0>
 80091b8:	f04f 3aff 	movhi.w	sl, #4294967295
 80091bc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80091c0:	2300      	movs	r3, #0
 80091c2:	9308      	str	r3, [sp, #32]
 80091c4:	e076      	b.n	80092b4 <_strtod_l+0x614>
 80091c6:	07e2      	lsls	r2, r4, #31
 80091c8:	d504      	bpl.n	80091d4 <_strtod_l+0x534>
 80091ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80091ce:	f7f7 fa3b 	bl	8000648 <__aeabi_dmul>
 80091d2:	2301      	movs	r3, #1
 80091d4:	3601      	adds	r6, #1
 80091d6:	1064      	asrs	r4, r4, #1
 80091d8:	3708      	adds	r7, #8
 80091da:	e7d0      	b.n	800917e <_strtod_l+0x4de>
 80091dc:	d0f0      	beq.n	80091c0 <_strtod_l+0x520>
 80091de:	4264      	negs	r4, r4
 80091e0:	f014 020f 	ands.w	r2, r4, #15
 80091e4:	d00a      	beq.n	80091fc <_strtod_l+0x55c>
 80091e6:	4b12      	ldr	r3, [pc, #72]	@ (8009230 <_strtod_l+0x590>)
 80091e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80091ec:	4650      	mov	r0, sl
 80091ee:	4659      	mov	r1, fp
 80091f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091f4:	f7f7 fb52 	bl	800089c <__aeabi_ddiv>
 80091f8:	4682      	mov	sl, r0
 80091fa:	468b      	mov	fp, r1
 80091fc:	1124      	asrs	r4, r4, #4
 80091fe:	d0df      	beq.n	80091c0 <_strtod_l+0x520>
 8009200:	2c1f      	cmp	r4, #31
 8009202:	dd1f      	ble.n	8009244 <_strtod_l+0x5a4>
 8009204:	2400      	movs	r4, #0
 8009206:	46a0      	mov	r8, r4
 8009208:	940b      	str	r4, [sp, #44]	@ 0x2c
 800920a:	46a1      	mov	r9, r4
 800920c:	9a05      	ldr	r2, [sp, #20]
 800920e:	2322      	movs	r3, #34	@ 0x22
 8009210:	f04f 0a00 	mov.w	sl, #0
 8009214:	f04f 0b00 	mov.w	fp, #0
 8009218:	6013      	str	r3, [r2, #0]
 800921a:	e76b      	b.n	80090f4 <_strtod_l+0x454>
 800921c:	0800ab75 	.word	0x0800ab75
 8009220:	0800ae40 	.word	0x0800ae40
 8009224:	0800ab6d 	.word	0x0800ab6d
 8009228:	0800aba4 	.word	0x0800aba4
 800922c:	0800acdd 	.word	0x0800acdd
 8009230:	0800ad78 	.word	0x0800ad78
 8009234:	0800ad50 	.word	0x0800ad50
 8009238:	7ff00000 	.word	0x7ff00000
 800923c:	7ca00000 	.word	0x7ca00000
 8009240:	7fefffff 	.word	0x7fefffff
 8009244:	f014 0310 	ands.w	r3, r4, #16
 8009248:	bf18      	it	ne
 800924a:	236a      	movne	r3, #106	@ 0x6a
 800924c:	4ea9      	ldr	r6, [pc, #676]	@ (80094f4 <_strtod_l+0x854>)
 800924e:	9308      	str	r3, [sp, #32]
 8009250:	4650      	mov	r0, sl
 8009252:	4659      	mov	r1, fp
 8009254:	2300      	movs	r3, #0
 8009256:	07e7      	lsls	r7, r4, #31
 8009258:	d504      	bpl.n	8009264 <_strtod_l+0x5c4>
 800925a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800925e:	f7f7 f9f3 	bl	8000648 <__aeabi_dmul>
 8009262:	2301      	movs	r3, #1
 8009264:	1064      	asrs	r4, r4, #1
 8009266:	f106 0608 	add.w	r6, r6, #8
 800926a:	d1f4      	bne.n	8009256 <_strtod_l+0x5b6>
 800926c:	b10b      	cbz	r3, 8009272 <_strtod_l+0x5d2>
 800926e:	4682      	mov	sl, r0
 8009270:	468b      	mov	fp, r1
 8009272:	9b08      	ldr	r3, [sp, #32]
 8009274:	b1b3      	cbz	r3, 80092a4 <_strtod_l+0x604>
 8009276:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800927a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800927e:	2b00      	cmp	r3, #0
 8009280:	4659      	mov	r1, fp
 8009282:	dd0f      	ble.n	80092a4 <_strtod_l+0x604>
 8009284:	2b1f      	cmp	r3, #31
 8009286:	dd56      	ble.n	8009336 <_strtod_l+0x696>
 8009288:	2b34      	cmp	r3, #52	@ 0x34
 800928a:	bfde      	ittt	le
 800928c:	f04f 33ff 	movle.w	r3, #4294967295
 8009290:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009294:	4093      	lslle	r3, r2
 8009296:	f04f 0a00 	mov.w	sl, #0
 800929a:	bfcc      	ite	gt
 800929c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80092a0:	ea03 0b01 	andle.w	fp, r3, r1
 80092a4:	2200      	movs	r2, #0
 80092a6:	2300      	movs	r3, #0
 80092a8:	4650      	mov	r0, sl
 80092aa:	4659      	mov	r1, fp
 80092ac:	f7f7 fc34 	bl	8000b18 <__aeabi_dcmpeq>
 80092b0:	2800      	cmp	r0, #0
 80092b2:	d1a7      	bne.n	8009204 <_strtod_l+0x564>
 80092b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80092b6:	9300      	str	r3, [sp, #0]
 80092b8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80092ba:	9805      	ldr	r0, [sp, #20]
 80092bc:	462b      	mov	r3, r5
 80092be:	464a      	mov	r2, r9
 80092c0:	f7ff f8ce 	bl	8008460 <__s2b>
 80092c4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80092c6:	2800      	cmp	r0, #0
 80092c8:	f43f af09 	beq.w	80090de <_strtod_l+0x43e>
 80092cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80092ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092d0:	2a00      	cmp	r2, #0
 80092d2:	eba3 0308 	sub.w	r3, r3, r8
 80092d6:	bfa8      	it	ge
 80092d8:	2300      	movge	r3, #0
 80092da:	9312      	str	r3, [sp, #72]	@ 0x48
 80092dc:	2400      	movs	r4, #0
 80092de:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80092e2:	9316      	str	r3, [sp, #88]	@ 0x58
 80092e4:	46a0      	mov	r8, r4
 80092e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80092e8:	9805      	ldr	r0, [sp, #20]
 80092ea:	6859      	ldr	r1, [r3, #4]
 80092ec:	f7ff f810 	bl	8008310 <_Balloc>
 80092f0:	4681      	mov	r9, r0
 80092f2:	2800      	cmp	r0, #0
 80092f4:	f43f aef7 	beq.w	80090e6 <_strtod_l+0x446>
 80092f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80092fa:	691a      	ldr	r2, [r3, #16]
 80092fc:	3202      	adds	r2, #2
 80092fe:	f103 010c 	add.w	r1, r3, #12
 8009302:	0092      	lsls	r2, r2, #2
 8009304:	300c      	adds	r0, #12
 8009306:	f7fe f894 	bl	8007432 <memcpy>
 800930a:	ec4b ab10 	vmov	d0, sl, fp
 800930e:	9805      	ldr	r0, [sp, #20]
 8009310:	aa1c      	add	r2, sp, #112	@ 0x70
 8009312:	a91b      	add	r1, sp, #108	@ 0x6c
 8009314:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009318:	f7ff fbd6 	bl	8008ac8 <__d2b>
 800931c:	901a      	str	r0, [sp, #104]	@ 0x68
 800931e:	2800      	cmp	r0, #0
 8009320:	f43f aee1 	beq.w	80090e6 <_strtod_l+0x446>
 8009324:	9805      	ldr	r0, [sp, #20]
 8009326:	2101      	movs	r1, #1
 8009328:	f7ff f930 	bl	800858c <__i2b>
 800932c:	4680      	mov	r8, r0
 800932e:	b948      	cbnz	r0, 8009344 <_strtod_l+0x6a4>
 8009330:	f04f 0800 	mov.w	r8, #0
 8009334:	e6d7      	b.n	80090e6 <_strtod_l+0x446>
 8009336:	f04f 32ff 	mov.w	r2, #4294967295
 800933a:	fa02 f303 	lsl.w	r3, r2, r3
 800933e:	ea03 0a0a 	and.w	sl, r3, sl
 8009342:	e7af      	b.n	80092a4 <_strtod_l+0x604>
 8009344:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009346:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009348:	2d00      	cmp	r5, #0
 800934a:	bfab      	itete	ge
 800934c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800934e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009350:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009352:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009354:	bfac      	ite	ge
 8009356:	18ef      	addge	r7, r5, r3
 8009358:	1b5e      	sublt	r6, r3, r5
 800935a:	9b08      	ldr	r3, [sp, #32]
 800935c:	1aed      	subs	r5, r5, r3
 800935e:	4415      	add	r5, r2
 8009360:	4b65      	ldr	r3, [pc, #404]	@ (80094f8 <_strtod_l+0x858>)
 8009362:	3d01      	subs	r5, #1
 8009364:	429d      	cmp	r5, r3
 8009366:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800936a:	da50      	bge.n	800940e <_strtod_l+0x76e>
 800936c:	1b5b      	subs	r3, r3, r5
 800936e:	2b1f      	cmp	r3, #31
 8009370:	eba2 0203 	sub.w	r2, r2, r3
 8009374:	f04f 0101 	mov.w	r1, #1
 8009378:	dc3d      	bgt.n	80093f6 <_strtod_l+0x756>
 800937a:	fa01 f303 	lsl.w	r3, r1, r3
 800937e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009380:	2300      	movs	r3, #0
 8009382:	9310      	str	r3, [sp, #64]	@ 0x40
 8009384:	18bd      	adds	r5, r7, r2
 8009386:	9b08      	ldr	r3, [sp, #32]
 8009388:	42af      	cmp	r7, r5
 800938a:	4416      	add	r6, r2
 800938c:	441e      	add	r6, r3
 800938e:	463b      	mov	r3, r7
 8009390:	bfa8      	it	ge
 8009392:	462b      	movge	r3, r5
 8009394:	42b3      	cmp	r3, r6
 8009396:	bfa8      	it	ge
 8009398:	4633      	movge	r3, r6
 800939a:	2b00      	cmp	r3, #0
 800939c:	bfc2      	ittt	gt
 800939e:	1aed      	subgt	r5, r5, r3
 80093a0:	1af6      	subgt	r6, r6, r3
 80093a2:	1aff      	subgt	r7, r7, r3
 80093a4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	dd16      	ble.n	80093d8 <_strtod_l+0x738>
 80093aa:	4641      	mov	r1, r8
 80093ac:	9805      	ldr	r0, [sp, #20]
 80093ae:	461a      	mov	r2, r3
 80093b0:	f7ff f9a4 	bl	80086fc <__pow5mult>
 80093b4:	4680      	mov	r8, r0
 80093b6:	2800      	cmp	r0, #0
 80093b8:	d0ba      	beq.n	8009330 <_strtod_l+0x690>
 80093ba:	4601      	mov	r1, r0
 80093bc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80093be:	9805      	ldr	r0, [sp, #20]
 80093c0:	f7ff f8fa 	bl	80085b8 <__multiply>
 80093c4:	900a      	str	r0, [sp, #40]	@ 0x28
 80093c6:	2800      	cmp	r0, #0
 80093c8:	f43f ae8d 	beq.w	80090e6 <_strtod_l+0x446>
 80093cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80093ce:	9805      	ldr	r0, [sp, #20]
 80093d0:	f7fe ffde 	bl	8008390 <_Bfree>
 80093d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80093d8:	2d00      	cmp	r5, #0
 80093da:	dc1d      	bgt.n	8009418 <_strtod_l+0x778>
 80093dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093de:	2b00      	cmp	r3, #0
 80093e0:	dd23      	ble.n	800942a <_strtod_l+0x78a>
 80093e2:	4649      	mov	r1, r9
 80093e4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80093e6:	9805      	ldr	r0, [sp, #20]
 80093e8:	f7ff f988 	bl	80086fc <__pow5mult>
 80093ec:	4681      	mov	r9, r0
 80093ee:	b9e0      	cbnz	r0, 800942a <_strtod_l+0x78a>
 80093f0:	f04f 0900 	mov.w	r9, #0
 80093f4:	e677      	b.n	80090e6 <_strtod_l+0x446>
 80093f6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80093fa:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80093fe:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009402:	35e2      	adds	r5, #226	@ 0xe2
 8009404:	fa01 f305 	lsl.w	r3, r1, r5
 8009408:	9310      	str	r3, [sp, #64]	@ 0x40
 800940a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800940c:	e7ba      	b.n	8009384 <_strtod_l+0x6e4>
 800940e:	2300      	movs	r3, #0
 8009410:	9310      	str	r3, [sp, #64]	@ 0x40
 8009412:	2301      	movs	r3, #1
 8009414:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009416:	e7b5      	b.n	8009384 <_strtod_l+0x6e4>
 8009418:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800941a:	9805      	ldr	r0, [sp, #20]
 800941c:	462a      	mov	r2, r5
 800941e:	f7ff f9c7 	bl	80087b0 <__lshift>
 8009422:	901a      	str	r0, [sp, #104]	@ 0x68
 8009424:	2800      	cmp	r0, #0
 8009426:	d1d9      	bne.n	80093dc <_strtod_l+0x73c>
 8009428:	e65d      	b.n	80090e6 <_strtod_l+0x446>
 800942a:	2e00      	cmp	r6, #0
 800942c:	dd07      	ble.n	800943e <_strtod_l+0x79e>
 800942e:	4649      	mov	r1, r9
 8009430:	9805      	ldr	r0, [sp, #20]
 8009432:	4632      	mov	r2, r6
 8009434:	f7ff f9bc 	bl	80087b0 <__lshift>
 8009438:	4681      	mov	r9, r0
 800943a:	2800      	cmp	r0, #0
 800943c:	d0d8      	beq.n	80093f0 <_strtod_l+0x750>
 800943e:	2f00      	cmp	r7, #0
 8009440:	dd08      	ble.n	8009454 <_strtod_l+0x7b4>
 8009442:	4641      	mov	r1, r8
 8009444:	9805      	ldr	r0, [sp, #20]
 8009446:	463a      	mov	r2, r7
 8009448:	f7ff f9b2 	bl	80087b0 <__lshift>
 800944c:	4680      	mov	r8, r0
 800944e:	2800      	cmp	r0, #0
 8009450:	f43f ae49 	beq.w	80090e6 <_strtod_l+0x446>
 8009454:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009456:	9805      	ldr	r0, [sp, #20]
 8009458:	464a      	mov	r2, r9
 800945a:	f7ff fa31 	bl	80088c0 <__mdiff>
 800945e:	4604      	mov	r4, r0
 8009460:	2800      	cmp	r0, #0
 8009462:	f43f ae40 	beq.w	80090e6 <_strtod_l+0x446>
 8009466:	68c3      	ldr	r3, [r0, #12]
 8009468:	930f      	str	r3, [sp, #60]	@ 0x3c
 800946a:	2300      	movs	r3, #0
 800946c:	60c3      	str	r3, [r0, #12]
 800946e:	4641      	mov	r1, r8
 8009470:	f7ff fa0a 	bl	8008888 <__mcmp>
 8009474:	2800      	cmp	r0, #0
 8009476:	da45      	bge.n	8009504 <_strtod_l+0x864>
 8009478:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800947a:	ea53 030a 	orrs.w	r3, r3, sl
 800947e:	d16b      	bne.n	8009558 <_strtod_l+0x8b8>
 8009480:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009484:	2b00      	cmp	r3, #0
 8009486:	d167      	bne.n	8009558 <_strtod_l+0x8b8>
 8009488:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800948c:	0d1b      	lsrs	r3, r3, #20
 800948e:	051b      	lsls	r3, r3, #20
 8009490:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009494:	d960      	bls.n	8009558 <_strtod_l+0x8b8>
 8009496:	6963      	ldr	r3, [r4, #20]
 8009498:	b913      	cbnz	r3, 80094a0 <_strtod_l+0x800>
 800949a:	6923      	ldr	r3, [r4, #16]
 800949c:	2b01      	cmp	r3, #1
 800949e:	dd5b      	ble.n	8009558 <_strtod_l+0x8b8>
 80094a0:	4621      	mov	r1, r4
 80094a2:	2201      	movs	r2, #1
 80094a4:	9805      	ldr	r0, [sp, #20]
 80094a6:	f7ff f983 	bl	80087b0 <__lshift>
 80094aa:	4641      	mov	r1, r8
 80094ac:	4604      	mov	r4, r0
 80094ae:	f7ff f9eb 	bl	8008888 <__mcmp>
 80094b2:	2800      	cmp	r0, #0
 80094b4:	dd50      	ble.n	8009558 <_strtod_l+0x8b8>
 80094b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80094ba:	9a08      	ldr	r2, [sp, #32]
 80094bc:	0d1b      	lsrs	r3, r3, #20
 80094be:	051b      	lsls	r3, r3, #20
 80094c0:	2a00      	cmp	r2, #0
 80094c2:	d06a      	beq.n	800959a <_strtod_l+0x8fa>
 80094c4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80094c8:	d867      	bhi.n	800959a <_strtod_l+0x8fa>
 80094ca:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80094ce:	f67f ae9d 	bls.w	800920c <_strtod_l+0x56c>
 80094d2:	4b0a      	ldr	r3, [pc, #40]	@ (80094fc <_strtod_l+0x85c>)
 80094d4:	4650      	mov	r0, sl
 80094d6:	4659      	mov	r1, fp
 80094d8:	2200      	movs	r2, #0
 80094da:	f7f7 f8b5 	bl	8000648 <__aeabi_dmul>
 80094de:	4b08      	ldr	r3, [pc, #32]	@ (8009500 <_strtod_l+0x860>)
 80094e0:	400b      	ands	r3, r1
 80094e2:	4682      	mov	sl, r0
 80094e4:	468b      	mov	fp, r1
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	f47f ae08 	bne.w	80090fc <_strtod_l+0x45c>
 80094ec:	9a05      	ldr	r2, [sp, #20]
 80094ee:	2322      	movs	r3, #34	@ 0x22
 80094f0:	6013      	str	r3, [r2, #0]
 80094f2:	e603      	b.n	80090fc <_strtod_l+0x45c>
 80094f4:	0800ae68 	.word	0x0800ae68
 80094f8:	fffffc02 	.word	0xfffffc02
 80094fc:	39500000 	.word	0x39500000
 8009500:	7ff00000 	.word	0x7ff00000
 8009504:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009508:	d165      	bne.n	80095d6 <_strtod_l+0x936>
 800950a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800950c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009510:	b35a      	cbz	r2, 800956a <_strtod_l+0x8ca>
 8009512:	4a9f      	ldr	r2, [pc, #636]	@ (8009790 <_strtod_l+0xaf0>)
 8009514:	4293      	cmp	r3, r2
 8009516:	d12b      	bne.n	8009570 <_strtod_l+0x8d0>
 8009518:	9b08      	ldr	r3, [sp, #32]
 800951a:	4651      	mov	r1, sl
 800951c:	b303      	cbz	r3, 8009560 <_strtod_l+0x8c0>
 800951e:	4b9d      	ldr	r3, [pc, #628]	@ (8009794 <_strtod_l+0xaf4>)
 8009520:	465a      	mov	r2, fp
 8009522:	4013      	ands	r3, r2
 8009524:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009528:	f04f 32ff 	mov.w	r2, #4294967295
 800952c:	d81b      	bhi.n	8009566 <_strtod_l+0x8c6>
 800952e:	0d1b      	lsrs	r3, r3, #20
 8009530:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009534:	fa02 f303 	lsl.w	r3, r2, r3
 8009538:	4299      	cmp	r1, r3
 800953a:	d119      	bne.n	8009570 <_strtod_l+0x8d0>
 800953c:	4b96      	ldr	r3, [pc, #600]	@ (8009798 <_strtod_l+0xaf8>)
 800953e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009540:	429a      	cmp	r2, r3
 8009542:	d102      	bne.n	800954a <_strtod_l+0x8aa>
 8009544:	3101      	adds	r1, #1
 8009546:	f43f adce 	beq.w	80090e6 <_strtod_l+0x446>
 800954a:	4b92      	ldr	r3, [pc, #584]	@ (8009794 <_strtod_l+0xaf4>)
 800954c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800954e:	401a      	ands	r2, r3
 8009550:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009554:	f04f 0a00 	mov.w	sl, #0
 8009558:	9b08      	ldr	r3, [sp, #32]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d1b9      	bne.n	80094d2 <_strtod_l+0x832>
 800955e:	e5cd      	b.n	80090fc <_strtod_l+0x45c>
 8009560:	f04f 33ff 	mov.w	r3, #4294967295
 8009564:	e7e8      	b.n	8009538 <_strtod_l+0x898>
 8009566:	4613      	mov	r3, r2
 8009568:	e7e6      	b.n	8009538 <_strtod_l+0x898>
 800956a:	ea53 030a 	orrs.w	r3, r3, sl
 800956e:	d0a2      	beq.n	80094b6 <_strtod_l+0x816>
 8009570:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009572:	b1db      	cbz	r3, 80095ac <_strtod_l+0x90c>
 8009574:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009576:	4213      	tst	r3, r2
 8009578:	d0ee      	beq.n	8009558 <_strtod_l+0x8b8>
 800957a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800957c:	9a08      	ldr	r2, [sp, #32]
 800957e:	4650      	mov	r0, sl
 8009580:	4659      	mov	r1, fp
 8009582:	b1bb      	cbz	r3, 80095b4 <_strtod_l+0x914>
 8009584:	f7ff fb6e 	bl	8008c64 <sulp>
 8009588:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800958c:	ec53 2b10 	vmov	r2, r3, d0
 8009590:	f7f6 fea4 	bl	80002dc <__adddf3>
 8009594:	4682      	mov	sl, r0
 8009596:	468b      	mov	fp, r1
 8009598:	e7de      	b.n	8009558 <_strtod_l+0x8b8>
 800959a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800959e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80095a2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80095a6:	f04f 3aff 	mov.w	sl, #4294967295
 80095aa:	e7d5      	b.n	8009558 <_strtod_l+0x8b8>
 80095ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80095ae:	ea13 0f0a 	tst.w	r3, sl
 80095b2:	e7e1      	b.n	8009578 <_strtod_l+0x8d8>
 80095b4:	f7ff fb56 	bl	8008c64 <sulp>
 80095b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80095bc:	ec53 2b10 	vmov	r2, r3, d0
 80095c0:	f7f6 fe8a 	bl	80002d8 <__aeabi_dsub>
 80095c4:	2200      	movs	r2, #0
 80095c6:	2300      	movs	r3, #0
 80095c8:	4682      	mov	sl, r0
 80095ca:	468b      	mov	fp, r1
 80095cc:	f7f7 faa4 	bl	8000b18 <__aeabi_dcmpeq>
 80095d0:	2800      	cmp	r0, #0
 80095d2:	d0c1      	beq.n	8009558 <_strtod_l+0x8b8>
 80095d4:	e61a      	b.n	800920c <_strtod_l+0x56c>
 80095d6:	4641      	mov	r1, r8
 80095d8:	4620      	mov	r0, r4
 80095da:	f7ff facd 	bl	8008b78 <__ratio>
 80095de:	ec57 6b10 	vmov	r6, r7, d0
 80095e2:	2200      	movs	r2, #0
 80095e4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80095e8:	4630      	mov	r0, r6
 80095ea:	4639      	mov	r1, r7
 80095ec:	f7f7 faa8 	bl	8000b40 <__aeabi_dcmple>
 80095f0:	2800      	cmp	r0, #0
 80095f2:	d06f      	beq.n	80096d4 <_strtod_l+0xa34>
 80095f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d17a      	bne.n	80096f0 <_strtod_l+0xa50>
 80095fa:	f1ba 0f00 	cmp.w	sl, #0
 80095fe:	d158      	bne.n	80096b2 <_strtod_l+0xa12>
 8009600:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009602:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009606:	2b00      	cmp	r3, #0
 8009608:	d15a      	bne.n	80096c0 <_strtod_l+0xa20>
 800960a:	4b64      	ldr	r3, [pc, #400]	@ (800979c <_strtod_l+0xafc>)
 800960c:	2200      	movs	r2, #0
 800960e:	4630      	mov	r0, r6
 8009610:	4639      	mov	r1, r7
 8009612:	f7f7 fa8b 	bl	8000b2c <__aeabi_dcmplt>
 8009616:	2800      	cmp	r0, #0
 8009618:	d159      	bne.n	80096ce <_strtod_l+0xa2e>
 800961a:	4630      	mov	r0, r6
 800961c:	4639      	mov	r1, r7
 800961e:	4b60      	ldr	r3, [pc, #384]	@ (80097a0 <_strtod_l+0xb00>)
 8009620:	2200      	movs	r2, #0
 8009622:	f7f7 f811 	bl	8000648 <__aeabi_dmul>
 8009626:	4606      	mov	r6, r0
 8009628:	460f      	mov	r7, r1
 800962a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800962e:	9606      	str	r6, [sp, #24]
 8009630:	9307      	str	r3, [sp, #28]
 8009632:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009636:	4d57      	ldr	r5, [pc, #348]	@ (8009794 <_strtod_l+0xaf4>)
 8009638:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800963c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800963e:	401d      	ands	r5, r3
 8009640:	4b58      	ldr	r3, [pc, #352]	@ (80097a4 <_strtod_l+0xb04>)
 8009642:	429d      	cmp	r5, r3
 8009644:	f040 80b2 	bne.w	80097ac <_strtod_l+0xb0c>
 8009648:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800964a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800964e:	ec4b ab10 	vmov	d0, sl, fp
 8009652:	f7ff f9c9 	bl	80089e8 <__ulp>
 8009656:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800965a:	ec51 0b10 	vmov	r0, r1, d0
 800965e:	f7f6 fff3 	bl	8000648 <__aeabi_dmul>
 8009662:	4652      	mov	r2, sl
 8009664:	465b      	mov	r3, fp
 8009666:	f7f6 fe39 	bl	80002dc <__adddf3>
 800966a:	460b      	mov	r3, r1
 800966c:	4949      	ldr	r1, [pc, #292]	@ (8009794 <_strtod_l+0xaf4>)
 800966e:	4a4e      	ldr	r2, [pc, #312]	@ (80097a8 <_strtod_l+0xb08>)
 8009670:	4019      	ands	r1, r3
 8009672:	4291      	cmp	r1, r2
 8009674:	4682      	mov	sl, r0
 8009676:	d942      	bls.n	80096fe <_strtod_l+0xa5e>
 8009678:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800967a:	4b47      	ldr	r3, [pc, #284]	@ (8009798 <_strtod_l+0xaf8>)
 800967c:	429a      	cmp	r2, r3
 800967e:	d103      	bne.n	8009688 <_strtod_l+0x9e8>
 8009680:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009682:	3301      	adds	r3, #1
 8009684:	f43f ad2f 	beq.w	80090e6 <_strtod_l+0x446>
 8009688:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009798 <_strtod_l+0xaf8>
 800968c:	f04f 3aff 	mov.w	sl, #4294967295
 8009690:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009692:	9805      	ldr	r0, [sp, #20]
 8009694:	f7fe fe7c 	bl	8008390 <_Bfree>
 8009698:	9805      	ldr	r0, [sp, #20]
 800969a:	4649      	mov	r1, r9
 800969c:	f7fe fe78 	bl	8008390 <_Bfree>
 80096a0:	9805      	ldr	r0, [sp, #20]
 80096a2:	4641      	mov	r1, r8
 80096a4:	f7fe fe74 	bl	8008390 <_Bfree>
 80096a8:	9805      	ldr	r0, [sp, #20]
 80096aa:	4621      	mov	r1, r4
 80096ac:	f7fe fe70 	bl	8008390 <_Bfree>
 80096b0:	e619      	b.n	80092e6 <_strtod_l+0x646>
 80096b2:	f1ba 0f01 	cmp.w	sl, #1
 80096b6:	d103      	bne.n	80096c0 <_strtod_l+0xa20>
 80096b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	f43f ada6 	beq.w	800920c <_strtod_l+0x56c>
 80096c0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009770 <_strtod_l+0xad0>
 80096c4:	4f35      	ldr	r7, [pc, #212]	@ (800979c <_strtod_l+0xafc>)
 80096c6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80096ca:	2600      	movs	r6, #0
 80096cc:	e7b1      	b.n	8009632 <_strtod_l+0x992>
 80096ce:	4f34      	ldr	r7, [pc, #208]	@ (80097a0 <_strtod_l+0xb00>)
 80096d0:	2600      	movs	r6, #0
 80096d2:	e7aa      	b.n	800962a <_strtod_l+0x98a>
 80096d4:	4b32      	ldr	r3, [pc, #200]	@ (80097a0 <_strtod_l+0xb00>)
 80096d6:	4630      	mov	r0, r6
 80096d8:	4639      	mov	r1, r7
 80096da:	2200      	movs	r2, #0
 80096dc:	f7f6 ffb4 	bl	8000648 <__aeabi_dmul>
 80096e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80096e2:	4606      	mov	r6, r0
 80096e4:	460f      	mov	r7, r1
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d09f      	beq.n	800962a <_strtod_l+0x98a>
 80096ea:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80096ee:	e7a0      	b.n	8009632 <_strtod_l+0x992>
 80096f0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009778 <_strtod_l+0xad8>
 80096f4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80096f8:	ec57 6b17 	vmov	r6, r7, d7
 80096fc:	e799      	b.n	8009632 <_strtod_l+0x992>
 80096fe:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009702:	9b08      	ldr	r3, [sp, #32]
 8009704:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009708:	2b00      	cmp	r3, #0
 800970a:	d1c1      	bne.n	8009690 <_strtod_l+0x9f0>
 800970c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009710:	0d1b      	lsrs	r3, r3, #20
 8009712:	051b      	lsls	r3, r3, #20
 8009714:	429d      	cmp	r5, r3
 8009716:	d1bb      	bne.n	8009690 <_strtod_l+0x9f0>
 8009718:	4630      	mov	r0, r6
 800971a:	4639      	mov	r1, r7
 800971c:	f7f7 faf4 	bl	8000d08 <__aeabi_d2lz>
 8009720:	f7f6 ff64 	bl	80005ec <__aeabi_l2d>
 8009724:	4602      	mov	r2, r0
 8009726:	460b      	mov	r3, r1
 8009728:	4630      	mov	r0, r6
 800972a:	4639      	mov	r1, r7
 800972c:	f7f6 fdd4 	bl	80002d8 <__aeabi_dsub>
 8009730:	460b      	mov	r3, r1
 8009732:	4602      	mov	r2, r0
 8009734:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009738:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800973c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800973e:	ea46 060a 	orr.w	r6, r6, sl
 8009742:	431e      	orrs	r6, r3
 8009744:	d06f      	beq.n	8009826 <_strtod_l+0xb86>
 8009746:	a30e      	add	r3, pc, #56	@ (adr r3, 8009780 <_strtod_l+0xae0>)
 8009748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800974c:	f7f7 f9ee 	bl	8000b2c <__aeabi_dcmplt>
 8009750:	2800      	cmp	r0, #0
 8009752:	f47f acd3 	bne.w	80090fc <_strtod_l+0x45c>
 8009756:	a30c      	add	r3, pc, #48	@ (adr r3, 8009788 <_strtod_l+0xae8>)
 8009758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800975c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009760:	f7f7 fa02 	bl	8000b68 <__aeabi_dcmpgt>
 8009764:	2800      	cmp	r0, #0
 8009766:	d093      	beq.n	8009690 <_strtod_l+0x9f0>
 8009768:	e4c8      	b.n	80090fc <_strtod_l+0x45c>
 800976a:	bf00      	nop
 800976c:	f3af 8000 	nop.w
 8009770:	00000000 	.word	0x00000000
 8009774:	bff00000 	.word	0xbff00000
 8009778:	00000000 	.word	0x00000000
 800977c:	3ff00000 	.word	0x3ff00000
 8009780:	94a03595 	.word	0x94a03595
 8009784:	3fdfffff 	.word	0x3fdfffff
 8009788:	35afe535 	.word	0x35afe535
 800978c:	3fe00000 	.word	0x3fe00000
 8009790:	000fffff 	.word	0x000fffff
 8009794:	7ff00000 	.word	0x7ff00000
 8009798:	7fefffff 	.word	0x7fefffff
 800979c:	3ff00000 	.word	0x3ff00000
 80097a0:	3fe00000 	.word	0x3fe00000
 80097a4:	7fe00000 	.word	0x7fe00000
 80097a8:	7c9fffff 	.word	0x7c9fffff
 80097ac:	9b08      	ldr	r3, [sp, #32]
 80097ae:	b323      	cbz	r3, 80097fa <_strtod_l+0xb5a>
 80097b0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80097b4:	d821      	bhi.n	80097fa <_strtod_l+0xb5a>
 80097b6:	a328      	add	r3, pc, #160	@ (adr r3, 8009858 <_strtod_l+0xbb8>)
 80097b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097bc:	4630      	mov	r0, r6
 80097be:	4639      	mov	r1, r7
 80097c0:	f7f7 f9be 	bl	8000b40 <__aeabi_dcmple>
 80097c4:	b1a0      	cbz	r0, 80097f0 <_strtod_l+0xb50>
 80097c6:	4639      	mov	r1, r7
 80097c8:	4630      	mov	r0, r6
 80097ca:	f7f7 fa15 	bl	8000bf8 <__aeabi_d2uiz>
 80097ce:	2801      	cmp	r0, #1
 80097d0:	bf38      	it	cc
 80097d2:	2001      	movcc	r0, #1
 80097d4:	f7f6 febe 	bl	8000554 <__aeabi_ui2d>
 80097d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097da:	4606      	mov	r6, r0
 80097dc:	460f      	mov	r7, r1
 80097de:	b9fb      	cbnz	r3, 8009820 <_strtod_l+0xb80>
 80097e0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80097e4:	9014      	str	r0, [sp, #80]	@ 0x50
 80097e6:	9315      	str	r3, [sp, #84]	@ 0x54
 80097e8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80097ec:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80097f0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80097f2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80097f6:	1b5b      	subs	r3, r3, r5
 80097f8:	9311      	str	r3, [sp, #68]	@ 0x44
 80097fa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80097fe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009802:	f7ff f8f1 	bl	80089e8 <__ulp>
 8009806:	4650      	mov	r0, sl
 8009808:	ec53 2b10 	vmov	r2, r3, d0
 800980c:	4659      	mov	r1, fp
 800980e:	f7f6 ff1b 	bl	8000648 <__aeabi_dmul>
 8009812:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009816:	f7f6 fd61 	bl	80002dc <__adddf3>
 800981a:	4682      	mov	sl, r0
 800981c:	468b      	mov	fp, r1
 800981e:	e770      	b.n	8009702 <_strtod_l+0xa62>
 8009820:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009824:	e7e0      	b.n	80097e8 <_strtod_l+0xb48>
 8009826:	a30e      	add	r3, pc, #56	@ (adr r3, 8009860 <_strtod_l+0xbc0>)
 8009828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800982c:	f7f7 f97e 	bl	8000b2c <__aeabi_dcmplt>
 8009830:	e798      	b.n	8009764 <_strtod_l+0xac4>
 8009832:	2300      	movs	r3, #0
 8009834:	930e      	str	r3, [sp, #56]	@ 0x38
 8009836:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009838:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800983a:	6013      	str	r3, [r2, #0]
 800983c:	f7ff ba6d 	b.w	8008d1a <_strtod_l+0x7a>
 8009840:	2a65      	cmp	r2, #101	@ 0x65
 8009842:	f43f ab68 	beq.w	8008f16 <_strtod_l+0x276>
 8009846:	2a45      	cmp	r2, #69	@ 0x45
 8009848:	f43f ab65 	beq.w	8008f16 <_strtod_l+0x276>
 800984c:	2301      	movs	r3, #1
 800984e:	f7ff bba0 	b.w	8008f92 <_strtod_l+0x2f2>
 8009852:	bf00      	nop
 8009854:	f3af 8000 	nop.w
 8009858:	ffc00000 	.word	0xffc00000
 800985c:	41dfffff 	.word	0x41dfffff
 8009860:	94a03595 	.word	0x94a03595
 8009864:	3fcfffff 	.word	0x3fcfffff

08009868 <_strtod_r>:
 8009868:	4b01      	ldr	r3, [pc, #4]	@ (8009870 <_strtod_r+0x8>)
 800986a:	f7ff ba19 	b.w	8008ca0 <_strtod_l>
 800986e:	bf00      	nop
 8009870:	2000007c 	.word	0x2000007c

08009874 <_strtol_l.isra.0>:
 8009874:	2b24      	cmp	r3, #36	@ 0x24
 8009876:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800987a:	4686      	mov	lr, r0
 800987c:	4690      	mov	r8, r2
 800987e:	d801      	bhi.n	8009884 <_strtol_l.isra.0+0x10>
 8009880:	2b01      	cmp	r3, #1
 8009882:	d106      	bne.n	8009892 <_strtol_l.isra.0+0x1e>
 8009884:	f7fd fda8 	bl	80073d8 <__errno>
 8009888:	2316      	movs	r3, #22
 800988a:	6003      	str	r3, [r0, #0]
 800988c:	2000      	movs	r0, #0
 800988e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009892:	4834      	ldr	r0, [pc, #208]	@ (8009964 <_strtol_l.isra.0+0xf0>)
 8009894:	460d      	mov	r5, r1
 8009896:	462a      	mov	r2, r5
 8009898:	f815 4b01 	ldrb.w	r4, [r5], #1
 800989c:	5d06      	ldrb	r6, [r0, r4]
 800989e:	f016 0608 	ands.w	r6, r6, #8
 80098a2:	d1f8      	bne.n	8009896 <_strtol_l.isra.0+0x22>
 80098a4:	2c2d      	cmp	r4, #45	@ 0x2d
 80098a6:	d110      	bne.n	80098ca <_strtol_l.isra.0+0x56>
 80098a8:	782c      	ldrb	r4, [r5, #0]
 80098aa:	2601      	movs	r6, #1
 80098ac:	1c95      	adds	r5, r2, #2
 80098ae:	f033 0210 	bics.w	r2, r3, #16
 80098b2:	d115      	bne.n	80098e0 <_strtol_l.isra.0+0x6c>
 80098b4:	2c30      	cmp	r4, #48	@ 0x30
 80098b6:	d10d      	bne.n	80098d4 <_strtol_l.isra.0+0x60>
 80098b8:	782a      	ldrb	r2, [r5, #0]
 80098ba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80098be:	2a58      	cmp	r2, #88	@ 0x58
 80098c0:	d108      	bne.n	80098d4 <_strtol_l.isra.0+0x60>
 80098c2:	786c      	ldrb	r4, [r5, #1]
 80098c4:	3502      	adds	r5, #2
 80098c6:	2310      	movs	r3, #16
 80098c8:	e00a      	b.n	80098e0 <_strtol_l.isra.0+0x6c>
 80098ca:	2c2b      	cmp	r4, #43	@ 0x2b
 80098cc:	bf04      	itt	eq
 80098ce:	782c      	ldrbeq	r4, [r5, #0]
 80098d0:	1c95      	addeq	r5, r2, #2
 80098d2:	e7ec      	b.n	80098ae <_strtol_l.isra.0+0x3a>
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d1f6      	bne.n	80098c6 <_strtol_l.isra.0+0x52>
 80098d8:	2c30      	cmp	r4, #48	@ 0x30
 80098da:	bf14      	ite	ne
 80098dc:	230a      	movne	r3, #10
 80098de:	2308      	moveq	r3, #8
 80098e0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80098e4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80098e8:	2200      	movs	r2, #0
 80098ea:	fbbc f9f3 	udiv	r9, ip, r3
 80098ee:	4610      	mov	r0, r2
 80098f0:	fb03 ca19 	mls	sl, r3, r9, ip
 80098f4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80098f8:	2f09      	cmp	r7, #9
 80098fa:	d80f      	bhi.n	800991c <_strtol_l.isra.0+0xa8>
 80098fc:	463c      	mov	r4, r7
 80098fe:	42a3      	cmp	r3, r4
 8009900:	dd1b      	ble.n	800993a <_strtol_l.isra.0+0xc6>
 8009902:	1c57      	adds	r7, r2, #1
 8009904:	d007      	beq.n	8009916 <_strtol_l.isra.0+0xa2>
 8009906:	4581      	cmp	r9, r0
 8009908:	d314      	bcc.n	8009934 <_strtol_l.isra.0+0xc0>
 800990a:	d101      	bne.n	8009910 <_strtol_l.isra.0+0x9c>
 800990c:	45a2      	cmp	sl, r4
 800990e:	db11      	blt.n	8009934 <_strtol_l.isra.0+0xc0>
 8009910:	fb00 4003 	mla	r0, r0, r3, r4
 8009914:	2201      	movs	r2, #1
 8009916:	f815 4b01 	ldrb.w	r4, [r5], #1
 800991a:	e7eb      	b.n	80098f4 <_strtol_l.isra.0+0x80>
 800991c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009920:	2f19      	cmp	r7, #25
 8009922:	d801      	bhi.n	8009928 <_strtol_l.isra.0+0xb4>
 8009924:	3c37      	subs	r4, #55	@ 0x37
 8009926:	e7ea      	b.n	80098fe <_strtol_l.isra.0+0x8a>
 8009928:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800992c:	2f19      	cmp	r7, #25
 800992e:	d804      	bhi.n	800993a <_strtol_l.isra.0+0xc6>
 8009930:	3c57      	subs	r4, #87	@ 0x57
 8009932:	e7e4      	b.n	80098fe <_strtol_l.isra.0+0x8a>
 8009934:	f04f 32ff 	mov.w	r2, #4294967295
 8009938:	e7ed      	b.n	8009916 <_strtol_l.isra.0+0xa2>
 800993a:	1c53      	adds	r3, r2, #1
 800993c:	d108      	bne.n	8009950 <_strtol_l.isra.0+0xdc>
 800993e:	2322      	movs	r3, #34	@ 0x22
 8009940:	f8ce 3000 	str.w	r3, [lr]
 8009944:	4660      	mov	r0, ip
 8009946:	f1b8 0f00 	cmp.w	r8, #0
 800994a:	d0a0      	beq.n	800988e <_strtol_l.isra.0+0x1a>
 800994c:	1e69      	subs	r1, r5, #1
 800994e:	e006      	b.n	800995e <_strtol_l.isra.0+0xea>
 8009950:	b106      	cbz	r6, 8009954 <_strtol_l.isra.0+0xe0>
 8009952:	4240      	negs	r0, r0
 8009954:	f1b8 0f00 	cmp.w	r8, #0
 8009958:	d099      	beq.n	800988e <_strtol_l.isra.0+0x1a>
 800995a:	2a00      	cmp	r2, #0
 800995c:	d1f6      	bne.n	800994c <_strtol_l.isra.0+0xd8>
 800995e:	f8c8 1000 	str.w	r1, [r8]
 8009962:	e794      	b.n	800988e <_strtol_l.isra.0+0x1a>
 8009964:	0800ae91 	.word	0x0800ae91

08009968 <_strtol_r>:
 8009968:	f7ff bf84 	b.w	8009874 <_strtol_l.isra.0>

0800996c <__ssputs_r>:
 800996c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009970:	688e      	ldr	r6, [r1, #8]
 8009972:	461f      	mov	r7, r3
 8009974:	42be      	cmp	r6, r7
 8009976:	680b      	ldr	r3, [r1, #0]
 8009978:	4682      	mov	sl, r0
 800997a:	460c      	mov	r4, r1
 800997c:	4690      	mov	r8, r2
 800997e:	d82d      	bhi.n	80099dc <__ssputs_r+0x70>
 8009980:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009984:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009988:	d026      	beq.n	80099d8 <__ssputs_r+0x6c>
 800998a:	6965      	ldr	r5, [r4, #20]
 800998c:	6909      	ldr	r1, [r1, #16]
 800998e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009992:	eba3 0901 	sub.w	r9, r3, r1
 8009996:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800999a:	1c7b      	adds	r3, r7, #1
 800999c:	444b      	add	r3, r9
 800999e:	106d      	asrs	r5, r5, #1
 80099a0:	429d      	cmp	r5, r3
 80099a2:	bf38      	it	cc
 80099a4:	461d      	movcc	r5, r3
 80099a6:	0553      	lsls	r3, r2, #21
 80099a8:	d527      	bpl.n	80099fa <__ssputs_r+0x8e>
 80099aa:	4629      	mov	r1, r5
 80099ac:	f7fe fc24 	bl	80081f8 <_malloc_r>
 80099b0:	4606      	mov	r6, r0
 80099b2:	b360      	cbz	r0, 8009a0e <__ssputs_r+0xa2>
 80099b4:	6921      	ldr	r1, [r4, #16]
 80099b6:	464a      	mov	r2, r9
 80099b8:	f7fd fd3b 	bl	8007432 <memcpy>
 80099bc:	89a3      	ldrh	r3, [r4, #12]
 80099be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80099c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099c6:	81a3      	strh	r3, [r4, #12]
 80099c8:	6126      	str	r6, [r4, #16]
 80099ca:	6165      	str	r5, [r4, #20]
 80099cc:	444e      	add	r6, r9
 80099ce:	eba5 0509 	sub.w	r5, r5, r9
 80099d2:	6026      	str	r6, [r4, #0]
 80099d4:	60a5      	str	r5, [r4, #8]
 80099d6:	463e      	mov	r6, r7
 80099d8:	42be      	cmp	r6, r7
 80099da:	d900      	bls.n	80099de <__ssputs_r+0x72>
 80099dc:	463e      	mov	r6, r7
 80099de:	6820      	ldr	r0, [r4, #0]
 80099e0:	4632      	mov	r2, r6
 80099e2:	4641      	mov	r1, r8
 80099e4:	f000 fb6a 	bl	800a0bc <memmove>
 80099e8:	68a3      	ldr	r3, [r4, #8]
 80099ea:	1b9b      	subs	r3, r3, r6
 80099ec:	60a3      	str	r3, [r4, #8]
 80099ee:	6823      	ldr	r3, [r4, #0]
 80099f0:	4433      	add	r3, r6
 80099f2:	6023      	str	r3, [r4, #0]
 80099f4:	2000      	movs	r0, #0
 80099f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099fa:	462a      	mov	r2, r5
 80099fc:	f000 ff41 	bl	800a882 <_realloc_r>
 8009a00:	4606      	mov	r6, r0
 8009a02:	2800      	cmp	r0, #0
 8009a04:	d1e0      	bne.n	80099c8 <__ssputs_r+0x5c>
 8009a06:	6921      	ldr	r1, [r4, #16]
 8009a08:	4650      	mov	r0, sl
 8009a0a:	f7fe fb81 	bl	8008110 <_free_r>
 8009a0e:	230c      	movs	r3, #12
 8009a10:	f8ca 3000 	str.w	r3, [sl]
 8009a14:	89a3      	ldrh	r3, [r4, #12]
 8009a16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a1a:	81a3      	strh	r3, [r4, #12]
 8009a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a20:	e7e9      	b.n	80099f6 <__ssputs_r+0x8a>
	...

08009a24 <_svfiprintf_r>:
 8009a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a28:	4698      	mov	r8, r3
 8009a2a:	898b      	ldrh	r3, [r1, #12]
 8009a2c:	061b      	lsls	r3, r3, #24
 8009a2e:	b09d      	sub	sp, #116	@ 0x74
 8009a30:	4607      	mov	r7, r0
 8009a32:	460d      	mov	r5, r1
 8009a34:	4614      	mov	r4, r2
 8009a36:	d510      	bpl.n	8009a5a <_svfiprintf_r+0x36>
 8009a38:	690b      	ldr	r3, [r1, #16]
 8009a3a:	b973      	cbnz	r3, 8009a5a <_svfiprintf_r+0x36>
 8009a3c:	2140      	movs	r1, #64	@ 0x40
 8009a3e:	f7fe fbdb 	bl	80081f8 <_malloc_r>
 8009a42:	6028      	str	r0, [r5, #0]
 8009a44:	6128      	str	r0, [r5, #16]
 8009a46:	b930      	cbnz	r0, 8009a56 <_svfiprintf_r+0x32>
 8009a48:	230c      	movs	r3, #12
 8009a4a:	603b      	str	r3, [r7, #0]
 8009a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a50:	b01d      	add	sp, #116	@ 0x74
 8009a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a56:	2340      	movs	r3, #64	@ 0x40
 8009a58:	616b      	str	r3, [r5, #20]
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a5e:	2320      	movs	r3, #32
 8009a60:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009a64:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a68:	2330      	movs	r3, #48	@ 0x30
 8009a6a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009c08 <_svfiprintf_r+0x1e4>
 8009a6e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009a72:	f04f 0901 	mov.w	r9, #1
 8009a76:	4623      	mov	r3, r4
 8009a78:	469a      	mov	sl, r3
 8009a7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a7e:	b10a      	cbz	r2, 8009a84 <_svfiprintf_r+0x60>
 8009a80:	2a25      	cmp	r2, #37	@ 0x25
 8009a82:	d1f9      	bne.n	8009a78 <_svfiprintf_r+0x54>
 8009a84:	ebba 0b04 	subs.w	fp, sl, r4
 8009a88:	d00b      	beq.n	8009aa2 <_svfiprintf_r+0x7e>
 8009a8a:	465b      	mov	r3, fp
 8009a8c:	4622      	mov	r2, r4
 8009a8e:	4629      	mov	r1, r5
 8009a90:	4638      	mov	r0, r7
 8009a92:	f7ff ff6b 	bl	800996c <__ssputs_r>
 8009a96:	3001      	adds	r0, #1
 8009a98:	f000 80a7 	beq.w	8009bea <_svfiprintf_r+0x1c6>
 8009a9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a9e:	445a      	add	r2, fp
 8009aa0:	9209      	str	r2, [sp, #36]	@ 0x24
 8009aa2:	f89a 3000 	ldrb.w	r3, [sl]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	f000 809f 	beq.w	8009bea <_svfiprintf_r+0x1c6>
 8009aac:	2300      	movs	r3, #0
 8009aae:	f04f 32ff 	mov.w	r2, #4294967295
 8009ab2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ab6:	f10a 0a01 	add.w	sl, sl, #1
 8009aba:	9304      	str	r3, [sp, #16]
 8009abc:	9307      	str	r3, [sp, #28]
 8009abe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009ac2:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ac4:	4654      	mov	r4, sl
 8009ac6:	2205      	movs	r2, #5
 8009ac8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009acc:	484e      	ldr	r0, [pc, #312]	@ (8009c08 <_svfiprintf_r+0x1e4>)
 8009ace:	f7f6 fba7 	bl	8000220 <memchr>
 8009ad2:	9a04      	ldr	r2, [sp, #16]
 8009ad4:	b9d8      	cbnz	r0, 8009b0e <_svfiprintf_r+0xea>
 8009ad6:	06d0      	lsls	r0, r2, #27
 8009ad8:	bf44      	itt	mi
 8009ada:	2320      	movmi	r3, #32
 8009adc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ae0:	0711      	lsls	r1, r2, #28
 8009ae2:	bf44      	itt	mi
 8009ae4:	232b      	movmi	r3, #43	@ 0x2b
 8009ae6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009aea:	f89a 3000 	ldrb.w	r3, [sl]
 8009aee:	2b2a      	cmp	r3, #42	@ 0x2a
 8009af0:	d015      	beq.n	8009b1e <_svfiprintf_r+0xfa>
 8009af2:	9a07      	ldr	r2, [sp, #28]
 8009af4:	4654      	mov	r4, sl
 8009af6:	2000      	movs	r0, #0
 8009af8:	f04f 0c0a 	mov.w	ip, #10
 8009afc:	4621      	mov	r1, r4
 8009afe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b02:	3b30      	subs	r3, #48	@ 0x30
 8009b04:	2b09      	cmp	r3, #9
 8009b06:	d94b      	bls.n	8009ba0 <_svfiprintf_r+0x17c>
 8009b08:	b1b0      	cbz	r0, 8009b38 <_svfiprintf_r+0x114>
 8009b0a:	9207      	str	r2, [sp, #28]
 8009b0c:	e014      	b.n	8009b38 <_svfiprintf_r+0x114>
 8009b0e:	eba0 0308 	sub.w	r3, r0, r8
 8009b12:	fa09 f303 	lsl.w	r3, r9, r3
 8009b16:	4313      	orrs	r3, r2
 8009b18:	9304      	str	r3, [sp, #16]
 8009b1a:	46a2      	mov	sl, r4
 8009b1c:	e7d2      	b.n	8009ac4 <_svfiprintf_r+0xa0>
 8009b1e:	9b03      	ldr	r3, [sp, #12]
 8009b20:	1d19      	adds	r1, r3, #4
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	9103      	str	r1, [sp, #12]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	bfbb      	ittet	lt
 8009b2a:	425b      	neglt	r3, r3
 8009b2c:	f042 0202 	orrlt.w	r2, r2, #2
 8009b30:	9307      	strge	r3, [sp, #28]
 8009b32:	9307      	strlt	r3, [sp, #28]
 8009b34:	bfb8      	it	lt
 8009b36:	9204      	strlt	r2, [sp, #16]
 8009b38:	7823      	ldrb	r3, [r4, #0]
 8009b3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b3c:	d10a      	bne.n	8009b54 <_svfiprintf_r+0x130>
 8009b3e:	7863      	ldrb	r3, [r4, #1]
 8009b40:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b42:	d132      	bne.n	8009baa <_svfiprintf_r+0x186>
 8009b44:	9b03      	ldr	r3, [sp, #12]
 8009b46:	1d1a      	adds	r2, r3, #4
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	9203      	str	r2, [sp, #12]
 8009b4c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009b50:	3402      	adds	r4, #2
 8009b52:	9305      	str	r3, [sp, #20]
 8009b54:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009c18 <_svfiprintf_r+0x1f4>
 8009b58:	7821      	ldrb	r1, [r4, #0]
 8009b5a:	2203      	movs	r2, #3
 8009b5c:	4650      	mov	r0, sl
 8009b5e:	f7f6 fb5f 	bl	8000220 <memchr>
 8009b62:	b138      	cbz	r0, 8009b74 <_svfiprintf_r+0x150>
 8009b64:	9b04      	ldr	r3, [sp, #16]
 8009b66:	eba0 000a 	sub.w	r0, r0, sl
 8009b6a:	2240      	movs	r2, #64	@ 0x40
 8009b6c:	4082      	lsls	r2, r0
 8009b6e:	4313      	orrs	r3, r2
 8009b70:	3401      	adds	r4, #1
 8009b72:	9304      	str	r3, [sp, #16]
 8009b74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b78:	4824      	ldr	r0, [pc, #144]	@ (8009c0c <_svfiprintf_r+0x1e8>)
 8009b7a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009b7e:	2206      	movs	r2, #6
 8009b80:	f7f6 fb4e 	bl	8000220 <memchr>
 8009b84:	2800      	cmp	r0, #0
 8009b86:	d036      	beq.n	8009bf6 <_svfiprintf_r+0x1d2>
 8009b88:	4b21      	ldr	r3, [pc, #132]	@ (8009c10 <_svfiprintf_r+0x1ec>)
 8009b8a:	bb1b      	cbnz	r3, 8009bd4 <_svfiprintf_r+0x1b0>
 8009b8c:	9b03      	ldr	r3, [sp, #12]
 8009b8e:	3307      	adds	r3, #7
 8009b90:	f023 0307 	bic.w	r3, r3, #7
 8009b94:	3308      	adds	r3, #8
 8009b96:	9303      	str	r3, [sp, #12]
 8009b98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b9a:	4433      	add	r3, r6
 8009b9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b9e:	e76a      	b.n	8009a76 <_svfiprintf_r+0x52>
 8009ba0:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ba4:	460c      	mov	r4, r1
 8009ba6:	2001      	movs	r0, #1
 8009ba8:	e7a8      	b.n	8009afc <_svfiprintf_r+0xd8>
 8009baa:	2300      	movs	r3, #0
 8009bac:	3401      	adds	r4, #1
 8009bae:	9305      	str	r3, [sp, #20]
 8009bb0:	4619      	mov	r1, r3
 8009bb2:	f04f 0c0a 	mov.w	ip, #10
 8009bb6:	4620      	mov	r0, r4
 8009bb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bbc:	3a30      	subs	r2, #48	@ 0x30
 8009bbe:	2a09      	cmp	r2, #9
 8009bc0:	d903      	bls.n	8009bca <_svfiprintf_r+0x1a6>
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d0c6      	beq.n	8009b54 <_svfiprintf_r+0x130>
 8009bc6:	9105      	str	r1, [sp, #20]
 8009bc8:	e7c4      	b.n	8009b54 <_svfiprintf_r+0x130>
 8009bca:	fb0c 2101 	mla	r1, ip, r1, r2
 8009bce:	4604      	mov	r4, r0
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	e7f0      	b.n	8009bb6 <_svfiprintf_r+0x192>
 8009bd4:	ab03      	add	r3, sp, #12
 8009bd6:	9300      	str	r3, [sp, #0]
 8009bd8:	462a      	mov	r2, r5
 8009bda:	4b0e      	ldr	r3, [pc, #56]	@ (8009c14 <_svfiprintf_r+0x1f0>)
 8009bdc:	a904      	add	r1, sp, #16
 8009bde:	4638      	mov	r0, r7
 8009be0:	f7fc fbb8 	bl	8006354 <_printf_float>
 8009be4:	1c42      	adds	r2, r0, #1
 8009be6:	4606      	mov	r6, r0
 8009be8:	d1d6      	bne.n	8009b98 <_svfiprintf_r+0x174>
 8009bea:	89ab      	ldrh	r3, [r5, #12]
 8009bec:	065b      	lsls	r3, r3, #25
 8009bee:	f53f af2d 	bmi.w	8009a4c <_svfiprintf_r+0x28>
 8009bf2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009bf4:	e72c      	b.n	8009a50 <_svfiprintf_r+0x2c>
 8009bf6:	ab03      	add	r3, sp, #12
 8009bf8:	9300      	str	r3, [sp, #0]
 8009bfa:	462a      	mov	r2, r5
 8009bfc:	4b05      	ldr	r3, [pc, #20]	@ (8009c14 <_svfiprintf_r+0x1f0>)
 8009bfe:	a904      	add	r1, sp, #16
 8009c00:	4638      	mov	r0, r7
 8009c02:	f7fc fe3f 	bl	8006884 <_printf_i>
 8009c06:	e7ed      	b.n	8009be4 <_svfiprintf_r+0x1c0>
 8009c08:	0800ac89 	.word	0x0800ac89
 8009c0c:	0800ac93 	.word	0x0800ac93
 8009c10:	08006355 	.word	0x08006355
 8009c14:	0800996d 	.word	0x0800996d
 8009c18:	0800ac8f 	.word	0x0800ac8f

08009c1c <__sfputc_r>:
 8009c1c:	6893      	ldr	r3, [r2, #8]
 8009c1e:	3b01      	subs	r3, #1
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	b410      	push	{r4}
 8009c24:	6093      	str	r3, [r2, #8]
 8009c26:	da08      	bge.n	8009c3a <__sfputc_r+0x1e>
 8009c28:	6994      	ldr	r4, [r2, #24]
 8009c2a:	42a3      	cmp	r3, r4
 8009c2c:	db01      	blt.n	8009c32 <__sfputc_r+0x16>
 8009c2e:	290a      	cmp	r1, #10
 8009c30:	d103      	bne.n	8009c3a <__sfputc_r+0x1e>
 8009c32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c36:	f7fd bae8 	b.w	800720a <__swbuf_r>
 8009c3a:	6813      	ldr	r3, [r2, #0]
 8009c3c:	1c58      	adds	r0, r3, #1
 8009c3e:	6010      	str	r0, [r2, #0]
 8009c40:	7019      	strb	r1, [r3, #0]
 8009c42:	4608      	mov	r0, r1
 8009c44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c48:	4770      	bx	lr

08009c4a <__sfputs_r>:
 8009c4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c4c:	4606      	mov	r6, r0
 8009c4e:	460f      	mov	r7, r1
 8009c50:	4614      	mov	r4, r2
 8009c52:	18d5      	adds	r5, r2, r3
 8009c54:	42ac      	cmp	r4, r5
 8009c56:	d101      	bne.n	8009c5c <__sfputs_r+0x12>
 8009c58:	2000      	movs	r0, #0
 8009c5a:	e007      	b.n	8009c6c <__sfputs_r+0x22>
 8009c5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c60:	463a      	mov	r2, r7
 8009c62:	4630      	mov	r0, r6
 8009c64:	f7ff ffda 	bl	8009c1c <__sfputc_r>
 8009c68:	1c43      	adds	r3, r0, #1
 8009c6a:	d1f3      	bne.n	8009c54 <__sfputs_r+0xa>
 8009c6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009c70 <_vfiprintf_r>:
 8009c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c74:	460d      	mov	r5, r1
 8009c76:	b09d      	sub	sp, #116	@ 0x74
 8009c78:	4614      	mov	r4, r2
 8009c7a:	4698      	mov	r8, r3
 8009c7c:	4606      	mov	r6, r0
 8009c7e:	b118      	cbz	r0, 8009c88 <_vfiprintf_r+0x18>
 8009c80:	6a03      	ldr	r3, [r0, #32]
 8009c82:	b90b      	cbnz	r3, 8009c88 <_vfiprintf_r+0x18>
 8009c84:	f7fd f9b6 	bl	8006ff4 <__sinit>
 8009c88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c8a:	07d9      	lsls	r1, r3, #31
 8009c8c:	d405      	bmi.n	8009c9a <_vfiprintf_r+0x2a>
 8009c8e:	89ab      	ldrh	r3, [r5, #12]
 8009c90:	059a      	lsls	r2, r3, #22
 8009c92:	d402      	bmi.n	8009c9a <_vfiprintf_r+0x2a>
 8009c94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c96:	f7fd fbca 	bl	800742e <__retarget_lock_acquire_recursive>
 8009c9a:	89ab      	ldrh	r3, [r5, #12]
 8009c9c:	071b      	lsls	r3, r3, #28
 8009c9e:	d501      	bpl.n	8009ca4 <_vfiprintf_r+0x34>
 8009ca0:	692b      	ldr	r3, [r5, #16]
 8009ca2:	b99b      	cbnz	r3, 8009ccc <_vfiprintf_r+0x5c>
 8009ca4:	4629      	mov	r1, r5
 8009ca6:	4630      	mov	r0, r6
 8009ca8:	f7fd faee 	bl	8007288 <__swsetup_r>
 8009cac:	b170      	cbz	r0, 8009ccc <_vfiprintf_r+0x5c>
 8009cae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009cb0:	07dc      	lsls	r4, r3, #31
 8009cb2:	d504      	bpl.n	8009cbe <_vfiprintf_r+0x4e>
 8009cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8009cb8:	b01d      	add	sp, #116	@ 0x74
 8009cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cbe:	89ab      	ldrh	r3, [r5, #12]
 8009cc0:	0598      	lsls	r0, r3, #22
 8009cc2:	d4f7      	bmi.n	8009cb4 <_vfiprintf_r+0x44>
 8009cc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009cc6:	f7fd fbb3 	bl	8007430 <__retarget_lock_release_recursive>
 8009cca:	e7f3      	b.n	8009cb4 <_vfiprintf_r+0x44>
 8009ccc:	2300      	movs	r3, #0
 8009cce:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cd0:	2320      	movs	r3, #32
 8009cd2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009cd6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009cda:	2330      	movs	r3, #48	@ 0x30
 8009cdc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009e8c <_vfiprintf_r+0x21c>
 8009ce0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009ce4:	f04f 0901 	mov.w	r9, #1
 8009ce8:	4623      	mov	r3, r4
 8009cea:	469a      	mov	sl, r3
 8009cec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cf0:	b10a      	cbz	r2, 8009cf6 <_vfiprintf_r+0x86>
 8009cf2:	2a25      	cmp	r2, #37	@ 0x25
 8009cf4:	d1f9      	bne.n	8009cea <_vfiprintf_r+0x7a>
 8009cf6:	ebba 0b04 	subs.w	fp, sl, r4
 8009cfa:	d00b      	beq.n	8009d14 <_vfiprintf_r+0xa4>
 8009cfc:	465b      	mov	r3, fp
 8009cfe:	4622      	mov	r2, r4
 8009d00:	4629      	mov	r1, r5
 8009d02:	4630      	mov	r0, r6
 8009d04:	f7ff ffa1 	bl	8009c4a <__sfputs_r>
 8009d08:	3001      	adds	r0, #1
 8009d0a:	f000 80a7 	beq.w	8009e5c <_vfiprintf_r+0x1ec>
 8009d0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d10:	445a      	add	r2, fp
 8009d12:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d14:	f89a 3000 	ldrb.w	r3, [sl]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	f000 809f 	beq.w	8009e5c <_vfiprintf_r+0x1ec>
 8009d1e:	2300      	movs	r3, #0
 8009d20:	f04f 32ff 	mov.w	r2, #4294967295
 8009d24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d28:	f10a 0a01 	add.w	sl, sl, #1
 8009d2c:	9304      	str	r3, [sp, #16]
 8009d2e:	9307      	str	r3, [sp, #28]
 8009d30:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d34:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d36:	4654      	mov	r4, sl
 8009d38:	2205      	movs	r2, #5
 8009d3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d3e:	4853      	ldr	r0, [pc, #332]	@ (8009e8c <_vfiprintf_r+0x21c>)
 8009d40:	f7f6 fa6e 	bl	8000220 <memchr>
 8009d44:	9a04      	ldr	r2, [sp, #16]
 8009d46:	b9d8      	cbnz	r0, 8009d80 <_vfiprintf_r+0x110>
 8009d48:	06d1      	lsls	r1, r2, #27
 8009d4a:	bf44      	itt	mi
 8009d4c:	2320      	movmi	r3, #32
 8009d4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d52:	0713      	lsls	r3, r2, #28
 8009d54:	bf44      	itt	mi
 8009d56:	232b      	movmi	r3, #43	@ 0x2b
 8009d58:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d5c:	f89a 3000 	ldrb.w	r3, [sl]
 8009d60:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d62:	d015      	beq.n	8009d90 <_vfiprintf_r+0x120>
 8009d64:	9a07      	ldr	r2, [sp, #28]
 8009d66:	4654      	mov	r4, sl
 8009d68:	2000      	movs	r0, #0
 8009d6a:	f04f 0c0a 	mov.w	ip, #10
 8009d6e:	4621      	mov	r1, r4
 8009d70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d74:	3b30      	subs	r3, #48	@ 0x30
 8009d76:	2b09      	cmp	r3, #9
 8009d78:	d94b      	bls.n	8009e12 <_vfiprintf_r+0x1a2>
 8009d7a:	b1b0      	cbz	r0, 8009daa <_vfiprintf_r+0x13a>
 8009d7c:	9207      	str	r2, [sp, #28]
 8009d7e:	e014      	b.n	8009daa <_vfiprintf_r+0x13a>
 8009d80:	eba0 0308 	sub.w	r3, r0, r8
 8009d84:	fa09 f303 	lsl.w	r3, r9, r3
 8009d88:	4313      	orrs	r3, r2
 8009d8a:	9304      	str	r3, [sp, #16]
 8009d8c:	46a2      	mov	sl, r4
 8009d8e:	e7d2      	b.n	8009d36 <_vfiprintf_r+0xc6>
 8009d90:	9b03      	ldr	r3, [sp, #12]
 8009d92:	1d19      	adds	r1, r3, #4
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	9103      	str	r1, [sp, #12]
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	bfbb      	ittet	lt
 8009d9c:	425b      	neglt	r3, r3
 8009d9e:	f042 0202 	orrlt.w	r2, r2, #2
 8009da2:	9307      	strge	r3, [sp, #28]
 8009da4:	9307      	strlt	r3, [sp, #28]
 8009da6:	bfb8      	it	lt
 8009da8:	9204      	strlt	r2, [sp, #16]
 8009daa:	7823      	ldrb	r3, [r4, #0]
 8009dac:	2b2e      	cmp	r3, #46	@ 0x2e
 8009dae:	d10a      	bne.n	8009dc6 <_vfiprintf_r+0x156>
 8009db0:	7863      	ldrb	r3, [r4, #1]
 8009db2:	2b2a      	cmp	r3, #42	@ 0x2a
 8009db4:	d132      	bne.n	8009e1c <_vfiprintf_r+0x1ac>
 8009db6:	9b03      	ldr	r3, [sp, #12]
 8009db8:	1d1a      	adds	r2, r3, #4
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	9203      	str	r2, [sp, #12]
 8009dbe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009dc2:	3402      	adds	r4, #2
 8009dc4:	9305      	str	r3, [sp, #20]
 8009dc6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009e9c <_vfiprintf_r+0x22c>
 8009dca:	7821      	ldrb	r1, [r4, #0]
 8009dcc:	2203      	movs	r2, #3
 8009dce:	4650      	mov	r0, sl
 8009dd0:	f7f6 fa26 	bl	8000220 <memchr>
 8009dd4:	b138      	cbz	r0, 8009de6 <_vfiprintf_r+0x176>
 8009dd6:	9b04      	ldr	r3, [sp, #16]
 8009dd8:	eba0 000a 	sub.w	r0, r0, sl
 8009ddc:	2240      	movs	r2, #64	@ 0x40
 8009dde:	4082      	lsls	r2, r0
 8009de0:	4313      	orrs	r3, r2
 8009de2:	3401      	adds	r4, #1
 8009de4:	9304      	str	r3, [sp, #16]
 8009de6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dea:	4829      	ldr	r0, [pc, #164]	@ (8009e90 <_vfiprintf_r+0x220>)
 8009dec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009df0:	2206      	movs	r2, #6
 8009df2:	f7f6 fa15 	bl	8000220 <memchr>
 8009df6:	2800      	cmp	r0, #0
 8009df8:	d03f      	beq.n	8009e7a <_vfiprintf_r+0x20a>
 8009dfa:	4b26      	ldr	r3, [pc, #152]	@ (8009e94 <_vfiprintf_r+0x224>)
 8009dfc:	bb1b      	cbnz	r3, 8009e46 <_vfiprintf_r+0x1d6>
 8009dfe:	9b03      	ldr	r3, [sp, #12]
 8009e00:	3307      	adds	r3, #7
 8009e02:	f023 0307 	bic.w	r3, r3, #7
 8009e06:	3308      	adds	r3, #8
 8009e08:	9303      	str	r3, [sp, #12]
 8009e0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e0c:	443b      	add	r3, r7
 8009e0e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e10:	e76a      	b.n	8009ce8 <_vfiprintf_r+0x78>
 8009e12:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e16:	460c      	mov	r4, r1
 8009e18:	2001      	movs	r0, #1
 8009e1a:	e7a8      	b.n	8009d6e <_vfiprintf_r+0xfe>
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	3401      	adds	r4, #1
 8009e20:	9305      	str	r3, [sp, #20]
 8009e22:	4619      	mov	r1, r3
 8009e24:	f04f 0c0a 	mov.w	ip, #10
 8009e28:	4620      	mov	r0, r4
 8009e2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e2e:	3a30      	subs	r2, #48	@ 0x30
 8009e30:	2a09      	cmp	r2, #9
 8009e32:	d903      	bls.n	8009e3c <_vfiprintf_r+0x1cc>
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d0c6      	beq.n	8009dc6 <_vfiprintf_r+0x156>
 8009e38:	9105      	str	r1, [sp, #20]
 8009e3a:	e7c4      	b.n	8009dc6 <_vfiprintf_r+0x156>
 8009e3c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e40:	4604      	mov	r4, r0
 8009e42:	2301      	movs	r3, #1
 8009e44:	e7f0      	b.n	8009e28 <_vfiprintf_r+0x1b8>
 8009e46:	ab03      	add	r3, sp, #12
 8009e48:	9300      	str	r3, [sp, #0]
 8009e4a:	462a      	mov	r2, r5
 8009e4c:	4b12      	ldr	r3, [pc, #72]	@ (8009e98 <_vfiprintf_r+0x228>)
 8009e4e:	a904      	add	r1, sp, #16
 8009e50:	4630      	mov	r0, r6
 8009e52:	f7fc fa7f 	bl	8006354 <_printf_float>
 8009e56:	4607      	mov	r7, r0
 8009e58:	1c78      	adds	r0, r7, #1
 8009e5a:	d1d6      	bne.n	8009e0a <_vfiprintf_r+0x19a>
 8009e5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e5e:	07d9      	lsls	r1, r3, #31
 8009e60:	d405      	bmi.n	8009e6e <_vfiprintf_r+0x1fe>
 8009e62:	89ab      	ldrh	r3, [r5, #12]
 8009e64:	059a      	lsls	r2, r3, #22
 8009e66:	d402      	bmi.n	8009e6e <_vfiprintf_r+0x1fe>
 8009e68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e6a:	f7fd fae1 	bl	8007430 <__retarget_lock_release_recursive>
 8009e6e:	89ab      	ldrh	r3, [r5, #12]
 8009e70:	065b      	lsls	r3, r3, #25
 8009e72:	f53f af1f 	bmi.w	8009cb4 <_vfiprintf_r+0x44>
 8009e76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009e78:	e71e      	b.n	8009cb8 <_vfiprintf_r+0x48>
 8009e7a:	ab03      	add	r3, sp, #12
 8009e7c:	9300      	str	r3, [sp, #0]
 8009e7e:	462a      	mov	r2, r5
 8009e80:	4b05      	ldr	r3, [pc, #20]	@ (8009e98 <_vfiprintf_r+0x228>)
 8009e82:	a904      	add	r1, sp, #16
 8009e84:	4630      	mov	r0, r6
 8009e86:	f7fc fcfd 	bl	8006884 <_printf_i>
 8009e8a:	e7e4      	b.n	8009e56 <_vfiprintf_r+0x1e6>
 8009e8c:	0800ac89 	.word	0x0800ac89
 8009e90:	0800ac93 	.word	0x0800ac93
 8009e94:	08006355 	.word	0x08006355
 8009e98:	08009c4b 	.word	0x08009c4b
 8009e9c:	0800ac8f 	.word	0x0800ac8f

08009ea0 <__sflush_r>:
 8009ea0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ea8:	0716      	lsls	r6, r2, #28
 8009eaa:	4605      	mov	r5, r0
 8009eac:	460c      	mov	r4, r1
 8009eae:	d454      	bmi.n	8009f5a <__sflush_r+0xba>
 8009eb0:	684b      	ldr	r3, [r1, #4]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	dc02      	bgt.n	8009ebc <__sflush_r+0x1c>
 8009eb6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	dd48      	ble.n	8009f4e <__sflush_r+0xae>
 8009ebc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ebe:	2e00      	cmp	r6, #0
 8009ec0:	d045      	beq.n	8009f4e <__sflush_r+0xae>
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009ec8:	682f      	ldr	r7, [r5, #0]
 8009eca:	6a21      	ldr	r1, [r4, #32]
 8009ecc:	602b      	str	r3, [r5, #0]
 8009ece:	d030      	beq.n	8009f32 <__sflush_r+0x92>
 8009ed0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009ed2:	89a3      	ldrh	r3, [r4, #12]
 8009ed4:	0759      	lsls	r1, r3, #29
 8009ed6:	d505      	bpl.n	8009ee4 <__sflush_r+0x44>
 8009ed8:	6863      	ldr	r3, [r4, #4]
 8009eda:	1ad2      	subs	r2, r2, r3
 8009edc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009ede:	b10b      	cbz	r3, 8009ee4 <__sflush_r+0x44>
 8009ee0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009ee2:	1ad2      	subs	r2, r2, r3
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ee8:	6a21      	ldr	r1, [r4, #32]
 8009eea:	4628      	mov	r0, r5
 8009eec:	47b0      	blx	r6
 8009eee:	1c43      	adds	r3, r0, #1
 8009ef0:	89a3      	ldrh	r3, [r4, #12]
 8009ef2:	d106      	bne.n	8009f02 <__sflush_r+0x62>
 8009ef4:	6829      	ldr	r1, [r5, #0]
 8009ef6:	291d      	cmp	r1, #29
 8009ef8:	d82b      	bhi.n	8009f52 <__sflush_r+0xb2>
 8009efa:	4a2a      	ldr	r2, [pc, #168]	@ (8009fa4 <__sflush_r+0x104>)
 8009efc:	40ca      	lsrs	r2, r1
 8009efe:	07d6      	lsls	r6, r2, #31
 8009f00:	d527      	bpl.n	8009f52 <__sflush_r+0xb2>
 8009f02:	2200      	movs	r2, #0
 8009f04:	6062      	str	r2, [r4, #4]
 8009f06:	04d9      	lsls	r1, r3, #19
 8009f08:	6922      	ldr	r2, [r4, #16]
 8009f0a:	6022      	str	r2, [r4, #0]
 8009f0c:	d504      	bpl.n	8009f18 <__sflush_r+0x78>
 8009f0e:	1c42      	adds	r2, r0, #1
 8009f10:	d101      	bne.n	8009f16 <__sflush_r+0x76>
 8009f12:	682b      	ldr	r3, [r5, #0]
 8009f14:	b903      	cbnz	r3, 8009f18 <__sflush_r+0x78>
 8009f16:	6560      	str	r0, [r4, #84]	@ 0x54
 8009f18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009f1a:	602f      	str	r7, [r5, #0]
 8009f1c:	b1b9      	cbz	r1, 8009f4e <__sflush_r+0xae>
 8009f1e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009f22:	4299      	cmp	r1, r3
 8009f24:	d002      	beq.n	8009f2c <__sflush_r+0x8c>
 8009f26:	4628      	mov	r0, r5
 8009f28:	f7fe f8f2 	bl	8008110 <_free_r>
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009f30:	e00d      	b.n	8009f4e <__sflush_r+0xae>
 8009f32:	2301      	movs	r3, #1
 8009f34:	4628      	mov	r0, r5
 8009f36:	47b0      	blx	r6
 8009f38:	4602      	mov	r2, r0
 8009f3a:	1c50      	adds	r0, r2, #1
 8009f3c:	d1c9      	bne.n	8009ed2 <__sflush_r+0x32>
 8009f3e:	682b      	ldr	r3, [r5, #0]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d0c6      	beq.n	8009ed2 <__sflush_r+0x32>
 8009f44:	2b1d      	cmp	r3, #29
 8009f46:	d001      	beq.n	8009f4c <__sflush_r+0xac>
 8009f48:	2b16      	cmp	r3, #22
 8009f4a:	d11e      	bne.n	8009f8a <__sflush_r+0xea>
 8009f4c:	602f      	str	r7, [r5, #0]
 8009f4e:	2000      	movs	r0, #0
 8009f50:	e022      	b.n	8009f98 <__sflush_r+0xf8>
 8009f52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f56:	b21b      	sxth	r3, r3
 8009f58:	e01b      	b.n	8009f92 <__sflush_r+0xf2>
 8009f5a:	690f      	ldr	r7, [r1, #16]
 8009f5c:	2f00      	cmp	r7, #0
 8009f5e:	d0f6      	beq.n	8009f4e <__sflush_r+0xae>
 8009f60:	0793      	lsls	r3, r2, #30
 8009f62:	680e      	ldr	r6, [r1, #0]
 8009f64:	bf08      	it	eq
 8009f66:	694b      	ldreq	r3, [r1, #20]
 8009f68:	600f      	str	r7, [r1, #0]
 8009f6a:	bf18      	it	ne
 8009f6c:	2300      	movne	r3, #0
 8009f6e:	eba6 0807 	sub.w	r8, r6, r7
 8009f72:	608b      	str	r3, [r1, #8]
 8009f74:	f1b8 0f00 	cmp.w	r8, #0
 8009f78:	dde9      	ble.n	8009f4e <__sflush_r+0xae>
 8009f7a:	6a21      	ldr	r1, [r4, #32]
 8009f7c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009f7e:	4643      	mov	r3, r8
 8009f80:	463a      	mov	r2, r7
 8009f82:	4628      	mov	r0, r5
 8009f84:	47b0      	blx	r6
 8009f86:	2800      	cmp	r0, #0
 8009f88:	dc08      	bgt.n	8009f9c <__sflush_r+0xfc>
 8009f8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f92:	81a3      	strh	r3, [r4, #12]
 8009f94:	f04f 30ff 	mov.w	r0, #4294967295
 8009f98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f9c:	4407      	add	r7, r0
 8009f9e:	eba8 0800 	sub.w	r8, r8, r0
 8009fa2:	e7e7      	b.n	8009f74 <__sflush_r+0xd4>
 8009fa4:	20400001 	.word	0x20400001

08009fa8 <_fflush_r>:
 8009fa8:	b538      	push	{r3, r4, r5, lr}
 8009faa:	690b      	ldr	r3, [r1, #16]
 8009fac:	4605      	mov	r5, r0
 8009fae:	460c      	mov	r4, r1
 8009fb0:	b913      	cbnz	r3, 8009fb8 <_fflush_r+0x10>
 8009fb2:	2500      	movs	r5, #0
 8009fb4:	4628      	mov	r0, r5
 8009fb6:	bd38      	pop	{r3, r4, r5, pc}
 8009fb8:	b118      	cbz	r0, 8009fc2 <_fflush_r+0x1a>
 8009fba:	6a03      	ldr	r3, [r0, #32]
 8009fbc:	b90b      	cbnz	r3, 8009fc2 <_fflush_r+0x1a>
 8009fbe:	f7fd f819 	bl	8006ff4 <__sinit>
 8009fc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d0f3      	beq.n	8009fb2 <_fflush_r+0xa>
 8009fca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009fcc:	07d0      	lsls	r0, r2, #31
 8009fce:	d404      	bmi.n	8009fda <_fflush_r+0x32>
 8009fd0:	0599      	lsls	r1, r3, #22
 8009fd2:	d402      	bmi.n	8009fda <_fflush_r+0x32>
 8009fd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009fd6:	f7fd fa2a 	bl	800742e <__retarget_lock_acquire_recursive>
 8009fda:	4628      	mov	r0, r5
 8009fdc:	4621      	mov	r1, r4
 8009fde:	f7ff ff5f 	bl	8009ea0 <__sflush_r>
 8009fe2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009fe4:	07da      	lsls	r2, r3, #31
 8009fe6:	4605      	mov	r5, r0
 8009fe8:	d4e4      	bmi.n	8009fb4 <_fflush_r+0xc>
 8009fea:	89a3      	ldrh	r3, [r4, #12]
 8009fec:	059b      	lsls	r3, r3, #22
 8009fee:	d4e1      	bmi.n	8009fb4 <_fflush_r+0xc>
 8009ff0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ff2:	f7fd fa1d 	bl	8007430 <__retarget_lock_release_recursive>
 8009ff6:	e7dd      	b.n	8009fb4 <_fflush_r+0xc>

08009ff8 <__swhatbuf_r>:
 8009ff8:	b570      	push	{r4, r5, r6, lr}
 8009ffa:	460c      	mov	r4, r1
 8009ffc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a000:	2900      	cmp	r1, #0
 800a002:	b096      	sub	sp, #88	@ 0x58
 800a004:	4615      	mov	r5, r2
 800a006:	461e      	mov	r6, r3
 800a008:	da0d      	bge.n	800a026 <__swhatbuf_r+0x2e>
 800a00a:	89a3      	ldrh	r3, [r4, #12]
 800a00c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a010:	f04f 0100 	mov.w	r1, #0
 800a014:	bf14      	ite	ne
 800a016:	2340      	movne	r3, #64	@ 0x40
 800a018:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a01c:	2000      	movs	r0, #0
 800a01e:	6031      	str	r1, [r6, #0]
 800a020:	602b      	str	r3, [r5, #0]
 800a022:	b016      	add	sp, #88	@ 0x58
 800a024:	bd70      	pop	{r4, r5, r6, pc}
 800a026:	466a      	mov	r2, sp
 800a028:	f000 f874 	bl	800a114 <_fstat_r>
 800a02c:	2800      	cmp	r0, #0
 800a02e:	dbec      	blt.n	800a00a <__swhatbuf_r+0x12>
 800a030:	9901      	ldr	r1, [sp, #4]
 800a032:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a036:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a03a:	4259      	negs	r1, r3
 800a03c:	4159      	adcs	r1, r3
 800a03e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a042:	e7eb      	b.n	800a01c <__swhatbuf_r+0x24>

0800a044 <__smakebuf_r>:
 800a044:	898b      	ldrh	r3, [r1, #12]
 800a046:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a048:	079d      	lsls	r5, r3, #30
 800a04a:	4606      	mov	r6, r0
 800a04c:	460c      	mov	r4, r1
 800a04e:	d507      	bpl.n	800a060 <__smakebuf_r+0x1c>
 800a050:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a054:	6023      	str	r3, [r4, #0]
 800a056:	6123      	str	r3, [r4, #16]
 800a058:	2301      	movs	r3, #1
 800a05a:	6163      	str	r3, [r4, #20]
 800a05c:	b003      	add	sp, #12
 800a05e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a060:	ab01      	add	r3, sp, #4
 800a062:	466a      	mov	r2, sp
 800a064:	f7ff ffc8 	bl	8009ff8 <__swhatbuf_r>
 800a068:	9f00      	ldr	r7, [sp, #0]
 800a06a:	4605      	mov	r5, r0
 800a06c:	4639      	mov	r1, r7
 800a06e:	4630      	mov	r0, r6
 800a070:	f7fe f8c2 	bl	80081f8 <_malloc_r>
 800a074:	b948      	cbnz	r0, 800a08a <__smakebuf_r+0x46>
 800a076:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a07a:	059a      	lsls	r2, r3, #22
 800a07c:	d4ee      	bmi.n	800a05c <__smakebuf_r+0x18>
 800a07e:	f023 0303 	bic.w	r3, r3, #3
 800a082:	f043 0302 	orr.w	r3, r3, #2
 800a086:	81a3      	strh	r3, [r4, #12]
 800a088:	e7e2      	b.n	800a050 <__smakebuf_r+0xc>
 800a08a:	89a3      	ldrh	r3, [r4, #12]
 800a08c:	6020      	str	r0, [r4, #0]
 800a08e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a092:	81a3      	strh	r3, [r4, #12]
 800a094:	9b01      	ldr	r3, [sp, #4]
 800a096:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a09a:	b15b      	cbz	r3, 800a0b4 <__smakebuf_r+0x70>
 800a09c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a0a0:	4630      	mov	r0, r6
 800a0a2:	f000 f849 	bl	800a138 <_isatty_r>
 800a0a6:	b128      	cbz	r0, 800a0b4 <__smakebuf_r+0x70>
 800a0a8:	89a3      	ldrh	r3, [r4, #12]
 800a0aa:	f023 0303 	bic.w	r3, r3, #3
 800a0ae:	f043 0301 	orr.w	r3, r3, #1
 800a0b2:	81a3      	strh	r3, [r4, #12]
 800a0b4:	89a3      	ldrh	r3, [r4, #12]
 800a0b6:	431d      	orrs	r5, r3
 800a0b8:	81a5      	strh	r5, [r4, #12]
 800a0ba:	e7cf      	b.n	800a05c <__smakebuf_r+0x18>

0800a0bc <memmove>:
 800a0bc:	4288      	cmp	r0, r1
 800a0be:	b510      	push	{r4, lr}
 800a0c0:	eb01 0402 	add.w	r4, r1, r2
 800a0c4:	d902      	bls.n	800a0cc <memmove+0x10>
 800a0c6:	4284      	cmp	r4, r0
 800a0c8:	4623      	mov	r3, r4
 800a0ca:	d807      	bhi.n	800a0dc <memmove+0x20>
 800a0cc:	1e43      	subs	r3, r0, #1
 800a0ce:	42a1      	cmp	r1, r4
 800a0d0:	d008      	beq.n	800a0e4 <memmove+0x28>
 800a0d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a0d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a0da:	e7f8      	b.n	800a0ce <memmove+0x12>
 800a0dc:	4402      	add	r2, r0
 800a0de:	4601      	mov	r1, r0
 800a0e0:	428a      	cmp	r2, r1
 800a0e2:	d100      	bne.n	800a0e6 <memmove+0x2a>
 800a0e4:	bd10      	pop	{r4, pc}
 800a0e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a0ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a0ee:	e7f7      	b.n	800a0e0 <memmove+0x24>

0800a0f0 <strncmp>:
 800a0f0:	b510      	push	{r4, lr}
 800a0f2:	b16a      	cbz	r2, 800a110 <strncmp+0x20>
 800a0f4:	3901      	subs	r1, #1
 800a0f6:	1884      	adds	r4, r0, r2
 800a0f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a0fc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a100:	429a      	cmp	r2, r3
 800a102:	d103      	bne.n	800a10c <strncmp+0x1c>
 800a104:	42a0      	cmp	r0, r4
 800a106:	d001      	beq.n	800a10c <strncmp+0x1c>
 800a108:	2a00      	cmp	r2, #0
 800a10a:	d1f5      	bne.n	800a0f8 <strncmp+0x8>
 800a10c:	1ad0      	subs	r0, r2, r3
 800a10e:	bd10      	pop	{r4, pc}
 800a110:	4610      	mov	r0, r2
 800a112:	e7fc      	b.n	800a10e <strncmp+0x1e>

0800a114 <_fstat_r>:
 800a114:	b538      	push	{r3, r4, r5, lr}
 800a116:	4d07      	ldr	r5, [pc, #28]	@ (800a134 <_fstat_r+0x20>)
 800a118:	2300      	movs	r3, #0
 800a11a:	4604      	mov	r4, r0
 800a11c:	4608      	mov	r0, r1
 800a11e:	4611      	mov	r1, r2
 800a120:	602b      	str	r3, [r5, #0]
 800a122:	f7f7 fdc3 	bl	8001cac <_fstat>
 800a126:	1c43      	adds	r3, r0, #1
 800a128:	d102      	bne.n	800a130 <_fstat_r+0x1c>
 800a12a:	682b      	ldr	r3, [r5, #0]
 800a12c:	b103      	cbz	r3, 800a130 <_fstat_r+0x1c>
 800a12e:	6023      	str	r3, [r4, #0]
 800a130:	bd38      	pop	{r3, r4, r5, pc}
 800a132:	bf00      	nop
 800a134:	200005bc 	.word	0x200005bc

0800a138 <_isatty_r>:
 800a138:	b538      	push	{r3, r4, r5, lr}
 800a13a:	4d06      	ldr	r5, [pc, #24]	@ (800a154 <_isatty_r+0x1c>)
 800a13c:	2300      	movs	r3, #0
 800a13e:	4604      	mov	r4, r0
 800a140:	4608      	mov	r0, r1
 800a142:	602b      	str	r3, [r5, #0]
 800a144:	f7f7 fdc2 	bl	8001ccc <_isatty>
 800a148:	1c43      	adds	r3, r0, #1
 800a14a:	d102      	bne.n	800a152 <_isatty_r+0x1a>
 800a14c:	682b      	ldr	r3, [r5, #0]
 800a14e:	b103      	cbz	r3, 800a152 <_isatty_r+0x1a>
 800a150:	6023      	str	r3, [r4, #0]
 800a152:	bd38      	pop	{r3, r4, r5, pc}
 800a154:	200005bc 	.word	0x200005bc

0800a158 <_sbrk_r>:
 800a158:	b538      	push	{r3, r4, r5, lr}
 800a15a:	4d06      	ldr	r5, [pc, #24]	@ (800a174 <_sbrk_r+0x1c>)
 800a15c:	2300      	movs	r3, #0
 800a15e:	4604      	mov	r4, r0
 800a160:	4608      	mov	r0, r1
 800a162:	602b      	str	r3, [r5, #0]
 800a164:	f7f7 fdca 	bl	8001cfc <_sbrk>
 800a168:	1c43      	adds	r3, r0, #1
 800a16a:	d102      	bne.n	800a172 <_sbrk_r+0x1a>
 800a16c:	682b      	ldr	r3, [r5, #0]
 800a16e:	b103      	cbz	r3, 800a172 <_sbrk_r+0x1a>
 800a170:	6023      	str	r3, [r4, #0]
 800a172:	bd38      	pop	{r3, r4, r5, pc}
 800a174:	200005bc 	.word	0x200005bc

0800a178 <nan>:
 800a178:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a180 <nan+0x8>
 800a17c:	4770      	bx	lr
 800a17e:	bf00      	nop
 800a180:	00000000 	.word	0x00000000
 800a184:	7ff80000 	.word	0x7ff80000

0800a188 <__assert_func>:
 800a188:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a18a:	4614      	mov	r4, r2
 800a18c:	461a      	mov	r2, r3
 800a18e:	4b09      	ldr	r3, [pc, #36]	@ (800a1b4 <__assert_func+0x2c>)
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	4605      	mov	r5, r0
 800a194:	68d8      	ldr	r0, [r3, #12]
 800a196:	b14c      	cbz	r4, 800a1ac <__assert_func+0x24>
 800a198:	4b07      	ldr	r3, [pc, #28]	@ (800a1b8 <__assert_func+0x30>)
 800a19a:	9100      	str	r1, [sp, #0]
 800a19c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a1a0:	4906      	ldr	r1, [pc, #24]	@ (800a1bc <__assert_func+0x34>)
 800a1a2:	462b      	mov	r3, r5
 800a1a4:	f000 fba8 	bl	800a8f8 <fiprintf>
 800a1a8:	f000 fbb8 	bl	800a91c <abort>
 800a1ac:	4b04      	ldr	r3, [pc, #16]	@ (800a1c0 <__assert_func+0x38>)
 800a1ae:	461c      	mov	r4, r3
 800a1b0:	e7f3      	b.n	800a19a <__assert_func+0x12>
 800a1b2:	bf00      	nop
 800a1b4:	2000002c 	.word	0x2000002c
 800a1b8:	0800aca2 	.word	0x0800aca2
 800a1bc:	0800acaf 	.word	0x0800acaf
 800a1c0:	0800acdd 	.word	0x0800acdd

0800a1c4 <_calloc_r>:
 800a1c4:	b570      	push	{r4, r5, r6, lr}
 800a1c6:	fba1 5402 	umull	r5, r4, r1, r2
 800a1ca:	b934      	cbnz	r4, 800a1da <_calloc_r+0x16>
 800a1cc:	4629      	mov	r1, r5
 800a1ce:	f7fe f813 	bl	80081f8 <_malloc_r>
 800a1d2:	4606      	mov	r6, r0
 800a1d4:	b928      	cbnz	r0, 800a1e2 <_calloc_r+0x1e>
 800a1d6:	4630      	mov	r0, r6
 800a1d8:	bd70      	pop	{r4, r5, r6, pc}
 800a1da:	220c      	movs	r2, #12
 800a1dc:	6002      	str	r2, [r0, #0]
 800a1de:	2600      	movs	r6, #0
 800a1e0:	e7f9      	b.n	800a1d6 <_calloc_r+0x12>
 800a1e2:	462a      	mov	r2, r5
 800a1e4:	4621      	mov	r1, r4
 800a1e6:	f7fd f8a5 	bl	8007334 <memset>
 800a1ea:	e7f4      	b.n	800a1d6 <_calloc_r+0x12>

0800a1ec <rshift>:
 800a1ec:	6903      	ldr	r3, [r0, #16]
 800a1ee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a1f2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a1f6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a1fa:	f100 0414 	add.w	r4, r0, #20
 800a1fe:	dd45      	ble.n	800a28c <rshift+0xa0>
 800a200:	f011 011f 	ands.w	r1, r1, #31
 800a204:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a208:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a20c:	d10c      	bne.n	800a228 <rshift+0x3c>
 800a20e:	f100 0710 	add.w	r7, r0, #16
 800a212:	4629      	mov	r1, r5
 800a214:	42b1      	cmp	r1, r6
 800a216:	d334      	bcc.n	800a282 <rshift+0x96>
 800a218:	1a9b      	subs	r3, r3, r2
 800a21a:	009b      	lsls	r3, r3, #2
 800a21c:	1eea      	subs	r2, r5, #3
 800a21e:	4296      	cmp	r6, r2
 800a220:	bf38      	it	cc
 800a222:	2300      	movcc	r3, #0
 800a224:	4423      	add	r3, r4
 800a226:	e015      	b.n	800a254 <rshift+0x68>
 800a228:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a22c:	f1c1 0820 	rsb	r8, r1, #32
 800a230:	40cf      	lsrs	r7, r1
 800a232:	f105 0e04 	add.w	lr, r5, #4
 800a236:	46a1      	mov	r9, r4
 800a238:	4576      	cmp	r6, lr
 800a23a:	46f4      	mov	ip, lr
 800a23c:	d815      	bhi.n	800a26a <rshift+0x7e>
 800a23e:	1a9a      	subs	r2, r3, r2
 800a240:	0092      	lsls	r2, r2, #2
 800a242:	3a04      	subs	r2, #4
 800a244:	3501      	adds	r5, #1
 800a246:	42ae      	cmp	r6, r5
 800a248:	bf38      	it	cc
 800a24a:	2200      	movcc	r2, #0
 800a24c:	18a3      	adds	r3, r4, r2
 800a24e:	50a7      	str	r7, [r4, r2]
 800a250:	b107      	cbz	r7, 800a254 <rshift+0x68>
 800a252:	3304      	adds	r3, #4
 800a254:	1b1a      	subs	r2, r3, r4
 800a256:	42a3      	cmp	r3, r4
 800a258:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a25c:	bf08      	it	eq
 800a25e:	2300      	moveq	r3, #0
 800a260:	6102      	str	r2, [r0, #16]
 800a262:	bf08      	it	eq
 800a264:	6143      	streq	r3, [r0, #20]
 800a266:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a26a:	f8dc c000 	ldr.w	ip, [ip]
 800a26e:	fa0c fc08 	lsl.w	ip, ip, r8
 800a272:	ea4c 0707 	orr.w	r7, ip, r7
 800a276:	f849 7b04 	str.w	r7, [r9], #4
 800a27a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a27e:	40cf      	lsrs	r7, r1
 800a280:	e7da      	b.n	800a238 <rshift+0x4c>
 800a282:	f851 cb04 	ldr.w	ip, [r1], #4
 800a286:	f847 cf04 	str.w	ip, [r7, #4]!
 800a28a:	e7c3      	b.n	800a214 <rshift+0x28>
 800a28c:	4623      	mov	r3, r4
 800a28e:	e7e1      	b.n	800a254 <rshift+0x68>

0800a290 <__hexdig_fun>:
 800a290:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a294:	2b09      	cmp	r3, #9
 800a296:	d802      	bhi.n	800a29e <__hexdig_fun+0xe>
 800a298:	3820      	subs	r0, #32
 800a29a:	b2c0      	uxtb	r0, r0
 800a29c:	4770      	bx	lr
 800a29e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a2a2:	2b05      	cmp	r3, #5
 800a2a4:	d801      	bhi.n	800a2aa <__hexdig_fun+0x1a>
 800a2a6:	3847      	subs	r0, #71	@ 0x47
 800a2a8:	e7f7      	b.n	800a29a <__hexdig_fun+0xa>
 800a2aa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a2ae:	2b05      	cmp	r3, #5
 800a2b0:	d801      	bhi.n	800a2b6 <__hexdig_fun+0x26>
 800a2b2:	3827      	subs	r0, #39	@ 0x27
 800a2b4:	e7f1      	b.n	800a29a <__hexdig_fun+0xa>
 800a2b6:	2000      	movs	r0, #0
 800a2b8:	4770      	bx	lr
	...

0800a2bc <__gethex>:
 800a2bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2c0:	b085      	sub	sp, #20
 800a2c2:	468a      	mov	sl, r1
 800a2c4:	9302      	str	r3, [sp, #8]
 800a2c6:	680b      	ldr	r3, [r1, #0]
 800a2c8:	9001      	str	r0, [sp, #4]
 800a2ca:	4690      	mov	r8, r2
 800a2cc:	1c9c      	adds	r4, r3, #2
 800a2ce:	46a1      	mov	r9, r4
 800a2d0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a2d4:	2830      	cmp	r0, #48	@ 0x30
 800a2d6:	d0fa      	beq.n	800a2ce <__gethex+0x12>
 800a2d8:	eba9 0303 	sub.w	r3, r9, r3
 800a2dc:	f1a3 0b02 	sub.w	fp, r3, #2
 800a2e0:	f7ff ffd6 	bl	800a290 <__hexdig_fun>
 800a2e4:	4605      	mov	r5, r0
 800a2e6:	2800      	cmp	r0, #0
 800a2e8:	d168      	bne.n	800a3bc <__gethex+0x100>
 800a2ea:	49a0      	ldr	r1, [pc, #640]	@ (800a56c <__gethex+0x2b0>)
 800a2ec:	2201      	movs	r2, #1
 800a2ee:	4648      	mov	r0, r9
 800a2f0:	f7ff fefe 	bl	800a0f0 <strncmp>
 800a2f4:	4607      	mov	r7, r0
 800a2f6:	2800      	cmp	r0, #0
 800a2f8:	d167      	bne.n	800a3ca <__gethex+0x10e>
 800a2fa:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a2fe:	4626      	mov	r6, r4
 800a300:	f7ff ffc6 	bl	800a290 <__hexdig_fun>
 800a304:	2800      	cmp	r0, #0
 800a306:	d062      	beq.n	800a3ce <__gethex+0x112>
 800a308:	4623      	mov	r3, r4
 800a30a:	7818      	ldrb	r0, [r3, #0]
 800a30c:	2830      	cmp	r0, #48	@ 0x30
 800a30e:	4699      	mov	r9, r3
 800a310:	f103 0301 	add.w	r3, r3, #1
 800a314:	d0f9      	beq.n	800a30a <__gethex+0x4e>
 800a316:	f7ff ffbb 	bl	800a290 <__hexdig_fun>
 800a31a:	fab0 f580 	clz	r5, r0
 800a31e:	096d      	lsrs	r5, r5, #5
 800a320:	f04f 0b01 	mov.w	fp, #1
 800a324:	464a      	mov	r2, r9
 800a326:	4616      	mov	r6, r2
 800a328:	3201      	adds	r2, #1
 800a32a:	7830      	ldrb	r0, [r6, #0]
 800a32c:	f7ff ffb0 	bl	800a290 <__hexdig_fun>
 800a330:	2800      	cmp	r0, #0
 800a332:	d1f8      	bne.n	800a326 <__gethex+0x6a>
 800a334:	498d      	ldr	r1, [pc, #564]	@ (800a56c <__gethex+0x2b0>)
 800a336:	2201      	movs	r2, #1
 800a338:	4630      	mov	r0, r6
 800a33a:	f7ff fed9 	bl	800a0f0 <strncmp>
 800a33e:	2800      	cmp	r0, #0
 800a340:	d13f      	bne.n	800a3c2 <__gethex+0x106>
 800a342:	b944      	cbnz	r4, 800a356 <__gethex+0x9a>
 800a344:	1c74      	adds	r4, r6, #1
 800a346:	4622      	mov	r2, r4
 800a348:	4616      	mov	r6, r2
 800a34a:	3201      	adds	r2, #1
 800a34c:	7830      	ldrb	r0, [r6, #0]
 800a34e:	f7ff ff9f 	bl	800a290 <__hexdig_fun>
 800a352:	2800      	cmp	r0, #0
 800a354:	d1f8      	bne.n	800a348 <__gethex+0x8c>
 800a356:	1ba4      	subs	r4, r4, r6
 800a358:	00a7      	lsls	r7, r4, #2
 800a35a:	7833      	ldrb	r3, [r6, #0]
 800a35c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a360:	2b50      	cmp	r3, #80	@ 0x50
 800a362:	d13e      	bne.n	800a3e2 <__gethex+0x126>
 800a364:	7873      	ldrb	r3, [r6, #1]
 800a366:	2b2b      	cmp	r3, #43	@ 0x2b
 800a368:	d033      	beq.n	800a3d2 <__gethex+0x116>
 800a36a:	2b2d      	cmp	r3, #45	@ 0x2d
 800a36c:	d034      	beq.n	800a3d8 <__gethex+0x11c>
 800a36e:	1c71      	adds	r1, r6, #1
 800a370:	2400      	movs	r4, #0
 800a372:	7808      	ldrb	r0, [r1, #0]
 800a374:	f7ff ff8c 	bl	800a290 <__hexdig_fun>
 800a378:	1e43      	subs	r3, r0, #1
 800a37a:	b2db      	uxtb	r3, r3
 800a37c:	2b18      	cmp	r3, #24
 800a37e:	d830      	bhi.n	800a3e2 <__gethex+0x126>
 800a380:	f1a0 0210 	sub.w	r2, r0, #16
 800a384:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a388:	f7ff ff82 	bl	800a290 <__hexdig_fun>
 800a38c:	f100 3cff 	add.w	ip, r0, #4294967295
 800a390:	fa5f fc8c 	uxtb.w	ip, ip
 800a394:	f1bc 0f18 	cmp.w	ip, #24
 800a398:	f04f 030a 	mov.w	r3, #10
 800a39c:	d91e      	bls.n	800a3dc <__gethex+0x120>
 800a39e:	b104      	cbz	r4, 800a3a2 <__gethex+0xe6>
 800a3a0:	4252      	negs	r2, r2
 800a3a2:	4417      	add	r7, r2
 800a3a4:	f8ca 1000 	str.w	r1, [sl]
 800a3a8:	b1ed      	cbz	r5, 800a3e6 <__gethex+0x12a>
 800a3aa:	f1bb 0f00 	cmp.w	fp, #0
 800a3ae:	bf0c      	ite	eq
 800a3b0:	2506      	moveq	r5, #6
 800a3b2:	2500      	movne	r5, #0
 800a3b4:	4628      	mov	r0, r5
 800a3b6:	b005      	add	sp, #20
 800a3b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3bc:	2500      	movs	r5, #0
 800a3be:	462c      	mov	r4, r5
 800a3c0:	e7b0      	b.n	800a324 <__gethex+0x68>
 800a3c2:	2c00      	cmp	r4, #0
 800a3c4:	d1c7      	bne.n	800a356 <__gethex+0x9a>
 800a3c6:	4627      	mov	r7, r4
 800a3c8:	e7c7      	b.n	800a35a <__gethex+0x9e>
 800a3ca:	464e      	mov	r6, r9
 800a3cc:	462f      	mov	r7, r5
 800a3ce:	2501      	movs	r5, #1
 800a3d0:	e7c3      	b.n	800a35a <__gethex+0x9e>
 800a3d2:	2400      	movs	r4, #0
 800a3d4:	1cb1      	adds	r1, r6, #2
 800a3d6:	e7cc      	b.n	800a372 <__gethex+0xb6>
 800a3d8:	2401      	movs	r4, #1
 800a3da:	e7fb      	b.n	800a3d4 <__gethex+0x118>
 800a3dc:	fb03 0002 	mla	r0, r3, r2, r0
 800a3e0:	e7ce      	b.n	800a380 <__gethex+0xc4>
 800a3e2:	4631      	mov	r1, r6
 800a3e4:	e7de      	b.n	800a3a4 <__gethex+0xe8>
 800a3e6:	eba6 0309 	sub.w	r3, r6, r9
 800a3ea:	3b01      	subs	r3, #1
 800a3ec:	4629      	mov	r1, r5
 800a3ee:	2b07      	cmp	r3, #7
 800a3f0:	dc0a      	bgt.n	800a408 <__gethex+0x14c>
 800a3f2:	9801      	ldr	r0, [sp, #4]
 800a3f4:	f7fd ff8c 	bl	8008310 <_Balloc>
 800a3f8:	4604      	mov	r4, r0
 800a3fa:	b940      	cbnz	r0, 800a40e <__gethex+0x152>
 800a3fc:	4b5c      	ldr	r3, [pc, #368]	@ (800a570 <__gethex+0x2b4>)
 800a3fe:	4602      	mov	r2, r0
 800a400:	21e4      	movs	r1, #228	@ 0xe4
 800a402:	485c      	ldr	r0, [pc, #368]	@ (800a574 <__gethex+0x2b8>)
 800a404:	f7ff fec0 	bl	800a188 <__assert_func>
 800a408:	3101      	adds	r1, #1
 800a40a:	105b      	asrs	r3, r3, #1
 800a40c:	e7ef      	b.n	800a3ee <__gethex+0x132>
 800a40e:	f100 0a14 	add.w	sl, r0, #20
 800a412:	2300      	movs	r3, #0
 800a414:	4655      	mov	r5, sl
 800a416:	469b      	mov	fp, r3
 800a418:	45b1      	cmp	r9, r6
 800a41a:	d337      	bcc.n	800a48c <__gethex+0x1d0>
 800a41c:	f845 bb04 	str.w	fp, [r5], #4
 800a420:	eba5 050a 	sub.w	r5, r5, sl
 800a424:	10ad      	asrs	r5, r5, #2
 800a426:	6125      	str	r5, [r4, #16]
 800a428:	4658      	mov	r0, fp
 800a42a:	f7fe f863 	bl	80084f4 <__hi0bits>
 800a42e:	016d      	lsls	r5, r5, #5
 800a430:	f8d8 6000 	ldr.w	r6, [r8]
 800a434:	1a2d      	subs	r5, r5, r0
 800a436:	42b5      	cmp	r5, r6
 800a438:	dd54      	ble.n	800a4e4 <__gethex+0x228>
 800a43a:	1bad      	subs	r5, r5, r6
 800a43c:	4629      	mov	r1, r5
 800a43e:	4620      	mov	r0, r4
 800a440:	f7fe fbef 	bl	8008c22 <__any_on>
 800a444:	4681      	mov	r9, r0
 800a446:	b178      	cbz	r0, 800a468 <__gethex+0x1ac>
 800a448:	1e6b      	subs	r3, r5, #1
 800a44a:	1159      	asrs	r1, r3, #5
 800a44c:	f003 021f 	and.w	r2, r3, #31
 800a450:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a454:	f04f 0901 	mov.w	r9, #1
 800a458:	fa09 f202 	lsl.w	r2, r9, r2
 800a45c:	420a      	tst	r2, r1
 800a45e:	d003      	beq.n	800a468 <__gethex+0x1ac>
 800a460:	454b      	cmp	r3, r9
 800a462:	dc36      	bgt.n	800a4d2 <__gethex+0x216>
 800a464:	f04f 0902 	mov.w	r9, #2
 800a468:	4629      	mov	r1, r5
 800a46a:	4620      	mov	r0, r4
 800a46c:	f7ff febe 	bl	800a1ec <rshift>
 800a470:	442f      	add	r7, r5
 800a472:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a476:	42bb      	cmp	r3, r7
 800a478:	da42      	bge.n	800a500 <__gethex+0x244>
 800a47a:	9801      	ldr	r0, [sp, #4]
 800a47c:	4621      	mov	r1, r4
 800a47e:	f7fd ff87 	bl	8008390 <_Bfree>
 800a482:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a484:	2300      	movs	r3, #0
 800a486:	6013      	str	r3, [r2, #0]
 800a488:	25a3      	movs	r5, #163	@ 0xa3
 800a48a:	e793      	b.n	800a3b4 <__gethex+0xf8>
 800a48c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a490:	2a2e      	cmp	r2, #46	@ 0x2e
 800a492:	d012      	beq.n	800a4ba <__gethex+0x1fe>
 800a494:	2b20      	cmp	r3, #32
 800a496:	d104      	bne.n	800a4a2 <__gethex+0x1e6>
 800a498:	f845 bb04 	str.w	fp, [r5], #4
 800a49c:	f04f 0b00 	mov.w	fp, #0
 800a4a0:	465b      	mov	r3, fp
 800a4a2:	7830      	ldrb	r0, [r6, #0]
 800a4a4:	9303      	str	r3, [sp, #12]
 800a4a6:	f7ff fef3 	bl	800a290 <__hexdig_fun>
 800a4aa:	9b03      	ldr	r3, [sp, #12]
 800a4ac:	f000 000f 	and.w	r0, r0, #15
 800a4b0:	4098      	lsls	r0, r3
 800a4b2:	ea4b 0b00 	orr.w	fp, fp, r0
 800a4b6:	3304      	adds	r3, #4
 800a4b8:	e7ae      	b.n	800a418 <__gethex+0x15c>
 800a4ba:	45b1      	cmp	r9, r6
 800a4bc:	d8ea      	bhi.n	800a494 <__gethex+0x1d8>
 800a4be:	492b      	ldr	r1, [pc, #172]	@ (800a56c <__gethex+0x2b0>)
 800a4c0:	9303      	str	r3, [sp, #12]
 800a4c2:	2201      	movs	r2, #1
 800a4c4:	4630      	mov	r0, r6
 800a4c6:	f7ff fe13 	bl	800a0f0 <strncmp>
 800a4ca:	9b03      	ldr	r3, [sp, #12]
 800a4cc:	2800      	cmp	r0, #0
 800a4ce:	d1e1      	bne.n	800a494 <__gethex+0x1d8>
 800a4d0:	e7a2      	b.n	800a418 <__gethex+0x15c>
 800a4d2:	1ea9      	subs	r1, r5, #2
 800a4d4:	4620      	mov	r0, r4
 800a4d6:	f7fe fba4 	bl	8008c22 <__any_on>
 800a4da:	2800      	cmp	r0, #0
 800a4dc:	d0c2      	beq.n	800a464 <__gethex+0x1a8>
 800a4de:	f04f 0903 	mov.w	r9, #3
 800a4e2:	e7c1      	b.n	800a468 <__gethex+0x1ac>
 800a4e4:	da09      	bge.n	800a4fa <__gethex+0x23e>
 800a4e6:	1b75      	subs	r5, r6, r5
 800a4e8:	4621      	mov	r1, r4
 800a4ea:	9801      	ldr	r0, [sp, #4]
 800a4ec:	462a      	mov	r2, r5
 800a4ee:	f7fe f95f 	bl	80087b0 <__lshift>
 800a4f2:	1b7f      	subs	r7, r7, r5
 800a4f4:	4604      	mov	r4, r0
 800a4f6:	f100 0a14 	add.w	sl, r0, #20
 800a4fa:	f04f 0900 	mov.w	r9, #0
 800a4fe:	e7b8      	b.n	800a472 <__gethex+0x1b6>
 800a500:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a504:	42bd      	cmp	r5, r7
 800a506:	dd6f      	ble.n	800a5e8 <__gethex+0x32c>
 800a508:	1bed      	subs	r5, r5, r7
 800a50a:	42ae      	cmp	r6, r5
 800a50c:	dc34      	bgt.n	800a578 <__gethex+0x2bc>
 800a50e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a512:	2b02      	cmp	r3, #2
 800a514:	d022      	beq.n	800a55c <__gethex+0x2a0>
 800a516:	2b03      	cmp	r3, #3
 800a518:	d024      	beq.n	800a564 <__gethex+0x2a8>
 800a51a:	2b01      	cmp	r3, #1
 800a51c:	d115      	bne.n	800a54a <__gethex+0x28e>
 800a51e:	42ae      	cmp	r6, r5
 800a520:	d113      	bne.n	800a54a <__gethex+0x28e>
 800a522:	2e01      	cmp	r6, #1
 800a524:	d10b      	bne.n	800a53e <__gethex+0x282>
 800a526:	9a02      	ldr	r2, [sp, #8]
 800a528:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a52c:	6013      	str	r3, [r2, #0]
 800a52e:	2301      	movs	r3, #1
 800a530:	6123      	str	r3, [r4, #16]
 800a532:	f8ca 3000 	str.w	r3, [sl]
 800a536:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a538:	2562      	movs	r5, #98	@ 0x62
 800a53a:	601c      	str	r4, [r3, #0]
 800a53c:	e73a      	b.n	800a3b4 <__gethex+0xf8>
 800a53e:	1e71      	subs	r1, r6, #1
 800a540:	4620      	mov	r0, r4
 800a542:	f7fe fb6e 	bl	8008c22 <__any_on>
 800a546:	2800      	cmp	r0, #0
 800a548:	d1ed      	bne.n	800a526 <__gethex+0x26a>
 800a54a:	9801      	ldr	r0, [sp, #4]
 800a54c:	4621      	mov	r1, r4
 800a54e:	f7fd ff1f 	bl	8008390 <_Bfree>
 800a552:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a554:	2300      	movs	r3, #0
 800a556:	6013      	str	r3, [r2, #0]
 800a558:	2550      	movs	r5, #80	@ 0x50
 800a55a:	e72b      	b.n	800a3b4 <__gethex+0xf8>
 800a55c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d1f3      	bne.n	800a54a <__gethex+0x28e>
 800a562:	e7e0      	b.n	800a526 <__gethex+0x26a>
 800a564:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a566:	2b00      	cmp	r3, #0
 800a568:	d1dd      	bne.n	800a526 <__gethex+0x26a>
 800a56a:	e7ee      	b.n	800a54a <__gethex+0x28e>
 800a56c:	0800ac87 	.word	0x0800ac87
 800a570:	0800ac1d 	.word	0x0800ac1d
 800a574:	0800acde 	.word	0x0800acde
 800a578:	1e6f      	subs	r7, r5, #1
 800a57a:	f1b9 0f00 	cmp.w	r9, #0
 800a57e:	d130      	bne.n	800a5e2 <__gethex+0x326>
 800a580:	b127      	cbz	r7, 800a58c <__gethex+0x2d0>
 800a582:	4639      	mov	r1, r7
 800a584:	4620      	mov	r0, r4
 800a586:	f7fe fb4c 	bl	8008c22 <__any_on>
 800a58a:	4681      	mov	r9, r0
 800a58c:	117a      	asrs	r2, r7, #5
 800a58e:	2301      	movs	r3, #1
 800a590:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a594:	f007 071f 	and.w	r7, r7, #31
 800a598:	40bb      	lsls	r3, r7
 800a59a:	4213      	tst	r3, r2
 800a59c:	4629      	mov	r1, r5
 800a59e:	4620      	mov	r0, r4
 800a5a0:	bf18      	it	ne
 800a5a2:	f049 0902 	orrne.w	r9, r9, #2
 800a5a6:	f7ff fe21 	bl	800a1ec <rshift>
 800a5aa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a5ae:	1b76      	subs	r6, r6, r5
 800a5b0:	2502      	movs	r5, #2
 800a5b2:	f1b9 0f00 	cmp.w	r9, #0
 800a5b6:	d047      	beq.n	800a648 <__gethex+0x38c>
 800a5b8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a5bc:	2b02      	cmp	r3, #2
 800a5be:	d015      	beq.n	800a5ec <__gethex+0x330>
 800a5c0:	2b03      	cmp	r3, #3
 800a5c2:	d017      	beq.n	800a5f4 <__gethex+0x338>
 800a5c4:	2b01      	cmp	r3, #1
 800a5c6:	d109      	bne.n	800a5dc <__gethex+0x320>
 800a5c8:	f019 0f02 	tst.w	r9, #2
 800a5cc:	d006      	beq.n	800a5dc <__gethex+0x320>
 800a5ce:	f8da 3000 	ldr.w	r3, [sl]
 800a5d2:	ea49 0903 	orr.w	r9, r9, r3
 800a5d6:	f019 0f01 	tst.w	r9, #1
 800a5da:	d10e      	bne.n	800a5fa <__gethex+0x33e>
 800a5dc:	f045 0510 	orr.w	r5, r5, #16
 800a5e0:	e032      	b.n	800a648 <__gethex+0x38c>
 800a5e2:	f04f 0901 	mov.w	r9, #1
 800a5e6:	e7d1      	b.n	800a58c <__gethex+0x2d0>
 800a5e8:	2501      	movs	r5, #1
 800a5ea:	e7e2      	b.n	800a5b2 <__gethex+0x2f6>
 800a5ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a5ee:	f1c3 0301 	rsb	r3, r3, #1
 800a5f2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a5f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d0f0      	beq.n	800a5dc <__gethex+0x320>
 800a5fa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a5fe:	f104 0314 	add.w	r3, r4, #20
 800a602:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a606:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a60a:	f04f 0c00 	mov.w	ip, #0
 800a60e:	4618      	mov	r0, r3
 800a610:	f853 2b04 	ldr.w	r2, [r3], #4
 800a614:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a618:	d01b      	beq.n	800a652 <__gethex+0x396>
 800a61a:	3201      	adds	r2, #1
 800a61c:	6002      	str	r2, [r0, #0]
 800a61e:	2d02      	cmp	r5, #2
 800a620:	f104 0314 	add.w	r3, r4, #20
 800a624:	d13c      	bne.n	800a6a0 <__gethex+0x3e4>
 800a626:	f8d8 2000 	ldr.w	r2, [r8]
 800a62a:	3a01      	subs	r2, #1
 800a62c:	42b2      	cmp	r2, r6
 800a62e:	d109      	bne.n	800a644 <__gethex+0x388>
 800a630:	1171      	asrs	r1, r6, #5
 800a632:	2201      	movs	r2, #1
 800a634:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a638:	f006 061f 	and.w	r6, r6, #31
 800a63c:	fa02 f606 	lsl.w	r6, r2, r6
 800a640:	421e      	tst	r6, r3
 800a642:	d13a      	bne.n	800a6ba <__gethex+0x3fe>
 800a644:	f045 0520 	orr.w	r5, r5, #32
 800a648:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a64a:	601c      	str	r4, [r3, #0]
 800a64c:	9b02      	ldr	r3, [sp, #8]
 800a64e:	601f      	str	r7, [r3, #0]
 800a650:	e6b0      	b.n	800a3b4 <__gethex+0xf8>
 800a652:	4299      	cmp	r1, r3
 800a654:	f843 cc04 	str.w	ip, [r3, #-4]
 800a658:	d8d9      	bhi.n	800a60e <__gethex+0x352>
 800a65a:	68a3      	ldr	r3, [r4, #8]
 800a65c:	459b      	cmp	fp, r3
 800a65e:	db17      	blt.n	800a690 <__gethex+0x3d4>
 800a660:	6861      	ldr	r1, [r4, #4]
 800a662:	9801      	ldr	r0, [sp, #4]
 800a664:	3101      	adds	r1, #1
 800a666:	f7fd fe53 	bl	8008310 <_Balloc>
 800a66a:	4681      	mov	r9, r0
 800a66c:	b918      	cbnz	r0, 800a676 <__gethex+0x3ba>
 800a66e:	4b1a      	ldr	r3, [pc, #104]	@ (800a6d8 <__gethex+0x41c>)
 800a670:	4602      	mov	r2, r0
 800a672:	2184      	movs	r1, #132	@ 0x84
 800a674:	e6c5      	b.n	800a402 <__gethex+0x146>
 800a676:	6922      	ldr	r2, [r4, #16]
 800a678:	3202      	adds	r2, #2
 800a67a:	f104 010c 	add.w	r1, r4, #12
 800a67e:	0092      	lsls	r2, r2, #2
 800a680:	300c      	adds	r0, #12
 800a682:	f7fc fed6 	bl	8007432 <memcpy>
 800a686:	4621      	mov	r1, r4
 800a688:	9801      	ldr	r0, [sp, #4]
 800a68a:	f7fd fe81 	bl	8008390 <_Bfree>
 800a68e:	464c      	mov	r4, r9
 800a690:	6923      	ldr	r3, [r4, #16]
 800a692:	1c5a      	adds	r2, r3, #1
 800a694:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a698:	6122      	str	r2, [r4, #16]
 800a69a:	2201      	movs	r2, #1
 800a69c:	615a      	str	r2, [r3, #20]
 800a69e:	e7be      	b.n	800a61e <__gethex+0x362>
 800a6a0:	6922      	ldr	r2, [r4, #16]
 800a6a2:	455a      	cmp	r2, fp
 800a6a4:	dd0b      	ble.n	800a6be <__gethex+0x402>
 800a6a6:	2101      	movs	r1, #1
 800a6a8:	4620      	mov	r0, r4
 800a6aa:	f7ff fd9f 	bl	800a1ec <rshift>
 800a6ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a6b2:	3701      	adds	r7, #1
 800a6b4:	42bb      	cmp	r3, r7
 800a6b6:	f6ff aee0 	blt.w	800a47a <__gethex+0x1be>
 800a6ba:	2501      	movs	r5, #1
 800a6bc:	e7c2      	b.n	800a644 <__gethex+0x388>
 800a6be:	f016 061f 	ands.w	r6, r6, #31
 800a6c2:	d0fa      	beq.n	800a6ba <__gethex+0x3fe>
 800a6c4:	4453      	add	r3, sl
 800a6c6:	f1c6 0620 	rsb	r6, r6, #32
 800a6ca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a6ce:	f7fd ff11 	bl	80084f4 <__hi0bits>
 800a6d2:	42b0      	cmp	r0, r6
 800a6d4:	dbe7      	blt.n	800a6a6 <__gethex+0x3ea>
 800a6d6:	e7f0      	b.n	800a6ba <__gethex+0x3fe>
 800a6d8:	0800ac1d 	.word	0x0800ac1d

0800a6dc <L_shift>:
 800a6dc:	f1c2 0208 	rsb	r2, r2, #8
 800a6e0:	0092      	lsls	r2, r2, #2
 800a6e2:	b570      	push	{r4, r5, r6, lr}
 800a6e4:	f1c2 0620 	rsb	r6, r2, #32
 800a6e8:	6843      	ldr	r3, [r0, #4]
 800a6ea:	6804      	ldr	r4, [r0, #0]
 800a6ec:	fa03 f506 	lsl.w	r5, r3, r6
 800a6f0:	432c      	orrs	r4, r5
 800a6f2:	40d3      	lsrs	r3, r2
 800a6f4:	6004      	str	r4, [r0, #0]
 800a6f6:	f840 3f04 	str.w	r3, [r0, #4]!
 800a6fa:	4288      	cmp	r0, r1
 800a6fc:	d3f4      	bcc.n	800a6e8 <L_shift+0xc>
 800a6fe:	bd70      	pop	{r4, r5, r6, pc}

0800a700 <__match>:
 800a700:	b530      	push	{r4, r5, lr}
 800a702:	6803      	ldr	r3, [r0, #0]
 800a704:	3301      	adds	r3, #1
 800a706:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a70a:	b914      	cbnz	r4, 800a712 <__match+0x12>
 800a70c:	6003      	str	r3, [r0, #0]
 800a70e:	2001      	movs	r0, #1
 800a710:	bd30      	pop	{r4, r5, pc}
 800a712:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a716:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a71a:	2d19      	cmp	r5, #25
 800a71c:	bf98      	it	ls
 800a71e:	3220      	addls	r2, #32
 800a720:	42a2      	cmp	r2, r4
 800a722:	d0f0      	beq.n	800a706 <__match+0x6>
 800a724:	2000      	movs	r0, #0
 800a726:	e7f3      	b.n	800a710 <__match+0x10>

0800a728 <__hexnan>:
 800a728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a72c:	680b      	ldr	r3, [r1, #0]
 800a72e:	6801      	ldr	r1, [r0, #0]
 800a730:	115e      	asrs	r6, r3, #5
 800a732:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a736:	f013 031f 	ands.w	r3, r3, #31
 800a73a:	b087      	sub	sp, #28
 800a73c:	bf18      	it	ne
 800a73e:	3604      	addne	r6, #4
 800a740:	2500      	movs	r5, #0
 800a742:	1f37      	subs	r7, r6, #4
 800a744:	4682      	mov	sl, r0
 800a746:	4690      	mov	r8, r2
 800a748:	9301      	str	r3, [sp, #4]
 800a74a:	f846 5c04 	str.w	r5, [r6, #-4]
 800a74e:	46b9      	mov	r9, r7
 800a750:	463c      	mov	r4, r7
 800a752:	9502      	str	r5, [sp, #8]
 800a754:	46ab      	mov	fp, r5
 800a756:	784a      	ldrb	r2, [r1, #1]
 800a758:	1c4b      	adds	r3, r1, #1
 800a75a:	9303      	str	r3, [sp, #12]
 800a75c:	b342      	cbz	r2, 800a7b0 <__hexnan+0x88>
 800a75e:	4610      	mov	r0, r2
 800a760:	9105      	str	r1, [sp, #20]
 800a762:	9204      	str	r2, [sp, #16]
 800a764:	f7ff fd94 	bl	800a290 <__hexdig_fun>
 800a768:	2800      	cmp	r0, #0
 800a76a:	d151      	bne.n	800a810 <__hexnan+0xe8>
 800a76c:	9a04      	ldr	r2, [sp, #16]
 800a76e:	9905      	ldr	r1, [sp, #20]
 800a770:	2a20      	cmp	r2, #32
 800a772:	d818      	bhi.n	800a7a6 <__hexnan+0x7e>
 800a774:	9b02      	ldr	r3, [sp, #8]
 800a776:	459b      	cmp	fp, r3
 800a778:	dd13      	ble.n	800a7a2 <__hexnan+0x7a>
 800a77a:	454c      	cmp	r4, r9
 800a77c:	d206      	bcs.n	800a78c <__hexnan+0x64>
 800a77e:	2d07      	cmp	r5, #7
 800a780:	dc04      	bgt.n	800a78c <__hexnan+0x64>
 800a782:	462a      	mov	r2, r5
 800a784:	4649      	mov	r1, r9
 800a786:	4620      	mov	r0, r4
 800a788:	f7ff ffa8 	bl	800a6dc <L_shift>
 800a78c:	4544      	cmp	r4, r8
 800a78e:	d952      	bls.n	800a836 <__hexnan+0x10e>
 800a790:	2300      	movs	r3, #0
 800a792:	f1a4 0904 	sub.w	r9, r4, #4
 800a796:	f844 3c04 	str.w	r3, [r4, #-4]
 800a79a:	f8cd b008 	str.w	fp, [sp, #8]
 800a79e:	464c      	mov	r4, r9
 800a7a0:	461d      	mov	r5, r3
 800a7a2:	9903      	ldr	r1, [sp, #12]
 800a7a4:	e7d7      	b.n	800a756 <__hexnan+0x2e>
 800a7a6:	2a29      	cmp	r2, #41	@ 0x29
 800a7a8:	d157      	bne.n	800a85a <__hexnan+0x132>
 800a7aa:	3102      	adds	r1, #2
 800a7ac:	f8ca 1000 	str.w	r1, [sl]
 800a7b0:	f1bb 0f00 	cmp.w	fp, #0
 800a7b4:	d051      	beq.n	800a85a <__hexnan+0x132>
 800a7b6:	454c      	cmp	r4, r9
 800a7b8:	d206      	bcs.n	800a7c8 <__hexnan+0xa0>
 800a7ba:	2d07      	cmp	r5, #7
 800a7bc:	dc04      	bgt.n	800a7c8 <__hexnan+0xa0>
 800a7be:	462a      	mov	r2, r5
 800a7c0:	4649      	mov	r1, r9
 800a7c2:	4620      	mov	r0, r4
 800a7c4:	f7ff ff8a 	bl	800a6dc <L_shift>
 800a7c8:	4544      	cmp	r4, r8
 800a7ca:	d936      	bls.n	800a83a <__hexnan+0x112>
 800a7cc:	f1a8 0204 	sub.w	r2, r8, #4
 800a7d0:	4623      	mov	r3, r4
 800a7d2:	f853 1b04 	ldr.w	r1, [r3], #4
 800a7d6:	f842 1f04 	str.w	r1, [r2, #4]!
 800a7da:	429f      	cmp	r7, r3
 800a7dc:	d2f9      	bcs.n	800a7d2 <__hexnan+0xaa>
 800a7de:	1b3b      	subs	r3, r7, r4
 800a7e0:	f023 0303 	bic.w	r3, r3, #3
 800a7e4:	3304      	adds	r3, #4
 800a7e6:	3401      	adds	r4, #1
 800a7e8:	3e03      	subs	r6, #3
 800a7ea:	42b4      	cmp	r4, r6
 800a7ec:	bf88      	it	hi
 800a7ee:	2304      	movhi	r3, #4
 800a7f0:	4443      	add	r3, r8
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	f843 2b04 	str.w	r2, [r3], #4
 800a7f8:	429f      	cmp	r7, r3
 800a7fa:	d2fb      	bcs.n	800a7f4 <__hexnan+0xcc>
 800a7fc:	683b      	ldr	r3, [r7, #0]
 800a7fe:	b91b      	cbnz	r3, 800a808 <__hexnan+0xe0>
 800a800:	4547      	cmp	r7, r8
 800a802:	d128      	bne.n	800a856 <__hexnan+0x12e>
 800a804:	2301      	movs	r3, #1
 800a806:	603b      	str	r3, [r7, #0]
 800a808:	2005      	movs	r0, #5
 800a80a:	b007      	add	sp, #28
 800a80c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a810:	3501      	adds	r5, #1
 800a812:	2d08      	cmp	r5, #8
 800a814:	f10b 0b01 	add.w	fp, fp, #1
 800a818:	dd06      	ble.n	800a828 <__hexnan+0x100>
 800a81a:	4544      	cmp	r4, r8
 800a81c:	d9c1      	bls.n	800a7a2 <__hexnan+0x7a>
 800a81e:	2300      	movs	r3, #0
 800a820:	f844 3c04 	str.w	r3, [r4, #-4]
 800a824:	2501      	movs	r5, #1
 800a826:	3c04      	subs	r4, #4
 800a828:	6822      	ldr	r2, [r4, #0]
 800a82a:	f000 000f 	and.w	r0, r0, #15
 800a82e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a832:	6020      	str	r0, [r4, #0]
 800a834:	e7b5      	b.n	800a7a2 <__hexnan+0x7a>
 800a836:	2508      	movs	r5, #8
 800a838:	e7b3      	b.n	800a7a2 <__hexnan+0x7a>
 800a83a:	9b01      	ldr	r3, [sp, #4]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d0dd      	beq.n	800a7fc <__hexnan+0xd4>
 800a840:	f1c3 0320 	rsb	r3, r3, #32
 800a844:	f04f 32ff 	mov.w	r2, #4294967295
 800a848:	40da      	lsrs	r2, r3
 800a84a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a84e:	4013      	ands	r3, r2
 800a850:	f846 3c04 	str.w	r3, [r6, #-4]
 800a854:	e7d2      	b.n	800a7fc <__hexnan+0xd4>
 800a856:	3f04      	subs	r7, #4
 800a858:	e7d0      	b.n	800a7fc <__hexnan+0xd4>
 800a85a:	2004      	movs	r0, #4
 800a85c:	e7d5      	b.n	800a80a <__hexnan+0xe2>

0800a85e <__ascii_mbtowc>:
 800a85e:	b082      	sub	sp, #8
 800a860:	b901      	cbnz	r1, 800a864 <__ascii_mbtowc+0x6>
 800a862:	a901      	add	r1, sp, #4
 800a864:	b142      	cbz	r2, 800a878 <__ascii_mbtowc+0x1a>
 800a866:	b14b      	cbz	r3, 800a87c <__ascii_mbtowc+0x1e>
 800a868:	7813      	ldrb	r3, [r2, #0]
 800a86a:	600b      	str	r3, [r1, #0]
 800a86c:	7812      	ldrb	r2, [r2, #0]
 800a86e:	1e10      	subs	r0, r2, #0
 800a870:	bf18      	it	ne
 800a872:	2001      	movne	r0, #1
 800a874:	b002      	add	sp, #8
 800a876:	4770      	bx	lr
 800a878:	4610      	mov	r0, r2
 800a87a:	e7fb      	b.n	800a874 <__ascii_mbtowc+0x16>
 800a87c:	f06f 0001 	mvn.w	r0, #1
 800a880:	e7f8      	b.n	800a874 <__ascii_mbtowc+0x16>

0800a882 <_realloc_r>:
 800a882:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a886:	4607      	mov	r7, r0
 800a888:	4614      	mov	r4, r2
 800a88a:	460d      	mov	r5, r1
 800a88c:	b921      	cbnz	r1, 800a898 <_realloc_r+0x16>
 800a88e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a892:	4611      	mov	r1, r2
 800a894:	f7fd bcb0 	b.w	80081f8 <_malloc_r>
 800a898:	b92a      	cbnz	r2, 800a8a6 <_realloc_r+0x24>
 800a89a:	f7fd fc39 	bl	8008110 <_free_r>
 800a89e:	4625      	mov	r5, r4
 800a8a0:	4628      	mov	r0, r5
 800a8a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8a6:	f000 f840 	bl	800a92a <_malloc_usable_size_r>
 800a8aa:	4284      	cmp	r4, r0
 800a8ac:	4606      	mov	r6, r0
 800a8ae:	d802      	bhi.n	800a8b6 <_realloc_r+0x34>
 800a8b0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a8b4:	d8f4      	bhi.n	800a8a0 <_realloc_r+0x1e>
 800a8b6:	4621      	mov	r1, r4
 800a8b8:	4638      	mov	r0, r7
 800a8ba:	f7fd fc9d 	bl	80081f8 <_malloc_r>
 800a8be:	4680      	mov	r8, r0
 800a8c0:	b908      	cbnz	r0, 800a8c6 <_realloc_r+0x44>
 800a8c2:	4645      	mov	r5, r8
 800a8c4:	e7ec      	b.n	800a8a0 <_realloc_r+0x1e>
 800a8c6:	42b4      	cmp	r4, r6
 800a8c8:	4622      	mov	r2, r4
 800a8ca:	4629      	mov	r1, r5
 800a8cc:	bf28      	it	cs
 800a8ce:	4632      	movcs	r2, r6
 800a8d0:	f7fc fdaf 	bl	8007432 <memcpy>
 800a8d4:	4629      	mov	r1, r5
 800a8d6:	4638      	mov	r0, r7
 800a8d8:	f7fd fc1a 	bl	8008110 <_free_r>
 800a8dc:	e7f1      	b.n	800a8c2 <_realloc_r+0x40>

0800a8de <__ascii_wctomb>:
 800a8de:	4603      	mov	r3, r0
 800a8e0:	4608      	mov	r0, r1
 800a8e2:	b141      	cbz	r1, 800a8f6 <__ascii_wctomb+0x18>
 800a8e4:	2aff      	cmp	r2, #255	@ 0xff
 800a8e6:	d904      	bls.n	800a8f2 <__ascii_wctomb+0x14>
 800a8e8:	228a      	movs	r2, #138	@ 0x8a
 800a8ea:	601a      	str	r2, [r3, #0]
 800a8ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a8f0:	4770      	bx	lr
 800a8f2:	700a      	strb	r2, [r1, #0]
 800a8f4:	2001      	movs	r0, #1
 800a8f6:	4770      	bx	lr

0800a8f8 <fiprintf>:
 800a8f8:	b40e      	push	{r1, r2, r3}
 800a8fa:	b503      	push	{r0, r1, lr}
 800a8fc:	4601      	mov	r1, r0
 800a8fe:	ab03      	add	r3, sp, #12
 800a900:	4805      	ldr	r0, [pc, #20]	@ (800a918 <fiprintf+0x20>)
 800a902:	f853 2b04 	ldr.w	r2, [r3], #4
 800a906:	6800      	ldr	r0, [r0, #0]
 800a908:	9301      	str	r3, [sp, #4]
 800a90a:	f7ff f9b1 	bl	8009c70 <_vfiprintf_r>
 800a90e:	b002      	add	sp, #8
 800a910:	f85d eb04 	ldr.w	lr, [sp], #4
 800a914:	b003      	add	sp, #12
 800a916:	4770      	bx	lr
 800a918:	2000002c 	.word	0x2000002c

0800a91c <abort>:
 800a91c:	b508      	push	{r3, lr}
 800a91e:	2006      	movs	r0, #6
 800a920:	f000 f834 	bl	800a98c <raise>
 800a924:	2001      	movs	r0, #1
 800a926:	f7f7 f971 	bl	8001c0c <_exit>

0800a92a <_malloc_usable_size_r>:
 800a92a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a92e:	1f18      	subs	r0, r3, #4
 800a930:	2b00      	cmp	r3, #0
 800a932:	bfbc      	itt	lt
 800a934:	580b      	ldrlt	r3, [r1, r0]
 800a936:	18c0      	addlt	r0, r0, r3
 800a938:	4770      	bx	lr

0800a93a <_raise_r>:
 800a93a:	291f      	cmp	r1, #31
 800a93c:	b538      	push	{r3, r4, r5, lr}
 800a93e:	4605      	mov	r5, r0
 800a940:	460c      	mov	r4, r1
 800a942:	d904      	bls.n	800a94e <_raise_r+0x14>
 800a944:	2316      	movs	r3, #22
 800a946:	6003      	str	r3, [r0, #0]
 800a948:	f04f 30ff 	mov.w	r0, #4294967295
 800a94c:	bd38      	pop	{r3, r4, r5, pc}
 800a94e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a950:	b112      	cbz	r2, 800a958 <_raise_r+0x1e>
 800a952:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a956:	b94b      	cbnz	r3, 800a96c <_raise_r+0x32>
 800a958:	4628      	mov	r0, r5
 800a95a:	f000 f831 	bl	800a9c0 <_getpid_r>
 800a95e:	4622      	mov	r2, r4
 800a960:	4601      	mov	r1, r0
 800a962:	4628      	mov	r0, r5
 800a964:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a968:	f000 b818 	b.w	800a99c <_kill_r>
 800a96c:	2b01      	cmp	r3, #1
 800a96e:	d00a      	beq.n	800a986 <_raise_r+0x4c>
 800a970:	1c59      	adds	r1, r3, #1
 800a972:	d103      	bne.n	800a97c <_raise_r+0x42>
 800a974:	2316      	movs	r3, #22
 800a976:	6003      	str	r3, [r0, #0]
 800a978:	2001      	movs	r0, #1
 800a97a:	e7e7      	b.n	800a94c <_raise_r+0x12>
 800a97c:	2100      	movs	r1, #0
 800a97e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a982:	4620      	mov	r0, r4
 800a984:	4798      	blx	r3
 800a986:	2000      	movs	r0, #0
 800a988:	e7e0      	b.n	800a94c <_raise_r+0x12>
	...

0800a98c <raise>:
 800a98c:	4b02      	ldr	r3, [pc, #8]	@ (800a998 <raise+0xc>)
 800a98e:	4601      	mov	r1, r0
 800a990:	6818      	ldr	r0, [r3, #0]
 800a992:	f7ff bfd2 	b.w	800a93a <_raise_r>
 800a996:	bf00      	nop
 800a998:	2000002c 	.word	0x2000002c

0800a99c <_kill_r>:
 800a99c:	b538      	push	{r3, r4, r5, lr}
 800a99e:	4d07      	ldr	r5, [pc, #28]	@ (800a9bc <_kill_r+0x20>)
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	4604      	mov	r4, r0
 800a9a4:	4608      	mov	r0, r1
 800a9a6:	4611      	mov	r1, r2
 800a9a8:	602b      	str	r3, [r5, #0]
 800a9aa:	f7f7 f91f 	bl	8001bec <_kill>
 800a9ae:	1c43      	adds	r3, r0, #1
 800a9b0:	d102      	bne.n	800a9b8 <_kill_r+0x1c>
 800a9b2:	682b      	ldr	r3, [r5, #0]
 800a9b4:	b103      	cbz	r3, 800a9b8 <_kill_r+0x1c>
 800a9b6:	6023      	str	r3, [r4, #0]
 800a9b8:	bd38      	pop	{r3, r4, r5, pc}
 800a9ba:	bf00      	nop
 800a9bc:	200005bc 	.word	0x200005bc

0800a9c0 <_getpid_r>:
 800a9c0:	f7f7 b90c 	b.w	8001bdc <_getpid>

0800a9c4 <_init>:
 800a9c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9c6:	bf00      	nop
 800a9c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9ca:	bc08      	pop	{r3}
 800a9cc:	469e      	mov	lr, r3
 800a9ce:	4770      	bx	lr

0800a9d0 <_fini>:
 800a9d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9d2:	bf00      	nop
 800a9d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9d6:	bc08      	pop	{r3}
 800a9d8:	469e      	mov	lr, r3
 800a9da:	4770      	bx	lr
