<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>unoptimized_conv_3_3</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>unoptimized_conv_3_3</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>5.00</TargetClockPeriod>
<ClockUncertainty>0.62</ClockUncertainty>
<EstimatedClockPeriod>4.247</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>45861</Best-caseLatency>
<Average-caseLatency>45861</Average-caseLatency>
<Worst-caseLatency>45861</Worst-caseLatency>
<Best-caseRealTimeLatency>0.229 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.229 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.229 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>45862</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>16</TripCount>
<Latency>1568</Latency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1.1.1>
</Loop1.1>
</Loop1>
<Loop2>
<Name>Loop 2</Name>
<TripCount>3</TripCount>
<Latency>240</Latency>
<IterationLatency>80</IterationLatency>
<PipelineDepth>80</PipelineDepth>
<Loop2.1>
<Name>Loop 2.1</Name>
<TripCount>3</TripCount>
<Latency>78</Latency>
<IterationLatency>26</IterationLatency>
<PipelineDepth>26</PipelineDepth>
<Loop2.1.1>
<Name>Loop 2.1.1</Name>
<TripCount>4</TripCount>
<Latency>24</Latency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<Loop2.1.1.1>
<Name>Loop 2.1.1.1</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop2.1.1.1>
</Loop2.1.1>
</Loop2.1>
</Loop2>
<Loop3>
<Name>Loop 3</Name>
<TripCount>14</TripCount>
<Latency>1204</Latency>
<IterationLatency>86</IterationLatency>
<PipelineDepth>86</PipelineDepth>
<Loop3.1>
<Name>Loop 3.1</Name>
<TripCount>14</TripCount>
<Latency>84</Latency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<Loop3.1.1>
<Name>Loop 3.1.1</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop3.1.1>
</Loop3.1>
</Loop3>
<Loop4>
<Name>Loop 4</Name>
<TripCount>3</TripCount>
<Latency>39588</Latency>
<IterationLatency>13196</IterationLatency>
<PipelineDepth>13196</PipelineDepth>
<Loop4.1>
<Name>Loop 4.1</Name>
<TripCount>3</TripCount>
<Latency>13194</Latency>
<IterationLatency>4398</IterationLatency>
<PipelineDepth>4398</PipelineDepth>
<Loop4.1.1>
<Name>Loop 4.1.1</Name>
<TripCount>2</TripCount>
<Latency>4396</Latency>
<IterationLatency>2198</IterationLatency>
<PipelineDepth>2198</PipelineDepth>
<Loop4.1.1.1>
<Name>Loop 4.1.1.1</Name>
<TripCount>4</TripCount>
<Latency>2196</Latency>
<IterationLatency>549</IterationLatency>
<PipelineDepth>549</PipelineDepth>
<Loop4.1.1.1.1>
<Name>Loop 4.1.1.1.1</Name>
<TripCount>5</TripCount>
<Latency>545</Latency>
<IterationLatency>109</IterationLatency>
<PipelineDepth>109</PipelineDepth>
<Loop4.1.1.1.1.1>
<Name>Loop 4.1.1.1.1.1</Name>
<TripCount>5</TripCount>
<Latency>35</Latency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
</Loop4.1.1.1.1.1>
<Loop4.1.1.1.1.2>
<Name>Loop 4.1.1.1.1.2</Name>
<TripCount>5</TripCount>
<Latency>35</Latency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
</Loop4.1.1.1.1.2>
<Loop4.1.1.1.1.3>
<Name>Loop 4.1.1.1.1.3</Name>
<TripCount>5</TripCount>
<Latency>35</Latency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
</Loop4.1.1.1.1.3>
</Loop4.1.1.1.1>
</Loop4.1.1.1>
</Loop4.1.1>
</Loop4.1>
</Loop4>
<Loop5>
<Name>Loop 5</Name>
<TripCount>4</TripCount>
<Latency>3256</Latency>
<IterationLatency>814</IterationLatency>
<PipelineDepth>814</PipelineDepth>
<Loop5.1>
<Name>Loop 5.1</Name>
<TripCount>14</TripCount>
<Latency>812</Latency>
<IterationLatency>58</IterationLatency>
<PipelineDepth>58</PipelineDepth>
<Loop5.1.1>
<Name>Loop 5.1.1</Name>
<TripCount>14</TripCount>
<Latency>56</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Loop5.1.1>
</Loop5.1>
</Loop5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>3</BRAM_18K>
<DSP48E>9</DSP48E>
<FF>992</FF>
<LUT>2557</LUT>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>unoptimized_conv_3_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>unoptimized_conv_3_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>unoptimized_conv_3_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>unoptimized_conv_3_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>unoptimized_conv_3_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>unoptimized_conv_3_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_copy_stencil_values_V_val_V_dout</name>
<Object>input_copy_stencil_values_V_val_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_copy_stencil_values_V_val_V_empty_n</name>
<Object>input_copy_stencil_values_V_val_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_copy_stencil_values_V_val_V_read</name>
<Object>input_copy_stencil_values_V_val_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernel_copy_stencil_values_V_val_V_dout</name>
<Object>kernel_copy_stencil_values_V_val_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernel_copy_stencil_values_V_val_V_empty_n</name>
<Object>kernel_copy_stencil_values_V_val_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernel_copy_stencil_values_V_val_V_read</name>
<Object>kernel_copy_stencil_values_V_val_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hw_output_stencil_values_V_val_V_din</name>
<Object>hw_output_stencil_values_V_val_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hw_output_stencil_values_V_val_V_full_n</name>
<Object>hw_output_stencil_values_V_val_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hw_output_stencil_values_V_val_V_write</name>
<Object>hw_output_stencil_values_V_val_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
