;redcode
;assert 1
	SPL 0, <-622
	CMP -279, <-127
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 210, 60
	ADD 210, 60
	SUB @124, 106
	SUB 12, @10
	MOV 701, -20
	JMZ 12, #10
	SLT 121, 0
	SLT 121, 130
	SUB <-1, <-1
	SUB @121, 106
	SUB @0, @2
	SUB @121, 106
	SUB 100, 230
	SUB @121, 106
	SUB #111, @0
	SUB 2, -50
	JMP <0, @0
	SUB 11, @-10
	ADD 210, 70
	MOV 701, -20
	SUB @124, 106
	SUB <0, -0
	SUB @121, 106
	SUB 13, @0
	JMP <175, 806
	MOV -4, <-20
	ADD 10, 0
	JMZ @0, #2
	ADD #233, <1
	ADD #233, <1
	MOV -1, <-20
	SUB 11, @-10
	SUB <-1, <-1
	SLT 23, 312
	SLT 121, 130
	DJN -1, @-20
	MOV 701, -20
	MOV 701, -20
	MOV -7, <-20
	ADD @0, <0
	SLT 23, 12
	CMP -279, <-127
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP 2, -50
	JMN @12, #200
