 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 29 21:59:37 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ref_sync/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_VLD_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_reg/CK (DFFRQX2M)              0.00       0.00 r
  U0_ref_sync/enable_pulse_reg/Q (DFFRQX2M)               0.54       0.54 f
  U0_ref_sync/enable_pulse (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.54 f
  U0_SYS_CTRL/rx_d_vld (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       0.54 f
  U0_SYS_CTRL/U50/Y (NAND2X2M)                            0.13       0.68 r
  U0_SYS_CTRL/U37/Y (NAND2X2M)                            0.10       0.78 f
  U0_SYS_CTRL/alu_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       0.78 f
  U0_ALU/EN (ALU_16_bit)                                  0.00       0.78 f
  U0_ALU/ALU_OUT_VLD_reg/D (DFFRQX2M)                     0.00       0.78 f
  data arrival time                                                  0.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_VLD_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: U0_SYS_CTRL/alu_fun_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/alu_fun_reg_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/alu_fun_reg_reg[0]/CK (DFFRX1M)             0.00       0.00 r
  U0_SYS_CTRL/alu_fun_reg_reg[0]/QN (DFFRX1M)             0.35       0.35 r
  U0_SYS_CTRL/U66/Y (OAI22X1M)                            0.09       0.44 f
  U0_SYS_CTRL/alu_fun_reg_reg[0]/D (DFFRX1M)              0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/alu_fun_reg_reg[0]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_RST_SYNC/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)                0.46       0.46 f
  U0_RST_SYNC/sync_reg_reg[1]/D (DFFRQX2M)                0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART/u_rx/u_stop_check/stp_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_RX_FSM/data_valid_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_stop_check/stp_err_reg/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART/u_rx/u_stop_check/stp_err_reg/Q (DFFRQX2M)      0.36       0.36 r
  U0_UART/u_rx/u_stop_check/stp_err (stop_check)          0.00       0.36 r
  U0_UART/u_rx/u_RX_FSM/stp_err (RX_FSM)                  0.00       0.36 r
  U0_UART/u_rx/u_RX_FSM/U42/Y (NOR3X2M)                   0.05       0.41 f
  U0_UART/u_rx/u_RX_FSM/data_valid_reg/D (DFFRQX2M)       0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/u_rx/u_RX_FSM/data_valid_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


1
