fatload mmc 0:1 ${RAM_ADDR_BITSTREAM} fpga.rbf
fpga load 0 ${RAM_ADDR_BITSTREAM} 0x${filesize}
bridge enable LWHPS-to-FPGA;
fatload mmc 0:1 ${RAM_ADDR_KERNEL} uImage
fatload mmc 0:1 ${RAM_ADDR_DEVICETREE} devicetree.dtb
bootm ${RAM_ADDR_KERNEL} - ${RAM_ADDR_DEVICETREE}