ANDARA: ###############################
ANDARA: # Starting step: syn_gen_db 
ANDARA: ###############################

(c) 2013 CME, Inc. All rights reserved.


	CSTOOLS Executable Release 1.0 Built on Fri Jan 30 10:28:49 2015 

Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
outputs/demo_sd_to_lcd.amv, 5091: Value of defparam optional_function is empty string
      defparam io_cell_clk_i_inst.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv, 5112: Value of defparam optional_function is empty string
      defparam io_cell_display_sel_inst.optional_function = "";
                                                              ^
outputs/demo_sd_to_lcd.amv, 5133: Value of defparam optional_function is empty string
      defparam io_cell_rstn_i_inst.optional_function = "";
                                                         ^
outputs/demo_sd_to_lcd.amv, 5154: Value of defparam optional_function is empty string
      defparam io_cell_spi_miso_inst.optional_function = "";
                                                           ^
outputs/demo_sd_to_lcd.amv, 5174: Value of defparam optional_function is empty string
      defparam io_cell_spi_mosi_inst.optional_function = "";
                                                           ^
outputs/demo_sd_to_lcd.amv, 5194: Value of defparam optional_function is empty string
      defparam io_cell_spi_sck_inst.optional_function = "";
                                                          ^
outputs/demo_sd_to_lcd.amv, 5214: Value of defparam optional_function is empty string
      defparam io_cell_spi_ssn_inst.optional_function = "";
                                                          ^
outputs/demo_sd_to_lcd.amv, 5411: Value of defparam on_chip_ddr_ctrl_mode is empty string
      defparam u_arm_u_soc.on_chip_ddr_ctrl_mode = "";
                                                     ^
outputs/demo_sd_to_lcd.amv, 5412: Value of defparam on_chip_eth_mode is empty string
      defparam u_arm_u_soc.on_chip_eth_mode = "";
                                                ^
outputs/demo_sd_to_lcd.amv, 6011: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv, 6110: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv, 6209: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv, 6310: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv, 6404: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                          ^
outputs/demo_sd_to_lcd.amv, 9949: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv, 10010: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv, 10071: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv, 10132: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_3.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv, 10193: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_0.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv, 10254: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_1.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv, 10315: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_2.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv, 10376: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_3.init_file = "";
                                                                ^
Read 1 verilog module.
outputs/demo_sd_to_lcd.amv, 5388: extending bus {u_arm_u_soc|gpio_0_out_o[1]_net,u_arm_u_soc|gpio_0_out_o[0]_net} to fit port gpio_0_out_o [31:0] (resize from 2 to 32)
        \u_arm_u_soc|gpio_0_out_o[0]_net  } ), .i2c0_scl_i(), .i2c0_scl_oe_o(), 
                                             ^
outputs/demo_sd_to_lcd.amv, 9935: extending bus {u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv, 9996: extending bus {u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv, 10057: extending bus {u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv, 10118: extending bus {u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv, 10179: extending bus {u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv, 10240: extending bus {u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv, 10301: extending bus {u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv, 10362: extending bus {u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net  } ), .rstna(
                                                         ^
ea
er
TLC = demo_sd_to_lcd
done
Total of 0 nets have no driver or load. Set env variable MSG_ENABLE_DEBUG to see details.
In load array...array27x49

Initializing Architecture griffin-2.0
Read file arch/general/M7S_prim.lib
Read file arch/general/griffin.lib
ANDARA: ###############################
ANDARA: # Ending step: syn_gen_db 
ANDARA: ###############################
Total cputime=cputime = 0.31(sec)  used memory=16.323(MB) peak memory=18.432(MB)
ANDARA: ###############################
ANDARA: # Starting step: fplan 
ANDARA: ###############################

(c) 2013 CME, Inc. All rights reserved.


	CSTOOLS Executable Release 1.0 Built on Fri Jan 30 10:28:49 2015 

Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
outputs/demo_sd_to_lcd.amv.ext, 5091: Value of defparam optional_function is empty string
      defparam io_cell_clk_i_inst.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv.ext, 5112: Value of defparam optional_function is empty string
      defparam io_cell_display_sel_inst.optional_function = "";
                                                              ^
outputs/demo_sd_to_lcd.amv.ext, 5133: Value of defparam optional_function is empty string
      defparam io_cell_rstn_i_inst.optional_function = "";
                                                         ^
outputs/demo_sd_to_lcd.amv.ext, 5154: Value of defparam optional_function is empty string
      defparam io_cell_spi_miso_inst.optional_function = "";
                                                           ^
outputs/demo_sd_to_lcd.amv.ext, 5174: Value of defparam optional_function is empty string
      defparam io_cell_spi_mosi_inst.optional_function = "";
                                                           ^
outputs/demo_sd_to_lcd.amv.ext, 5194: Value of defparam optional_function is empty string
      defparam io_cell_spi_sck_inst.optional_function = "";
                                                          ^
outputs/demo_sd_to_lcd.amv.ext, 5214: Value of defparam optional_function is empty string
      defparam io_cell_spi_ssn_inst.optional_function = "";
                                                          ^
outputs/demo_sd_to_lcd.amv.ext, 5411: Value of defparam on_chip_ddr_ctrl_mode is empty string
      defparam u_arm_u_soc.on_chip_ddr_ctrl_mode = "";
                                                     ^
outputs/demo_sd_to_lcd.amv.ext, 5412: Value of defparam on_chip_eth_mode is empty string
      defparam u_arm_u_soc.on_chip_eth_mode = "";
                                                ^
outputs/demo_sd_to_lcd.amv.ext, 6011: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv.ext, 6110: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv.ext, 6209: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv.ext, 6310: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                        ^
outputs/demo_sd_to_lcd.amv.ext, 6404: Value of defparam optional_function is empty string
      defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                          ^
outputs/demo_sd_to_lcd.amv.ext, 9949: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv.ext, 10010: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv.ext, 10071: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv.ext, 10132: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_3.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv.ext, 10193: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_0.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv.ext, 10254: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_1.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv.ext, 10315: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_2.init_file = "";
                                                                ^
outputs/demo_sd_to_lcd.amv.ext, 10376: Value of defparam init_file is empty string
      defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_3.init_file = "";
                                                                ^
Read 1 verilog module.
outputs/demo_sd_to_lcd.amv.ext, 5388: extending bus {u_arm_u_soc|gpio_0_out_o[1]_net,u_arm_u_soc|gpio_0_out_o[0]_net} to fit port gpio_0_out_o [31:0] (resize from 2 to 32)
        \u_arm_u_soc|gpio_0_out_o[0]_net  } ), .i2c0_scl_i(), .i2c0_scl_oe_o(), 
                                             ^
outputs/demo_sd_to_lcd.amv.ext, 9935: extending bus {u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv.ext, 9996: extending bus {u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv.ext, 10057: extending bus {u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv.ext, 10118: extending bus {u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net,u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv.ext, 10179: extending bus {u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv.ext, 10240: extending bus {u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv.ext, 10301: extending bus {u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net  } ), .rstna(
                                                         ^
outputs/demo_sd_to_lcd.amv.ext, 10362: extending bus {u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net,u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net} to fit port q [17:0] (resize from 4 to 18)
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net  } ), .rstna(
                                                         ^
ea
er
TLC = demo_sd_to_lcd
done
Total of 0 nets have no driver or load. Set env variable MSG_ENABLE_DEBUG to see details.
In load array...array27x49

Initializing Architecture griffin-2.0
Read file arch/general/M7S_prim.lib
Read file arch/general/griffin.lib
I/01000: Andara Placement Tool Version 7.3 Build, Copyright (C) 2005-2014 Capital Microelectronics Co., Ltd. All rights reserved.
I/01001: Start to place IOs, fixed cells, and some cells except LUT/REG/EMB/MAC!!
I/01007: Placement Initial internal structure!!!

Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/DeviceToIoPackageMapping.txt
Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/IoPackageInfo.txt
Reading file demo_sd_to_lcd.aoc
I/08046: Loaded Device : M7A12N0F484C7.

Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/fb_all_plc_loc_file.txt

OSC size:1
L3 JTAG size:1
L3_POR size:1
M7A spram size:1
FAB_M7A_SPRAM_CELL loc:C53R20.M7A_SPRAM
M7A dm size:1
FAB_M7A_DM_CELL loc:C53R14.M7A_DM
M7A soc size:1
FAB_M7A_SOC_CELL loc:C53R4.M7S_SOC
M7A jtag size:1
FAB_M7A_JTAG_CELL loc:C53R23.M7A_JTAG
M7S por size:1
FAB_M7S_POR_CELL loc:C53R24.gbl_clear_b_delay
clockIO size:8
FAB_CLOCK_IO_CELL loc:C0R9.io_top.u0_bank2_mux.u0_bank2.u113.u0_M7A_IO_PCISG.PAD
FAB_CLOCK_IO_CELL loc:C13R0.io_top.u0_bank3_mux.u0_bank3.u165.u0_M7A_IO_LVDS.PAD1
FAB_CLOCK_IO_CELL loc:C13R0.io_top.u0_bank3_mux.u0_bank3.u165.u0_M7A_IO_LVDS.PAD0
FAB_CLOCK_IO_CELL loc:C54R48.io_top.u0_bank10_mux.u0_bank10.u320.u0_M7A_IO_PCISG.PAD
FAB_CLOCK_IO_CELL loc:C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS.PAD1
FAB_CLOCK_IO_CELL loc:C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS.PAD0
FAB_CLOCK_IO_CELL loc:C54R48.io_top.u0_bank10_mux.u0_bank10.u321.u0_M7A_IO_PCISG.PAD
FAB_CLOCK_IO_CELL loc:C0R9.io_top.u0_bank2_mux.u0_bank2.u112.u0_M7A_IO_PCISG.PAD
powerIO size:1
FAB_POWER_IO_CELL loc:C0R10.io_top.u0_bank2_mux.u0_bank2.u109.u0_M7A_IO_PCISG.PAD
pll size:4
FAB_PLL_CELL loc:C53R1.gclk_ctrl_c1r1.pll
FAB_PLL_CELL loc:C53R1.gclk_ctrl_c2r1.pll
FAB_PLL_CELL loc:C53R48.gclk_ctrl_c1r2.pll
FAB_PLL_CELL loc:C53R48.gclk_ctrl_c2r2.pll
dll size:4
FAB_DLL_CELL loc:C53R1.gclk_ctrl_c1r1.dll
FAB_DLL_CELL loc:C53R1.gclk_ctrl_c2r1.dll
FAB_DLL_CELL loc:C53R48.gclk_ctrl_c1r2.dll
FAB_DLL_CELL loc:C53R48.gclk_ctrl_c2r2.dll
cfg_dyn_switch size:16
FAB_DYN_SWITCH_CELL loc:C53R1.gclk_ctrl_c1r1.gco0_mux
FAB_DYN_SWITCH_CELL loc:C53R1.gclk_ctrl_c1r1.gco1_mux
FAB_DYN_SWITCH_CELL loc:C53R1.gclk_ctrl_c1r1.gco2_mux
FAB_DYN_SWITCH_CELL loc:C53R1.gclk_ctrl_c1r1.gco3_mux
FAB_DYN_SWITCH_CELL loc:C53R1.gclk_ctrl_c2r1.gco0_mux
FAB_DYN_SWITCH_CELL loc:C53R1.gclk_ctrl_c2r1.gco1_mux
FAB_DYN_SWITCH_CELL loc:C53R1.gclk_ctrl_c2r1.gco2_mux
FAB_DYN_SWITCH_CELL loc:C53R1.gclk_ctrl_c2r1.gco3_mux
FAB_DYN_SWITCH_CELL loc:C53R48.gclk_ctrl_c1r2.gco0_mux
FAB_DYN_SWITCH_CELL loc:C53R48.gclk_ctrl_c1r2.gco1_mux
FAB_DYN_SWITCH_CELL loc:C53R48.gclk_ctrl_c1r2.gco2_mux
FAB_DYN_SWITCH_CELL loc:C53R48.gclk_ctrl_c1r2.gco3_mux
FAB_DYN_SWITCH_CELL loc:C53R48.gclk_ctrl_c2r2.gco0_mux
FAB_DYN_SWITCH_CELL loc:C53R48.gclk_ctrl_c2r2.gco1_mux
FAB_DYN_SWITCH_CELL loc:C53R48.gclk_ctrl_c2r2.gco2_mux
FAB_DYN_SWITCH_CELL loc:C53R48.gclk_ctrl_c2r2.gco3_mux
lvds IO size:150
ddr IO size:40
dqs IO size:6
cal IO size:2
pcisg IO size:108
vref IO size:4
normalIO size:310
FAB_NORMAL_IO_CELL loc:C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R22.io_top.u0_bank2_mux.u0_bank2.u78.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u78.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R42.io_top.u0_bank1_mux.u0_bank1.u22.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u22.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R46.io_top.u0_bank9_mux.u0_bank9.u315.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u315.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R11.io_top.u0_bank2_mux.u0_bank2.u107.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u107.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C9R49.io_top.u0_bank12_mux.u0_bank12.u437.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u437.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C9R49.io_top.u0_bank12_mux.u0_bank12.u437.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u437.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R21.io_top.u0_bank2_mux.u0_bank2.u83.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u83.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R9.io_top.u0_bank2_mux.u0_bank2.u112.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u112.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C7R0.io_top.u0_bank3_mux.u0_bank3.u147.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u147.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C7R0.io_top.u0_bank3_mux.u0_bank3.u147.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u147.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R19.io_top.u0_bank2_mux.u0_bank2.u87.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u87.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R39.io_top.u0_bank1_mux.u0_bank1.u31.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u31.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C15R0.io_top.u0_bank4_mux.u0_bank4.u169.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u169.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C15R0.io_top.u0_bank4_mux.u0_bank4.u169.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u169.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R36.io_top.u0_bank7_mux.u0_bank7.u282.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u282.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C9R49.io_top.u0_bank12_mux.u0_bank12.u439.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u439.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C9R49.io_top.u0_bank12_mux.u0_bank12.u439.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u439.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R17.io_top.u0_bank2_mux.u0_bank2.u92.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u92.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C37R49.io_top.u0_bank11_mux.u0_bank11.u363.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u363.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C37R49.io_top.u0_bank11_mux.u0_bank11.u363.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u363.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C15R49.io_top.u0_bank12_mux.u0_bank12.u421.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u421.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C15R49.io_top.u0_bank12_mux.u0_bank12.u421.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u421.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R15.io_top.u0_bank2_mux.u0_bank2.u96.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u96.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C31R0.io_top.u0_bank4_mux.u0_bank4.u191.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u191.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C31R0.io_top.u0_bank4_mux.u0_bank4.u191.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u191.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C39R0.io_top.u0_bank4_mux.u0_bank4.u201.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u201.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C39R0.io_top.u0_bank4_mux.u0_bank4.u201.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u201.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R36.io_top.u0_bank1_mux.u0_bank1.u39.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u39.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R35.io_top.u0_bank1_mux.u0_bank1.u40.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u40.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R39.io_top.u0_bank7_mux.u0_bank7.u291.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u291.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R3.io_top.u0_bank3_mux.u0_bank3.u131.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u131.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C0R3.io_top.u0_bank3_mux.u0_bank3.u131.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u131.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R33.io_top.u0_bank1_mux.u0_bank1.u44.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u44.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF.PAD0
FAB_NORMAL_IO_CELL loc:C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF.PAD1
FAB_NORMAL_IO_CELL loc:C37R49.io_top.u0_bank11_mux.u0_bank11.u365.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u365.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C37R49.io_top.u0_bank11_mux.u0_bank11.u365.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u365.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C15R49.io_top.u0_bank12_mux.u0_bank12.u423.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u423.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C15R49.io_top.u0_bank12_mux.u0_bank12.u423.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u423.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R32.io_top.u0_bank1_mux.u0_bank1.u48.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u48.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C35R0.io_top.u0_bank4_mux.u0_bank4.u193.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u193.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C35R0.io_top.u0_bank4_mux.u0_bank4.u193.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u193.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R30.io_top.u0_bank1_mux.u0_bank1.u53.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u53.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R2.io_top.u0_bank3_mux.u0_bank3.u133.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u133.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C0R2.io_top.u0_bank3_mux.u0_bank3.u133.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u133.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R28.io_top.u0_bank2_mux.u0_bank2.u64.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u64.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C35R49.io_top.u0_bank11_mux.u0_bank11.u367.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u367.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C35R49.io_top.u0_bank11_mux.u0_bank11.u367.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u367.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R26.io_top.u0_bank2_mux.u0_bank2.u68.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u68.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R42.io_top.u0_bank9_mux.u0_bank9.u305.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u305.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R48.io_top.u0_bank10_mux.u0_bank10.u321.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank10_mux.u0_bank10.u321.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C35R0.io_top.u0_bank4_mux.u0_bank4.u195.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u195.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C35R0.io_top.u0_bank4_mux.u0_bank4.u195.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u195.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R25.io_top.u0_bank2_mux.u0_bank2.u73.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u73.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R44.io_top.u0_bank9_mux.u0_bank9.u310.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u310.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R1.io_top.u0_bank3_mux.u0_bank3.u135.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u135.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C0R1.io_top.u0_bank3_mux.u0_bank3.u135.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u135.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R13.io_top.u0_bank2_mux.u0_bank2.u102.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u102.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R23.io_top.u0_bank2_mux.u0_bank2.u77.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u77.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R43.io_top.u0_bank1_mux.u0_bank1.u21.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u21.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R46.io_top.u0_bank9_mux.u0_bank9.u314.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u314.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R11.io_top.u0_bank2_mux.u0_bank2.u106.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u106.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C13R49.io_top.u0_bank12_mux.u0_bank12.u427.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u427.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C13R49.io_top.u0_bank12_mux.u0_bank12.u427.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u427.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R21.io_top.u0_bank2_mux.u0_bank2.u82.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u82.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C3R0.io_top.u0_bank3_mux.u0_bank3.u137.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u137.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C3R0.io_top.u0_bank3_mux.u0_bank3.u137.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u137.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R19.io_top.u0_bank2_mux.u0_bank2.u86.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u86.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R40.io_top.u0_bank1_mux.u0_bank1.u29.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u29.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R39.io_top.u0_bank1_mux.u0_bank1.u30.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u30.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R35.io_top.u0_bank7_mux.u0_bank7.u281.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u281.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C13R49.io_top.u0_bank12_mux.u0_bank12.u429.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u429.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C13R49.io_top.u0_bank12_mux.u0_bank12.u429.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u429.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C41R49.io_top.u0_bank11_mux.u0_bank11.u353.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u353.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C41R49.io_top.u0_bank11_mux.u0_bank11.u353.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u353.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R37.io_top.u0_bank1_mux.u0_bank1.u34.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u34.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C39R0.io_top.u0_bank4_mux.u0_bank4.u199.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u199.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C39R0.io_top.u0_bank4_mux.u0_bank4.u199.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u199.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R37.io_top.u0_bank7_mux.u0_bank7.u285.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u285.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C19R49.io_top.u0_bank12_mux.u0_bank12.u411.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u411.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C19R49.io_top.u0_bank12_mux.u0_bank12.u411.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u411.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R16.io_top.u0_bank2_mux.u0_bank2.u95.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u95.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C23R0.io_top.u0_bank4_mux.u0_bank4.u181.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u181.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C23R0.io_top.u0_bank4_mux.u0_bank4.u181.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u181.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R36.io_top.u0_bank1_mux.u0_bank1.u38.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u38.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS.PAD0
FAB_NORMAL_IO_CELL loc:C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS.PAD1
FAB_NORMAL_IO_CELL loc:C54R39.io_top.u0_bank7_mux.u0_bank7.u290.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u290.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R38.io_top.u0_bank7_mux.u0_bank7.u289.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u289.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C3R49.io_top.u0_bank12_mux.u0_bank12.u451.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u451.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C3R49.io_top.u0_bank12_mux.u0_bank12.u451.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u451.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R7.io_top.u0_bank3_mux.u0_bank3.u121.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u121.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C0R7.io_top.u0_bank3_mux.u0_bank3.u121.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u121.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R14.io_top.u0_bank2_mux.u0_bank2.u99.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u99.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R34.io_top.u0_bank1_mux.u0_bank1.u43.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u43.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C41R49.io_top.u0_bank11_mux.u0_bank11.u355.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u355.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C41R49.io_top.u0_bank11_mux.u0_bank11.u355.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u355.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C11R0.io_top.u0_bank3_mux.u0_bank3.u161.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u161.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C11R0.io_top.u0_bank3_mux.u0_bank3.u161.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u161.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C19R49.io_top.u0_bank12_mux.u0_bank12.u413.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u413.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C19R49.io_top.u0_bank12_mux.u0_bank12.u413.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u413.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R33.io_top.u0_bank1_mux.u0_bank1.u47.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u47.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C27R0.io_top.u0_bank4_mux.u0_bank4.u183.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u183.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C27R0.io_top.u0_bank4_mux.u0_bank4.u183.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u183.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R48.io_top.u0_bank0_mux.u0_bank0.u7.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank0_mux.u0_bank0.u7.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL.PAD0
FAB_NORMAL_IO_CELL loc:C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL.PAD1
FAB_NORMAL_IO_CELL loc:C3R49.io_top.u0_bank12_mux.u0_bank12.u453.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u453.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C3R49.io_top.u0_bank12_mux.u0_bank12.u453.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u453.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C0R30.io_top.u0_bank1_mux.u0_bank1.u52.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u52.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R6.io_top.u0_bank3_mux.u0_bank3.u123.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u123.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C0R6.io_top.u0_bank3_mux.u0_bank3.u123.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u123.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C0R29.io_top.u0_bank2_mux.u0_bank2.u63.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u63.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C39R49.io_top.u0_bank11_mux.u0_bank11.u357.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u357.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C39R49.io_top.u0_bank11_mux.u0_bank11.u357.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u357.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C13R0.io_top.u0_bank3_mux.u0_bank3.u163.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u163.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C13R0.io_top.u0_bank3_mux.u0_bank3.u163.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u163.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R27.io_top.u0_bank2_mux.u0_bank2.u67.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u67.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF.PAD0
FAB_NORMAL_IO_CELL loc:C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF.PAD1
FAB_NORMAL_IO_CELL loc:C54R42.io_top.u0_bank9_mux.u0_bank9.u304.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u304.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R47.io_top.u0_bank10_mux.u0_bank10.u319.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank10_mux.u0_bank10.u319.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R48.io_top.u0_bank10_mux.u0_bank10.u320.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank10_mux.u0_bank10.u320.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C27R0.io_top.u0_bank4_mux.u0_bank4.u185.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u185.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C27R0.io_top.u0_bank4_mux.u0_bank4.u185.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u185.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C0R25.io_top.u0_bank2_mux.u0_bank2.u72.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u72.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R5.io_top.u0_bank3_mux.u0_bank3.u125.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u125.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C0R5.io_top.u0_bank3_mux.u0_bank3.u125.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u125.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C39R49.io_top.u0_bank11_mux.u0_bank11.u359.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u359.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C39R49.io_top.u0_bank11_mux.u0_bank11.u359.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u359.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R23.io_top.u0_bank2_mux.u0_bank2.u76.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u76.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R44.io_top.u0_bank1_mux.u0_bank1.u19.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u19.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R43.io_top.u0_bank1_mux.u0_bank1.u20.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u20.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R45.io_top.u0_bank9_mux.u0_bank9.u313.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u313.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C13R0.io_top.u0_bank3_mux.u0_bank3.u165.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u165.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C13R0.io_top.u0_bank3_mux.u0_bank3.u165.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u165.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R12.io_top.u0_bank2_mux.u0_bank2.u105.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u105.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C17R49.io_top.u0_bank12_mux.u0_bank12.u417.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u417.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C17R49.io_top.u0_bank12_mux.u0_bank12.u417.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u417.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R41.io_top.u0_bank1_mux.u0_bank1.u24.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u24.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R4.io_top.u0_bank3_mux.u0_bank3.u127.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u127.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C0R4.io_top.u0_bank3_mux.u0_bank3.u127.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u127.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R20.io_top.u0_bank2_mux.u0_bank2.u85.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u85.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R40.io_top.u0_bank1_mux.u0_bank1.u28.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u28.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R8.io_top.u0_bank2_mux.u0_bank2.u114.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u114.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R35.io_top.u0_bank7_mux.u0_bank7.u280.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u280.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C17R49.io_top.u0_bank12_mux.u0_bank12.u419.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u419.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C17R49.io_top.u0_bank12_mux.u0_bank12.u419.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u419.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R18.io_top.u0_bank2_mux.u0_bank2.u89.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u89.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R38.io_top.u0_bank1_mux.u0_bank1.u33.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u33.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C31R0.io_top.u0_bank4_mux.u0_bank4.u189.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u189.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C31R0.io_top.u0_bank4_mux.u0_bank4.u189.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u189.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R37.io_top.u0_bank7_mux.u0_bank7.u284.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u284.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C23R49.io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C23R49.io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R16.io_top.u0_bank2_mux.u0_bank2.u94.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u94.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C29R49.io_top.u0_bank11_mux.u0_bank11.u383.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u383.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C29R49.io_top.u0_bank11_mux.u0_bank11.u383.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u383.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C15R0.io_top.u0_bank4_mux.u0_bank4.u171.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u171.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C15R0.io_top.u0_bank4_mux.u0_bank4.u171.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u171.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R37.io_top.u0_bank1_mux.u0_bank1.u37.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u37.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R38.io_top.u0_bank7_mux.u0_bank7.u288.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u288.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C7R49.io_top.u0_bank12_mux.u0_bank12.u441.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u441.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C7R49.io_top.u0_bank12_mux.u0_bank12.u441.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u441.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R14.io_top.u0_bank2_mux.u0_bank2.u98.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u98.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R34.io_top.u0_bank1_mux.u0_bank1.u42.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u42.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R40.io_top.u0_bank7_mux.u0_bank7.u293.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u293.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C7R0.io_top.u0_bank3_mux.u0_bank3.u151.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u151.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C7R0.io_top.u0_bank3_mux.u0_bank3.u151.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u151.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C23R49.io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C23R49.io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C29R49.io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C29R49.io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C19R0.io_top.u0_bank4_mux.u0_bank4.u173.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u173.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C19R0.io_top.u0_bank4_mux.u0_bank4.u173.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u173.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C7R49.io_top.u0_bank12_mux.u0_bank12.u443.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u443.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C7R49.io_top.u0_bank12_mux.u0_bank12.u443.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u443.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R31.io_top.u0_bank1_mux.u0_bank1.u51.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u51.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R29.io_top.u0_bank2_mux.u0_bank2.u62.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u62.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C43R49.io_top.u0_bank11_mux.u0_bank11.u347.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u347.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C43R49.io_top.u0_bank11_mux.u0_bank11.u347.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u347.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C9R0.io_top.u0_bank3_mux.u0_bank3.u153.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u153.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C9R0.io_top.u0_bank3_mux.u0_bank3.u153.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u153.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R27.io_top.u0_bank2_mux.u0_bank2.u66.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u66.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R41.io_top.u0_bank9_mux.u0_bank9.u303.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u303.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C27R49.io_top.u0_bank11_mux.u0_bank11.u387.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u387.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C27R49.io_top.u0_bank11_mux.u0_bank11.u387.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u387.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R47.io_top.u0_bank10_mux.u0_bank10.u318.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank10_mux.u0_bank10.u318.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C19R0.io_top.u0_bank4_mux.u0_bank4.u175.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u175.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C19R0.io_top.u0_bank4_mux.u0_bank4.u175.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u175.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R43.io_top.u0_bank9_mux.u0_bank9.u307.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u307.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C43R49.io_top.u0_bank11_mux.u0_bank11.u349.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u349.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C43R49.io_top.u0_bank11_mux.u0_bank11.u349.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u349.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R24.io_top.u0_bank2_mux.u0_bank2.u75.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u75.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R44.io_top.u0_bank1_mux.u0_bank1.u18.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u18.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R45.io_top.u0_bank9_mux.u0_bank9.u312.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u312.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C9R0.io_top.u0_bank3_mux.u0_bank3.u155.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u155.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C9R0.io_top.u0_bank3_mux.u0_bank3.u155.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u155.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R12.io_top.u0_bank2_mux.u0_bank2.u104.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u104.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C21R49.io_top.u0_bank12_mux.u0_bank12.u407.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u407.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C21R49.io_top.u0_bank12_mux.u0_bank12.u407.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u407.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R22.io_top.u0_bank2_mux.u0_bank2.u79.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u79.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R42.io_top.u0_bank1_mux.u0_bank1.u23.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u23.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R10.io_top.u0_bank2_mux.u0_bank2.u108.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u108.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C5R49.io_top.u0_bank12_mux.u0_bank12.u447.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u447.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C5R49.io_top.u0_bank12_mux.u0_bank12.u447.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u447.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R20.io_top.u0_bank2_mux.u0_bank2.u84.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u84.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R41.io_top.u0_bank1_mux.u0_bank1.u27.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u27.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R9.io_top.u0_bank2_mux.u0_bank2.u113.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u113.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C11R0.io_top.u0_bank3_mux.u0_bank3.u157.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u157.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C11R0.io_top.u0_bank3_mux.u0_bank3.u157.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u157.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C21R49.io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C21R49.io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R18.io_top.u0_bank2_mux.u0_bank2.u88.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u88.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R38.io_top.u0_bank1_mux.u0_bank1.u32.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u32.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C23R0.io_top.u0_bank4_mux.u0_bank4.u179.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank4_mux.u0_bank4.u179.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C23R0.io_top.u0_bank4_mux.u0_bank4.u179.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank4_mux.u0_bank4.u179.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C54R36.io_top.u0_bank7_mux.u0_bank7.u283.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u283.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C5R49.io_top.u0_bank12_mux.u0_bank12.u449.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u449.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C5R49.io_top.u0_bank12_mux.u0_bank12.u449.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u449.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C0R17.io_top.u0_bank2_mux.u0_bank2.u93.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u93.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C33R49.io_top.u0_bank11_mux.u0_bank11.u373.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u373.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C33R49.io_top.u0_bank11_mux.u0_bank11.u373.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u373.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS.PAD0
FAB_NORMAL_IO_CELL loc:C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS.PAD1
FAB_NORMAL_IO_CELL loc:C11R49.io_top.u0_bank12_mux.u0_bank12.u431.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u431.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C11R49.io_top.u0_bank12_mux.u0_bank12.u431.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u431.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R15.io_top.u0_bank2_mux.u0_bank2.u97.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u97.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R35.io_top.u0_bank1_mux.u0_bank1.u41.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u41.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R40.io_top.u0_bank7_mux.u0_bank7.u292.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank7_mux.u0_bank7.u292.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C3R0.io_top.u0_bank3_mux.u0_bank3.u141.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u141.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C3R0.io_top.u0_bank3_mux.u0_bank3.u141.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u141.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C33R49.io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C33R49.io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C11R49.io_top.u0_bank12_mux.u0_bank12.u433.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank12_mux.u0_bank12.u433.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C11R49.io_top.u0_bank12_mux.u0_bank12.u433.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank12_mux.u0_bank12.u433.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R32.io_top.u0_bank1_mux.u0_bank1.u49.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u49.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R31.io_top.u0_bank1_mux.u0_bank1.u50.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u50.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C5R0.io_top.u0_bank3_mux.u0_bank3.u143.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u143.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C5R0.io_top.u0_bank3_mux.u0_bank3.u143.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u143.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C0R28.io_top.u0_bank2_mux.u0_bank2.u65.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u65.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS.PAD0
FAB_NORMAL_IO_CELL loc:C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS.PAD1
FAB_NORMAL_IO_CELL loc:C54R41.io_top.u0_bank9_mux.u0_bank9.u302.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u302.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR.PAD1
FAB_NORMAL_IO_CELL loc:C31R49.io_top.u0_bank11_mux.u0_bank11.u377.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank11_mux.u0_bank11.u377.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C31R49.io_top.u0_bank11_mux.u0_bank11.u377.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank11_mux.u0_bank11.u377.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R26.io_top.u0_bank2_mux.u0_bank2.u69.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u69.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R43.io_top.u0_bank9_mux.u0_bank9.u306.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u306.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R24.io_top.u0_bank2_mux.u0_bank2.u74.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u74.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C0R45.io_top.u0_bank1_mux.u0_bank1.u17.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank1_mux.u0_bank1.u17.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R44.io_top.u0_bank9_mux.u0_bank9.u311.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank9_mux.u0_bank9.u311.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C5R0.io_top.u0_bank3_mux.u0_bank3.u145.u0_M7A_IO_LVDS.PAD0  tile_name:io_top.u0_bank3_mux.u0_bank3.u145.u0_M7A_IO_LVDS.PAD0
FAB_NORMAL_IO_CELL loc:C5R0.io_top.u0_bank3_mux.u0_bank3.u145.u0_M7A_IO_LVDS.PAD1  tile_name:io_top.u0_bank3_mux.u0_bank3.u145.u0_M7A_IO_LVDS.PAD1
FAB_NORMAL_IO_CELL loc:C0R13.io_top.u0_bank2_mux.u0_bank2.u103.u0_M7A_IO_PCISG.PAD  tile_name:io_top.u0_bank2_mux.u0_bank2.u103.u0_M7A_IO_PCISG.PAD
FAB_NORMAL_IO_CELL loc:C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR.PAD0  tile_name:io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR.PAD0
FAB_NORMAL_IO_CELL loc:C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR.PAD1  tile_name:io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR.PAD1
ARCHITECTURE :M7S
FPLAN_VERSION :0Info: Maximum 5 and 15 number of clocks allowed per rbufx6 and gbufx16 clock region respectively
info: M7A Clock DRC is enabled

Info: Selected chip architecture is array27x49
Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/DeviceResourceInfo.txt 
Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/griffin_hier.txt 
info: Special Multi Clock DRC is enabled

Reading file demo_sd_to_lcd.aoc
I/01003: Placement handle AOC file!!

Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/AndaraToM5CRMap.txt

INFO:: Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/deviceFiles/M7SN0F484.pkg
Handle AOC IO instance io_cell_clk_i_inst, C0R9.io_top.u0_bank2_mux.u0_bank2.u113.u0_M7A_IO_PCISG.PAD
Handle AOC IO instance u_lvds_u_lvds_tx_clk, C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS.PAD1
Handle AOC IO instance u_lvds_u_lvds_tx_clk, C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS.PAD0
Handle AOC IO instance io_cell_display_sel_inst, C29R49.io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS.PAD1
Handle AOC IO instance io_cell_rstn_i_inst, C33R49.io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS.PAD1
Handle AOC IO instance io_cell_spi_miso_inst, C21R49.io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS.PAD0
Handle AOC IO instance io_cell_spi_mosi_inst, C23R49.io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS.PAD0
Handle AOC IO instance io_cell_spi_sck_inst, C23R49.io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS.PAD1
Handle AOC IO instance io_cell_spi_ssn_inst, C23R49.io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS.PAD1
Handle AOC IO instance u_lvds_u_lvds_tx_0, C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS.PAD1
Handle AOC IO instance u_lvds_u_lvds_tx_1, C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS.PAD1
Handle AOC IO instance u_lvds_u_lvds_tx_2, C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS.PAD1
Handle AOC IO instance u_lvds_u_lvds_tx_3, C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS.PAD1
Handle AOC IO instance u_lvds_u_lvds_tx_0, C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS.PAD0
Handle AOC IO instance u_lvds_u_lvds_tx_1, C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS.PAD0
Handle AOC IO instance u_lvds_u_lvds_tx_2, C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS.PAD0
Handle AOC IO instance u_lvds_u_lvds_tx_3, C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS.PAD0
Handle AOC IO instance dedicated_io_cell_u207_inst, C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u207_inst, C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u211_inst, C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u211_inst, C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u213_inst, C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u213_inst, C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u215_inst, C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u215_inst, C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u219_inst, C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS.PAD0
Handle AOC IO instance dedicated_io_cell_u219_inst, C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS.PAD1
Handle AOC IO instance dedicated_io_cell_u221_inst, C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u221_inst, C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u223_inst, C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS.PAD0
Handle AOC IO instance dedicated_io_cell_u223_inst, C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS.PAD1
Handle AOC IO instance dedicated_io_cell_u227_inst, C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF.PAD0
Handle AOC IO instance dedicated_io_cell_u227_inst, C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF.PAD1
Handle AOC IO instance dedicated_io_cell_u229_inst, C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u229_inst, C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u231_inst, C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u231_inst, C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u235_inst, C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u235_inst, C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u237_inst, C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u237_inst, C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u240_inst, C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u240_inst, C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u243_inst, C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL.PAD0
Handle AOC IO instance dedicated_io_cell_u243_inst, C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL.PAD1
Handle AOC IO instance dedicated_io_cell_u245_inst, C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u245_inst, C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u247_inst, C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u247_inst, C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u251_inst, C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u251_inst, C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u253_inst, C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS.PAD0
Handle AOC IO instance dedicated_io_cell_u253_inst, C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS.PAD1
Handle AOC IO instance dedicated_io_cell_u255_inst, C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u255_inst, C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u259_inst, C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF.PAD0
Handle AOC IO instance dedicated_io_cell_u259_inst, C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF.PAD1
Handle AOC IO instance dedicated_io_cell_u261_inst, C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u261_inst, C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u263_inst, C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u263_inst, C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u267_inst, C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u267_inst, C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u269_inst, C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u269_inst, C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u271_inst, C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u271_inst, C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u275_inst, C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR.PAD0
Handle AOC IO instance dedicated_io_cell_u275_inst, C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR.PAD1
Handle AOC IO instance dedicated_io_cell_u318_inst, C54R47.io_top.u0_bank10_mux.u0_bank10.u318.u0_M7A_IO_PCISG.PAD
Handle AOC IO instance dedicated_io_cell_u319_inst, C54R47.io_top.u0_bank10_mux.u0_bank10.u319.u0_M7A_IO_PCISG.PAD

Place inst u_lvds_pll_u0 at loc C53R48.gclk_ctrl_c1r2.pll
M7S_SOC u_arm_u_soc location is C53R4.M7S_SOC

Place inst u_arm_u_soc at loc C53R4.M7S_SOC

Infos : There are 69 IOs in netlist I/01004: Placement handle clock related cells!!!

pre sort clock name:io_cell_clk_i_inst
after sort clock name:io_cell_clk_i_inst
pre sort pll name:u_lvds_pll_u0
pre sort pll name:u_pll_pll_u0
after sort pll name:u_pll_pll_u0
after sort pll name:u_lvds_pll_u0
pre sort dll name:u_arm_dll_u0
pre sort dll name:u_arm_dll_u0
Place inst u_arm_dll_u0 at loc C53R1.gclk_ctrl_c2r1.dll

Place inst u_pll_pll_u0 at loc C53R1.gclk_ctrl_c2r1.pll

INFO:: Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/deviceFiles/M7SN0F484.pkg

Place inst dedicated_io_cell_u227_inst at loc C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF

Place inst dedicated_io_cell_u221_inst at loc C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u269_inst at loc C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u211_inst at loc C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u207_inst at loc C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u263_inst at loc C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u259_inst at loc C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF

Place inst dedicated_io_cell_u253_inst at loc C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS

Place inst dedicated_io_cell_u318_inst at loc C54R47.io_top.u0_bank10_mux.u0_bank10.u318.u0_M7A_IO_PCISG

Place inst io_cell_spi_miso_inst at loc C21R49.io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS

Place inst dedicated_io_cell_u243_inst at loc C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL

Place inst dedicated_io_cell_u240_inst at loc C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR

Place inst io_cell_spi_sck_inst at loc C23R49.io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS

Place inst io_cell_spi_ssn_inst at loc C23R49.io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS

Place inst dedicated_io_cell_u229_inst at loc C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u223_inst at loc C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS

Place inst dedicated_io_cell_u219_inst at loc C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS

Place inst dedicated_io_cell_u275_inst at loc C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR

Place inst io_cell_display_sel_inst at loc C29R49.io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS

Place inst dedicated_io_cell_u213_inst at loc C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR

Place inst u_lvds_u_lvds_tx_clk at loc C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS

Place inst dedicated_io_cell_u255_inst at loc C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u245_inst at loc C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u235_inst at loc C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR

Place inst u_lvds_u_lvds_tx_0 at loc C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS

Place inst u_lvds_u_lvds_tx_1 at loc C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS

Place inst u_lvds_u_lvds_tx_2 at loc C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS

Place inst u_lvds_u_lvds_tx_3 at loc C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS

Place inst dedicated_io_cell_u215_inst at loc C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u271_inst at loc C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u267_inst at loc C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u261_inst at loc C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u319_inst at loc C54R47.io_top.u0_bank10_mux.u0_bank10.u319.u0_M7A_IO_PCISG

Place inst dedicated_io_cell_u251_inst at loc C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u247_inst at loc C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR

Place inst dedicated_io_cell_u237_inst at loc C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR

Place inst io_cell_clk_i_inst at loc C0R9.io_top.u0_bank2_mux.u0_bank2.u113.u0_M7A_IO_PCISG

Place inst io_cell_rstn_i_inst at loc C33R49.io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS

Place inst dedicated_io_cell_u231_inst at loc C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR


used memory= 31.624864(MB)       peak memory = 31.624864(MB)
I/01002: Placement IOs and some cells except LUT/REG/EMB/MAC finish successfully!!

Cswitch planner completed successfully.
I/07060: Writing db file to db/chip_fplan.db
I/07061: Exporting cell demo_sd_to_lcd to verilog file: netlist/chip_fplan.v
ANDARA: ###############################
ANDARA: # Ending step: fplan 
ANDARA: ###############################
Total cputime=cputime = 0.72(sec)  used memory=31.7263(MB) peak memory=31.7614(MB)
ANDARA: ###############################
ANDARA: # Starting step: assigner_cstool 
ANDARA: ###############################
========================================================
wl                =   total wire length
hpwl              =   total half perimeter wire length
WNS               =   worst negtive slack
TNS               =   total negtive slack
plb_tot_ovf       =   total overlap of PLB
N_endpoints       =   number of end points
N_neg_endpoints   =   number of negtive end points
========================================================

(c) 2013 CME, Inc. All rights reserved.


	CSTOOLS Executable Release 1.0 Built on Fri Jan 30 10:28:49 2015 

netlist/chip_fplan.v, 1125: Value of defparam init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0.init_file = "";
                                                          ^
netlist/chip_fplan.v, 1272: Value of defparam init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1.init_file = "";
                                                          ^
netlist/chip_fplan.v, 1388: Value of defparam init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_2.init_file = "";
                                                          ^
netlist/chip_fplan.v, 1659: Value of defparam init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_3.init_file = "";
                                                          ^
netlist/chip_fplan.v, 9739: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                    ^
netlist/chip_fplan.v, 11516: Value of defparam init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_0.init_file = "";
                                                          ^
netlist/chip_fplan.v, 11715: Value of defparam init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_1.init_file = "";
                                                          ^
netlist/chip_fplan.v, 11862: Value of defparam init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_2.init_file = "";
                                                          ^
netlist/chip_fplan.v, 12030: Value of defparam init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_3.init_file = "";
                                                          ^
netlist/chip_fplan.v, 13485: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                  ^
netlist/chip_fplan.v, 13654: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                  ^
netlist/chip_fplan.v, 13854: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                  ^
netlist/chip_fplan.v, 14054: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                  ^
netlist/chip_fplan.v, 20615: Value of defparam on_chip_eth_mode is empty string
defparam u_arm_u_soc.on_chip_eth_mode = "";
                                          ^
netlist/chip_fplan.v, 20618: Value of defparam on_chip_ddr_ctrl_mode is empty string
defparam u_arm_u_soc.on_chip_ddr_ctrl_mode = "";
                                               ^
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
ea
er
TLC = demo_sd_to_lcd
done
Total of 160 nets have no driver or load. Set env variable MSG_ENABLE_DEBUG to see details.
In load array...array27x49

Initializing Architecture griffin-2.0
Read file arch/general/M7S_prim.lib
Read file arch/general/griffin.lib
INFO:ARCH:::Using griffin-2.0 architecture
Target Architecture: griffin-2.0
Sourcing fixed cell........demo_sd_to_lcd.fixed_cells.tcl
sourcing drc_cs_place dedicated_io_cell_u207_inst C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u211_inst C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u213_inst C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u215_inst C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u219_inst C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS
sourcing drc_cs_place dedicated_io_cell_u221_inst C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u223_inst C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS
sourcing drc_cs_place dedicated_io_cell_u227_inst C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF
sourcing drc_cs_place dedicated_io_cell_u229_inst C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u231_inst C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u235_inst C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u237_inst C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u240_inst C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u243_inst C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL
sourcing drc_cs_place dedicated_io_cell_u245_inst C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u247_inst C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u251_inst C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u253_inst C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS
sourcing drc_cs_place dedicated_io_cell_u255_inst C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u259_inst C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF
sourcing drc_cs_place dedicated_io_cell_u261_inst C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u263_inst C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u267_inst C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u269_inst C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u271_inst C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u275_inst C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u318_inst C54R47.io_top.u0_bank10_mux.u0_bank10.u318.u0_M7A_IO_PCISG
sourcing drc_cs_place dedicated_io_cell_u319_inst C54R47.io_top.u0_bank10_mux.u0_bank10.u319.u0_M7A_IO_PCISG
sourcing drc_cs_place io_cell_clk_i_inst C0R9.io_top.u0_bank2_mux.u0_bank2.u113.u0_M7A_IO_PCISG
sourcing drc_cs_place io_cell_display_sel_inst C29R49.io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS
sourcing drc_cs_place io_cell_rstn_i_inst C33R49.io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS
sourcing drc_cs_place io_cell_spi_miso_inst C21R49.io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS
sourcing drc_cs_place io_cell_spi_sck_inst C23R49.io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS
sourcing drc_cs_place io_cell_spi_ssn_inst C23R49.io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_0 C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_1 C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_2 C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_3 C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_clk C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS
Info: Maximum 5 and 15 number of clocks allowed per rbufx6 and gbufx16 clock region respectively
info: M7A Clock DRC is enabled

Info: Selected chip architecture is array27x49
Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/DeviceResourceInfo.txt 
Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/griffin_hier.txt 
info: Special Multi Clock DRC is enabled


Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/DeviceToIoPackageMapping.txt
Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/IoPackageInfo.txt
Reading file demo_sd_to_lcd.aoc

Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/fb_all_plc_loc_file.txt
Find clock-net u_lvds_pll_u0|clkout0_net numReceivers:108
Find clock-net u_pll_pll_u0|clkout1_net numReceivers:275
Total clock net number is:2
INFO:General:::ignore gnd/vcc-net:VCC_0_inst|Y_net
INFO:General:::ignore gnd/vcc-net:GND_0_inst|Y_net
INFO:General:::reserve clock-net:u_lvds_pll_u0|clkout0_net
INFO:General:::reserve clock-net:u_pll_pll_u0|clkout1_net
WARNING:General:::dedicated_io_cell_u227_inst has no input net
WARNING:General:::dedicated_io_cell_u227_inst has no output net
WARNING:General:::dedicated_io_cell_u221_inst has no input net
WARNING:General:::dedicated_io_cell_u221_inst has no output net
WARNING:General:::dedicated_io_cell_u269_inst has no input net
WARNING:General:::dedicated_io_cell_u269_inst has no output net
WARNING:General:::dedicated_io_cell_u211_inst has no input net
WARNING:General:::dedicated_io_cell_u211_inst has no output net
WARNING:General:::dedicated_io_cell_u207_inst has no input net
WARNING:General:::dedicated_io_cell_u207_inst has no output net
WARNING:General:::dedicated_io_cell_u263_inst has no input net
WARNING:General:::dedicated_io_cell_u263_inst has no output net
WARNING:General:::dedicated_io_cell_u259_inst has no input net
WARNING:General:::dedicated_io_cell_u259_inst has no output net
WARNING:General:::dedicated_io_cell_u253_inst has no input net
WARNING:General:::dedicated_io_cell_u253_inst has no output net
WARNING:General:::dedicated_io_cell_u318_inst has no input net
WARNING:General:::dedicated_io_cell_u318_inst has no output net
WARNING:General:::dedicated_io_cell_u243_inst has no input net
WARNING:General:::dedicated_io_cell_u243_inst has no output net
WARNING:General:::dedicated_io_cell_u240_inst has no input net
WARNING:General:::dedicated_io_cell_u240_inst has no output net
WARNING:General:::dedicated_io_cell_u229_inst has no input net
WARNING:General:::dedicated_io_cell_u229_inst has no output net
WARNING:General:::dedicated_io_cell_u223_inst has no input net
WARNING:General:::dedicated_io_cell_u223_inst has no output net
WARNING:General:::GND_0_inst has no input net
WARNING:General:::VCC_0_inst has no input net
WARNING:General:::dedicated_io_cell_u219_inst has no input net
WARNING:General:::dedicated_io_cell_u219_inst has no output net
WARNING:General:::dedicated_io_cell_u275_inst has no input net
WARNING:General:::dedicated_io_cell_u275_inst has no output net
WARNING:General:::dedicated_io_cell_u213_inst has no input net
WARNING:General:::dedicated_io_cell_u213_inst has no output net
WARNING:General:::dedicated_io_cell_u255_inst has no input net
WARNING:General:::dedicated_io_cell_u255_inst has no output net
WARNING:General:::dedicated_io_cell_u245_inst has no input net
WARNING:General:::dedicated_io_cell_u245_inst has no output net
WARNING:General:::dedicated_io_cell_u235_inst has no input net
WARNING:General:::dedicated_io_cell_u235_inst has no output net
WARNING:General:::dedicated_io_cell_u215_inst has no input net
WARNING:General:::dedicated_io_cell_u215_inst has no output net
WARNING:General:::dedicated_io_cell_u271_inst has no input net
WARNING:General:::dedicated_io_cell_u271_inst has no output net
WARNING:General:::dedicated_io_cell_u267_inst has no input net
WARNING:General:::dedicated_io_cell_u267_inst has no output net
WARNING:General:::dedicated_io_cell_u261_inst has no input net
WARNING:General:::dedicated_io_cell_u261_inst has no output net
WARNING:General:::dedicated_io_cell_u319_inst has no input net
WARNING:General:::dedicated_io_cell_u319_inst has no output net
WARNING:General:::dedicated_io_cell_u251_inst has no input net
WARNING:General:::dedicated_io_cell_u251_inst has no output net
WARNING:General:::dedicated_io_cell_u247_inst has no input net
WARNING:General:::dedicated_io_cell_u247_inst has no output net
WARNING:General:::dedicated_io_cell_u237_inst has no input net
WARNING:General:::dedicated_io_cell_u237_inst has no output net
WARNING:General:::dedicated_io_cell_u231_inst has no input net
WARNING:General:::dedicated_io_cell_u231_inst has no output net
I/03001: Start Find Macros
I/03002: Find Macros Ends 
ANDARA: Reading SDC file: constraint/myconstraint.sdc
ANDARA: Reading SDC file: f:/capital_micro/primace7.3/andara/cstests/dev/lib/special.sdc
Warning: No matched pin/ports found in set_false_path -to option. Constraint ignored.
ANDARA: Reading SDC file: f:/capital_micro/primace7.3/bin/template/project/propagated_clock.sdc
This design has 716 cell instances (307 LUT inst, 0.4).
Build timing graph with Nodes=3419 edges=5455 
WNS= 3710.3 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
INFO:General:::######################################
I/03001: Start Global Placement
INFO:General:::######################################
******************CURRENT OPTIMIZATION OPTION******************
architecture:                     M7S
run_mode(0-wire|1-timing):        1
limit_run_time(second):           10800

***************************************************************
I/03001: Start First Expansion
Loaded arch is: array27x49
info: reading xbar delay info: f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/ixbar_delay_table

Reading LP intra-connections info: f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/le_intl_delays-3

Reading FB ports delay info: f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/port_delay-3

WNS= 998.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
INFO:ASSIGNER:::Init expansion len,max_len_x :25 max_len_y :47 min_len_x :2 min_len_y :2  len_dec_x :0.153333 len_dec_y :0.300000
INFO:ASSIGNER:::*******************************************************************************************************
WNS= 998.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1107.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 774.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 12  N_neg_endpoints= 0  N_endpoints= 665
WNS= 452.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 57  N_neg_endpoints= 0  N_endpoints= 665
WNS= 825.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 15  N_neg_endpoints= 0  N_endpoints= 665
WNS= 681.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 42  N_neg_endpoints= 0  N_endpoints= 665
WNS= 802.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 32  N_neg_endpoints= 0  N_endpoints= 665
WNS= 529.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 39  N_neg_endpoints= 0  N_endpoints= 665
WNS= 758.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 18  N_neg_endpoints= 0  N_endpoints= 665
WNS= 687.2 ps  TNS= 0.000 ns  N_nodes__neg_slack= 29  N_neg_endpoints= 0  N_endpoints= 665
WNS= 687.2 ps  TNS= 0.000 ns  N_nodes__neg_slack= 29  N_neg_endpoints= 0  N_endpoints= 665
WNS= 925.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 815.4 ps  TNS= 0.000 ns  N_nodes__neg_slack= 15  N_neg_endpoints= 0  N_endpoints= 665
WNS= 586.4 ps  TNS= 0.000 ns  N_nodes__neg_slack= 49  N_neg_endpoints= 0  N_endpoints= 665
WNS= 820.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 12  N_neg_endpoints= 0  N_endpoints= 665
WNS= 892.2 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 848.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 872.4 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1061.4 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 684.9 ps  TNS= 0.000 ns  N_nodes__neg_slack= 14  N_neg_endpoints= 0  N_endpoints= 665
WNS= 772.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 12  N_neg_endpoints= 0  N_endpoints= 665
WNS= 772.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 24  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1101.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 909.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 925.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1101.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1160.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1073.4 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1018.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1079.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 995.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1225.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1137.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1102.3 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1027.2 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1027.2 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 930.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1137.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1012.9 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 961.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1012.9 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1012.9 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 849.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 849.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 928.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 869.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1029.9 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1057.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1057.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1057.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1057.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1057.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1057.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1057.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1077.4 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1075.4 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 872.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 771.9 ps  TNS= 0.000 ns  N_nodes__neg_slack= 12  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1013.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 930.4 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 884.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 761.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 21  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1002.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1002.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1014.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1014.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 940.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 817.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 15  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1014.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 739.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 19  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1014.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1014.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1014.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 567.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 15  N_neg_endpoints= 0  N_endpoints= 665
WNS= 998.2 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 739.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 17  N_neg_endpoints= 0  N_endpoints= 665
WNS= 932.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 886.3 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 587.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 40  N_neg_endpoints= 0  N_endpoints= 665
WNS= 836.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 967.2 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 967.2 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 888.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 886.3 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 821.4 ps  TNS= 0.000 ns  N_nodes__neg_slack= 17  N_neg_endpoints= 0  N_endpoints= 665
WNS= 792.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 15  N_neg_endpoints= 0  N_endpoints= 665
WNS= 958.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 938.2 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1212.2 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1212.2 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 886.3 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1096.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1096.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 884.3 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1096.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 971.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1117.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1117.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1117.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 789.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 14  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1127.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1127.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1127.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1127.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 942.2 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1096.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 971.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1127.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1127.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1127.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1127.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1029.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 941.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 941.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1045.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1045.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1045.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1045.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1045.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1045.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1045.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 633.3 ps  TNS= 0.000 ns  N_nodes__neg_slack= 21  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1127.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 746.9 ps  TNS= 0.000 ns  N_nodes__neg_slack= 24  N_neg_endpoints= 0  N_endpoints= 665
WNS= 722.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 38  N_neg_endpoints= 0  N_endpoints= 665
WNS= 660.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 33  N_neg_endpoints= 0  N_endpoints= 665
WNS= 729.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 33  N_neg_endpoints= 0  N_endpoints= 665
WNS= 525.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 55  N_neg_endpoints= 0  N_endpoints= 665
WNS= 722.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 63  N_neg_endpoints= 0  N_endpoints= 665
WNS= 647.2 ps  TNS= 0.000 ns  N_nodes__neg_slack= 12  N_neg_endpoints= 0  N_endpoints= 665
WNS= 643.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 12  N_neg_endpoints= 0  N_endpoints= 665
WNS= 540.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 47  N_neg_endpoints= 0  N_endpoints= 665
WNS= 421.3 ps  TNS= 0.000 ns  N_nodes__neg_slack= 127  N_neg_endpoints= 0  N_endpoints= 665
WNS= 566.4 ps  TNS= 0.000 ns  N_nodes__neg_slack= 82  N_neg_endpoints= 0  N_endpoints= 665
WNS= 387.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 81  N_neg_endpoints= 0  N_endpoints= 665
WNS= 883.9 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 824.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 12  N_neg_endpoints= 0  N_endpoints= 665
WNS= 800.9 ps  TNS= 0.000 ns  N_nodes__neg_slack= 12  N_neg_endpoints= 0  N_endpoints= 665
WNS= 786.3 ps  TNS= 0.000 ns  N_nodes__neg_slack= 12  N_neg_endpoints= 0  N_endpoints= 665
WNS= 871.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 865.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 695.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 38  N_neg_endpoints= 0  N_endpoints= 665
WNS= 873.3 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 909.4 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 895.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 762.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 28  N_neg_endpoints= 0  N_endpoints= 665
WNS= 751.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 47  N_neg_endpoints= 0  N_endpoints= 665
WNS= 797.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 21  N_neg_endpoints= 0  N_endpoints= 665
WNS= 637.4 ps  TNS= 0.000 ns  N_nodes__neg_slack= 31  N_neg_endpoints= 0  N_endpoints= 665
WNS= 731.4 ps  TNS= 0.000 ns  N_nodes__neg_slack= 23  N_neg_endpoints= 0  N_endpoints= 665
WNS= 826.9 ps  TNS= 0.000 ns  N_nodes__neg_slack= 15  N_neg_endpoints= 0  N_endpoints= 665
WNS= 909.4 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 901.9 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 683.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 39  N_neg_endpoints= 0  N_endpoints= 665
WNS= 797.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 18  N_neg_endpoints= 0  N_endpoints= 665
WNS= 507.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 72  N_neg_endpoints= 0  N_endpoints= 665
WNS= 749.2 ps  TNS= 0.000 ns  N_nodes__neg_slack= 39  N_neg_endpoints= 0  N_endpoints= 665
WNS= 856.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 785.3 ps  TNS= 0.000 ns  N_nodes__neg_slack= 12  N_neg_endpoints= 0  N_endpoints= 665
WNS= 785.3 ps  TNS= 0.000 ns  N_nodes__neg_slack= 12  N_neg_endpoints= 0  N_endpoints= 665
WNS= 837.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 837.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 988.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 946.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 870.4 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 946.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 946.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1007.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 1007.7 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 976.0 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 837.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665
WNS= 747.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 37  N_neg_endpoints= 0  N_endpoints= 665
WNS= 568.3 ps  TNS= 0.000 ns  N_nodes__neg_slack= 59  N_neg_endpoints= 0  N_endpoints= 665
WNS= 747.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 34  N_neg_endpoints= 0  N_endpoints= 665
WNS= 568.3 ps  TNS= 0.000 ns  N_nodes__neg_slack= 59  N_neg_endpoints= 0  N_endpoints= 665
WNS= 747.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 37  N_neg_endpoints= 0  N_endpoints= 665
WNS= 747.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 31  N_neg_endpoints= 0  N_endpoints= 665
WNS= 568.3 ps  TNS= 0.000 ns  N_nodes__neg_slack= 50  N_neg_endpoints= 0  N_endpoints= 665
WNS= 568.3 ps  TNS= 0.000 ns  N_nodes__neg_slack= 47  N_neg_endpoints= 0  N_endpoints= 665
WNS= 747.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 12  N_neg_endpoints= 0  N_endpoints= 665
WNS= 747.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 24  N_neg_endpoints= 0  N_endpoints= 665
WNS= 747.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 37  N_neg_endpoints= 0  N_endpoints= 665
WNS= 767.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 27  N_neg_endpoints= 0  N_endpoints= 665
WNS= 767.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 27  N_neg_endpoints= 0  N_endpoints= 665
WNS= 767.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 27  N_neg_endpoints= 0  N_endpoints= 665
WNS= 767.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 27  N_neg_endpoints= 0  N_endpoints= 665
WNS= 767.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 24  N_neg_endpoints= 0  N_endpoints= 665
WNS= 767.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 18  N_neg_endpoints= 0  N_endpoints= 665
WNS= 588.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 40  N_neg_endpoints= 0  N_endpoints= 665
WNS= 758.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 48  N_neg_endpoints= 0  N_endpoints= 665
WNS= 825.8 ps  TNS= 0.000 ns  N_nodes__neg_slack= 15  N_neg_endpoints= 0  N_endpoints= 665
WNS= 758.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 48  N_neg_endpoints= 0  N_endpoints= 665
WNS= 757.2 ps  TNS= 0.000 ns  N_nodes__neg_slack= 15  N_neg_endpoints= 0  N_endpoints= 665
WNS= 757.2 ps  TNS= 0.000 ns  N_nodes__neg_slack= 12  N_neg_endpoints= 0  N_endpoints= 665
WNS= 758.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 36  N_neg_endpoints= 0  N_endpoints= 665
WNS= 758.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 36  N_neg_endpoints= 0  N_endpoints= 665
WNS= 758.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 36  N_neg_endpoints= 0  N_endpoints= 665
WNS= 758.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 51  N_neg_endpoints= 0  N_endpoints= 665
WNS= 758.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 51  N_neg_endpoints= 0  N_endpoints= 665
WNS= 588.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 76  N_neg_endpoints= 0  N_endpoints= 665
INFO:ASSIGNER:::global expansion done: iter# > 200
WNS= 588.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 76  N_neg_endpoints= 0  N_endpoints= 665
INFO:ASSIGNER:::[end] wl=17242 hpwl=4461 plb_tot_ovf=15.00 sfb_tot_ovf=4.00 dcc_tot_ovf=0.00 avg_ovf=1.58 max_ovf=4.00
I/03002: First Expansion Ends 
WNS= 588.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 76  N_neg_endpoints= 0  N_endpoints= 665
I/03001: Start EMB/MAC Legalization
INFO:ASSIGNER:::Before legalize SFB node, check did it need legalize.
There are 8 EMB nodes, 0 DSP nodes in current graph.
INFO:ASSIGNER:::There are 8 EMB nodes, 0 DSP nodes in current graph.
INFO:ASSIGNER:::There are 0 EMB18K nodes, it needn't legalize it in EMB Bins.
INFO:ASSIGNER:::There are 0 DSP nodes, it needn't legalize DSP Bins.
INFO:ASSIGNER:::There exist EMB5K,The EMB Bins can be legalized.

INFO:ASSIGNER:::start aceLegalizer version0...
INFO:ASSIGNER:::There are 8 EMB nodes in current graph.
INFO:ASSIGNER:::Bin[4][1](CELL_EMB) :i occupied(8), usable(4), overlap(4), then legalize it.
	move instance(u_sdram_to_RGB_u_1kx16_1_u_emb5k_3) from bin[1][4] to bin[1][3],dis=1
	move instance(u_sdram_to_RGB_u_1kx16_1_u_emb5k_2) from bin[1][4] to bin[1][3],dis=1
	move instance(u_sdram_to_RGB_u_1kx16_1_u_emb5k_1) from bin[1][4] to bin[1][3],dis=1
	move instance(u_sdram_to_RGB_u_1kx16_1_u_emb5k_0) from bin[1][4] to bin[1][3],dis=1
INFO:ASSIGNER:::Legalize Bin[4][1] OK!
INFO:ASSIGNER:::After moving node, it must update all bins and nodes in it.
WNS= 588.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 76  N_neg_endpoints= 0  N_endpoints= 665
start checking of EMB and DSP legalization
End checking of EMB and DSP legalization!
INFO:ASSIGNER:::end aceLegalizer
begin to legalize emb clock!
emb clock have no problem!
I/03002: EMB/MAC Legalization Ends 
This design has 710 cell instances (307 LUT inst, 0.4).
Build timing graph with Nodes=3419 edges=5423 
WNS= -1391.7 ps  TNS= -3.533 ns  N_nodes__neg_slack= 204  N_neg_endpoints= 5  N_endpoints= 665
WNS= 588.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 76  N_neg_endpoints= 0  N_endpoints= 665
I/03003: LOG_GENERAL::Global Placement Successful
REPORT:ASSIGNER:::Total placer runtime: 3870 ms
INFO:General:::######################################
I/03002: Global Placement Ends 
INFO:General:::######################################
INFO:General:::Total compilation time: 3880 ms
I/07060: Writing db file to db/chip_assigner.db
I/07061: Exporting cell demo_sd_to_lcd to verilog file: netlist/chip_assigner.v
Build timing graph with Nodes=3419 edges=5423 

108 out of 382 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -nworst 1 
	 -max_paths 500 
	 total paths found 426 
****************************************

#### Path 1 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/sclk
Path slack  589p

Reference arrival time                                                  1252
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5934

Starting arrival time                                                   1412
+ Data path delay                                                       3933
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5345

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                               net name                                          
----------  ---------  ------  -------  ------  ----------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]   u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]     u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  669.61  2235.69          ii0580/f2 [C33R13]                                          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  137.00  2372.69       3  ii0580/dx [C33R13]                                          ii0580|dx_net                                     
LUT4        [15 12 0]  375.54  2748.23          ii0582/f1 [C33R13]                                          ii0580|dx_net                                     
LUT4        [15 12 0]   78.00  2826.23       5  ii0582/dx [C33R13]                                          ii0582|dx_net                                     
LUT4        [16 13 0]  474.22  3300.44          ii0612/f0 [C35R14]                                          ii0582|dx_net                                     
LUT4        [16 13 0]   62.00  3362.44       2  ii0612/dx [C35R14]                                          ii0612|dx_net                                     
LUT4        [16 12 0]  514.72  3877.16          ii0613/f2 [C35R13]                                          ii0612|dx_net                                     
LUT4        [16 12 0]  137.00  4014.16       5  ii0613/dx [C35R13]                                          ii0613|dx_net                                     
LUT4        [17 13 0]  655.21  4669.38          ii0741/f1 [C37R14]                                          ii0613|dx_net                                     
LUT4        [17 13 0]   78.00  4747.38       1  ii0741/dx [C37R14]                                          ii0741|dx_net                                     
REG         [16 12 0]  597.80  5345.17          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/di [C35R13]  ii0741|dx_net                                     

#### Path 2 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]/sclk
Path slack  589p

Reference arrival time                                                  1252
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5934

Starting arrival time                                                   1412
+ Data path delay                                                       3933
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5345

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                               net name                                          
----------  ---------  ------  -------  ------  ----------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]   u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]     u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  669.61  2235.69          ii0580/f2 [C33R13]                                          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  137.00  2372.69       3  ii0580/dx [C33R13]                                          ii0580|dx_net                                     
LUT4        [15 12 0]  375.54  2748.23          ii0582/f1 [C33R13]                                          ii0580|dx_net                                     
LUT4        [15 12 0]   78.00  2826.23       5  ii0582/dx [C33R13]                                          ii0582|dx_net                                     
LUT4        [16 13 0]  474.22  3300.44          ii0612/f0 [C35R14]                                          ii0582|dx_net                                     
LUT4        [16 13 0]   62.00  3362.44       2  ii0612/dx [C35R14]                                          ii0612|dx_net                                     
LUT4        [16 12 0]  514.72  3877.16          ii0613/f2 [C35R13]                                          ii0612|dx_net                                     
LUT4        [16 12 0]  137.00  4014.16       5  ii0613/dx [C35R13]                                          ii0613|dx_net                                     
LUT4        [17 13 0]  655.21  4669.38          ii0761/f1 [C37R14]                                          ii0613|dx_net                                     
LUT4        [17 13 0]   78.00  4747.38       1  ii0761/dx [C37R14]                                          ii0761|dx_net                                     
REG         [16 12 0]  597.80  5345.17          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]/di [C35R13]  ii0761|dx_net                                     

#### Path 3 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]/sclk
Path slack  589p

Reference arrival time                                                  1252
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5934

Starting arrival time                                                   1412
+ Data path delay                                                       3933
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5345

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                               net name                                          
----------  ---------  ------  -------  ------  ----------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]   u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]     u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  669.61  2235.69          ii0580/f2 [C33R13]                                          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  137.00  2372.69       3  ii0580/dx [C33R13]                                          ii0580|dx_net                                     
LUT4        [15 12 0]  375.54  2748.23          ii0582/f1 [C33R13]                                          ii0580|dx_net                                     
LUT4        [15 12 0]   78.00  2826.23       5  ii0582/dx [C33R13]                                          ii0582|dx_net                                     
LUT4        [16 13 0]  474.22  3300.44          ii0612/f0 [C35R14]                                          ii0582|dx_net                                     
LUT4        [16 13 0]   62.00  3362.44       2  ii0612/dx [C35R14]                                          ii0612|dx_net                                     
LUT4        [16 12 0]  514.72  3877.16          ii0613/f2 [C35R13]                                          ii0612|dx_net                                     
LUT4        [16 12 0]  137.00  4014.16       5  ii0613/dx [C35R13]                                          ii0613|dx_net                                     
LUT4        [17 13 0]  655.21  4669.38          ii0762/f1 [C37R14]                                          ii0613|dx_net                                     
LUT4        [17 13 0]   78.00  4747.38       1  ii0762/dx [C37R14]                                          ii0762|dx_net                                     
REG         [16 12 0]  597.80  5345.17          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]/di [C35R13]  ii0762|dx_net                                     

#### Path 4 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/sclk
Path slack  589p

Reference arrival time                                                  1252
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5934

Starting arrival time                                                   1412
+ Data path delay                                                       3933
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5345

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                               net name                                          
----------  ---------  ------  -------  ------  ----------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]   u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]     u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  669.61  2235.69          ii0580/f2 [C33R13]                                          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  137.00  2372.69       3  ii0580/dx [C33R13]                                          ii0580|dx_net                                     
LUT4        [15 12 0]  375.54  2748.23          ii0582/f1 [C33R13]                                          ii0580|dx_net                                     
LUT4        [15 12 0]   78.00  2826.23       5  ii0582/dx [C33R13]                                          ii0582|dx_net                                     
LUT4        [16 13 0]  474.22  3300.44          ii0612/f0 [C35R14]                                          ii0582|dx_net                                     
LUT4        [16 13 0]   62.00  3362.44       2  ii0612/dx [C35R14]                                          ii0612|dx_net                                     
LUT4        [16 12 0]  514.72  3877.16          ii0613/f2 [C35R13]                                          ii0612|dx_net                                     
LUT4        [16 12 0]  137.00  4014.16       5  ii0613/dx [C35R13]                                          ii0613|dx_net                                     
LUT4        [17 13 0]  655.21  4669.38          ii0763/f1 [C37R14]                                          ii0613|dx_net                                     
LUT4        [17 13 0]   78.00  4747.38       1  ii0763/dx [C37R14]                                          ii0763|dx_net                                     
REG         [16 12 0]  597.80  5345.17          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/di [C35R13]  ii0763|dx_net                                     

#### Path 5 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]/sclk
Path slack  693p

Reference arrival time                                                  1025
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5706

Starting arrival time                                                   1412
+ Data path delay                                                       3601
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5013

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                              net name                                          
----------  ---------  ------  -------  ------  ---------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]  u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]    u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  669.61  2235.69          ii0580/f2 [C33R13]                                         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  137.00  2372.69       3  ii0580/dx [C33R13]                                         ii0580|dx_net                                     
LUT4        [15 13 0]  579.71  2952.40          ii0593/f1 [C33R14]                                         ii0580|dx_net                                     
LUT4        [15 13 0]   78.00  3030.40       3  ii0593/dx [C33R14]                                         ii0593|dx_net                                     
LUT4        [15 12 0]  514.72  3545.12          ii0594/f2 [C33R13]                                         ii0593|dx_net                                     
LUT4        [15 12 0]  137.00  3682.12       4  ii0594/dx [C33R13]                                         ii0594|dx_net                                     
LUT4        [16 10 0]  655.21  4337.33          ii0702/f1 [C35R11]                                         ii0594|dx_net                                     
LUT4        [16 10 0]   78.00  4415.33       1  ii0702/dx [C35R11]                                         ii0702|dx_net                                     
REG         [17 9 0]   597.30  5012.63          u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]/di [C37R10]   ii0702|dx_net                                     

#### Path 6 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]/sclk
Path slack  722p

Reference arrival time                                                  1252
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5934

Starting arrival time                                                   1412
+ Data path delay                                                       3800
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5212

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                               net name                                          
----------  ---------  ------  -------  ------  ----------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]   u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]     u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  669.61  2235.69          ii0580/f2 [C33R13]                                          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  137.00  2372.69       3  ii0580/dx [C33R13]                                          ii0580|dx_net                                     
LUT4        [15 13 0]  579.71  2952.40          ii0593/f1 [C33R14]                                          ii0580|dx_net                                     
LUT4        [15 13 0]   78.00  3030.40       3  ii0593/dx [C33R14]                                          ii0593|dx_net                                     
LUT4        [16 13 0]  486.72  3517.12          ii0610/f1 [C35R14]                                          ii0593|dx_net                                     
LUT4        [16 13 0]   78.00  3595.12       2  ii0610/dx [C35R14]                                          ii0610|dx_net                                     
LUT4        [16 13 0]  375.54  3970.66          ii0740/f1 [C35R14]                                          ii0610|dx_net                                     
LUT4        [16 13 0]   78.00  4048.66       8  ii0740/dx [C35R14]                                          ii0740|dx_net                                     
LUT4        [16 14 0]  579.71  4628.37          ii0764/f1 [C35R15]                                          ii0740|dx_net                                     
LUT4        [16 14 0]   78.00  4706.37       1  ii0764/dx [C35R15]                                          ii0764|dx_net                                     
REG         [16 12 0]  505.80  5212.17          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]/di [C35R13]  ii0764|dx_net                                     

#### Path 7 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]/sclk
Path slack  722p

Reference arrival time                                                  1252
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5934

Starting arrival time                                                   1412
+ Data path delay                                                       3800
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5212

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                               net name                                          
----------  ---------  ------  -------  ------  ----------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]   u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]     u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  669.61  2235.69          ii0580/f2 [C33R13]                                          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  137.00  2372.69       3  ii0580/dx [C33R13]                                          ii0580|dx_net                                     
LUT4        [15 13 0]  579.71  2952.40          ii0593/f1 [C33R14]                                          ii0580|dx_net                                     
LUT4        [15 13 0]   78.00  3030.40       3  ii0593/dx [C33R14]                                          ii0593|dx_net                                     
LUT4        [16 13 0]  486.72  3517.12          ii0610/f1 [C35R14]                                          ii0593|dx_net                                     
LUT4        [16 13 0]   78.00  3595.12       2  ii0610/dx [C35R14]                                          ii0610|dx_net                                     
LUT4        [16 13 0]  375.54  3970.66          ii0740/f1 [C35R14]                                          ii0610|dx_net                                     
LUT4        [16 13 0]   78.00  4048.66       8  ii0740/dx [C35R14]                                          ii0740|dx_net                                     
LUT4        [16 14 0]  579.71  4628.37          ii0765/f1 [C35R15]                                          ii0740|dx_net                                     
LUT4        [16 14 0]   78.00  4706.37       1  ii0765/dx [C35R15]                                          ii0765|dx_net                                     
REG         [16 12 0]  505.80  5212.17          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]/di [C35R13]  ii0765|dx_net                                     

#### Path 8 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/sclk
Path slack  810p

Reference arrival time                                                  1341
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6022

Starting arrival time                                                   1412
+ Data path delay                                                       3800
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5212

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                               net name                                          
----------  ---------  ------  -------  ------  ----------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]   u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]     u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  669.61  2235.69          ii0580/f2 [C33R13]                                          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  137.00  2372.69       3  ii0580/dx [C33R13]                                          ii0580|dx_net                                     
LUT4        [15 13 0]  579.71  2952.40          ii0593/f1 [C33R14]                                          ii0580|dx_net                                     
LUT4        [15 13 0]   78.00  3030.40       3  ii0593/dx [C33R14]                                          ii0593|dx_net                                     
LUT4        [16 13 0]  486.72  3517.12          ii0610/f1 [C35R14]                                          ii0593|dx_net                                     
LUT4        [16 13 0]   78.00  3595.12       2  ii0610/dx [C35R14]                                          ii0610|dx_net                                     
LUT4        [16 13 0]  375.54  3970.66          ii0740/f1 [C35R14]                                          ii0610|dx_net                                     
LUT4        [16 13 0]   78.00  4048.66       8  ii0740/dx [C35R14]                                          ii0740|dx_net                                     
LUT4        [16 14 0]  579.71  4628.37          ii0766/f1 [C35R15]                                          ii0740|dx_net                                     
LUT4        [16 14 0]   78.00  4706.37       1  ii0766/dx [C35R15]                                          ii0766|dx_net                                     
REG         [16 13 0]  505.80  5212.17          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/di [C35R14]  ii0766|dx_net                                     

#### Path 9 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]/sclk
Path slack  810p

Reference arrival time                                                  1341
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6022

Starting arrival time                                                   1412
+ Data path delay                                                       3800
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5212

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                               net name                                          
----------  ---------  ------  -------  ------  ----------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]   u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]     u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  669.61  2235.69          ii0580/f2 [C33R13]                                          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  137.00  2372.69       3  ii0580/dx [C33R13]                                          ii0580|dx_net                                     
LUT4        [15 13 0]  579.71  2952.40          ii0593/f1 [C33R14]                                          ii0580|dx_net                                     
LUT4        [15 13 0]   78.00  3030.40       3  ii0593/dx [C33R14]                                          ii0593|dx_net                                     
LUT4        [16 13 0]  486.72  3517.12          ii0610/f1 [C35R14]                                          ii0593|dx_net                                     
LUT4        [16 13 0]   78.00  3595.12       2  ii0610/dx [C35R14]                                          ii0610|dx_net                                     
LUT4        [16 13 0]  375.54  3970.66          ii0740/f1 [C35R14]                                          ii0610|dx_net                                     
LUT4        [16 13 0]   78.00  4048.66       8  ii0740/dx [C35R14]                                          ii0740|dx_net                                     
LUT4        [16 14 0]  579.71  4628.37          ii0767/f1 [C35R15]                                          ii0740|dx_net                                     
LUT4        [16 14 0]   78.00  4706.37       1  ii0767/dx [C35R15]                                          ii0767|dx_net                                     
REG         [16 13 0]  505.80  5212.17          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]/di [C35R14]  ii0767|dx_net                                     

#### Path 10 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
Path slack  830p

Reference arrival time                                                  1219
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5900

Starting arrival time                                                   1412
+ Data path delay                                                       3658
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5070

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                              net name                                          
----------  ---------  ------  -------  ------  ---------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]  u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]    u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  669.61  2235.69          ii0580/f2 [C33R13]                                         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  137.00  2372.69       3  ii0580/dx [C33R13]                                         ii0580|dx_net                                     
LUT4        [15 12 0]  375.54  2748.23          ii0582/f1 [C33R13]                                         ii0580|dx_net                                     
LUT4        [15 12 0]   78.00  2826.23       5  ii0582/dx [C33R13]                                         ii0582|dx_net                                     
LUT4        [16 13 0]  474.22  3300.44          ii0612/f0 [C35R14]                                         ii0582|dx_net                                     
LUT4        [16 13 0]   62.00  3362.44       2  ii0612/dx [C35R14]                                         ii0612|dx_net                                     
LUT4        [16 12 0]  514.72  3877.16          ii0613/f2 [C35R13]                                         ii0612|dx_net                                     
LUT4        [16 12 0]  137.00  4014.16       5  ii0613/dx [C35R13]                                         ii0613|dx_net                                     
LUT4        [16 12 0]  413.04  4427.20          ii0628/f2 [C35R13]                                         ii0613|dx_net                                     
LUT4        [16 12 0]  137.00  4564.20       1  ii0628/dx [C35R13]                                         ii0628|dx_net                                     
REG         [16 11 0]  505.80  5070.00          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/di [C35R12]     ii0628|dx_net                                     

#### Path 11 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/sclk
End         u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]/sclk
Path slack  884p

Reference arrival time                                                  1025
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5706

Starting arrival time                                                   1374
+ Data path delay                                                       3447
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4822

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [13 11 0]    0.00  1374.20          u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/sclk [C29R12]  u_pll_pll_u0|clkout1_net                             
REG         [13 11 0]  154.00  1528.20       4  u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/qx [C29R12]    u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net
LUT4        [15 11 0]  669.61  2197.81          ii0624/f2 [C33R12]                                            u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net
LUT4        [15 11 0]  137.00  2334.81       1  ii0624/dx [C33R12]                                            ii0624|dx_net                                        
LUT4        [15 10 0]  471.22  2806.02          ii0625/f0 [C33R11]                                            ii0624|dx_net                                        
LUT4        [15 10 0]   62.00  2868.02       2  ii0625/dx [C33R11]                                            ii0625|dx_net                                        
LUT4        [15 10 0]  375.54  3243.56          ii0626/f1 [C33R11]                                            ii0625|dx_net                                        
LUT4        [15 10 0]   78.00  3321.56       3  ii0626/dx [C33R11]                                            ii0626|dx_net                                        
LUT4        [16 9 0]   556.21  3877.78          ii0703/f0 [C35R10]                                            ii0626|dx_net                                        
LUT4        [16 9 0]    62.00  3939.78       2  ii0703/dx [C35R10]                                            ii0703|dx_net                                        
LUT4        [16 9 0]   375.54  4315.32          ii0705/f1 [C35R10]                                            ii0703|dx_net                                        
LUT4        [16 9 0]    78.00  4393.32       1  ii0705/dx [C35R10]                                            ii0705|dx_net                                        
REG         [17 9 0]   428.30  4821.62          u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]/di [C37R10]      ii0705|dx_net                                        

#### Path 12 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/sclk
End         u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]/sclk
Path slack  884p

Reference arrival time                                                  1025
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5706

Starting arrival time                                                   1374
+ Data path delay                                                       3447
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4822

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [13 11 0]    0.00  1374.20          u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/sclk [C29R12]  u_pll_pll_u0|clkout1_net                             
REG         [13 11 0]  154.00  1528.20       4  u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/qx [C29R12]    u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net
LUT4        [15 11 0]  669.61  2197.81          ii0624/f2 [C33R12]                                            u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net
LUT4        [15 11 0]  137.00  2334.81       1  ii0624/dx [C33R12]                                            ii0624|dx_net                                        
LUT4        [15 10 0]  471.22  2806.02          ii0625/f0 [C33R11]                                            ii0624|dx_net                                        
LUT4        [15 10 0]   62.00  2868.02       2  ii0625/dx [C33R11]                                            ii0625|dx_net                                        
LUT4        [15 10 0]  375.54  3243.56          ii0626/f1 [C33R11]                                            ii0625|dx_net                                        
LUT4        [15 10 0]   78.00  3321.56       3  ii0626/dx [C33R11]                                            ii0626|dx_net                                        
LUT4        [16 9 0]   556.21  3877.78          ii0703/f0 [C35R10]                                            ii0626|dx_net                                        
LUT4        [16 9 0]    62.00  3939.78       2  ii0703/dx [C35R10]                                            ii0703|dx_net                                        
LUT4        [16 9 0]   375.54  4315.32          ii0706/f1 [C35R10]                                            ii0703|dx_net                                        
LUT4        [16 9 0]    78.00  4393.32       1  ii0706/dx [C35R10]                                            ii0706|dx_net                                        
REG         [17 9 0]   428.30  4821.62          u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]/di [C37R10]      ii0706|dx_net                                        

#### Path 13 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]/sclk
Path slack  1008p

Reference arrival time                                                  1209
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5890

Starting arrival time                                                   1169
+ Data path delay                                                       3714
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4882

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [20 11 0]    0.00  1168.64          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk [C43R12]  u_pll_pll_u0|clkout1_net                           
REG         [20 11 0]  154.00  1322.64       6  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/qx [C43R12]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  422.43  1745.07          ii0643/f2 [C43R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  137.00  1882.07       1  ii0643/dx [C43R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]  579.71  2461.79          ii0645/f1 [C39R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]   78.00  2539.79       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [17 11 0]  394.22  2934.00          ii0651/f0 [C37R12]                                          ii0645|dx_net                                      
LUT4        [17 11 0]   62.00  2996.00       9  ii0651/dx [C37R12]                                          ii0651|dx_net                                      
LUT4        [16 10 0]  487.72  3483.72          ii0662/f1 [C35R11]                                          ii0651|dx_net                                      
LUT4        [16 10 0]   78.00  3561.72       1  ii0662/dx [C35R11]                                          ii0662|dx_net                                      
LUT4        [15 11 0]  651.71  4213.43          ii0663/f1 [C33R12]                                          ii0662|dx_net                                      
LUT4        [15 11 0]   78.00  4291.43       1  ii0663/dx [C33R12]                                          ii0663|dx_net                                      
REG         [16 10 0]  590.80  4882.23          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]/di [C35R11]   ii0663|dx_net                                      

#### Path 14 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]/sclk
Path slack  1080p

Reference arrival time                                                  1118
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5799

Starting arrival time                                                   1169
+ Data path delay                                                       3551
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4719

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [20 11 0]    0.00  1168.64          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk [C43R12]  u_pll_pll_u0|clkout1_net                           
REG         [20 11 0]  154.00  1322.64       6  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/qx [C43R12]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  422.43  1745.07          ii0643/f2 [C43R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  137.00  1882.07       1  ii0643/dx [C43R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]  579.71  2461.79          ii0645/f1 [C39R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]   78.00  2539.79       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [17 11 0]  394.22  2934.00          ii0651/f0 [C37R12]                                          ii0645|dx_net                                      
LUT4        [17 11 0]   62.00  2996.00       9  ii0651/dx [C37R12]                                          ii0651|dx_net                                      
LUT4        [15 11 0]  621.22  3617.22          ii0653/f2 [C33R12]                                          ii0651|dx_net                                      
LUT4        [15 11 0]  137.00  3754.22       1  ii0653/dx [C33R12]                                          ii0653|dx_net                                      
LUT4        [16 11 0]  387.72  4141.94          ii0654/f0 [C35R12]                                          ii0653|dx_net                                      
LUT4        [16 11 0]   62.00  4203.94       1  ii0654/dx [C35R12]                                          ii0654|dx_net                                      
REG         [17 12 0]  515.30  4719.23          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]/di [C37R13]   ii0654|dx_net                                      

#### Path 15 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]/sclk
Path slack  1117p

Reference arrival time                                                  1412
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6093

Starting arrival time                                                   1412
+ Data path delay                                                       3565
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4977

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                               net name                                          
----------  ---------  ------  -------  ------  ----------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]   u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]     u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  669.61  2235.69          ii0580/f2 [C33R13]                                          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  137.00  2372.69       3  ii0580/dx [C33R13]                                          ii0580|dx_net                                     
LUT4        [15 13 0]  579.71  2952.40          ii0593/f1 [C33R14]                                          ii0580|dx_net                                     
LUT4        [15 13 0]   78.00  3030.40       3  ii0593/dx [C33R14]                                          ii0593|dx_net                                     
LUT4        [15 12 0]  514.72  3545.12          ii0594/f2 [C33R13]                                          ii0593|dx_net                                     
LUT4        [15 12 0]  137.00  3682.12       4  ii0594/dx [C33R13]                                          ii0594|dx_net                                     
LUT4        [11 12 0]  682.21  4364.33          ii0596/f1 [C25R13]                                          ii0594|dx_net                                     
LUT4        [11 12 0]   78.00  4442.33       1  ii0596/dx [C25R13]                                          ii0596|dx_net                                     
REG         [13 12 0]  534.30  4976.63          u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]/di [C29R13]  ii0596|dx_net                                     

#### Path 16 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/sclk
End         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/sclk
Path slack  1137p

Reference arrival time                                                  1219
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5900

Starting arrival time                                                   1374
+ Data path delay                                                       3389
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4763

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [13 11 0]    0.00  1374.20          u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/sclk [C29R12]  u_pll_pll_u0|clkout1_net                             
REG         [13 11 0]  154.00  1528.20       4  u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/qx [C29R12]    u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net
LUT4        [15 11 0]  669.61  2197.81          ii0624/f2 [C33R12]                                            u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net
LUT4        [15 11 0]  137.00  2334.81       1  ii0624/dx [C33R12]                                            ii0624|dx_net                                        
LUT4        [15 10 0]  471.22  2806.02          ii0625/f0 [C33R11]                                            ii0624|dx_net                                        
LUT4        [15 10 0]   62.00  2868.02       2  ii0625/dx [C33R11]                                            ii0625|dx_net                                        
LUT4        [15 10 0]  375.54  3243.56          ii0626/f1 [C33R11]                                            ii0625|dx_net                                        
LUT4        [15 10 0]   78.00  3321.56       3  ii0626/dx [C33R11]                                            ii0626|dx_net                                        
LUT4        [16 10 0]  486.72  3808.28          ii0629/f1 [C35R11]                                            ii0626|dx_net                                        
LUT4        [16 10 0]   78.00  3886.28       2  ii0629/dx [C35R11]                                            ii0629|dx_net                                        
LUT4        [16 10 0]  375.54  4261.82          ii0632/f1 [C35R11]                                            ii0629|dx_net                                        
LUT4        [16 10 0]   78.00  4339.82       1  ii0632/dx [C35R11]                                            ii0632|dx_net                                        
REG         [16 11 0]  423.30  4763.12          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/di [C35R12]        ii0632|dx_net                                        

#### Path 17 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]/sclk
Path slack  1152p

Reference arrival time                                                  1076
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5757

Starting arrival time                                                   1169
+ Data path delay                                                       3436
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4605

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [20 11 0]    0.00  1168.64          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk [C43R12]  u_pll_pll_u0|clkout1_net                           
REG         [20 11 0]  154.00  1322.64       6  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/qx [C43R12]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  422.43  1745.07          ii0643/f2 [C43R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  137.00  1882.07       1  ii0643/dx [C43R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]  579.71  2461.79          ii0645/f1 [C39R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]   78.00  2539.79       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [17 11 0]  394.22  2934.00          ii0651/f0 [C37R12]                                          ii0645|dx_net                                      
LUT4        [17 11 0]   62.00  2996.00       9  ii0651/dx [C37R12]                                          ii0651|dx_net                                      
LUT4        [13 11 0]  577.80  3573.80          ii0665/f3 [C29R12]                                          ii0651|dx_net                                      
LUT4        [13 11 0]  142.00  3715.80       1  ii0665/dx [C29R12]                                          ii0665|dx_net                                      
LUT4        [13 11 0]  220.69  3936.49          ii0666/f0 [C29R12]                                          ii0665|dx_net                                      
LUT4        [13 11 0]   62.00  3998.49       1  ii0666/dx [C29R12]                                          ii0666|dx_net                                      
REG         [17 11 0]  606.30  4604.79          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]/di [C37R12]   ii0666|dx_net                                      

#### Path 18 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]/sclk
Path slack  1199p

Reference arrival time                                                  1257
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5938

Starting arrival time                                                   1412
+ Data path delay                                                       3327
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4739

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                              net name                                          
----------  ---------  ------  -------  ------  ---------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]  u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]    u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  669.61  2235.69          ii0580/f2 [C33R13]                                         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  137.00  2372.69       3  ii0580/dx [C33R13]                                         ii0580|dx_net                                     
LUT4        [15 13 0]  579.71  2952.40          ii0593/f1 [C33R14]                                         ii0580|dx_net                                     
LUT4        [15 13 0]   78.00  3030.40       3  ii0593/dx [C33R14]                                         ii0593|dx_net                                     
LUT4        [15 12 0]  514.72  3545.12          ii0594/f2 [C33R13]                                         ii0593|dx_net                                     
LUT4        [15 12 0]  137.00  3682.12       4  ii0594/dx [C33R13]                                         ii0594|dx_net                                     
LUT4        [15 11 0]  486.22  4168.33          ii0700/f1 [C33R12]                                         ii0594|dx_net                                     
LUT4        [15 11 0]   78.00  4246.33       1  ii0700/dx [C33R12]                                         ii0700|dx_net                                     
LUT4        [15 11 0]  375.54  4621.88          ii0701/f1 [C33R12]                                         ii0700|dx_net                                     
LUT4        [15 11 0]   78.00  4699.88       1  ii0701/dx [C33R12]                                         ii0701|dx_net                                     
REG         [15 11 0]   39.50  4739.38          u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]/di [C33R12]   ii0701|dx_net                                     

#### Path 19 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]/sclk
Path slack  1209p

Reference arrival time                                                  1374
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6056

Starting arrival time                                                   1412
+ Data path delay                                                       3434
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4846

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                               net name                                          
----------  ---------  ------  -------  ------  ----------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]   u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]     u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  669.61  2235.69          ii0580/f2 [C33R13]                                          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  137.00  2372.69       3  ii0580/dx [C33R13]                                          ii0580|dx_net                                     
LUT4        [15 13 0]  579.71  2952.40          ii0593/f1 [C33R14]                                          ii0580|dx_net                                     
LUT4        [15 13 0]   78.00  3030.40       3  ii0593/dx [C33R14]                                          ii0593|dx_net                                     
LUT4        [15 12 0]  514.72  3545.12          ii0594/f2 [C33R13]                                          ii0593|dx_net                                     
LUT4        [15 12 0]  137.00  3682.12       4  ii0594/dx [C33R13]                                          ii0594|dx_net                                     
LUT4        [13 12 0]  579.71  4261.83          ii0601/f1 [C29R13]                                          ii0594|dx_net                                     
LUT4        [13 12 0]   78.00  4339.83       1  ii0601/dx [C29R13]                                          ii0601|dx_net                                     
REG         [13 11 0]  506.30  4846.13          u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]/di [C29R12]  ii0601|dx_net                                     

#### Path 20 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/sclk
Path slack  1270p

Reference arrival time                                                  1118
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5799

Starting arrival time                                                   1169
+ Data path delay                                                       3360
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4529

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [20 11 0]    0.00  1168.64          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk [C43R12]  u_pll_pll_u0|clkout1_net                           
REG         [20 11 0]  154.00  1322.64       6  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/qx [C43R12]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  422.43  1745.07          ii0643/f2 [C43R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  137.00  1882.07       1  ii0643/dx [C43R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]  579.71  2461.79          ii0645/f1 [C39R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]   78.00  2539.79       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [16 11 0]  483.72  3023.50          ii0647/f0 [C35R12]                                          ii0645|dx_net                                      
LUT4        [16 11 0]   62.00  3085.50       1  ii0647/dx [C35R12]                                          ii0647|dx_net                                      
LUT4        [13 12 0]  759.21  3844.72          ii0648/f1 [C29R13]                                          ii0647|dx_net                                      
LUT4        [13 12 0]   78.00  3922.72       1  ii0648/dx [C29R13]                                          ii0648|dx_net                                      
REG         [17 12 0]  606.30  4529.02          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/di [C37R13]   ii0648|dx_net                                      

#### Path 21 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/sclk
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/sclk
Path slack  1271p

Reference arrival time                                                  1374
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6056

Starting arrival time                                                   1412
+ Data path delay                                                       3372
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4784

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/sclk [C29R13]  u_pll_pll_u0|clkout1_net                             
REG         [13 12 0]  154.00  1566.08       5  u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/qx [C29R13]    u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net
LUT4        [11 12 0]  669.61  2235.69          ii0602/f2 [C25R13]                                            u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net
LUT4        [11 12 0]  137.00  2372.69       2  ii0602/dx [C25R13]                                            ii0602|dx_net                                        
LUT4        [10 11 0]  516.22  2888.90          ii0604/f2 [C23R12]                                            ii0602|dx_net                                        
LUT4        [10 11 0]  137.00  3025.90       3  ii0604/dx [C23R12]                                            ii0604|dx_net                                        
LUT4        [11 11 0]  387.72  3413.62          ii0607/f0 [C25R12]                                            ii0604|dx_net                                        
LUT4        [11 11 0]   62.00  3475.62       1  ii0607/dx [C25R12]                                            ii0607|dx_net                                        
LUT4        [10 11 0]  659.72  4135.33          ii0608/f2 [C23R12]                                            ii0607|dx_net                                        
LUT4        [10 11 0]  137.00  4272.33       1  ii0608/dx [C23R12]                                            ii0608|dx_net                                        
REG         [13 11 0]  511.80  4784.13          u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/di [C29R12]    ii0608|dx_net                                        

#### Path 22 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]/sclk
Path slack  1357p

Reference arrival time                                                  1057
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5738

Starting arrival time                                                   1076
+ Data path delay                                                       3306
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4381

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [18 11 0]    0.00  1075.72          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk [C39R12]  u_pll_pll_u0|clkout1_net                           
REG         [18 11 0]  154.00  1229.72       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R12]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [20 11 0]  602.10  1831.82          ii0644/f1 [C43R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [20 11 0]   78.00  1909.82       5  ii0644/dx [C43R12]                                          ii0644|dx_net                                      
LUT4        [21 11 0]  387.72  2297.54          ii0681/f0 [C45R12]                                          ii0644|dx_net                                      
LUT4        [21 11 0]   62.00  2359.54       3  ii0681/dx [C45R12]                                          ii0681|dx_net                                      
LUT4        [22 11 0]  486.72  2846.26          ii0683/f1 [C47R12]                                          ii0681|dx_net                                      
LUT4        [22 11 0]   78.00  2924.26       1  ii0683/dx [C47R12]                                          ii0683|dx_net                                      
LUT4        [20 12 0]  788.21  3712.47          ii0684/f1 [C43R13]                                          ii0683|dx_net                                      
LUT4        [20 12 0]   78.00  3790.47       1  ii0684/dx [C43R13]                                          ii0684|dx_net                                      
REG         [21 11 0]  590.80  4381.27          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]/di [C45R12]    ii0684|dx_net                                      

#### Path 23 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]/sclk
Path slack  1359p

Reference arrival time                                                  1209
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5890

Starting arrival time                                                   1412
+ Data path delay                                                       3119
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4531

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                              net name                                          
----------  ---------  ------  -------  ------  ---------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]  u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]    u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  669.61  2235.69          ii0580/f2 [C33R13]                                         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  137.00  2372.69       3  ii0580/dx [C33R13]                                         ii0580|dx_net                                     
LUT4        [15 12 0]  375.54  2748.23          ii0582/f1 [C33R13]                                         ii0580|dx_net                                     
LUT4        [15 12 0]   78.00  2826.23       5  ii0582/dx [C33R13]                                         ii0582|dx_net                                     
LUT4        [15 12 0]  413.04  3239.27          ii0585/f2 [C33R13]                                         ii0582|dx_net                                     
LUT4        [15 12 0]  137.00  3376.27       4  ii0585/dx [C33R13]                                         ii0585|dx_net                                     
LUT4        [15 11 0]  486.22  3862.49          ii0699/f1 [C33R12]                                         ii0585|dx_net                                     
LUT4        [15 11 0]   78.00  3940.49       1  ii0699/dx [C33R12]                                         ii0699|dx_net                                     
REG         [16 10 0]  590.80  4531.28          u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]/di [C35R11]   ii0699|dx_net                                     

#### Path 24 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]/sclk
Path slack  1362p

Reference arrival time                                                  1118
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5799

Starting arrival time                                                   1169
+ Data path delay                                                       3268
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4437

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [20 11 0]    0.00  1168.64          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk [C43R12]  u_pll_pll_u0|clkout1_net                           
REG         [20 11 0]  154.00  1322.64       6  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/qx [C43R12]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  422.43  1745.07          ii0643/f2 [C43R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  137.00  1882.07       1  ii0643/dx [C43R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]  579.71  2461.79          ii0645/f1 [C39R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]   78.00  2539.79       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [17 11 0]  394.22  2934.00          ii0651/f0 [C37R12]                                          ii0645|dx_net                                      
LUT4        [17 11 0]   62.00  2996.00       9  ii0651/dx [C37R12]                                          ii0651|dx_net                                      
LUT4        [17 11 0]  220.69  3216.69          ii0655/f0 [C37R12]                                          ii0651|dx_net                                      
LUT4        [17 11 0]   62.00  3278.69       1  ii0655/dx [C37R12]                                          ii0655|dx_net                                      
LUT4        [16 12 0]  651.71  3930.41          ii0656/f1 [C35R13]                                          ii0655|dx_net                                      
LUT4        [16 12 0]   78.00  4008.41       1  ii0656/dx [C35R13]                                          ii0656|dx_net                                      
REG         [17 12 0]  428.30  4436.71          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]/di [C37R13]   ii0656|dx_net                                      

#### Path 25 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]/sclk
Path slack  1490p

Reference arrival time                                                  1475
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6156

Starting arrival time                                                   1412
+ Data path delay                                                       3255
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4667

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                               net name                                          
----------  ---------  ------  -------  ------  ----------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]   u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]     u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  669.61  2235.69          ii0580/f2 [C33R13]                                          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [15 12 0]  137.00  2372.69       3  ii0580/dx [C33R13]                                          ii0580|dx_net                                     
LUT4        [15 12 0]  375.54  2748.23          ii0582/f1 [C33R13]                                          ii0580|dx_net                                     
LUT4        [15 12 0]   78.00  2826.23       5  ii0582/dx [C33R13]                                          ii0582|dx_net                                     
LUT4        [15 12 0]  413.04  3239.27          ii0585/f2 [C33R13]                                          ii0582|dx_net                                     
LUT4        [15 12 0]  137.00  3376.27       4  ii0585/dx [C33R13]                                          ii0585|dx_net                                     
LUT4        [11 11 0]  690.21  4066.49          ii0586/f1 [C25R12]                                          ii0585|dx_net                                     
LUT4        [11 11 0]   78.00  4144.49       1  ii0586/dx [C25R12]                                          ii0586|dx_net                                     
REG         [12 12 0]  522.30  4666.78          u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]/di [C27R13]  ii0586|dx_net                                     

#### Path 26 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/sclk
End         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/sclk
Path slack  1511p

Reference arrival time                                                  1209
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5890

Starting arrival time                                                   1374
+ Data path delay                                                       3005
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4379

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [13 11 0]    0.00  1374.20          u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/sclk [C29R12]  u_pll_pll_u0|clkout1_net                             
REG         [13 11 0]  154.00  1528.20       4  u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/qx [C29R12]    u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net
LUT4        [15 11 0]  669.61  2197.81          ii0624/f2 [C33R12]                                            u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net
LUT4        [15 11 0]  137.00  2334.81       1  ii0624/dx [C33R12]                                            ii0624|dx_net                                        
LUT4        [15 10 0]  471.22  2806.02          ii0625/f0 [C33R11]                                            ii0624|dx_net                                        
LUT4        [15 10 0]   62.00  2868.02       2  ii0625/dx [C33R11]                                            ii0625|dx_net                                        
LUT4        [15 10 0]  375.54  3243.56          ii0626/f1 [C33R11]                                            ii0625|dx_net                                        
LUT4        [15 10 0]   78.00  3321.56       3  ii0626/dx [C33R11]                                            ii0626|dx_net                                        
LUT4        [16 10 0]  486.72  3808.28          ii0629/f1 [C35R11]                                            ii0626|dx_net                                        
LUT4        [16 10 0]   78.00  3886.28       2  ii0629/dx [C35R11]                                            ii0629|dx_net                                        
LUT4        [16 10 0]  375.54  4261.82          ii0630/f1 [C35R11]                                            ii0629|dx_net                                        
LUT4        [16 10 0]   78.00  4339.82       1  ii0630/dx [C35R11]                                            ii0630|dx_net                                        
REG         [16 10 0]   39.50  4379.32          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/di [C35R11]        ii0630|dx_net                                        

#### Path 27 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]/sclk
Path slack  1577p

Reference arrival time                                                  1118
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5799

Starting arrival time                                                   1169
+ Data path delay                                                       3054
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4222

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [20 11 0]    0.00  1168.64          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk [C43R12]  u_pll_pll_u0|clkout1_net                           
REG         [20 11 0]  154.00  1322.64       6  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/qx [C43R12]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  422.43  1745.07          ii0643/f2 [C43R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  137.00  1882.07       1  ii0643/dx [C43R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]  579.71  2461.79          ii0645/f1 [C39R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]   78.00  2539.79       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [17 11 0]  394.22  2934.00          ii0651/f0 [C37R12]                                          ii0645|dx_net                                      
LUT4        [17 11 0]   62.00  2996.00       9  ii0651/dx [C37R12]                                          ii0651|dx_net                                      
LUT4        [17 11 0]  375.54  3371.55          ii0668/f1 [C37R12]                                          ii0651|dx_net                                      
LUT4        [17 11 0]   78.00  3449.55       1  ii0668/dx [C37R12]                                          ii0668|dx_net                                      
LUT4        [18 12 0]  655.21  4104.76          ii0669/f1 [C39R13]                                          ii0668|dx_net                                      
LUT4        [18 12 0]   78.00  4182.76       1  ii0669/dx [C39R13]                                          ii0669|dx_net                                      
REG         [18 12 0]   39.50  4222.26          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]/di [C39R13]   ii0669|dx_net                                      

#### Path 28 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]/sclk
Path slack  1621p

Reference arrival time                                                  1076
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5757

Starting arrival time                                                   1169
+ Data path delay                                                       2968
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4137

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [20 11 0]    0.00  1168.64          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk [C43R12]  u_pll_pll_u0|clkout1_net                           
REG         [20 11 0]  154.00  1322.64       6  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/qx [C43R12]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  422.43  1745.07          ii0643/f2 [C43R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  137.00  1882.07       1  ii0643/dx [C43R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]  579.71  2461.79          ii0645/f1 [C39R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]   78.00  2539.79       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [17 11 0]  394.22  2934.00          ii0651/f0 [C37R12]                                          ii0645|dx_net                                      
LUT4        [17 11 0]   62.00  2996.00       9  ii0651/dx [C37R12]                                          ii0651|dx_net                                      
LUT4        [16 12 0]  481.22  3477.22          ii0652/f0 [C35R13]                                          ii0651|dx_net                                      
LUT4        [16 12 0]   62.00  3539.22       1  ii0652/dx [C35R13]                                          ii0652|dx_net                                      
REG         [17 11 0]  597.30  4136.52          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]/di [C37R12]   ii0652|dx_net                                      

#### Path 29 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]/sclk
Path slack  1748p

Reference arrival time                                                  1209
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5890

Starting arrival time                                                   1169
+ Data path delay                                                       2974
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4142

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [20 11 0]    0.00  1168.64          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk [C43R12]  u_pll_pll_u0|clkout1_net                           
REG         [20 11 0]  154.00  1322.64       6  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/qx [C43R12]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  422.43  1745.07          ii0643/f2 [C43R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  137.00  1882.07       1  ii0643/dx [C43R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]  579.71  2461.79          ii0645/f1 [C39R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]   78.00  2539.79       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [17 11 0]  394.22  2934.00          ii0651/f0 [C37R12]                                          ii0645|dx_net                                      
LUT4        [17 11 0]   62.00  2996.00       9  ii0651/dx [C37R12]                                          ii0651|dx_net                                      
LUT4        [16 10 0]  516.22  3512.22          ii0660/f2 [C35R11]                                          ii0651|dx_net                                      
LUT4        [16 10 0]  137.00  3649.22       1  ii0660/dx [C35R11]                                          ii0660|dx_net                                      
LUT4        [16 10 0]  375.54  4024.76          ii0661/f1 [C35R11]                                          ii0660|dx_net                                      
LUT4        [16 10 0]   78.00  4102.76       1  ii0661/dx [C35R11]                                          ii0661|dx_net                                      
REG         [16 10 0]   39.50  4142.26          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]/di [C35R11]   ii0661|dx_net                                      

#### Path 30 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]/sclk
Path slack  1758p

Reference arrival time                                                  1057
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5738

Starting arrival time                                                   1076
+ Data path delay                                                       2904
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3980

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [18 11 0]    0.00  1075.72          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk [C39R12]  u_pll_pll_u0|clkout1_net                           
REG         [18 11 0]  154.00  1229.72       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R12]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [20 11 0]  602.10  1831.82          ii0644/f1 [C43R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [20 11 0]   78.00  1909.82       5  ii0644/dx [C43R12]                                          ii0644|dx_net                                      
LUT4        [21 11 0]  387.72  2297.54          ii0681/f0 [C45R12]                                          ii0644|dx_net                                      
LUT4        [21 11 0]   62.00  2359.54       3  ii0681/dx [C45R12]                                          ii0681|dx_net                                      
LUT4        [22 11 0]  486.72  2846.26          ii0685/f1 [C47R12]                                          ii0681|dx_net                                      
LUT4        [22 11 0]   78.00  2924.26       1  ii0685/dx [C47R12]                                          ii0685|dx_net                                      
LUT4        [21 12 0]  487.72  3411.97          ii0686/f0 [C45R13]                                          ii0685|dx_net                                      
LUT4        [21 12 0]   62.00  3473.97       1  ii0686/dx [C45R13]                                          ii0686|dx_net                                      
REG         [21 11 0]  505.80  3979.77          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]/di [C45R12]    ii0686|dx_net                                      

#### Path 31 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]/sclk
Path slack  1779p

Reference arrival time                                                  1219
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5900

Starting arrival time                                                   1366
+ Data path delay                                                       2754
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4121

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [13 10 0]    0.00  1366.44          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/sclk [C29R11]  u_pll_pll_u0|clkout1_net                           
REG         [13 10 0]  154.00  1520.44       5  u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/qx [C29R11]    u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net
LUT4        [13 11 0]  589.60  2110.04          ii0640/f1 [C29R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net
LUT4        [13 11 0]   78.00  2188.04       4  ii0640/dx [C29R12]                                          ii0640|dx_net                                      
LUT4        [15 10 0]  691.71  2879.76          ii0641/f0 [C33R11]                                          ii0640|dx_net                                      
LUT4        [15 10 0]   62.00  2941.76       2  ii0641/dx [C33R11]                                          ii0641|dx_net                                      
LUT4        [13 11 0]  557.21  3498.97          ii0698/f0 [C29R12]                                          ii0641|dx_net                                      
LUT4        [13 11 0]   62.00  3560.97       1  ii0698/dx [C29R12]                                          ii0698|dx_net                                      
REG         [16 11 0]  559.80  4120.77          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]/di [C35R12]    ii0698|dx_net                                      

#### Path 32 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]/sclk
Path slack  1807p

Reference arrival time                                                  1076
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5757

Starting arrival time                                                   1169
+ Data path delay                                                       2781
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3950

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [20 11 0]    0.00  1168.64          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk [C43R12]  u_pll_pll_u0|clkout1_net                           
REG         [20 11 0]  154.00  1322.64       6  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/qx [C43R12]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  422.43  1745.07          ii0643/f2 [C43R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  137.00  1882.07       1  ii0643/dx [C43R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]  579.71  2461.79          ii0645/f1 [C39R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]   78.00  2539.79       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [18 12 0]  388.72  2928.50          ii0649/f0 [C39R13]                                          ii0645|dx_net                                      
LUT4        [18 12 0]   62.00  2990.50       1  ii0649/dx [C39R13]                                          ii0649|dx_net                                      
LUT4        [18 12 0]  375.54  3366.05          ii0650/f1 [C39R13]                                          ii0649|dx_net                                      
LUT4        [18 12 0]   78.00  3444.05       1  ii0650/dx [C39R13]                                          ii0650|dx_net                                      
REG         [18 11 0]  505.80  3949.84          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]/di [C39R12]   ii0650|dx_net                                      

#### Path 33 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]/sclk
Path slack  1810p

Reference arrival time                                                  1076
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5757

Starting arrival time                                                   1169
+ Data path delay                                                       2779
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3947

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [20 11 0]    0.00  1168.64          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk [C43R12]  u_pll_pll_u0|clkout1_net                           
REG         [20 11 0]  154.00  1322.64       6  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/qx [C43R12]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  422.43  1745.07          ii0643/f2 [C43R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  137.00  1882.07       1  ii0643/dx [C43R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]  579.71  2461.79          ii0645/f1 [C39R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]   78.00  2539.79       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [17 11 0]  394.22  2934.00          ii0651/f0 [C37R12]                                          ii0645|dx_net                                      
LUT4        [17 11 0]   62.00  2996.00       9  ii0651/dx [C37R12]                                          ii0651|dx_net                                      
LUT4        [18 11 0]  393.72  3389.72          ii0657/f0 [C39R12]                                          ii0651|dx_net                                      
LUT4        [18 11 0]   62.00  3451.72       1  ii0657/dx [C39R12]                                          ii0657|dx_net                                      
LUT4        [17 11 0]  394.22  3845.93          ii0658/f0 [C37R12]                                          ii0657|dx_net                                      
LUT4        [17 11 0]   62.00  3907.93       1  ii0658/dx [C37R12]                                          ii0658|dx_net                                      
REG         [17 11 0]   39.50  3947.44          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]/di [C37R12]   ii0658|dx_net                                      

#### Path 34 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/sclk
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]/sclk
Path slack  1826p

Reference arrival time                                                  1412
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6093

Starting arrival time                                                   1403
+ Data path delay                                                       2864
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4268

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                               net name                                          
----------  ---------  ------  -------  ------  ----------------------------------------------------------  --------------------------------------------------
REG         [15 13 0]    0.00  1403.20          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/sclk [C33R14]   u_pll_pll_u0|clkout1_net                          
REG         [15 13 0]  154.00  1557.20       3  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/qx [C33R14]     u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net
LUT4        [13 13 0]  617.61  2174.81          ii0598/f2 [C29R14]                                          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net
LUT4        [13 13 0]  137.00  2311.81       1  ii0598/dx [C29R14]                                          ii0598|dx_net                                     
LUT4        [15 12 0]  691.71  3003.52          ii0599/f0 [C33R13]                                          ii0598|dx_net                                     
LUT4        [15 12 0]   62.00  3065.52       5  ii0599/dx [C33R13]                                          ii0599|dx_net                                     
LUT4        [12 12 0]  617.22  3682.74          ii0603/f2 [C27R13]                                          ii0599|dx_net                                     
LUT4        [12 12 0]  137.00  3819.74       1  ii0603/dx [C27R13]                                          ii0603|dx_net                                     
REG         [13 12 0]  447.80  4267.53          u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]/di [C29R13]  ii0603|dx_net                                     

#### Path 35 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]/sclk
Path slack  1832p

Reference arrival time                                                  1169
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5850

Starting arrival time                                                   1076
+ Data path delay                                                       2942
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4018

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [18 11 0]    0.00  1075.72          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk [C39R12]  u_pll_pll_u0|clkout1_net                           
REG         [18 11 0]  154.00  1229.72       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R12]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [20 11 0]  602.10  1831.82          ii0644/f1 [C43R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [20 11 0]   78.00  1909.82       5  ii0644/dx [C43R12]                                          ii0644|dx_net                                      
LUT4        [21 11 0]  486.72  2396.54          ii0677/f1 [C45R12]                                          ii0644|dx_net                                      
LUT4        [21 11 0]   78.00  2474.54       1  ii0677/dx [C45R12]                                          ii0677|dx_net                                      
LUT4        [18 12 0]  778.21  3252.75          ii0678/f1 [C39R13]                                          ii0677|dx_net                                      
LUT4        [18 12 0]   78.00  3330.75       1  ii0678/dx [C39R13]                                          ii0678|dx_net                                      
REG         [20 11 0]  686.80  4017.55          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]/di [C43R12]    ii0678|dx_net                                      

#### Path 36 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]/sclk
Path slack  1834p

Reference arrival time                                                  1209
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5890

Starting arrival time                                                   1169
+ Data path delay                                                       2887
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4056

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [20 11 0]    0.00  1168.64          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk [C43R12]  u_pll_pll_u0|clkout1_net                           
REG         [20 11 0]  154.00  1322.64       6  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/qx [C43R12]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  422.43  1745.07          ii0643/f2 [C43R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  137.00  1882.07       1  ii0643/dx [C43R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]  579.71  2461.79          ii0645/f1 [C39R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]   78.00  2539.79       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [17 11 0]  394.22  2934.00          ii0651/f0 [C37R12]                                          ii0645|dx_net                                      
LUT4        [17 11 0]   62.00  2996.00       9  ii0651/dx [C37R12]                                          ii0651|dx_net                                      
LUT4        [17 10 0]  486.22  3482.22          ii0670/f1 [C37R11]                                          ii0651|dx_net                                      
LUT4        [17 10 0]   78.00  3560.22       1  ii0670/dx [C37R11]                                          ii0670|dx_net                                      
LUT4        [16 10 0]  394.22  3954.43          ii0671/f0 [C35R11]                                          ii0670|dx_net                                      
LUT4        [16 10 0]   62.00  4016.43       1  ii0671/dx [C35R11]                                          ii0671|dx_net                                      
REG         [16 10 0]   39.50  4055.94          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]/di [C35R11]   ii0671|dx_net                                      

#### Path 37 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/sclk
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/sclk
Path slack  1931p

Reference arrival time                                                  1374
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6056

Starting arrival time                                                   1412
+ Data path delay                                                       2713
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4125

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/sclk [C29R13]  u_pll_pll_u0|clkout1_net                             
REG         [13 12 0]  154.00  1566.08       5  u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/qx [C29R13]    u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net
LUT4        [11 12 0]  669.61  2235.69          ii0602/f2 [C25R13]                                            u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net
LUT4        [11 12 0]  137.00  2372.69       2  ii0602/dx [C25R13]                                            ii0602|dx_net                                        
LUT4        [10 11 0]  516.22  2888.90          ii0604/f2 [C23R12]                                            ii0602|dx_net                                        
LUT4        [10 11 0]  137.00  3025.90       3  ii0604/dx [C23R12]                                            ii0604|dx_net                                        
LUT4        [11 11 0]  486.72  3512.62          ii0605/f1 [C25R12]                                            ii0604|dx_net                                        
LUT4        [11 11 0]   78.00  3590.62       1  ii0605/dx [C25R12]                                            ii0605|dx_net                                        
REG         [13 11 0]  534.30  4124.91          u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/di [C29R12]    ii0605|dx_net                                        

#### Path 38 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]/sclk
Path slack  1956p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1219
+ Data path delay                                                       2729
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3947

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 11 0]    0.00  1218.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/sclk [C35R12]  u_pll_pll_u0|clkout1_net                         
REG         [16 11 0]  154.00  1372.60       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R12]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [17 10 0]  525.61  1898.21          ii0614/f2 [C37R11]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [17 10 0]  137.00  2035.21       2  ii0614/dx [C37R11]                                        ii0614|dx_net                                    
LUT4        [18 10 0]  393.72  2428.92          ii0631/f0 [C39R11]                                        ii0614|dx_net                                    
LUT4        [18 10 0]   62.00  2490.92       6  ii0631/dx [C39R11]                                        ii0631|dx_net                                    
LUT4        [18 12 0]  579.71  3070.64          ii0635/f1 [C39R13]                                        ii0631|dx_net                                    
LUT4        [18 12 0]   78.00  3148.64       1  ii0635/dx [C39R13]                                        ii0635|dx_net                                    
LUT4        [18 12 0]  220.69  3369.33          ii0636/f0 [C39R13]                                        ii0635|dx_net                                    
LUT4        [18 12 0]   62.00  3431.33       1  ii0636/dx [C39R13]                                        ii0636|dx_net                                    
REG         [17 13 0]  515.80  3947.12          u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]/di [C37R14]    ii0636|dx_net                                    

#### Path 39 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]/sclk
Path slack  2000p

Reference arrival time                                                  1057
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5738

Starting arrival time                                                   1219
+ Data path delay                                                       2520
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3738

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 11 0]    0.00  1218.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R12]  u_pll_pll_u0|clkout1_net                         
REG         [16 11 0]  154.00  1372.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R12]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  631.61  2004.21          ii0579/f2 [C33R12]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  137.00  2141.21      49  ii0579/dx [C33R12]                                        ii0579|dx_net                                    
LUT4        [20 12 0]  869.22  3010.42          ii0680/f2 [C43R13]                                        ii0579|dx_net                                    
LUT4        [20 12 0]  137.00  3147.42       1  ii0680/dx [C43R13]                                        ii0680|dx_net                                    
REG         [21 11 0]  590.80  3738.22          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]/di [C45R12]  ii0680|dx_net                                    

#### Path 40 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]/sclk
Path slack  2034p

Reference arrival time                                                  1366
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6048

Starting arrival time                                                   1366
+ Data path delay                                                       2647
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4014

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [13 10 0]    0.00  1366.44          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/sclk [C29R11]  u_pll_pll_u0|clkout1_net                           
REG         [13 10 0]  154.00  1520.44       5  u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/qx [C29R11]    u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net
LUT4        [13 11 0]  589.60  2110.04          ii0640/f1 [C29R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net
LUT4        [13 11 0]   78.00  2188.04       4  ii0640/dx [C29R12]                                          ii0640|dx_net                                      
LUT4        [12 11 0]  483.22  2671.26          ii0694/f1 [C27R12]                                          ii0640|dx_net                                      
LUT4        [12 11 0]   78.00  2749.26       1  ii0694/dx [C27R12]                                          ii0694|dx_net                                      
LUT4        [11 11 0]  483.22  3232.48          ii0695/f1 [C25R12]                                          ii0694|dx_net                                      
LUT4        [11 11 0]   78.00  3310.48       1  ii0695/dx [C25R12]                                          ii0695|dx_net                                      
REG         [13 10 0]  703.30  4013.77          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]/di [C29R11]    ii0695|dx_net                                      

#### Path 41 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/sclk
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]/sclk
Path slack  2046p

Reference arrival time                                                  1374
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6056

Starting arrival time                                                   1412
+ Data path delay                                                       2598
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4010

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/sclk [C29R13]  u_pll_pll_u0|clkout1_net                             
REG         [13 12 0]  154.00  1566.08       5  u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/qx [C29R13]    u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net
LUT4        [11 12 0]  669.61  2235.69          ii0602/f2 [C25R13]                                            u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net
LUT4        [11 12 0]  137.00  2372.69       2  ii0602/dx [C25R13]                                            ii0602|dx_net                                        
LUT4        [10 11 0]  516.22  2888.90          ii0604/f2 [C23R12]                                            ii0602|dx_net                                        
LUT4        [10 11 0]  137.00  3025.90       3  ii0604/dx [C23R12]                                            ii0604|dx_net                                        
LUT4        [11 11 0]  387.72  3413.62          ii0606/f0 [C25R12]                                            ii0604|dx_net                                        
LUT4        [11 11 0]   62.00  3475.62       1  ii0606/dx [C25R12]                                            ii0606|dx_net                                        
REG         [13 11 0]  534.30  4009.91          u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]/di [C29R12]    ii0606|dx_net                                        

#### Path 42 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk
Path slack  2074p

Reference arrival time                                                  1169
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5850

Starting arrival time                                                   1219
+ Data path delay                                                       2557
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3776

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 11 0]    0.00  1218.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R12]  u_pll_pll_u0|clkout1_net                         
REG         [16 11 0]  154.00  1372.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R12]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  631.61  2004.21          ii0579/f2 [C33R12]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  137.00  2141.21      49  ii0579/dx [C33R12]                                        ii0579|dx_net                                    
LUT4        [21 12 0]  939.71  3080.92          ii0682/f1 [C45R13]                                        ii0579|dx_net                                    
LUT4        [21 12 0]   78.00  3158.92       1  ii0682/dx [C45R13]                                        ii0682|dx_net                                    
REG         [20 11 0]  616.80  3775.72          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/di [C43R12]  ii0682|dx_net                                    

#### Path 43 #########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[1]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[7]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[7]/sclk
Path slack  2123p

Reference arrival time                                                  1309
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5990

Starting arrival time                                                   1114
+ Data path delay                                                       2753
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3867

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [21 15 0]    0.00  1113.80          u_sdram_to_RGB_addr_cnt__reg[1]/sclk [C45R16]  u_pll_pll_u0|clkout1_net              
REG         [21 15 0]  154.00  1267.80       5  u_sdram_to_RGB_addr_cnt__reg[1]/qx [C45R16]    u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [18 15 0]  677.61  1945.41          ii0497/f2 [C39R16]                             u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [18 15 0]  137.00  2082.41       4  ii0497/dx [C39R16]                             ii0497|dx_net                         
LUT4        [18 17 0]  471.22  2553.62          ii0498/f0 [C39R18]                             ii0497|dx_net                         
LUT4        [18 17 0]   62.00  2615.62       3  ii0498/dx [C39R18]                             ii0498|dx_net                         
LUT4        [17 18 0]  691.22  3306.84          ii0507/f2 [C37R19]                             ii0498|dx_net                         
LUT4        [17 18 0]  137.00  3443.84       1  ii0507/dx [C37R19]                             ii0507|dx_net                         
REG         [17 19 0]  423.30  3867.13          u_sdram_to_RGB_addr_cnt__reg[7]/di [C37R20]    ii0507|dx_net                         

#### Path 44 #########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[1]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[10]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[10]/sclk
Path slack  2152p

Reference arrival time                                                  1309
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5990

Starting arrival time                                                   1114
+ Data path delay                                                       2725
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3838

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [21 15 0]    0.00  1113.80          u_sdram_to_RGB_addr_cnt__reg[1]/sclk [C45R16]  u_pll_pll_u0|clkout1_net              
REG         [21 15 0]  154.00  1267.80       5  u_sdram_to_RGB_addr_cnt__reg[1]/qx [C45R16]    u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [18 15 0]  677.61  1945.41          ii0497/f2 [C39R16]                             u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [18 15 0]  137.00  2082.41       4  ii0497/dx [C39R16]                             ii0497|dx_net                         
LUT4        [18 17 0]  471.22  2553.62          ii0498/f0 [C39R18]                             ii0497|dx_net                         
LUT4        [18 17 0]   62.00  2615.62       3  ii0498/dx [C39R18]                             ii0498|dx_net                         
LUT4        [17 19 0]  651.71  3267.34          ii0499/f1 [C37R20]                             ii0498|dx_net                         
LUT4        [17 19 0]   78.00  3345.34       2  ii0499/dx [C37R20]                             ii0499|dx_net                         
LUT4        [17 19 0]  375.54  3720.88          ii0500/f1 [C37R20]                             ii0499|dx_net                         
LUT4        [17 19 0]   78.00  3798.88       1  ii0500/dx [C37R20]                             ii0500|dx_net                         
REG         [17 19 0]   39.50  3838.38          u_sdram_to_RGB_addr_cnt__reg[10]/di [C37R20]   ii0500|dx_net                         

#### Path 45 #########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[1]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[9]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[9]/sclk
Path slack  2152p

Reference arrival time                                                  1309
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5990

Starting arrival time                                                   1114
+ Data path delay                                                       2725
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3838

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [21 15 0]    0.00  1113.80          u_sdram_to_RGB_addr_cnt__reg[1]/sclk [C45R16]  u_pll_pll_u0|clkout1_net              
REG         [21 15 0]  154.00  1267.80       5  u_sdram_to_RGB_addr_cnt__reg[1]/qx [C45R16]    u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [18 15 0]  677.61  1945.41          ii0497/f2 [C39R16]                             u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [18 15 0]  137.00  2082.41       4  ii0497/dx [C39R16]                             ii0497|dx_net                         
LUT4        [18 17 0]  471.22  2553.62          ii0498/f0 [C39R18]                             ii0497|dx_net                         
LUT4        [18 17 0]   62.00  2615.62       3  ii0498/dx [C39R18]                             ii0498|dx_net                         
LUT4        [17 19 0]  651.71  3267.34          ii0499/f1 [C37R20]                             ii0498|dx_net                         
LUT4        [17 19 0]   78.00  3345.34       2  ii0499/dx [C37R20]                             ii0499|dx_net                         
LUT4        [17 19 0]  375.54  3720.88          ii0509/f1 [C37R20]                             ii0499|dx_net                         
LUT4        [17 19 0]   78.00  3798.88       1  ii0509/dx [C37R20]                             ii0509|dx_net                         
REG         [17 19 0]   39.50  3838.38          u_sdram_to_RGB_addr_cnt__reg[9]/di [C37R20]    ii0509|dx_net                         

#### Path 46 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]/sclk
Path slack  2170p

Reference arrival time                                                  1249
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5930

Starting arrival time                                                   1366
+ Data path delay                                                       2394
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3760

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [13 10 0]    0.00  1366.44          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/sclk [C29R11]  u_pll_pll_u0|clkout1_net                           
REG         [13 10 0]  154.00  1520.44       5  u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/qx [C29R11]    u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net
LUT4        [13 11 0]  589.60  2110.04          ii0640/f1 [C29R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net
LUT4        [13 11 0]   78.00  2188.04       4  ii0640/dx [C29R12]                                          ii0640|dx_net                                      
LUT4        [13 11 0]  220.69  2408.73          ii0696/f0 [C29R12]                                          ii0640|dx_net                                      
LUT4        [13 11 0]   62.00  2470.73       1  ii0696/dx [C29R12]                                          ii0696|dx_net                                      
LUT4        [12 11 0]  483.22  2953.95          ii0697/f1 [C27R12]                                          ii0696|dx_net                                      
LUT4        [12 11 0]   78.00  3031.95       1  ii0697/dx [C27R12]                                          ii0697|dx_net                                      
REG         [15 10 0]  728.30  3760.25          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]/di [C33R11]    ii0697|dx_net                                      

#### Path 47 #########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[1]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[8]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[8]/sclk
Path slack  2222p

Reference arrival time                                                  1309
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5990

Starting arrival time                                                   1114
+ Data path delay                                                       2655
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3769

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [21 15 0]    0.00  1113.80          u_sdram_to_RGB_addr_cnt__reg[1]/sclk [C45R16]  u_pll_pll_u0|clkout1_net              
REG         [21 15 0]  154.00  1267.80       5  u_sdram_to_RGB_addr_cnt__reg[1]/qx [C45R16]    u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [18 15 0]  677.61  1945.41          ii0497/f2 [C39R16]                             u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [18 15 0]  137.00  2082.41       4  ii0497/dx [C39R16]                             ii0497|dx_net                         
LUT4        [18 17 0]  471.22  2553.62          ii0498/f0 [C39R18]                             ii0497|dx_net                         
LUT4        [18 17 0]   62.00  2615.62       3  ii0498/dx [C39R18]                             ii0498|dx_net                         
LUT4        [17 18 0]  651.71  3267.34          ii0508/f1 [C37R19]                             ii0498|dx_net                         
LUT4        [17 18 0]   78.00  3345.34       1  ii0508/dx [C37R19]                             ii0508|dx_net                         
REG         [17 19 0]  423.30  3768.63          u_sdram_to_RGB_addr_cnt__reg[8]/di [C37R20]    ii0508|dx_net                         

#### Path 48 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]/sclk
Path slack  2306p

Reference arrival time                                                  1249
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5930

Starting arrival time                                                   1219
+ Data path delay                                                       2405
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3624

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 11 0]    0.00  1218.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R12]  u_pll_pll_u0|clkout1_net                         
REG         [16 11 0]  154.00  1372.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R12]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  631.61  2004.21          ii0579/f2 [C33R12]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  137.00  2141.21      49  ii0579/dx [C33R12]                                        ii0579|dx_net                                    
LUT4        [12 11 0]  617.22  2758.42          ii0692/f2 [C27R12]                                        ii0579|dx_net                                    
LUT4        [12 11 0]  137.00  2895.42       1  ii0692/dx [C27R12]                                        ii0692|dx_net                                    
REG         [15 10 0]  728.30  3623.72          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]/di [C33R11]  ii0692|dx_net                                    

#### Path 49 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/sclk
Path slack  2314p

Reference arrival time                                                  1366
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6048

Starting arrival time                                                   1219
+ Data path delay                                                       2516
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3734

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 11 0]    0.00  1218.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R12]  u_pll_pll_u0|clkout1_net                         
REG         [16 11 0]  154.00  1372.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R12]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  631.61  2004.21          ii0579/f2 [C33R12]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  137.00  2141.21      49  ii0579/dx [C33R12]                                        ii0579|dx_net                                    
LUT4        [11 11 0]  752.72  2893.92          ii0690/f2 [C25R12]                                        ii0579|dx_net                                    
LUT4        [11 11 0]  137.00  3030.92       1  ii0690/dx [C25R12]                                        ii0690|dx_net                                    
REG         [13 10 0]  703.30  3734.22          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/di [C29R11]  ii0690|dx_net                                    

#### Path 50 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]/sclk
Path slack  2349p

Reference arrival time                                                  1057
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5738

Starting arrival time                                                   1219
+ Data path delay                                                       2170
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3389

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 11 0]    0.00  1218.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R12]  u_pll_pll_u0|clkout1_net                         
REG         [16 11 0]  154.00  1372.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R12]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  631.61  2004.21          ii0579/f2 [C33R12]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  137.00  2141.21      49  ii0579/dx [C33R12]                                        ii0579|dx_net                                    
LUT4        [20 11 0]  747.21  2888.42          ii0676/f1 [C43R12]                                        ii0579|dx_net                                    
LUT4        [20 11 0]   78.00  2966.42       1  ii0676/dx [C43R12]                                        ii0676|dx_net                                    
REG         [21 11 0]  422.30  3388.72          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]/di [C45R12]  ii0676|dx_net                                    

#### Path 51 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]/sclk
Path slack  2361p

Reference arrival time                                                  1076
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5757

Starting arrival time                                                   1219
+ Data path delay                                                       2178
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3396

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 11 0]    0.00  1218.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R12]  u_pll_pll_u0|clkout1_net                         
REG         [16 11 0]  154.00  1372.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R12]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  631.61  2004.21          ii0579/f2 [C33R12]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  137.00  2141.21      49  ii0579/dx [C33R12]                                        ii0579|dx_net                                    
LUT4        [16 10 0]  516.22  2657.42          ii0675/f2 [C35R11]                                        ii0579|dx_net                                    
LUT4        [16 10 0]  137.00  2794.42       1  ii0675/dx [C35R11]                                        ii0675|dx_net                                    
REG         [18 11 0]  601.80  3396.22          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]/di [C39R12]  ii0675|dx_net                                    

#### Path 52 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]/sclk
Path slack  2364p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1219
+ Data path delay                                                       2321
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3539

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 11 0]    0.00  1218.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/sclk [C35R12]  u_pll_pll_u0|clkout1_net                         
REG         [16 11 0]  154.00  1372.60       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R12]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [17 10 0]  525.61  1898.21          ii0614/f2 [C37R11]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [17 10 0]  137.00  2035.21       2  ii0614/dx [C37R11]                                        ii0614|dx_net                                    
LUT4        [18 10 0]  393.72  2428.92          ii0631/f0 [C39R11]                                        ii0614|dx_net                                    
LUT4        [18 10 0]   62.00  2490.92       6  ii0631/dx [C39R11]                                        ii0631|dx_net                                    
LUT4        [17 12 0]  563.21  3054.14          ii0637/f0 [C37R13]                                        ii0631|dx_net                                    
LUT4        [17 12 0]   62.00  3116.14       1  ii0637/dx [C37R13]                                        ii0637|dx_net                                    
REG         [17 13 0]  423.30  3539.43          u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]/di [C37R14]    ii0637|dx_net                                    

#### Path 53 #########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[2]/sclk
End         u_sdram_to_RGB_emb_addr_wr__reg[7]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[7]/sclk
Path slack  2390p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1133
+ Data path delay                                                       2291
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3424

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 15 0]    0.00  1133.00          u_sdram_to_RGB_emb_addr_wr__reg[2]/sclk [C37R16]  u_pll_pll_u0|clkout1_net                 
REG         [17 15 0]  154.00  1287.00       4  u_sdram_to_RGB_emb_addr_wr__reg[2]/qx [C37R16]    u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net
LUT4        [17 16 0]  589.10  1876.10          ii0554/f1 [C37R17]                                u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net
LUT4        [17 16 0]   78.00  1954.10       4  ii0554/dx [C37R17]                                ii0554|dx_net                            
LUT4        [17 16 0]  220.69  2174.79          ii0558/f0 [C37R17]                                ii0554|dx_net                            
LUT4        [17 16 0]   62.00  2236.79       2  ii0558/dx [C37R17]                                ii0558|dx_net                            
LUT4        [16 16 0]  622.22  2859.01          ii0559/f2 [C35R17]                                ii0558|dx_net                            
LUT4        [16 16 0]  137.00  2996.01       1  ii0559/dx [C35R17]                                ii0559|dx_net                            
REG         [17 16 0]  428.30  3424.31          u_sdram_to_RGB_emb_addr_wr__reg[7]/di [C37R17]    ii0559|dx_net                            

#### Path 54 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk
Path slack  2452p

Reference arrival time                                                  1076
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5757

Starting arrival time                                                   1219
+ Data path delay                                                       2086
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3305

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 11 0]    0.00  1218.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R12]  u_pll_pll_u0|clkout1_net                         
REG         [16 11 0]  154.00  1372.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R12]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  631.61  2004.21          ii0579/f2 [C33R12]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  137.00  2141.21      49  ii0579/dx [C33R12]                                        ii0579|dx_net                                    
LUT4        [16 11 0]  511.72  2652.92          ii0673/f2 [C35R12]                                        ii0579|dx_net                                    
LUT4        [16 11 0]  137.00  2789.92       1  ii0673/dx [C35R12]                                        ii0673|dx_net                                    
REG         [18 11 0]  514.80  3304.72          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/di [C39R12]  ii0673|dx_net                                    

#### Path 55 #########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[10]/sclk
End         u_sdram_to_RGB_dma_addr__reg[20]/di
Reference   u_sdram_to_RGB_dma_addr__reg[20]/sclk
Path slack  2493p

Reference arrival time                                                  1351
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6033

Starting arrival time                                                   1309
+ Data path delay                                                       2230
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3539

Data path   XY                                   instance/pin name                                                                      
model name  location     delay       AT  fanout  [CR location]                                   net name                               
----------  ---------  -------  -------  ------  ----------------------------------------------  ---------------------------------------
REG         [17 19 0]     0.00  1309.00          u_sdram_to_RGB_addr_cnt__reg[10]/sclk [C37R20]  u_pll_pll_u0|clkout1_net               
REG         [17 19 0]   154.00  1463.00       3  u_sdram_to_RGB_addr_cnt__reg[10]/qx [C37R20]    u_sdram_to_RGB_addr_cnt__reg[10]|qx_net
LUT4        [15 29 0]  1031.61  2494.61          ii0529/f2 [C33R30]                              u_sdram_to_RGB_addr_cnt__reg[10]|qx_net
LUT4        [15 29 0]   137.00  2631.61       1  ii0529/dx [C33R30]                              ii0529|dx_net                          
REG         [17 20 0]   907.80  3539.40          u_sdram_to_RGB_dma_addr__reg[20]/di [C37R21]    ii0529|dx_net                          

#### Path 56 #########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[2]/sclk
End         u_sdram_to_RGB_emb_addr_wr__reg[4]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[4]/sclk
Path slack  2504p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1133
+ Data path delay                                                       2178
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3311

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 15 0]    0.00  1133.00          u_sdram_to_RGB_emb_addr_wr__reg[2]/sclk [C37R16]  u_pll_pll_u0|clkout1_net                 
REG         [17 15 0]  154.00  1287.00       4  u_sdram_to_RGB_emb_addr_wr__reg[2]/qx [C37R16]    u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net
LUT4        [17 16 0]  589.10  1876.10          ii0554/f1 [C37R17]                                u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net
LUT4        [17 16 0]   78.00  1954.10       4  ii0554/dx [C37R17]                                ii0554|dx_net                            
LUT4        [16 16 0]  622.22  2576.32          ii0555/f2 [C35R17]                                ii0554|dx_net                            
LUT4        [16 16 0]  137.00  2713.32       1  ii0555/dx [C35R17]                                ii0555|dx_net                            
REG         [17 15 0]  597.30  3310.62          u_sdram_to_RGB_emb_addr_wr__reg[4]/di [C37R16]    ii0555|dx_net                            

#### Path 57 #########################################################

Start       u_sdram_to_RGB_dma_addr__reg[30]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]/sclk
Path slack  2506p

Reference arrival time                                                  1231
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5912

Starting arrival time                                                   1675
+ Data path delay                                                       1731
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3406

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [16 26 0]    0.00  1674.92          u_sdram_to_RGB_dma_addr__reg[30]/sclk [C35R27]            u_pll_pll_u0|clkout1_net               
REG         [16 26 0]  154.00  1828.92       1  u_sdram_to_RGB_dma_addr__reg[30]/qx [C35R27]              u_sdram_to_RGB_dma_addr__reg[30]|qx_net
LUT4        [17 17 0]  828.69  2657.61          ii0730/f3 [C37R18]                                        u_sdram_to_RGB_dma_addr__reg[30]|qx_net
LUT4        [17 17 0]  142.00  2799.61       1  ii0730/dx [C37R18]                                        ii0730|dx_net                          
REG         [18 14 0]  606.30  3405.90          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]/di [C39R15]  ii0730|dx_net                          

#### Path 58 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/sclk
Path slack  2511p

Reference arrival time                                                  1412
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6093

Starting arrival time                                                   1219
+ Data path delay                                                       2364
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3583

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REG         [16 11 0]    0.00  1218.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R12]    u_pll_pll_u0|clkout1_net                         
REG         [16 11 0]  154.00  1372.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R12]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  631.61  2004.21          ii0579/f2 [C33R12]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  137.00  2141.21      49  ii0579/dx [C33R12]                                          ii0579|dx_net                                    
LUT4        [10 11 0]  766.21  2907.42          ii0590/f1 [C23R12]                                          ii0579|dx_net                                    
LUT4        [10 11 0]   78.00  2985.42       1  ii0590/dx [C23R12]                                          ii0590|dx_net                                    
REG         [13 12 0]  597.30  3582.72          u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/di [C29R13]  ii0590|dx_net                                    

#### Path 59 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg/di
Reference   u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg/sclk
Path slack  2513p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1219
+ Data path delay                                                       2083
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3301

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                                net name                                         
----------  ---------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------------
REG         [16 11 0]    0.00  1218.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R12]     u_pll_pll_u0|clkout1_net                         
REG         [16 11 0]  154.00  1372.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R12]       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [17 10 0]  595.69  1968.29          ii0621/f3 [C37R11]                                           u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [17 10 0]  142.00  2110.29       2  ii0621/dx [C37R11]                                           ii0621|dx_net                                    
LUT4        [18 10 0]  487.22  2597.50          ii0633/f1 [C39R11]                                           ii0621|dx_net                                    
LUT4        [18 10 0]   78.00  2675.50      33  ii0633/dx [C39R11]                                           ii0633|dx_net                                    
REG         [18 15 0]  625.80  3301.30          u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg/di [C39R16]  ii0633|dx_net                                    

#### Path 60 #########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[2]/sclk
End         u_sdram_to_RGB_emb_addr_wr__reg[8]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[8]/sclk
Path slack  2527p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1133
+ Data path delay                                                       2155
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3288

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 15 0]    0.00  1133.00          u_sdram_to_RGB_emb_addr_wr__reg[2]/sclk [C37R16]  u_pll_pll_u0|clkout1_net                 
REG         [17 15 0]  154.00  1287.00       4  u_sdram_to_RGB_emb_addr_wr__reg[2]/qx [C37R16]    u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net
LUT4        [17 16 0]  589.10  1876.10          ii0554/f1 [C37R17]                                u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net
LUT4        [17 16 0]   78.00  1954.10       4  ii0554/dx [C37R17]                                ii0554|dx_net                            
LUT4        [17 16 0]  220.69  2174.79          ii0558/f0 [C37R17]                                ii0554|dx_net                            
LUT4        [17 16 0]   62.00  2236.79       2  ii0558/dx [C37R17]                                ii0558|dx_net                            
LUT4        [17 16 0]  375.54  2612.34          ii0560/f1 [C37R17]                                ii0558|dx_net                            
LUT4        [17 16 0]   78.00  2690.34       1  ii0560/dx [C37R17]                                ii0560|dx_net                            
REG         [18 15 0]  597.30  3287.63          u_sdram_to_RGB_emb_addr_wr__reg[8]/di [C39R16]    ii0560|dx_net                            

#### Path 61 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]/sclk
Path slack  2536p

Reference arrival time                                                  1076
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5757

Starting arrival time                                                   1219
+ Data path delay                                                       2002
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3221

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 11 0]    0.00  1218.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R12]  u_pll_pll_u0|clkout1_net                         
REG         [16 11 0]  154.00  1372.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R12]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  631.61  2004.21          ii0579/f2 [C33R12]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  137.00  2141.21      49  ii0579/dx [C33R12]                                        ii0579|dx_net                                    
LUT4        [16 11 0]  486.72  2627.92          ii0639/f1 [C35R12]                                        ii0579|dx_net                                    
LUT4        [16 11 0]   78.00  2705.92       1  ii0639/dx [C35R12]                                        ii0639|dx_net                                    
REG         [18 11 0]  514.80  3220.72          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]/di [C39R12]  ii0639|dx_net                                    

#### Path 62 #########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[6]/sclk
End         u_sdram_to_RGB_dma_addr__reg[16]/di
Reference   u_sdram_to_RGB_dma_addr__reg[16]/sclk
Path slack  2536p

Reference arrival time                                                  1309
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5990

Starting arrival time                                                   1301
+ Data path delay                                                       2153
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3454

Data path   XY                                   instance/pin name                                                                    
model name  location     delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  -------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [18 18 0]     0.00  1301.00          u_sdram_to_RGB_addr_cnt__reg[6]/sclk [C39R19]  u_pll_pll_u0|clkout1_net              
REG         [18 18 0]   154.00  1455.00       3  u_sdram_to_RGB_addr_cnt__reg[6]/qx [C39R19]    u_sdram_to_RGB_addr_cnt__reg[6]|qx_net
LUT4        [16 28 0]  1031.61  2486.61          ii0525/f2 [C35R29]                             u_sdram_to_RGB_addr_cnt__reg[6]|qx_net
LUT4        [16 28 0]   137.00  2623.61       1  ii0525/dx [C35R29]                             ii0525|dx_net                         
REG         [17 19 0]   830.30  3453.90          u_sdram_to_RGB_dma_addr__reg[16]/di [C37R20]   ii0525|dx_net                         

#### Path 63 #########################################################

Start       u_sdram_to_RGB_display_before_bmp__reg/sclk
End         u_sdram_to_RGB_dma_addr__reg[25]/di
Reference   u_sdram_to_RGB_dma_addr__reg[25]/sclk
Path slack  2536p

Reference arrival time                                                  1309
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5990

Starting arrival time                                                   1301
+ Data path delay                                                       2153
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3454

Data path   XY                                   instance/pin name                                                                                  
model name  location     delay       AT  fanout  [CR location]                                         net name                                     
----------  ---------  -------  -------  ------  ----------------------------------------------------  ---------------------------------------------
REG         [18 18 0]     0.00  1301.00          u_sdram_to_RGB_display_before_bmp__reg/sclk [C39R19]  u_pll_pll_u0|clkout1_net                     
REG         [18 18 0]   154.00  1455.00       8  u_sdram_to_RGB_display_before_bmp__reg/qx [C39R19]    u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [16 28 0]  1031.61  2486.61          ii0534/f2 [C35R29]                                    u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [16 28 0]   137.00  2623.61       1  ii0534/dx [C35R29]                                    ii0534|dx_net                                
REG         [17 19 0]   830.30  3453.90          u_sdram_to_RGB_dma_addr__reg[25]/di [C37R20]          ii0534|dx_net                                

#### Path 64 #########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[9]/sclk
End         u_sdram_to_RGB_dma_addr__reg[19]/di
Reference   u_sdram_to_RGB_dma_addr__reg[19]/sclk
Path slack  2540p

Reference arrival time                                                  1309
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5990

Starting arrival time                                                   1309
+ Data path delay                                                       2141
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3450

Data path   XY                                   instance/pin name                                                                    
model name  location     delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  -------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [17 19 0]     0.00  1309.00          u_sdram_to_RGB_addr_cnt__reg[9]/sclk [C37R20]  u_pll_pll_u0|clkout1_net              
REG         [17 19 0]   154.00  1463.00       3  u_sdram_to_RGB_addr_cnt__reg[9]/qx [C37R20]    u_sdram_to_RGB_addr_cnt__reg[9]|qx_net
LUT4        [16 29 0]  1020.11  2483.11          ii0528/f2 [C35R30]                             u_sdram_to_RGB_addr_cnt__reg[9]|qx_net
LUT4        [16 29 0]   137.00  2620.11       1  ii0528/dx [C35R30]                             ii0528|dx_net                         
REG         [17 19 0]   830.30  3450.40          u_sdram_to_RGB_dma_addr__reg[19]/di [C37R20]   ii0528|dx_net                         

#### Path 65 #########################################################

Start       u_sdram_to_RGB_bmp_fig_cnt__reg[1]/sclk
End         u_sdram_to_RGB_dma_addr__reg[22]/di
Reference   u_sdram_to_RGB_dma_addr__reg[22]/sclk
Path slack  2544p

Reference arrival time                                                  1351
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6033

Starting arrival time                                                   1351
+ Data path delay                                                       2137
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3488

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 20 0]    0.00  1351.44          u_sdram_to_RGB_bmp_fig_cnt__reg[1]/sclk [C37R21]  u_pll_pll_u0|clkout1_net                 
REG         [17 20 0]  154.00  1505.44       4  u_sdram_to_RGB_bmp_fig_cnt__reg[1]/qx [C37R21]    u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net
LUT4        [15 29 0]  938.11  2443.55          ii0531/f2 [C33R30]                                u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net
LUT4        [15 29 0]  137.00  2580.55       1  ii0531/dx [C33R30]                                ii0531|dx_net                            
REG         [17 20 0]  907.80  3488.34          u_sdram_to_RGB_dma_addr__reg[22]/di [C37R21]      ii0531|dx_net                            

#### Path 66 #########################################################

Start       u_sdram_to_RGB_display_before_bmp__reg/sclk
End         u_sdram_to_RGB_bmp_fig_chg__reg[0]/di
Reference   u_sdram_to_RGB_bmp_fig_chg__reg[0]/sclk
Path slack  2553p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1301
+ Data path delay                                                       1960
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3261

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                         net name                                     
----------  ---------  ------  -------  ------  ----------------------------------------------------  ---------------------------------------------
REG         [18 18 0]    0.00  1301.00          u_sdram_to_RGB_display_before_bmp__reg/sclk [C39R19]  u_pll_pll_u0|clkout1_net                     
REG         [18 18 0]  154.00  1455.00       8  u_sdram_to_RGB_display_before_bmp__reg/qx [C39R19]    u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [21 12 0]  929.11  2384.11          ii0512/f2 [C45R13]                                    u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [21 12 0]  137.00  2521.11       1  ii0512/dx [C45R13]                                    ii0512|dx_net                                
REG         [18 16 0]  740.30  3261.40          u_sdram_to_RGB_bmp_fig_chg__reg[0]/di [C39R17]        ii0512|dx_net                                

#### Path 67 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]/sclk
Path slack  2623p

Reference arrival time                                                  1366
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6048

Starting arrival time                                                   1219
+ Data path delay                                                       2206
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3425

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 11 0]    0.00  1218.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R12]  u_pll_pll_u0|clkout1_net                         
REG         [16 11 0]  154.00  1372.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R12]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  631.61  2004.21          ii0579/f2 [C33R12]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  137.00  2141.21      49  ii0579/dx [C33R12]                                        ii0579|dx_net                                    
LUT4        [12 11 0]  588.71  2729.92          ii0693/f1 [C27R12]                                        ii0579|dx_net                                    
LUT4        [12 11 0]   78.00  2807.92       1  ii0693/dx [C27R12]                                        ii0693|dx_net                                    
REG         [13 10 0]  616.80  3424.72          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]/di [C29R11]  ii0693|dx_net                                    

#### Path 68 #########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[7]/sclk
End         u_sdram_to_RGB_dma_addr__reg[17]/di
Reference   u_sdram_to_RGB_dma_addr__reg[17]/sclk
Path slack  2626p

Reference arrival time                                                  1309
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5990

Starting arrival time                                                   1309
+ Data path delay                                                       2055
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3364

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [17 19 0]    0.00  1309.00          u_sdram_to_RGB_addr_cnt__reg[7]/sclk [C37R20]  u_pll_pll_u0|clkout1_net              
REG         [17 19 0]  154.00  1463.00       4  u_sdram_to_RGB_addr_cnt__reg[7]/qx [C37R20]    u_sdram_to_RGB_addr_cnt__reg[7]|qx_net
LUT4        [16 28 0]  933.61  2396.61          ii0526/f2 [C35R29]                             u_sdram_to_RGB_addr_cnt__reg[7]|qx_net
LUT4        [16 28 0]  137.00  2533.61       1  ii0526/dx [C35R29]                             ii0526|dx_net                         
REG         [17 19 0]  830.30  3363.90          u_sdram_to_RGB_dma_addr__reg[17]/di [C37R20]   ii0526|dx_net                         

#### Path 69 #########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[8]/sclk
End         u_sdram_to_RGB_dma_addr__reg[18]/di
Reference   u_sdram_to_RGB_dma_addr__reg[18]/sclk
Path slack  2626p

Reference arrival time                                                  1309
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5990

Starting arrival time                                                   1309
+ Data path delay                                                       2055
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3364

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [17 19 0]    0.00  1309.00          u_sdram_to_RGB_addr_cnt__reg[8]/sclk [C37R20]  u_pll_pll_u0|clkout1_net              
REG         [17 19 0]  154.00  1463.00       3  u_sdram_to_RGB_addr_cnt__reg[8]/qx [C37R20]    u_sdram_to_RGB_addr_cnt__reg[8]|qx_net
LUT4        [16 28 0]  933.61  2396.61          ii0527/f2 [C35R29]                             u_sdram_to_RGB_addr_cnt__reg[8]|qx_net
LUT4        [16 28 0]  137.00  2533.61       1  ii0527/dx [C35R29]                             ii0527|dx_net                         
REG         [17 19 0]  830.30  3363.90          u_sdram_to_RGB_dma_addr__reg[18]/di [C37R20]   ii0527|dx_net                         

#### Path 70 #########################################################

Start       u_sdram_to_RGB_dma_addr__reg[6]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]/sclk
Path slack  2647p

Reference arrival time                                                  1299
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5980

Starting arrival time                                                   1609
+ Data path delay                                                       1724
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3333

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                            net name                              
----------  ---------  ------  -------  ------  -------------------------------------------------------  --------------------------------------
REG         [11 14 0]    0.00  1608.96          u_sdram_to_RGB_dma_addr__reg[6]/sclk [C25R15]            u_pll_pll_u0|clkout1_net              
REG         [11 14 0]  154.00  1762.96       1  u_sdram_to_RGB_dma_addr__reg[6]/qx [C25R15]              u_sdram_to_RGB_dma_addr__reg[6]|qx_net
LUT4        [13 13 0]  701.69  2464.65          ii0735/f3 [C29R14]                                       u_sdram_to_RGB_dma_addr__reg[6]|qx_net
LUT4        [13 13 0]  142.00  2606.65       1  ii0735/dx [C29R14]                                       ii0735|dx_net                         
REG         [15 12 0]  726.30  3332.94          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]/di [C33R13]  ii0735|dx_net                         

#### Path 71 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]/sclk
Path slack  2651p

Reference arrival time                                                  1169
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5850

Starting arrival time                                                   1219
+ Data path delay                                                       1980
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3199

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 11 0]    0.00  1218.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R12]  u_pll_pll_u0|clkout1_net                         
REG         [16 11 0]  154.00  1372.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R12]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  631.61  2004.21          ii0579/f2 [C33R12]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  137.00  2141.21      49  ii0579/dx [C33R12]                                        ii0579|dx_net                                    
LUT4        [18 11 0]  477.22  2618.42          ii0667/f0 [C39R12]                                        ii0579|dx_net                                    
LUT4        [18 11 0]   62.00  2680.42       1  ii0667/dx [C39R12]                                        ii0667|dx_net                                    
REG         [20 11 0]  518.30  3198.72          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]/di [C43R12]  ii0667|dx_net                                    

#### Path 72 #########################################################

Start       u_sdram_to_RGB_bmp_fig_cnt__reg[2]/sclk
End         u_sdram_to_RGB_dma_addr__reg[23]/di
Reference   u_sdram_to_RGB_dma_addr__reg[23]/sclk
Path slack  2733p

Reference arrival time                                                  1486
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6167

Starting arrival time                                                   1455
+ Data path delay                                                       1979
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3434

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 21 0]    0.00  1455.40          u_sdram_to_RGB_bmp_fig_cnt__reg[2]/sclk [C37R22]  u_pll_pll_u0|clkout1_net                 
REG         [17 21 0]  154.00  1609.40       3  u_sdram_to_RGB_bmp_fig_cnt__reg[2]/qx [C37R22]    u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net
LUT4        [15 29 0]  863.61  2473.01          ii0532/f2 [C33R30]                                u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net
LUT4        [15 29 0]  137.00  2610.01       1  ii0532/dx [C33R30]                                ii0532|dx_net                            
REG         [16 20 0]  824.30  3434.30          u_sdram_to_RGB_dma_addr__reg[23]/di [C35R21]      ii0532|dx_net                            

#### Path 73 #########################################################

Start       u_sdram_to_RGB_bmp_fig_cnt__reg[3]/sclk
End         u_sdram_to_RGB_dma_addr__reg[24]/di
Reference   u_sdram_to_RGB_dma_addr__reg[24]/sclk
Path slack  2733p

Reference arrival time                                                  1486
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6167

Starting arrival time                                                   1455
+ Data path delay                                                       1979
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3434

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 21 0]    0.00  1455.40          u_sdram_to_RGB_bmp_fig_cnt__reg[3]/sclk [C37R22]  u_pll_pll_u0|clkout1_net                 
REG         [17 21 0]  154.00  1609.40       2  u_sdram_to_RGB_bmp_fig_cnt__reg[3]/qx [C37R22]    u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net
LUT4        [15 29 0]  863.61  2473.01          ii0533/f2 [C33R30]                                u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net
LUT4        [15 29 0]  137.00  2610.01       1  ii0533/dx [C33R30]                                ii0533|dx_net                            
REG         [16 20 0]  824.30  3434.30          u_sdram_to_RGB_dma_addr__reg[24]/di [C35R21]      ii0533|dx_net                            

#### Path 74 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]/sclk
Path slack  2748p

Reference arrival time                                                  1366
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6048

Starting arrival time                                                   1219
+ Data path delay                                                       2082
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3300

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 11 0]    0.00  1218.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R12]  u_pll_pll_u0|clkout1_net                         
REG         [16 11 0]  154.00  1372.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R12]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  631.61  2004.21          ii0579/f2 [C33R12]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  137.00  2141.21      49  ii0579/dx [C33R12]                                        ii0579|dx_net                                    
LUT4        [12 11 0]  480.22  2621.42          ii0688/f0 [C27R12]                                        ii0579|dx_net                                    
LUT4        [12 11 0]   62.00  2683.42       1  ii0688/dx [C27R12]                                        ii0688|dx_net                                    
REG         [13 10 0]  616.80  3300.22          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]/di [C29R11]  ii0688|dx_net                                    

#### Path 75 #########################################################

Start       u_sdram_to_RGB_bmp_fig_cnt__reg[0]/sclk
End         u_sdram_to_RGB_dma_addr__reg[21]/di
Reference   u_sdram_to_RGB_dma_addr__reg[21]/sclk
Path slack  2762p

Reference arrival time                                                  1486
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6167

Starting arrival time                                                   1351
+ Data path delay                                                       2053
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3405

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 20 0]    0.00  1351.44          u_sdram_to_RGB_bmp_fig_cnt__reg[0]/sclk [C37R21]  u_pll_pll_u0|clkout1_net                 
REG         [17 20 0]  154.00  1505.44       5  u_sdram_to_RGB_bmp_fig_cnt__reg[0]/qx [C37R21]    u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net
LUT4        [15 29 0]  938.11  2443.55          ii0530/f2 [C33R30]                                u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net
LUT4        [15 29 0]  137.00  2580.55       1  ii0530/dx [C33R30]                                ii0530|dx_net                            
REG         [16 20 0]  824.30  3404.84          u_sdram_to_RGB_dma_addr__reg[21]/di [C35R21]      ii0530|dx_net                            

#### Path 76 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]/sclk
Path slack  2769p

Reference arrival time                                                  1118
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5799

Starting arrival time                                                   1169
+ Data path delay                                                       1861
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3030

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [20 11 0]    0.00  1168.64          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk [C43R12]  u_pll_pll_u0|clkout1_net                           
REG         [20 11 0]  154.00  1322.64       6  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/qx [C43R12]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  422.43  1745.07          ii0643/f2 [C43R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
LUT4        [20 11 0]  137.00  1882.07       1  ii0643/dx [C43R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]  579.71  2461.79          ii0645/f1 [C39R12]                                          ii0643|dx_net                                      
LUT4        [18 11 0]   78.00  2539.79       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [18 12 0]  388.72  2928.50          ii0646/f0 [C39R13]                                          ii0645|dx_net                                      
LUT4        [18 12 0]   62.00  2990.50       1  ii0646/dx [C39R13]                                          ii0646|dx_net                                      
REG         [18 12 0]   39.50  3030.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]/di [C39R13]   ii0646|dx_net                                      

#### Path 77 #########################################################

Start       u_sdram_to_RGB_dma_addr__reg[5]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]/sclk
Path slack  2796p

Reference arrival time                                                  1299
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5980

Starting arrival time                                                   1609
+ Data path delay                                                       1575
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3184

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                            net name                              
----------  ---------  ------  -------  ------  -------------------------------------------------------  --------------------------------------
REG         [11 14 0]    0.00  1608.96          u_sdram_to_RGB_dma_addr__reg[5]/sclk [C25R15]            u_pll_pll_u0|clkout1_net              
REG         [11 14 0]  154.00  1762.96       1  u_sdram_to_RGB_dma_addr__reg[5]/qx [C25R15]              u_sdram_to_RGB_dma_addr__reg[5]|qx_net
LUT4        [15 13 0]  773.19  2536.15          ii0734/f3 [C33R14]                                       u_sdram_to_RGB_dma_addr__reg[5]|qx_net
LUT4        [15 13 0]  142.00  2678.15       1  ii0734/dx [C33R14]                                       ii0734|dx_net                         
REG         [15 12 0]  505.80  3183.94          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]/di [C33R13]  ii0734|dx_net                         

#### Path 78 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/sclk
Path slack  2800p

Reference arrival time                                                  1374
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6056

Starting arrival time                                                   1219
+ Data path delay                                                       2037
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3256

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 11 0]    0.00  1218.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R12]  u_pll_pll_u0|clkout1_net                         
REG         [16 11 0]  154.00  1372.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R12]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  631.61  2004.21          ii0579/f2 [C33R12]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 11 0]  137.00  2141.21      49  ii0579/dx [C33R12]                                        ii0579|dx_net                                    
LUT4        [12 11 0]  588.71  2729.92          ii0687/f1 [C27R12]                                        ii0579|dx_net                                    
LUT4        [12 11 0]   78.00  2807.92       1  ii0687/dx [C27R12]                                        ii0687|dx_net                                    
REG         [13 11 0]  447.80  3255.72          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/di [C29R12]  ii0687|dx_net                                    

#### Path 79 #########################################################

Start       u_sdram_to_RGB_dma_addr__reg[28]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]/sclk
Path slack  2836p

Reference arrival time                                                  1252
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5934

Starting arrival time                                                   1486
+ Data path delay                                                       1611
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3098

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [13 14 0]    0.00  1486.20          u_sdram_to_RGB_dma_addr__reg[28]/sclk [C29R15]            u_pll_pll_u0|clkout1_net               
REG         [13 14 0]  154.00  1640.20       1  u_sdram_to_RGB_dma_addr__reg[28]/qx [C29R15]              u_sdram_to_RGB_dma_addr__reg[28]|qx_net
LUT4        [15 13 0]  724.69  2364.89          ii0727/f3 [C33R14]                                        u_sdram_to_RGB_dma_addr__reg[28]|qx_net
LUT4        [15 13 0]  142.00  2506.89       1  ii0727/dx [C33R14]                                        ii0727|dx_net                          
REG         [16 12 0]  590.80  3097.68          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]/di [C35R13]  ii0727|dx_net                          

#### Path 80 #########################################################

Start       u_sdram_to_RGB_dma_addr__reg[23]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]/sclk
Path slack  2843p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1486
+ Data path delay                                                       1574
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3060

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [16 20 0]    0.00  1485.64          u_sdram_to_RGB_dma_addr__reg[23]/sclk [C35R21]            u_pll_pll_u0|clkout1_net               
REG         [16 20 0]  154.00  1639.64       1  u_sdram_to_RGB_dma_addr__reg[23]/qx [C35R21]              u_sdram_to_RGB_dma_addr__reg[23]|qx_net
LUT4        [17 15 0]  772.69  2412.33          ii0722/f3 [C37R16]                                        u_sdram_to_RGB_dma_addr__reg[23]|qx_net
LUT4        [17 15 0]  142.00  2554.33       1  ii0722/dx [C37R16]                                        ii0722|dx_net                          
REG         [17 13 0]  505.80  3060.12          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]/di [C37R14]  ii0722|dx_net                          

#### Path 81 #########################################################

Start       u_sdram_to_RGB_dma_addr__reg[24]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]/sclk
Path slack  2843p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1486
+ Data path delay                                                       1574
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3060

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [16 20 0]    0.00  1485.64          u_sdram_to_RGB_dma_addr__reg[24]/sclk [C35R21]            u_pll_pll_u0|clkout1_net               
REG         [16 20 0]  154.00  1639.64       1  u_sdram_to_RGB_dma_addr__reg[24]/qx [C35R21]              u_sdram_to_RGB_dma_addr__reg[24]|qx_net
LUT4        [17 15 0]  772.69  2412.33          ii0723/f3 [C37R16]                                        u_sdram_to_RGB_dma_addr__reg[24]|qx_net
LUT4        [17 15 0]  142.00  2554.33       1  ii0723/dx [C37R16]                                        ii0723|dx_net                          
REG         [17 13 0]  505.80  3060.12          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]/di [C37R14]  ii0723|dx_net                          

#### Path 82 #########################################################

Start       u_sdram_to_RGB_display_before_bmp__reg/sclk
End         u_sdram_to_RGB_display_before_bmp__reg/di
Reference   u_sdram_to_RGB_display_before_bmp__reg/sclk
Path slack  2845p

Reference arrival time                                                  1301
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5982

Starting arrival time                                                   1301
+ Data path delay                                                       1836
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3137

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                         net name                                     
----------  ---------  ------  -------  ------  ----------------------------------------------------  ---------------------------------------------
REG         [18 18 0]    0.00  1301.00          u_sdram_to_RGB_display_before_bmp__reg/sclk [C39R19]  u_pll_pll_u0|clkout1_net                     
REG         [18 18 0]  154.00  1455.00       8  u_sdram_to_RGB_display_before_bmp__reg/qx [C39R19]    u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [20 14 0]  834.61  2289.61          ii0523/f2 [C43R15]                                    u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [20 14 0]  137.00  2426.61       1  ii0523/dx [C43R15]                                    ii0523|dx_net                                
REG         [18 18 0]  710.30  3136.90          u_sdram_to_RGB_display_before_bmp__reg/di [C39R19]    ii0523|dx_net                                

#### Path 83 #########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/sclk
End         u_sdram_to_RGB_u_ahb_master_hwrite_o__reg/di
Reference   u_sdram_to_RGB_u_ahb_master_hwrite_o__reg/sclk
Path slack  2849p

Reference arrival time                                                   955
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5636

Starting arrival time                                                   1231
+ Data path delay                                                       1556
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2787

Data path   XY                                  instance/pin name                                                                               
model name  location    delay       AT  fanout  [CR location]                                          net name                                 
----------  ---------  ------  -------  ------  -----------------------------------------------------  -----------------------------------------
REG         [18 14 0]    0.00  1230.60          u_sdram_to_RGB_dma_start_xfer__reg/sclk [C39R15]       u_pll_pll_u0|clkout1_net                 
REG         [18 14 0]  154.00  1384.60      54  u_sdram_to_RGB_dma_start_xfer__reg/qx [C39R15]         u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [22 12 0]  754.19  2138.79          ii0707/f3 [C47R13]                                     u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [22 12 0]  142.00  2280.79       1  ii0707/dx [C47R13]                                     ii0707|dx_net                            
REG         [22 10 0]  506.30  2787.08          u_sdram_to_RGB_u_ahb_master_hwrite_o__reg/di [C47R11]  ii0707|dx_net                            

#### Path 84 #########################################################

Start       u_sdram_to_RGB_dma_addr__reg[21]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]/sclk
Path slack  2852p

Reference arrival time                                                  1231
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5912

Starting arrival time                                                   1486
+ Data path delay                                                       1574
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3060

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [16 20 0]    0.00  1485.64          u_sdram_to_RGB_dma_addr__reg[21]/sclk [C35R21]            u_pll_pll_u0|clkout1_net               
REG         [16 20 0]  154.00  1639.64       1  u_sdram_to_RGB_dma_addr__reg[21]/qx [C35R21]              u_sdram_to_RGB_dma_addr__reg[21]|qx_net
LUT4        [17 15 0]  772.69  2412.33          ii0720/f3 [C37R16]                                        u_sdram_to_RGB_dma_addr__reg[21]|qx_net
LUT4        [17 15 0]  142.00  2554.33       1  ii0720/dx [C37R16]                                        ii0720|dx_net                          
REG         [17 14 0]  505.80  3060.12          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]/di [C37R15]  ii0720|dx_net                          

#### Path 85 #########################################################

Start       u_sdram_to_RGB_dma_addr__reg[16]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]/sclk
Path slack  2885p

Reference arrival time                                                  1231
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5912

Starting arrival time                                                   1309
+ Data path delay                                                       1718
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3027

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [17 19 0]    0.00  1309.00          u_sdram_to_RGB_dma_addr__reg[16]/sclk [C37R20]            u_pll_pll_u0|clkout1_net               
REG         [17 19 0]  154.00  1463.00       1  u_sdram_to_RGB_dma_addr__reg[16]/qx [C37R20]              u_sdram_to_RGB_dma_addr__reg[16]|qx_net
LUT4        [20 15 0]  747.69  2210.69          ii0715/f3 [C43R16]                                        u_sdram_to_RGB_dma_addr__reg[16]|qx_net
LUT4        [20 15 0]  142.00  2352.69       1  ii0715/dx [C43R16]                                        ii0715|dx_net                          
REG         [18 14 0]  674.30  3026.98          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]/di [C39R15]  ii0715|dx_net                          

#### Path 86 #########################################################

Start       u_sdram_to_RGB_dma_addr__reg[18]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]/sclk
Path slack  2885p

Reference arrival time                                                  1231
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5912

Starting arrival time                                                   1309
+ Data path delay                                                       1718
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3027

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [17 19 0]    0.00  1309.00          u_sdram_to_RGB_dma_addr__reg[18]/sclk [C37R20]            u_pll_pll_u0|clkout1_net               
REG         [17 19 0]  154.00  1463.00       1  u_sdram_to_RGB_dma_addr__reg[18]/qx [C37R20]              u_sdram_to_RGB_dma_addr__reg[18]|qx_net
LUT4        [20 15 0]  747.69  2210.69          ii0717/f3 [C43R16]                                        u_sdram_to_RGB_dma_addr__reg[18]|qx_net
LUT4        [20 15 0]  142.00  2352.69       1  ii0717/dx [C43R16]                                        ii0717|dx_net                          
REG         [18 14 0]  674.30  3026.98          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]/di [C39R15]  ii0717|dx_net                          

#### Path 87 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_done_r__reg/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_done_r__reg/sclk
Path slack  2900p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1219
+ Data path delay                                                       1785
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3003

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 11 0]    0.00  1218.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/sclk [C35R12]  u_pll_pll_u0|clkout1_net                         
REG         [16 11 0]  154.00  1372.60       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R12]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [17 10 0]  525.61  1898.21          ii0614/f2 [C37R11]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [17 10 0]  137.00  2035.21       2  ii0614/dx [C37R11]                                        ii0614|dx_net                                    
LUT4        [18 10 0]  393.72  2428.92          ii0631/f0 [C39R11]                                        ii0614|dx_net                                    
LUT4        [18 10 0]   62.00  2490.92       6  ii0631/dx [C39R11]                                        ii0631|dx_net                                    
REG         [18 13 0]  512.30  3003.22          u_sdram_to_RGB_u_ahb_master_mx_done_r__reg/di [C39R14]    ii0631|dx_net                                    

#### Path 88 #########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[2]/sclk
End         u_sdram_to_RGB_emb_addr_wr__reg[5]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[5]/sclk
Path slack  2901p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1133
+ Data path delay                                                       1780
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2913

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 15 0]    0.00  1133.00          u_sdram_to_RGB_emb_addr_wr__reg[2]/sclk [C37R16]  u_pll_pll_u0|clkout1_net                 
REG         [17 15 0]  154.00  1287.00       4  u_sdram_to_RGB_emb_addr_wr__reg[2]/qx [C37R16]    u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net
LUT4        [17 16 0]  589.10  1876.10          ii0554/f1 [C37R17]                                u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net
LUT4        [17 16 0]   78.00  1954.10       4  ii0554/dx [C37R17]                                ii0554|dx_net                            
LUT4        [17 16 0]  375.54  2329.65          ii0556/f1 [C37R17]                                ii0554|dx_net                            
LUT4        [17 16 0]   78.00  2407.65       1  ii0556/dx [C37R17]                                ii0556|dx_net                            
REG         [17 15 0]  505.80  2913.44          u_sdram_to_RGB_emb_addr_wr__reg[5]/di [C37R16]    ii0556|dx_net                            

#### Path 89 #########################################################

Start       u_sdram_to_RGB_dma_addr__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]/sclk
Path slack  2921p

Reference arrival time                                                  1403
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6085

Starting arrival time                                                   1609
+ Data path delay                                                       1555
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3164

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                            net name                              
----------  ---------  ------  -------  ------  -------------------------------------------------------  --------------------------------------
REG         [11 14 0]    0.00  1608.96          u_sdram_to_RGB_dma_addr__reg[2]/sclk [C25R15]            u_pll_pll_u0|clkout1_net              
REG         [11 14 0]  154.00  1762.96       1  u_sdram_to_RGB_dma_addr__reg[2]/qx [C25R15]              u_sdram_to_RGB_dma_addr__reg[2]|qx_net
LUT4        [13 13 0]  701.69  2464.65          ii0729/f3 [C29R14]                                       u_sdram_to_RGB_dma_addr__reg[2]|qx_net
LUT4        [13 13 0]  142.00  2606.65       1  ii0729/dx [C29R14]                                       ii0729|dx_net                         
REG         [15 13 0]  557.30  3163.94          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]/di [C33R14]  ii0729|dx_net                         

#### Path 90 #########################################################

Start       u_sdram_to_RGB_dma_addr__reg[3]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/sclk
Path slack  2921p

Reference arrival time                                                  1403
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6085

Starting arrival time                                                   1609
+ Data path delay                                                       1555
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3164

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                            net name                              
----------  ---------  ------  -------  ------  -------------------------------------------------------  --------------------------------------
REG         [11 14 0]    0.00  1608.96          u_sdram_to_RGB_dma_addr__reg[3]/sclk [C25R15]            u_pll_pll_u0|clkout1_net              
REG         [11 14 0]  154.00  1762.96       1  u_sdram_to_RGB_dma_addr__reg[3]/qx [C25R15]              u_sdram_to_RGB_dma_addr__reg[3]|qx_net
LUT4        [13 13 0]  701.69  2464.65          ii0732/f3 [C29R14]                                       u_sdram_to_RGB_dma_addr__reg[3]|qx_net
LUT4        [13 13 0]  142.00  2606.65       1  ii0732/dx [C29R14]                                       ii0732|dx_net                         
REG         [15 13 0]  557.30  3163.94          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/di [C33R14]  ii0732|dx_net                         

#### Path 91 #########################################################

Start       u_sdram_to_RGB_dma_addr__reg[4]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]/sclk
Path slack  2921p

Reference arrival time                                                  1403
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6085

Starting arrival time                                                   1609
+ Data path delay                                                       1555
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3164

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                            net name                              
----------  ---------  ------  -------  ------  -------------------------------------------------------  --------------------------------------
REG         [11 14 0]    0.00  1608.96          u_sdram_to_RGB_dma_addr__reg[4]/sclk [C25R15]            u_pll_pll_u0|clkout1_net              
REG         [11 14 0]  154.00  1762.96       1  u_sdram_to_RGB_dma_addr__reg[4]/qx [C25R15]              u_sdram_to_RGB_dma_addr__reg[4]|qx_net
LUT4        [13 13 0]  701.69  2464.65          ii0733/f3 [C29R14]                                       u_sdram_to_RGB_dma_addr__reg[4]|qx_net
LUT4        [13 13 0]  142.00  2606.65       1  ii0733/dx [C29R14]                                       ii0733|dx_net                         
REG         [15 13 0]  557.30  3163.94          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]/di [C33R14]  ii0733|dx_net                         

#### Path 92 #########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[1]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[6]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[6]/sclk
Path slack  2943p

Reference arrival time                                                  1301
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5982

Starting arrival time                                                   1114
+ Data path delay                                                       1925
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3039

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [21 15 0]    0.00  1113.80          u_sdram_to_RGB_addr_cnt__reg[1]/sclk [C45R16]  u_pll_pll_u0|clkout1_net              
REG         [21 15 0]  154.00  1267.80       5  u_sdram_to_RGB_addr_cnt__reg[1]/qx [C45R16]    u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [18 15 0]  677.61  1945.41          ii0497/f2 [C39R16]                             u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [18 15 0]  137.00  2082.41       4  ii0497/dx [C39R16]                             ii0497|dx_net                         
LUT4        [18 16 0]  388.72  2471.12          ii0506/f0 [C39R17]                             ii0497|dx_net                         
LUT4        [18 16 0]   62.00  2533.12       1  ii0506/dx [C39R17]                             ii0506|dx_net                         
REG         [18 18 0]  505.80  3038.92          u_sdram_to_RGB_addr_cnt__reg[6]/di [C39R19]    ii0506|dx_net                         

#### Path 93 #########################################################

Start       u_sdram_to_RGB_dma_addr__reg[8]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]/sclk
Path slack  2967p

Reference arrival time                                                  1299
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5980

Starting arrival time                                                   1486
+ Data path delay                                                       1526
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3013

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                            net name                              
----------  ---------  ------  -------  ------  -------------------------------------------------------  --------------------------------------
REG         [13 14 0]    0.00  1486.20          u_sdram_to_RGB_dma_addr__reg[8]/sclk [C29R15]            u_pll_pll_u0|clkout1_net              
REG         [13 14 0]  154.00  1640.20       1  u_sdram_to_RGB_dma_addr__reg[8]/qx [C29R15]              u_sdram_to_RGB_dma_addr__reg[8]|qx_net
LUT4        [15 13 0]  724.69  2364.89          ii0737/f3 [C33R14]                                       u_sdram_to_RGB_dma_addr__reg[8]|qx_net
LUT4        [15 13 0]  142.00  2506.89       1  ii0737/dx [C33R14]                                       ii0737|dx_net                         
REG         [15 12 0]  505.80  3012.68          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]/di [C33R13]  ii0737|dx_net                         

#### Path 94 #########################################################

Start       u_sdram_to_RGB_bmp_fig_cnt__reg[2]/sclk
End         u_sdram_to_RGB_bmp_fig_cnt__reg[3]/di
Reference   u_sdram_to_RGB_bmp_fig_cnt__reg[3]/sclk
Path slack  2980p

Reference arrival time                                                  1455
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6137

Starting arrival time                                                   1455
+ Data path delay                                                       1701
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3156

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 21 0]    0.00  1455.40          u_sdram_to_RGB_bmp_fig_cnt__reg[2]/sclk [C37R22]  u_pll_pll_u0|clkout1_net                 
REG         [17 21 0]  154.00  1609.40       3  u_sdram_to_RGB_bmp_fig_cnt__reg[2]/qx [C37R22]    u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net
LUT4        [17 20 0]  495.61  2105.01          ii0517/f1 [C37R21]                                u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net
LUT4        [17 20 0]   78.00  2183.01       1  ii0517/dx [C37R21]                                ii0517|dx_net                            
LUT4        [17 20 0]  413.04  2596.05          ii0518/f2 [C37R21]                                ii0517|dx_net                            
LUT4        [17 20 0]  137.00  2733.05       1  ii0518/dx [C37R21]                                ii0518|dx_net                            
REG         [17 21 0]  423.30  3156.35          u_sdram_to_RGB_bmp_fig_cnt__reg[3]/di [C37R22]    ii0518|dx_net                            

#### Path 95 #########################################################

Start       u_sdram_to_RGB_dma_addr__reg[20]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]/sclk
Path slack  2986p

Reference arrival time                                                  1231
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5912

Starting arrival time                                                   1351
+ Data path delay                                                       1574
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2926

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [17 20 0]    0.00  1351.44          u_sdram_to_RGB_dma_addr__reg[20]/sclk [C37R21]            u_pll_pll_u0|clkout1_net               
REG         [17 20 0]  154.00  1505.44       1  u_sdram_to_RGB_dma_addr__reg[20]/qx [C37R21]              u_sdram_to_RGB_dma_addr__reg[20]|qx_net
LUT4        [18 15 0]  772.69  2278.13          ii0719/f3 [C39R16]                                        u_sdram_to_RGB_dma_addr__reg[20]|qx_net
LUT4        [18 15 0]  142.00  2420.13       1  ii0719/dx [C39R16]                                        ii0719|dx_net                          
REG         [18 14 0]  505.80  2925.92          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]/di [C39R15]  ii0719|dx_net                          

#### Path 96 #########################################################

Start       u_sdram_to_RGB_dma_addr__reg[22]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]/sclk
Path slack  2986p

Reference arrival time                                                  1231
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5912

Starting arrival time                                                   1351
+ Data path delay                                                       1574
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2926

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [17 20 0]    0.00  1351.44          u_sdram_to_RGB_dma_addr__reg[22]/sclk [C37R21]            u_pll_pll_u0|clkout1_net               
REG         [17 20 0]  154.00  1505.44       1  u_sdram_to_RGB_dma_addr__reg[22]/qx [C37R21]              u_sdram_to_RGB_dma_addr__reg[22]|qx_net
LUT4        [18 15 0]  772.69  2278.13          ii0721/f3 [C39R16]                                        u_sdram_to_RGB_dma_addr__reg[22]|qx_net
LUT4        [18 15 0]  142.00  2420.13       1  ii0721/dx [C39R16]                                        ii0721|dx_net                          
REG         [18 14 0]  505.80  2925.92          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]/di [C39R15]  ii0721|dx_net                          

#### Path 97 #########################################################

Start       u_sdram_to_RGB_dma_addr__reg[27]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]/sclk
Path slack  2996p

Reference arrival time                                                  1118
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5799

Starting arrival time                                                   1403
+ Data path delay                                                       1400
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2804

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [15 13 0]    0.00  1403.20          u_sdram_to_RGB_dma_addr__reg[27]/sclk [C33R14]            u_pll_pll_u0|clkout1_net               
REG         [15 13 0]  154.00  1557.20       1  u_sdram_to_RGB_dma_addr__reg[27]/qx [C33R14]              u_sdram_to_RGB_dma_addr__reg[27]|qx_net
LUT4        [16 14 0]  507.19  2064.39          ii0726/f3 [C35R15]                                        u_sdram_to_RGB_dma_addr__reg[27]|qx_net
LUT4        [16 14 0]  142.00  2206.39       1  ii0726/dx [C35R15]                                        ii0726|dx_net                          
REG         [17 12 0]  597.30  2803.68          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]/di [C37R13]  ii0726|dx_net                          

#### Path 98 #########################################################

Start       u_sdram_to_RGB_dma_addr__reg[25]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]/sclk
Path slack  3053p

Reference arrival time                                                  1231
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5912

Starting arrival time                                                   1309
+ Data path delay                                                       1549
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2858

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [17 19 0]    0.00  1309.00          u_sdram_to_RGB_dma_addr__reg[25]/sclk [C37R20]            u_pll_pll_u0|clkout1_net               
REG         [17 19 0]  154.00  1463.00       1  u_sdram_to_RGB_dma_addr__reg[25]/qx [C37R20]              u_sdram_to_RGB_dma_addr__reg[25]|qx_net
LUT4        [18 15 0]  655.69  2118.69          ii0724/f3 [C39R16]                                        u_sdram_to_RGB_dma_addr__reg[25]|qx_net
LUT4        [18 15 0]  142.00  2260.69       1  ii0724/dx [C39R16]                                        ii0724|dx_net                          
REG         [17 14 0]  597.80  2858.48          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]/di [C37R15]  ii0724|dx_net                          

#### Path 99 #########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[2]/sclk
End         u_sdram_to_RGB_emb_addr_wr__reg[6]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[6]/sclk
Path slack  3072p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1133
+ Data path delay                                                       1610
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2743

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 15 0]    0.00  1133.00          u_sdram_to_RGB_emb_addr_wr__reg[2]/sclk [C37R16]  u_pll_pll_u0|clkout1_net                 
REG         [17 15 0]  154.00  1287.00       4  u_sdram_to_RGB_emb_addr_wr__reg[2]/qx [C37R16]    u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net
LUT4        [17 16 0]  589.10  1876.10          ii0554/f1 [C37R17]                                u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net
LUT4        [17 16 0]   78.00  1954.10       4  ii0554/dx [C37R17]                                ii0554|dx_net                            
LUT4        [17 16 0]  220.69  2174.79          ii0557/f0 [C37R17]                                ii0554|dx_net                            
LUT4        [17 16 0]   62.00  2236.79       1  ii0557/dx [C37R17]                                ii0557|dx_net                            
REG         [17 15 0]  505.80  2742.59          u_sdram_to_RGB_emb_addr_wr__reg[6]/di [C37R16]    ii0557|dx_net                            

#### Path 100 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/sclk
End         u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg/di
Reference   u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg/sclk
Path slack  3086p

Reference arrival time                                                  1283
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5964

Starting arrival time                                                   1209
+ Data path delay                                                       1670
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2879

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REG         [16 10 0]    0.00  1208.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/sclk [C35R11]    u_pll_pll_u0|clkout1_net                         
REG         [16 10 0]  154.00  1362.60       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [17 12 0]  689.61  2052.21          ii0634/f2 [C37R13]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [17 12 0]  137.00  2189.21       1  ii0634/dx [C37R13]                                          ii0634|dx_net                                    
REG         [20 14 0]  689.30  2878.50          u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg/di [C43R15]  ii0634|dx_net                                    

#### Path 101 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg/sclk
End         u_sdram_to_RGB_other_1_beat_start_pulse__reg/di
Reference   u_sdram_to_RGB_other_1_beat_start_pulse__reg/sclk
Path slack  3086p

Reference arrival time                                                  1020
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5701

Starting arrival time                                                   1283
+ Data path delay                                                       1332
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2615

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [20 14 0]    0.00  1283.00          u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg/sclk [C43R15]  u_pll_pll_u0|clkout1_net                             
REG         [20 14 0]  154.00  1437.00       2  u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg/qx [C43R15]    u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net
LUT4        [22 14 0]  617.61  2054.61          ii0577/f2 [C47R15]                                            u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net
LUT4        [22 14 0]  137.00  2191.61       1  ii0577/dx [C47R15]                                            ii0577|dx_net                                        
REG         [22 15 0]  423.30  2614.90          u_sdram_to_RGB_other_1_beat_start_pulse__reg/di [C47R16]      ii0577|dx_net                                        

#### Path 102 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
Path slack  3098p

Reference arrival time                                                  1412
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6093

Starting arrival time                                                   1578
+ Data path delay                                                       1417
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2996

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                            net name                              
----------  ---------  ------  -------  ------  -------------------------------------------------------  --------------------------------------
REG         [12 14 0]    0.00  1578.20          u_sdram_to_RGB_dma_addr__reg[7]/sclk [C27R15]            u_pll_pll_u0|clkout1_net              
REG         [12 14 0]  154.00  1732.20       1  u_sdram_to_RGB_dma_addr__reg[7]/qx [C27R15]              u_sdram_to_RGB_dma_addr__reg[7]|qx_net
LUT4        [13 13 0]  615.19  2347.39          ii0736/f3 [C29R14]                                       u_sdram_to_RGB_dma_addr__reg[7]|qx_net
LUT4        [13 13 0]  142.00  2489.39       1  ii0736/dx [C29R14]                                       ii0736|dx_net                         
REG         [13 12 0]  506.30  2995.68          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/di [C29R13]  ii0736|dx_net                         

#### Path 103 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[17]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]/sclk
Path slack  3106p

Reference arrival time                                                  1283
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5964

Starting arrival time                                                   1309
+ Data path delay                                                       1549
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2858

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [17 19 0]    0.00  1309.00          u_sdram_to_RGB_dma_addr__reg[17]/sclk [C37R20]            u_pll_pll_u0|clkout1_net               
REG         [17 19 0]  154.00  1463.00       1  u_sdram_to_RGB_dma_addr__reg[17]/qx [C37R20]              u_sdram_to_RGB_dma_addr__reg[17]|qx_net
LUT4        [20 15 0]  747.69  2210.69          ii0716/f3 [C43R16]                                        u_sdram_to_RGB_dma_addr__reg[17]|qx_net
LUT4        [20 15 0]  142.00  2352.69       1  ii0716/dx [C43R16]                                        ii0716|dx_net                          
REG         [20 14 0]  505.80  2858.48          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]/di [C43R15]  ii0716|dx_net                          

#### Path 104 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[19]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]/sclk
Path slack  3106p

Reference arrival time                                                  1283
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5964

Starting arrival time                                                   1309
+ Data path delay                                                       1549
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2858

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [17 19 0]    0.00  1309.00          u_sdram_to_RGB_dma_addr__reg[19]/sclk [C37R20]            u_pll_pll_u0|clkout1_net               
REG         [17 19 0]  154.00  1463.00       1  u_sdram_to_RGB_dma_addr__reg[19]/qx [C37R20]              u_sdram_to_RGB_dma_addr__reg[19]|qx_net
LUT4        [20 15 0]  747.69  2210.69          ii0718/f3 [C43R16]                                        u_sdram_to_RGB_dma_addr__reg[19]|qx_net
LUT4        [20 15 0]  142.00  2352.69       1  ii0718/dx [C43R16]                                        ii0718|dx_net                          
REG         [20 14 0]  505.80  2858.48          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]/di [C43R15]  ii0718|dx_net                          

#### Path 105 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[1]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[4]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[4]/sclk
Path slack  3142p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1114
+ Data path delay                                                       1558
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2672

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [21 15 0]    0.00  1113.80          u_sdram_to_RGB_addr_cnt__reg[1]/sclk [C45R16]  u_pll_pll_u0|clkout1_net              
REG         [21 15 0]  154.00  1267.80       5  u_sdram_to_RGB_addr_cnt__reg[1]/qx [C45R16]    u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [18 15 0]  677.61  1945.41          ii0497/f2 [C39R16]                             u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [18 15 0]  137.00  2082.41       4  ii0497/dx [C39R16]                             ii0497|dx_net                         
LUT4        [18 15 0]  413.04  2495.45          ii0504/f2 [C39R16]                             ii0497|dx_net                         
LUT4        [18 15 0]  137.00  2632.45       1  ii0504/dx [C39R16]                             ii0504|dx_net                         
REG         [18 15 0]   39.50  2671.95          u_sdram_to_RGB_addr_cnt__reg[4]/di [C39R16]    ii0504|dx_net                         

#### Path 106 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]/sclk
Path slack  3178p

Reference arrival time                                                  1299
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5980

Starting arrival time                                                   1219
+ Data path delay                                                       1583
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2802

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [16 11 0]    0.00  1218.60          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]/sclk [C35R12]  u_pll_pll_u0|clkout1_net                           
REG         [16 11 0]  154.00  1372.60       4  u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]/qx [C35R12]    u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net
LUT4        [17 13 0]  664.60  2037.20          ii0738/f1 [C37R14]                                          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net
LUT4        [17 13 0]   78.00  2115.21       1  ii0738/dx [C37R14]                                          ii0738|dx_net                                      
REG         [15 12 0]  686.80  2802.00          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]/di [C33R13]     ii0738|dx_net                                      

#### Path 107 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[1]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[5]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[5]/sclk
Path slack  3239p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1114
+ Data path delay                                                       1462
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2575

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [21 15 0]    0.00  1113.80          u_sdram_to_RGB_addr_cnt__reg[1]/sclk [C45R16]  u_pll_pll_u0|clkout1_net              
REG         [21 15 0]  154.00  1267.80       5  u_sdram_to_RGB_addr_cnt__reg[1]/qx [C45R16]    u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [18 15 0]  677.61  1945.41          ii0497/f2 [C39R16]                             u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [18 15 0]  137.00  2082.41       4  ii0497/dx [C39R16]                             ii0497|dx_net                         
LUT4        [18 15 0]  375.54  2457.95          ii0505/f1 [C39R16]                             ii0497|dx_net                         
LUT4        [18 15 0]   78.00  2535.95       1  ii0505/dx [C39R16]                             ii0505|dx_net                         
REG         [18 15 0]   39.50  2575.45          u_sdram_to_RGB_addr_cnt__reg[5]/di [C39R16]    ii0505|dx_net                         

#### Path 108 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[0]/sclk
End         u_sdram_to_RGB_emb_addr_wr__reg[0]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[0]/sclk
Path slack  3274p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1133
+ Data path delay                                                       1407
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2540

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 15 0]    0.00  1133.00          u_sdram_to_RGB_emb_addr_wr__reg[0]/sclk [C37R16]  u_pll_pll_u0|clkout1_net                 
REG         [17 15 0]  154.00  1287.00       6  u_sdram_to_RGB_emb_addr_wr__reg[0]/qx [C37R16]    u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net
LUT4        [16 16 0]  514.19  1801.19          ii0550/f3 [C35R17]                                u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net
LUT4        [16 16 0]  142.00  1943.19       1  ii0550/dx [C35R17]                                ii0550|dx_net                            
REG         [17 15 0]  597.30  2540.48          u_sdram_to_RGB_emb_addr_wr__reg[0]/di [C37R16]    ii0550|dx_net                            

#### Path 109 ########################################################

Start       u_sdram_to_RGB_display_period_align__reg/sclk
End         u_sdram_to_RGB_ahm_rdata_push_wr1__reg/di
Reference   u_sdram_to_RGB_ahm_rdata_push_wr1__reg/sclk
Path slack  3287p

Reference arrival time                                                  1375
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6056

Starting arrival time                                                   1114
+ Data path delay                                                       1655
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2769

Data path   XY                                  instance/pin name                                                                                      
model name  location    delay       AT  fanout  [CR location]                                           net name                                       
----------  ---------  ------  -------  ------  ------------------------------------------------------  -----------------------------------------------
REG         [21 15 0]    0.00  1113.80          u_sdram_to_RGB_display_period_align__reg/sclk [C45R16]  u_pll_pll_u0|clkout1_net                       
REG         [21 15 0]  154.00  1267.80       4  u_sdram_to_RGB_display_period_align__reg/qx [C45R16]    u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [18 15 0]  677.61  1945.41          ii0511/f2 [C39R16]                                      u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [18 15 0]  137.00  2082.41       1  ii0511/dx [C39R16]                                      ii0511|dx_net                                  
REG         [16 17 0]  686.80  2769.20          u_sdram_to_RGB_ahm_rdata_push_wr1__reg/di [C35R18]      ii0511|dx_net                                  

#### Path 110 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[10]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]/sclk
Path slack  3299p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1177
+ Data path delay                                                       1427
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2605

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [21 14 0]    0.00  1177.36          u_sdram_to_RGB_dma_addr__reg[10]/sclk [C45R15]            u_pll_pll_u0|clkout1_net               
REG         [21 14 0]  154.00  1331.36       1  u_sdram_to_RGB_dma_addr__reg[10]/qx [C45R15]              u_sdram_to_RGB_dma_addr__reg[10]|qx_net
LUT4        [18 13 0]  702.69  2034.05          ii0708/f3 [C39R14]                                        u_sdram_to_RGB_dma_addr__reg[10]|qx_net
LUT4        [18 13 0]  142.00  2176.05       1  ii0708/dx [C39R14]                                        ii0708|dx_net                          
REG         [17 13 0]  428.80  2604.84          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]/di [C37R14]  ii0708|dx_net                          

#### Path 111 ########################################################

Start       u_sdram_to_RGB_display_period_align__reg/sclk
End         u_sdram_to_RGB_ahm_rdata_push_wr0__reg/di
Reference   u_sdram_to_RGB_ahm_rdata_push_wr0__reg/sclk
Path slack  3303p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1114
+ Data path delay                                                       1397
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2511

Data path   XY                                  instance/pin name                                                                                      
model name  location    delay       AT  fanout  [CR location]                                           net name                                       
----------  ---------  ------  -------  ------  ------------------------------------------------------  -----------------------------------------------
REG         [21 15 0]    0.00  1113.80          u_sdram_to_RGB_display_period_align__reg/sclk [C45R16]  u_pll_pll_u0|clkout1_net                       
REG         [21 15 0]  154.00  1267.80       4  u_sdram_to_RGB_display_period_align__reg/qx [C45R16]    u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [18 15 0]  677.61  1945.41          ii0510/f2 [C39R16]                                      u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [18 15 0]  137.00  2082.41       1  ii0510/dx [C39R16]                                      ii0510|dx_net                                  
REG         [17 15 0]  428.80  2511.20          u_sdram_to_RGB_ahm_rdata_push_wr0__reg/di [C37R16]      ii0510|dx_net                                  

#### Path 112 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[1]/sclk
End         u_sdram_to_RGB_emb_addr_wr__reg[1]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[1]/sclk
Path slack  3330p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1133
+ Data path delay                                                       1351
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2484

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 15 0]    0.00  1133.00          u_sdram_to_RGB_emb_addr_wr__reg[1]/sclk [C37R16]  u_pll_pll_u0|clkout1_net                 
REG         [17 15 0]  154.00  1287.00       5  u_sdram_to_RGB_emb_addr_wr__reg[1]/qx [C37R16]    u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net
LUT4        [16 15 0]  631.61  1918.61          ii0551/f2 [C35R16]                                u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net
LUT4        [16 15 0]  137.00  2055.61       1  ii0551/dx [C35R16]                                ii0551|dx_net                            
REG         [17 15 0]  428.30  2483.90          u_sdram_to_RGB_emb_addr_wr__reg[1]/di [C37R16]    ii0551|dx_net                            

#### Path 113 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[26]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]/sclk
Path slack  3352p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1231
+ Data path delay                                                       1320
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2551

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [17 14 0]    0.00  1230.60          u_sdram_to_RGB_dma_addr__reg[26]/sclk [C37R15]            u_pll_pll_u0|clkout1_net               
REG         [17 14 0]  154.00  1384.60       1  u_sdram_to_RGB_dma_addr__reg[26]/qx [C37R15]              u_sdram_to_RGB_dma_addr__reg[26]|qx_net
LUT4        [18 13 0]  595.69  1980.29          ii0725/f3 [C39R14]                                        u_sdram_to_RGB_dma_addr__reg[26]|qx_net
LUT4        [18 13 0]  142.00  2122.29       1  ii0725/dx [C39R14]                                        ii0725|dx_net                          
REG         [17 13 0]  428.80  2551.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]/di [C37R14]  ii0725|dx_net                          

#### Path 114 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr1__reg/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ceb
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3387p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -847
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5690

Starting arrival time                                                   1375
+ Data path delay                                                        928
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REG         [16 17 0]     0.00  1374.52          u_sdram_to_RGB_ahm_rdata_push_wr1__reg/sclk [C35R18]      u_pll_pll_u0|clkout1_net                     
REG         [16 17 0]   154.00  1528.52       4  u_sdram_to_RGB_ahm_rdata_push_wr1__reg/qx [C35R18]        u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net
M7S_EMB18K  [14 12 -1]  774.35  2302.87          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ceb [C31R13]  u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net

#### Path 115 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr1__reg/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ceb
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3405p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -829
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5708

Starting arrival time                                                   1375
+ Data path delay                                                        928
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REG         [16 17 0]     0.00  1374.52          u_sdram_to_RGB_ahm_rdata_push_wr1__reg/sclk [C35R18]      u_pll_pll_u0|clkout1_net                     
REG         [16 17 0]   154.00  1528.52       4  u_sdram_to_RGB_ahm_rdata_push_wr1__reg/qx [C35R18]        u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net
M7S_EMB18K  [14 12 -1]  774.35  2302.87          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ceb [C31R13]  u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net

#### Path 116 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[1]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[1]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[1]/sclk
Path slack  3421p

Reference arrival time                                                  1114
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5795

Starting arrival time                                                   1114
+ Data path delay                                                       1260
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2374

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [21 15 0]    0.00  1113.80          u_sdram_to_RGB_addr_cnt__reg[1]/sclk [C45R16]  u_pll_pll_u0|clkout1_net              
REG         [21 15 0]  154.00  1267.80       5  u_sdram_to_RGB_addr_cnt__reg[1]/qx [C45R16]    u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [22 15 0]  521.11  1788.91          ii0501/f2 [C47R16]                             u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [22 15 0]  137.00  1925.91       1  ii0501/dx [C47R16]                             ii0501|dx_net                         
REG         [21 15 0]  447.80  2373.70          u_sdram_to_RGB_addr_cnt__reg[1]/di [C45R16]    ii0501|dx_net                         

#### Path 117 ########################################################

Start       u_sdram_to_RGB_display_period_align__reg/sclk
End         u_sdram_to_RGB_dma_start_xfer_prev__reg/di
Reference   u_sdram_to_RGB_dma_start_xfer_prev__reg/sclk
Path slack  3424p

Reference arrival time                                                  1226
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5907

Starting arrival time                                                   1114
+ Data path delay                                                       1369
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2483

Data path   XY                                  instance/pin name                                                                                      
model name  location    delay       AT  fanout  [CR location]                                           net name                                       
----------  ---------  ------  -------  ------  ------------------------------------------------------  -----------------------------------------------
REG         [21 15 0]    0.00  1113.80          u_sdram_to_RGB_display_period_align__reg/sclk [C45R16]  u_pll_pll_u0|clkout1_net                       
REG         [21 15 0]  154.00  1267.80       4  u_sdram_to_RGB_display_period_align__reg/qx [C45R16]    u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [22 15 0]  521.11  1788.91          ii0535/f2 [C47R16]                                      u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [22 15 0]  137.00  1925.91       1  ii0535/dx [C47R16]                                      ii0535|dx_net                                  
REG         [20 15 0]  557.30  2483.20          u_sdram_to_RGB_dma_start_xfer_prev__reg/di [C43R16]     ii0535|dx_net                                  

#### Path 118 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr1__reg/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ceb
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3428p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -806
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5731

Starting arrival time                                                   1375
+ Data path delay                                                        928
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REG         [16 17 0]     0.00  1374.52          u_sdram_to_RGB_ahm_rdata_push_wr1__reg/sclk [C35R18]      u_pll_pll_u0|clkout1_net                     
REG         [16 17 0]   154.00  1528.52       4  u_sdram_to_RGB_ahm_rdata_push_wr1__reg/qx [C35R18]        u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net
M7S_EMB18K  [14 12 -1]  774.35  2302.87          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ceb [C31R13]  u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net

#### Path 119 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3434p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                                net name                                 
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[8]/sclk [C29R15]             u_pll_pll_u0|clkout1_net                 
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[8]/qx [C29R15]               u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net
M7S_EMB18K  [14 12 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[10] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net

#### Path 120 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[12]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3434p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[12]/sclk [C29R15]            u_pll_pll_u0|clkout1_net                  
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[12]/qx [C29R15]              u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net
M7S_EMB18K  [14 12 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[11] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net

#### Path 121 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[16]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[12]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3434p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[16]/sclk [C29R15]            u_pll_pll_u0|clkout1_net                  
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[16]/qx [C29R15]              u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net
M7S_EMB18K  [14 12 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[12] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net

#### Path 122 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[20]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[13]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3434p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[20]/sclk [C29R15]            u_pll_pll_u0|clkout1_net                  
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[20]/qx [C29R15]              u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net
M7S_EMB18K  [14 12 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[13] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net

#### Path 123 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[24]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[14]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3434p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[24]/sclk [C29R15]            u_pll_pll_u0|clkout1_net                  
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[24]/qx [C29R15]              u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net
M7S_EMB18K  [14 12 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[14] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net

#### Path 124 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[1]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3434p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[4]/sclk [C29R15]            u_pll_pll_u0|clkout1_net                 
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[4]/qx [C29R15]              u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net
M7S_EMB18K  [14 12 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[1] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net

#### Path 125 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[2]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3434p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[8]/sclk [C29R15]            u_pll_pll_u0|clkout1_net                 
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[8]/qx [C29R15]              u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net
M7S_EMB18K  [14 12 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[2] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net

#### Path 126 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[12]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3434p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[12]/sclk [C29R15]           u_pll_pll_u0|clkout1_net                  
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[12]/qx [C29R15]             u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net
M7S_EMB18K  [14 12 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[3] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net

#### Path 127 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[16]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3434p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[16]/sclk [C29R15]           u_pll_pll_u0|clkout1_net                  
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[16]/qx [C29R15]             u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net
M7S_EMB18K  [14 12 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[4] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net

#### Path 128 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[20]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3434p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[20]/sclk [C29R15]           u_pll_pll_u0|clkout1_net                  
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[20]/qx [C29R15]             u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net
M7S_EMB18K  [14 12 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[5] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net

#### Path 129 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[24]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3434p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[24]/sclk [C29R15]           u_pll_pll_u0|clkout1_net                  
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[24]/qx [C29R15]             u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net
M7S_EMB18K  [14 12 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[6] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net

#### Path 130 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3434p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[4]/sclk [C29R15]            u_pll_pll_u0|clkout1_net                 
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[4]/qx [C29R15]              u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net
M7S_EMB18K  [14 12 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[9] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net

#### Path 131 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3448p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                                net name                                 
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[8]/sclk [C29R15]             u_pll_pll_u0|clkout1_net                 
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[8]/qx [C29R15]               u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net
M7S_EMB18K  [14 16 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[10] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net

#### Path 132 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[12]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3448p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[12]/sclk [C29R15]            u_pll_pll_u0|clkout1_net                  
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[12]/qx [C29R15]              u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net
M7S_EMB18K  [14 16 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[11] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net

#### Path 133 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[16]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[12]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3448p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[16]/sclk [C29R15]            u_pll_pll_u0|clkout1_net                  
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[16]/qx [C29R15]              u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net
M7S_EMB18K  [14 16 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[12] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net

#### Path 134 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[20]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[13]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3448p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[20]/sclk [C29R15]            u_pll_pll_u0|clkout1_net                  
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[20]/qx [C29R15]              u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net
M7S_EMB18K  [14 16 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[13] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net

#### Path 135 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[24]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[14]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3448p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[24]/sclk [C29R15]            u_pll_pll_u0|clkout1_net                  
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[24]/qx [C29R15]              u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net
M7S_EMB18K  [14 16 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[14] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net

#### Path 136 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[1]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3448p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[4]/sclk [C29R15]            u_pll_pll_u0|clkout1_net                 
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[4]/qx [C29R15]              u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net
M7S_EMB18K  [14 16 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[1] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net

#### Path 137 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[2]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3448p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[8]/sclk [C29R15]            u_pll_pll_u0|clkout1_net                 
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[8]/qx [C29R15]              u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net
M7S_EMB18K  [14 16 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[2] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net

#### Path 138 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[12]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3448p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[12]/sclk [C29R15]           u_pll_pll_u0|clkout1_net                  
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[12]/qx [C29R15]             u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net
M7S_EMB18K  [14 16 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[3] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net

#### Path 139 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[16]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3448p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[16]/sclk [C29R15]           u_pll_pll_u0|clkout1_net                  
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[16]/qx [C29R15]             u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net
M7S_EMB18K  [14 16 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[4] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net

#### Path 140 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[20]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3448p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[20]/sclk [C29R15]           u_pll_pll_u0|clkout1_net                  
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[20]/qx [C29R15]             u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net
M7S_EMB18K  [14 16 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[5] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net

#### Path 141 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[24]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3448p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[24]/sclk [C29R15]           u_pll_pll_u0|clkout1_net                  
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[24]/qx [C29R15]             u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net
M7S_EMB18K  [14 16 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[6] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net

#### Path 142 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3448p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1486
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [13 14 0]     0.00  1486.20          u_sdram_to_RGB_ahm_rdata_r__reg[4]/sclk [C29R15]            u_pll_pll_u0|clkout1_net                 
REG         [13 14 0]   154.00  1640.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[4]/qx [C29R15]              u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net
M7S_EMB18K  [14 16 -1]  663.15  2303.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[9] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net

#### Path 143 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr1__reg/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ceb
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3462p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -772
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5765

Starting arrival time                                                   1375
+ Data path delay                                                        928
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REG         [16 17 0]     0.00  1374.52          u_sdram_to_RGB_ahm_rdata_push_wr1__reg/sclk [C35R18]      u_pll_pll_u0|clkout1_net                     
REG         [16 17 0]   154.00  1528.52       4  u_sdram_to_RGB_ahm_rdata_push_wr1__reg/qx [C35R18]        u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net
M7S_EMB18K  [14 12 -1]  774.35  2302.87          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ceb [C31R13]  u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net

#### Path 144 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[10]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3482p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1432
+ Data path delay                                                        823
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2255

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [13 15 0]     0.00  1431.72          u_sdram_to_RGB_ahm_rdata_r__reg[10]/sclk [C29R16]            u_pll_pll_u0|clkout1_net                  
REG         [13 15 0]   154.00  1585.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[10]/qx [C29R16]              u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net
M7S_EMB18K  [14 12 -1]  669.45  2255.17          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[10] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net

#### Path 145 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[10]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[2]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3482p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1432
+ Data path delay                                                        823
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2255

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [13 15 0]     0.00  1431.72          u_sdram_to_RGB_ahm_rdata_r__reg[10]/sclk [C29R16]           u_pll_pll_u0|clkout1_net                  
REG         [13 15 0]   154.00  1585.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[10]/qx [C29R16]             u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net
M7S_EMB18K  [14 12 -1]  669.45  2255.17          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[2] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net

#### Path 146 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[0]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[0]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[0]/sclk
Path slack  3491p

Reference arrival time                                                  1114
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5795

Starting arrival time                                                   1114
+ Data path delay                                                       1190
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2304

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [21 15 0]    0.00  1113.80          u_sdram_to_RGB_addr_cnt__reg[0]/sclk [C45R16]  u_pll_pll_u0|clkout1_net              
REG         [21 15 0]  154.00  1267.80       6  u_sdram_to_RGB_addr_cnt__reg[0]/qx [C45R16]    u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [22 15 0]  446.19  1713.99          ii0496/f3 [C47R16]                             u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [22 15 0]  142.00  1855.99       1  ii0496/dx [C47R16]                             ii0496|dx_net                         
REG         [21 15 0]  447.80  2303.78          u_sdram_to_RGB_addr_cnt__reg[0]/di [C45R16]    ii0496|dx_net                         

#### Path 147 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[0]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3499p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1341
+ Data path delay                                                        913
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2253

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 13 0]     0.00  1340.52          u_sdram_to_RGB_ahm_rdata_r__reg[1]/sclk [C35R14]            u_pll_pll_u0|clkout1_net                 
REG         [16 13 0]   154.00  1494.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[1]/qx [C35R14]              u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net
M7S_EMB18K  [14 16 -1]  758.55  2253.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[0] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net

#### Path 148 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[17]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[12]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3499p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1341
+ Data path delay                                                        913
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2253

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 13 0]     0.00  1340.52          u_sdram_to_RGB_ahm_rdata_r__reg[17]/sclk [C35R14]            u_pll_pll_u0|clkout1_net                  
REG         [16 13 0]   154.00  1494.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[17]/qx [C35R14]              u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net
M7S_EMB18K  [14 16 -1]  758.55  2253.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[12] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net

#### Path 149 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[21]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[13]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3499p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1341
+ Data path delay                                                        913
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2253

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 13 0]     0.00  1340.52          u_sdram_to_RGB_ahm_rdata_r__reg[21]/sclk [C35R14]            u_pll_pll_u0|clkout1_net                  
REG         [16 13 0]   154.00  1494.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[21]/qx [C35R14]              u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net
M7S_EMB18K  [14 16 -1]  758.55  2253.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[13] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net

#### Path 150 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[17]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3499p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1341
+ Data path delay                                                        913
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2253

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 13 0]     0.00  1340.52          u_sdram_to_RGB_ahm_rdata_r__reg[17]/sclk [C35R14]           u_pll_pll_u0|clkout1_net                  
REG         [16 13 0]   154.00  1494.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[17]/qx [C35R14]             u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net
M7S_EMB18K  [14 16 -1]  758.55  2253.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[4] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net

#### Path 151 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[21]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3499p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1341
+ Data path delay                                                        913
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2253

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 13 0]     0.00  1340.52          u_sdram_to_RGB_ahm_rdata_r__reg[21]/sclk [C35R14]           u_pll_pll_u0|clkout1_net                  
REG         [16 13 0]   154.00  1494.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[21]/qx [C35R14]             u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net
M7S_EMB18K  [14 16 -1]  758.55  2253.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[5] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net

#### Path 152 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3499p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1341
+ Data path delay                                                        913
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2253

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 13 0]     0.00  1340.52          u_sdram_to_RGB_ahm_rdata_r__reg[1]/sclk [C35R14]            u_pll_pll_u0|clkout1_net                 
REG         [16 13 0]   154.00  1494.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[1]/qx [C35R14]              u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net
M7S_EMB18K  [14 16 -1]  758.55  2253.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[8] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net

#### Path 153 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[22]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[13]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3499p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1341
+ Data path delay                                                        913
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2253

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 13 0]     0.00  1340.52          u_sdram_to_RGB_ahm_rdata_r__reg[22]/sclk [C35R14]            u_pll_pll_u0|clkout1_net                  
REG         [16 13 0]   154.00  1494.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[22]/qx [C35R14]              u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net
M7S_EMB18K  [14 16 -1]  758.55  2253.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[13] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net

#### Path 154 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[22]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3499p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1341
+ Data path delay                                                        913
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2253

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 13 0]     0.00  1340.52          u_sdram_to_RGB_ahm_rdata_r__reg[22]/sclk [C35R14]           u_pll_pll_u0|clkout1_net                  
REG         [16 13 0]   154.00  1494.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[22]/qx [C35R14]             u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net
M7S_EMB18K  [14 16 -1]  758.55  2253.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[5] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net

#### Path 155 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3503p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1277
+ Data path delay                                                        958
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2235

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk [C35R17]           u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C35R17]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net
M7S_EMB18K  [14 12 -1]  803.91  2234.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[11] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net

#### Path 156 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3503p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1277
+ Data path delay                                                        958
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2235

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net
M7S_EMB18K  [14 12 -1]  803.91  2234.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[5] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net

#### Path 157 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3503p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1277
+ Data path delay                                                        958
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2235

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net
M7S_EMB18K  [14 12 -1]  803.91  2234.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[8] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net

#### Path 158 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[2]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[2]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[2]/sclk
Path slack  3505p

Reference arrival time                                                  1226
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5907

Starting arrival time                                                   1226
+ Data path delay                                                       1176
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2402

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [20 15 0]    0.00  1225.68          u_sdram_to_RGB_addr_cnt__reg[2]/sclk [C43R16]  u_pll_pll_u0|clkout1_net              
REG         [20 15 0]  154.00  1379.68       4  u_sdram_to_RGB_addr_cnt__reg[2]/qx [C43R16]    u_sdram_to_RGB_addr_cnt__reg[2]|qx_net
LUT4        [21 15 0]  496.11  1875.79          ii0502/f1 [C45R16]                             u_sdram_to_RGB_addr_cnt__reg[2]|qx_net
LUT4        [21 15 0]   78.00  1953.79       1  ii0502/dx [C45R16]                             ii0502|dx_net                         
REG         [20 15 0]  447.80  2401.58          u_sdram_to_RGB_addr_cnt__reg[2]/di [C43R16]    ii0502|dx_net                         

#### Path 159 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[2]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[3]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[3]/sclk
Path slack  3505p

Reference arrival time                                                  1226
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5907

Starting arrival time                                                   1226
+ Data path delay                                                       1176
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2402

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [20 15 0]    0.00  1225.68          u_sdram_to_RGB_addr_cnt__reg[2]/sclk [C43R16]  u_pll_pll_u0|clkout1_net              
REG         [20 15 0]  154.00  1379.68       4  u_sdram_to_RGB_addr_cnt__reg[2]/qx [C43R16]    u_sdram_to_RGB_addr_cnt__reg[2]|qx_net
LUT4        [21 15 0]  496.11  1875.79          ii0503/f1 [C45R16]                             u_sdram_to_RGB_addr_cnt__reg[2]|qx_net
LUT4        [21 15 0]   78.00  1953.79       1  ii0503/dx [C45R16]                             ii0503|dx_net                         
REG         [20 15 0]  447.80  2401.58          u_sdram_to_RGB_addr_cnt__reg[3]/di [C43R16]    ii0503|dx_net                         

#### Path 160 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3508p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1277
+ Data path delay                                                        953
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2230

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net
M7S_EMB18K  [14 12 -1]  798.91  2229.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[6] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net

#### Path 161 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3508p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1277
+ Data path delay                                                        953
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2230

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net
M7S_EMB18K  [14 12 -1]  798.91  2229.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[7] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net

#### Path 162 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[1]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3513p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1277
+ Data path delay                                                        947
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_ahm_rdata_r__reg[7]/sclk [C35R17]            u_pll_pll_u0|clkout1_net                 
REG         [16 16 0]   154.00  1430.60       4  u_sdram_to_RGB_ahm_rdata_r__reg[7]/qx [C35R17]              u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net
M7S_EMB18K  [14 12 -1]  793.45  2224.05          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[1] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net

#### Path 163 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3513p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1277
+ Data path delay                                                        947
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_ahm_rdata_r__reg[7]/sclk [C35R17]            u_pll_pll_u0|clkout1_net                 
REG         [16 16 0]   154.00  1430.60       4  u_sdram_to_RGB_ahm_rdata_r__reg[7]/qx [C35R17]              u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net
M7S_EMB18K  [14 12 -1]  793.45  2224.05          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[9] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net

#### Path 164 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[15]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3514p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[15]/sclk [C35R15]            u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[15]/qx [C35R15]              u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net
M7S_EMB18K  [14 12 -1]  750.76  2223.52          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[11] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net

#### Path 165 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[19]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[12]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3514p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[19]/sclk [C35R15]            u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[19]/qx [C35R15]              u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net
M7S_EMB18K  [14 12 -1]  750.76  2223.52          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[12] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net

#### Path 166 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[15]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3514p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[15]/sclk [C35R15]           u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[15]/qx [C35R15]             u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net
M7S_EMB18K  [14 12 -1]  750.76  2223.52          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[3] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net

#### Path 167 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[19]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3514p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[19]/sclk [C35R15]           u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[19]/qx [C35R15]             u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net
M7S_EMB18K  [14 12 -1]  750.76  2223.52          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[4] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net

#### Path 168 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[18]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[12]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3514p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[18]/sclk [C35R15]            u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[18]/qx [C35R15]              u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net
M7S_EMB18K  [14 12 -1]  750.76  2223.52          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[12] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net

#### Path 169 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[18]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3514p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[18]/sclk [C35R15]           u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[18]/qx [C35R15]             u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net
M7S_EMB18K  [14 12 -1]  750.76  2223.52          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[4] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net

#### Path 170 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[9]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3514p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                                net name                                 
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[9]/sclk [C35R15]             u_pll_pll_u0|clkout1_net                 
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[9]/qx [C35R15]               u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net
M7S_EMB18K  [14 12 -1]  750.76  2223.52          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[10] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net

#### Path 171 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[13]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3514p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[13]/sclk [C35R15]            u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[13]/qx [C35R15]              u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net
M7S_EMB18K  [14 12 -1]  750.76  2223.52          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[11] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net

#### Path 172 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[25]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[14]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3514p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[25]/sclk [C35R15]            u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[25]/qx [C35R15]              u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net
M7S_EMB18K  [14 12 -1]  750.76  2223.52          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[14] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net

#### Path 173 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[29]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[15]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3514p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[29]/sclk [C35R15]            u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[29]/qx [C35R15]              u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net
M7S_EMB18K  [14 12 -1]  750.76  2223.52          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[15] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net

#### Path 174 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[1]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3514p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[5]/sclk [C35R15]            u_pll_pll_u0|clkout1_net                 
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[5]/qx [C35R15]              u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net
M7S_EMB18K  [14 12 -1]  750.76  2223.52          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[1] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net

#### Path 175 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[9]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[2]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3514p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[9]/sclk [C35R15]            u_pll_pll_u0|clkout1_net                 
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[9]/qx [C35R15]              u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net
M7S_EMB18K  [14 12 -1]  750.76  2223.52          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[2] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net

#### Path 176 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[13]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3514p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[13]/sclk [C35R15]           u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[13]/qx [C35R15]             u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net
M7S_EMB18K  [14 12 -1]  750.76  2223.52          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[3] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net

#### Path 177 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[25]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3514p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[25]/sclk [C35R15]           u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[25]/qx [C35R15]             u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net
M7S_EMB18K  [14 12 -1]  750.76  2223.52          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[6] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net

#### Path 178 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[29]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3514p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[29]/sclk [C35R15]           u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[29]/qx [C35R15]             u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net
M7S_EMB18K  [14 12 -1]  750.76  2223.52          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[7] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net

#### Path 179 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3514p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[5]/sclk [C35R15]            u_pll_pll_u0|clkout1_net                 
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[5]/qx [C35R15]              u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net
M7S_EMB18K  [14 12 -1]  750.76  2223.52          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[9] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net

#### Path 180 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[0]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3516p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1411
+ Data path delay                                                        824
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2236

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [15 14 0]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[0]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                 
REG         [15 14 0]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[0]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net
M7S_EMB18K  [14 16 -1]  670.15  2235.59          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[0] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net

#### Path 181 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[15]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3516p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1411
+ Data path delay                                                        824
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2236

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 14 0]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                  
REG         [15 14 0]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[28]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net
M7S_EMB18K  [14 16 -1]  670.15  2235.59          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[15] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net

#### Path 182 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3516p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1411
+ Data path delay                                                        824
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2236

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 14 0]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk [C33R15]           u_pll_pll_u0|clkout1_net                  
REG         [15 14 0]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[28]/qx [C33R15]             u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net
M7S_EMB18K  [14 16 -1]  670.15  2235.59          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[7] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net

#### Path 183 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3516p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1411
+ Data path delay                                                        824
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2236

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [15 14 0]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[0]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                 
REG         [15 14 0]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[0]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net
M7S_EMB18K  [14 16 -1]  670.15  2235.59          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[8] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net

#### Path 184 ########################################################

Start       u_sdram_to_RGB_buffer_wr_sel__reg/sclk
End         u_sdram_to_RGB_buffer_wr_sel__reg/di
Reference   u_sdram_to_RGB_buffer_wr_sel__reg/sclk
Path slack  3517p

Reference arrival time                                                  1226
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5907

Starting arrival time                                                   1226
+ Data path delay                                                       1164
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2390

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REG         [20 15 0]    0.00  1225.68          u_sdram_to_RGB_buffer_wr_sel__reg/sclk [C43R16]  u_pll_pll_u0|clkout1_net                
REG         [20 15 0]  154.00  1379.68       3  u_sdram_to_RGB_buffer_wr_sel__reg/qx [C43R16]    u_sdram_to_RGB_buffer_wr_sel__reg|qx_net
LUT4        [21 15 0]  420.69  1800.37          ii0520/f3 [C45R16]                               u_sdram_to_RGB_buffer_wr_sel__reg|qx_net
LUT4        [21 15 0]  142.00  1942.37       1  ii0520/dx [C45R16]                               ii0520|dx_net                           
REG         [20 15 0]  447.80  2390.16          u_sdram_to_RGB_buffer_wr_sel__reg/di [C43R16]    ii0520|dx_net                           

#### Path 185 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[0]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3519p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1411
+ Data path delay                                                        807
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2218

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [15 14 0]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[0]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                 
REG         [15 14 0]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[0]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net
M7S_EMB18K  [14 12 -1]  652.85  2218.29          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[0] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net

#### Path 186 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[15]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3519p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1411
+ Data path delay                                                        807
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2218

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 14 0]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                  
REG         [15 14 0]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[28]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net
M7S_EMB18K  [14 12 -1]  652.85  2218.29          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[15] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net

#### Path 187 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3519p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1411
+ Data path delay                                                        807
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2218

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 14 0]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk [C33R15]           u_pll_pll_u0|clkout1_net                  
REG         [15 14 0]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[28]/qx [C33R15]             u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net
M7S_EMB18K  [14 12 -1]  652.85  2218.29          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[7] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net

#### Path 188 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3519p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1411
+ Data path delay                                                        807
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2218

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [15 14 0]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[0]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                 
REG         [15 14 0]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[0]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net
M7S_EMB18K  [14 12 -1]  652.85  2218.29          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[8] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net

#### Path 189 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[9]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3528p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                                net name                                 
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[9]/sclk [C35R15]             u_pll_pll_u0|clkout1_net                 
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[9]/qx [C35R15]               u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net
M7S_EMB18K  [14 16 -1]  751.35  2224.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[10] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net

#### Path 190 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[25]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[14]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3528p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[25]/sclk [C35R15]            u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[25]/qx [C35R15]              u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net
M7S_EMB18K  [14 16 -1]  751.35  2224.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[14] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net

#### Path 191 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[29]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[15]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3528p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[29]/sclk [C35R15]            u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[29]/qx [C35R15]              u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net
M7S_EMB18K  [14 16 -1]  751.35  2224.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[15] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net

#### Path 192 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[1]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3528p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[5]/sclk [C35R15]            u_pll_pll_u0|clkout1_net                 
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[5]/qx [C35R15]              u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net
M7S_EMB18K  [14 16 -1]  751.35  2224.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[1] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net

#### Path 193 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[9]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[2]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3528p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[9]/sclk [C35R15]            u_pll_pll_u0|clkout1_net                 
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[9]/qx [C35R15]              u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net
M7S_EMB18K  [14 16 -1]  751.35  2224.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[2] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net

#### Path 194 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[13]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3528p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[13]/sclk [C35R15]           u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[13]/qx [C35R15]             u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net
M7S_EMB18K  [14 16 -1]  751.35  2224.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[3] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net

#### Path 195 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[25]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3528p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[25]/sclk [C35R15]           u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[25]/qx [C35R15]             u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net
M7S_EMB18K  [14 16 -1]  751.35  2224.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[6] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net

#### Path 196 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[29]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3528p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[29]/sclk [C35R15]           u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[29]/qx [C35R15]             u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net
M7S_EMB18K  [14 16 -1]  751.35  2224.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[7] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net

#### Path 197 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3528p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[5]/sclk [C35R15]            u_pll_pll_u0|clkout1_net                 
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[5]/qx [C35R15]              u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net
M7S_EMB18K  [14 16 -1]  751.35  2224.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[9] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net

#### Path 198 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[18]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[12]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3528p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[18]/sclk [C35R15]            u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[18]/qx [C35R15]              u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net
M7S_EMB18K  [14 16 -1]  751.35  2224.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[12] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net

#### Path 199 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[18]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3528p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[18]/sclk [C35R15]           u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[18]/qx [C35R15]             u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net
M7S_EMB18K  [14 16 -1]  751.35  2224.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[4] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net

#### Path 200 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[15]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3528p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[15]/sclk [C35R15]            u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[15]/qx [C35R15]              u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net
M7S_EMB18K  [14 16 -1]  751.35  2224.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[11] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net

#### Path 201 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[19]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[12]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3528p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[19]/sclk [C35R15]            u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[19]/qx [C35R15]              u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net
M7S_EMB18K  [14 16 -1]  751.35  2224.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[12] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net

#### Path 202 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[15]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3528p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[15]/sclk [C35R15]           u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[15]/qx [C35R15]             u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net
M7S_EMB18K  [14 16 -1]  751.35  2224.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[3] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net

#### Path 203 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[19]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3528p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[19]/sclk [C35R15]           u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[19]/qx [C35R15]             u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net
M7S_EMB18K  [14 16 -1]  751.35  2224.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[4] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net

#### Path 204 ########################################################

Start       u_sdram_to_RGB_bmp_fig_cnt__reg[2]/sclk
End         u_sdram_to_RGB_bmp_fig_cnt__reg[2]/di
Reference   u_sdram_to_RGB_bmp_fig_cnt__reg[2]/sclk
Path slack  3530p

Reference arrival time                                                  1455
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6137

Starting arrival time                                                   1455
+ Data path delay                                                       1151
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2606

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 21 0]    0.00  1455.40          u_sdram_to_RGB_bmp_fig_cnt__reg[2]/sclk [C37R22]  u_pll_pll_u0|clkout1_net                 
REG         [17 21 0]  154.00  1609.40       3  u_sdram_to_RGB_bmp_fig_cnt__reg[2]/qx [C37R22]    u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net
LUT4        [17 20 0]  495.61  2105.01          ii0516/f1 [C37R21]                                u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net
LUT4        [17 20 0]   78.00  2183.01       1  ii0516/dx [C37R21]                                ii0516|dx_net                            
REG         [17 21 0]  423.30  2606.30          u_sdram_to_RGB_bmp_fig_cnt__reg[2]/di [C37R22]    ii0516|dx_net                            

#### Path 205 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[1]/sclk
End         u_sdram_to_RGB_emb_addr_wr__reg[3]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[3]/sclk
Path slack  3540p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1133
+ Data path delay                                                       1142
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2275

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 15 0]    0.00  1133.00          u_sdram_to_RGB_emb_addr_wr__reg[1]/sclk [C37R16]  u_pll_pll_u0|clkout1_net                 
REG         [17 15 0]  154.00  1287.00       5  u_sdram_to_RGB_emb_addr_wr__reg[1]/qx [C37R16]    u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net
LUT4        [17 15 0]  422.43  1709.43          ii0553/f2 [C37R16]                                u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net
LUT4        [17 15 0]  137.00  1846.43       1  ii0553/dx [C37R16]                                ii0553|dx_net                            
REG         [18 15 0]  428.30  2274.73          u_sdram_to_RGB_emb_addr_wr__reg[3]/di [C39R16]    ii0553|dx_net                            

#### Path 206 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[0]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3552p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1273
+ Data path delay                                                        912
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2185

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[3]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                 
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[3]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net
M7S_EMB18K  [14 12 -1]  758.45  2185.17          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[0] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net

#### Path 207 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[23]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[13]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3552p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1273
+ Data path delay                                                        912
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2185

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[23]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[23]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net
M7S_EMB18K  [14 12 -1]  758.45  2185.17          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[13] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net

#### Path 208 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[27]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[14]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3552p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1273
+ Data path delay                                                        912
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2185

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[27]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[27]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net
M7S_EMB18K  [14 12 -1]  758.45  2185.17          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[14] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net

#### Path 209 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[23]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3552p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1273
+ Data path delay                                                        912
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2185

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[23]/sclk [C35R16]           u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[23]/qx [C35R16]             u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net
M7S_EMB18K  [14 12 -1]  758.45  2185.17          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[5] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net

#### Path 210 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[27]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3552p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1273
+ Data path delay                                                        912
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2185

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[27]/sclk [C35R16]           u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[27]/qx [C35R16]             u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net
M7S_EMB18K  [14 12 -1]  758.45  2185.17          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[6] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net

#### Path 211 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3552p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1273
+ Data path delay                                                        912
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2185

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[3]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                 
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[3]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net
M7S_EMB18K  [14 12 -1]  758.45  2185.17          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[8] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net

#### Path 212 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[0]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3552p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1273
+ Data path delay                                                        912
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2185

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[2]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                 
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[2]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net
M7S_EMB18K  [14 12 -1]  758.45  2185.17          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[0] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net

#### Path 213 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[26]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[14]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3552p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1273
+ Data path delay                                                        912
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2185

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[26]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[26]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net
M7S_EMB18K  [14 12 -1]  758.45  2185.17          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[14] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net

#### Path 214 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[30]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[15]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3552p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1273
+ Data path delay                                                        912
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2185

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[30]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[30]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net
M7S_EMB18K  [14 12 -1]  758.45  2185.17          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[15] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net

#### Path 215 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[1]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3552p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1273
+ Data path delay                                                        912
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2185

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[6]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                 
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[6]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net
M7S_EMB18K  [14 12 -1]  758.45  2185.17          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[1] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net

#### Path 216 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[14]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3552p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1273
+ Data path delay                                                        912
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2185

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[14]/sclk [C35R16]           u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[14]/qx [C35R16]             u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net
M7S_EMB18K  [14 12 -1]  758.45  2185.17          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[3] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net

#### Path 217 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[26]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3552p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1273
+ Data path delay                                                        912
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2185

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[26]/sclk [C35R16]           u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[26]/qx [C35R16]             u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net
M7S_EMB18K  [14 12 -1]  758.45  2185.17          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[6] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net

#### Path 218 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[30]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3552p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1273
+ Data path delay                                                        912
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2185

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[30]/sclk [C35R16]           u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[30]/qx [C35R16]             u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net
M7S_EMB18K  [14 12 -1]  758.45  2185.17          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[7] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net

#### Path 219 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3552p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1273
+ Data path delay                                                        912
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2185

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[2]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                 
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[2]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net
M7S_EMB18K  [14 12 -1]  758.45  2185.17          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[8] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net

#### Path 220 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3552p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1273
+ Data path delay                                                        912
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2185

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[6]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                 
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[6]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net
M7S_EMB18K  [14 12 -1]  758.45  2185.17          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[9] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net

#### Path 221 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[22]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[13]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3565p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1341
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2173

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 13 0]     0.00  1340.52          u_sdram_to_RGB_ahm_rdata_r__reg[22]/sclk [C35R14]            u_pll_pll_u0|clkout1_net                  
REG         [16 13 0]   154.00  1494.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[22]/qx [C35R14]              u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net
M7S_EMB18K  [14 12 -1]  678.05  2172.57          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[13] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net

#### Path 222 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[22]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3565p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1341
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2173

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 13 0]     0.00  1340.52          u_sdram_to_RGB_ahm_rdata_r__reg[22]/sclk [C35R14]           u_pll_pll_u0|clkout1_net                  
REG         [16 13 0]   154.00  1494.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[22]/qx [C35R14]             u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net
M7S_EMB18K  [14 12 -1]  678.05  2172.57          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[5] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net

#### Path 223 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[0]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3565p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1341
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2173

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 13 0]     0.00  1340.52          u_sdram_to_RGB_ahm_rdata_r__reg[1]/sclk [C35R14]            u_pll_pll_u0|clkout1_net                 
REG         [16 13 0]   154.00  1494.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[1]/qx [C35R14]              u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net
M7S_EMB18K  [14 12 -1]  678.05  2172.57          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[0] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net

#### Path 224 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[17]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[12]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3565p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1341
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2173

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 13 0]     0.00  1340.52          u_sdram_to_RGB_ahm_rdata_r__reg[17]/sclk [C35R14]            u_pll_pll_u0|clkout1_net                  
REG         [16 13 0]   154.00  1494.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[17]/qx [C35R14]              u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net
M7S_EMB18K  [14 12 -1]  678.05  2172.57          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[12] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net

#### Path 225 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[21]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[13]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3565p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1341
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2173

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 13 0]     0.00  1340.52          u_sdram_to_RGB_ahm_rdata_r__reg[21]/sclk [C35R14]            u_pll_pll_u0|clkout1_net                  
REG         [16 13 0]   154.00  1494.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[21]/qx [C35R14]              u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net
M7S_EMB18K  [14 12 -1]  678.05  2172.57          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[13] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net

#### Path 226 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[17]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3565p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1341
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2173

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 13 0]     0.00  1340.52          u_sdram_to_RGB_ahm_rdata_r__reg[17]/sclk [C35R14]           u_pll_pll_u0|clkout1_net                  
REG         [16 13 0]   154.00  1494.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[17]/qx [C35R14]             u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net
M7S_EMB18K  [14 12 -1]  678.05  2172.57          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[4] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net

#### Path 227 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[21]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3565p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1341
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2173

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 13 0]     0.00  1340.52          u_sdram_to_RGB_ahm_rdata_r__reg[21]/sclk [C35R14]           u_pll_pll_u0|clkout1_net                  
REG         [16 13 0]   154.00  1494.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[21]/qx [C35R14]             u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net
M7S_EMB18K  [14 12 -1]  678.05  2172.57          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[5] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net

#### Path 228 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3565p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1341
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2173

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 13 0]     0.00  1340.52          u_sdram_to_RGB_ahm_rdata_r__reg[1]/sclk [C35R14]            u_pll_pll_u0|clkout1_net                 
REG         [16 13 0]   154.00  1494.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[1]/qx [C35R14]              u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net
M7S_EMB18K  [14 12 -1]  678.05  2172.57          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[8] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net

#### Path 229 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[10]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3573p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1432
+ Data path delay                                                        747
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2178

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [13 15 0]     0.00  1431.72          u_sdram_to_RGB_ahm_rdata_r__reg[10]/sclk [C29R16]            u_pll_pll_u0|clkout1_net                  
REG         [13 15 0]   154.00  1585.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[10]/qx [C29R16]              u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net
M7S_EMB18K  [14 16 -1]  592.65  2178.38          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[10] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net

#### Path 230 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[10]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[2]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3573p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1432
+ Data path delay                                                        747
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2178

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [13 15 0]     0.00  1431.72          u_sdram_to_RGB_ahm_rdata_r__reg[10]/sclk [C29R16]           u_pll_pll_u0|clkout1_net                  
REG         [13 15 0]   154.00  1585.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[10]/qx [C29R16]             u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net
M7S_EMB18K  [14 16 -1]  592.65  2178.38          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[2] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net

#### Path 231 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3593p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1277
+ Data path delay                                                        868
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2145

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk [C35R17]           u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C35R17]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net
M7S_EMB18K  [14 12 -1]  713.91  2144.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[10] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net

#### Path 232 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3606p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1314
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2131

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net
M7S_EMB18K  [14 12 -1]  663.41  2131.38          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[4] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net

#### Path 233 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[11]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3610p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1314
+ Data path delay                                                        813
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2127

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_ahm_rdata_r__reg[11]/sclk [C33R16]            u_pll_pll_u0|clkout1_net                  
REG         [15 15 0]   154.00  1467.96       4  u_sdram_to_RGB_ahm_rdata_r__reg[11]/qx [C33R16]              u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net
M7S_EMB18K  [14 12 -1]  658.95  2126.92          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[10] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net

#### Path 234 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[11]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[2]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3610p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1314
+ Data path delay                                                        813
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2127

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_ahm_rdata_r__reg[11]/sclk [C33R16]           u_pll_pll_u0|clkout1_net                  
REG         [15 15 0]   154.00  1467.96       4  u_sdram_to_RGB_ahm_rdata_r__reg[11]/qx [C33R16]             u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net
M7S_EMB18K  [14 12 -1]  658.95  2126.92          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[2] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net

#### Path 235 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[12]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]/sclk
Path slack  3612p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1283
+ Data path delay                                                       1008
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2291

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [20 14 0]    0.00  1283.00          u_sdram_to_RGB_dma_addr__reg[12]/sclk [C43R15]            u_pll_pll_u0|clkout1_net               
REG         [20 14 0]  154.00  1437.00       1  u_sdram_to_RGB_dma_addr__reg[12]/qx [C43R15]              u_sdram_to_RGB_dma_addr__reg[12]|qx_net
LUT4        [18 13 0]  672.69  2109.69          ii0711/f3 [C39R14]                                        u_sdram_to_RGB_dma_addr__reg[12]|qx_net
LUT4        [18 13 0]  142.00  2251.69       1  ii0711/dx [C39R14]                                        ii0711|dx_net                          
REG         [18 13 0]   39.50  2291.19          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]/di [C39R14]  ii0711|dx_net                          

#### Path 236 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[13]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]/sclk
Path slack  3612p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1283
+ Data path delay                                                       1008
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2291

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [20 14 0]    0.00  1283.00          u_sdram_to_RGB_dma_addr__reg[13]/sclk [C43R15]            u_pll_pll_u0|clkout1_net               
REG         [20 14 0]  154.00  1437.00       1  u_sdram_to_RGB_dma_addr__reg[13]/qx [C43R15]              u_sdram_to_RGB_dma_addr__reg[13]|qx_net
LUT4        [18 13 0]  672.69  2109.69          ii0712/f3 [C39R14]                                        u_sdram_to_RGB_dma_addr__reg[13]|qx_net
LUT4        [18 13 0]  142.00  2251.69       1  ii0712/dx [C39R14]                                        ii0712|dx_net                          
REG         [18 13 0]   39.50  2291.19          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]/di [C39R14]  ii0712|dx_net                          

#### Path 237 ########################################################

Start       u_sdram_to_RGB_display_before_bmp__reg/sclk
End         u_sdram_to_RGB_bmp_fig_cnt__reg[0]/di
Reference   u_sdram_to_RGB_bmp_fig_cnt__reg[0]/sclk
Path slack  3615p

Reference arrival time                                                  1351
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6033

Starting arrival time                                                   1301
+ Data path delay                                                       1117
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2418

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                         net name                                     
----------  ---------  ------  -------  ------  ----------------------------------------------------  ---------------------------------------------
REG         [18 18 0]    0.00  1301.00          u_sdram_to_RGB_display_before_bmp__reg/sclk [C39R19]  u_pll_pll_u0|clkout1_net                     
REG         [18 18 0]  154.00  1455.00       8  u_sdram_to_RGB_display_before_bmp__reg/qx [C39R19]    u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [17 20 0]  786.11  2241.11          ii0513/f2 [C37R21]                                    u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [17 20 0]  137.00  2378.11       1  ii0513/dx [C37R21]                                    ii0513|dx_net                                
REG         [17 20 0]   39.50  2417.61          u_sdram_to_RGB_bmp_fig_cnt__reg[0]/di [C37R21]        ii0513|dx_net                                

#### Path 238 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3621p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1314
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2131

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net
M7S_EMB18K  [14 16 -1]  662.91  2130.88          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[4] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net

#### Path 239 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[0]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3645p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1273
+ Data path delay                                                        834
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2107

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[2]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                 
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[2]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net
M7S_EMB18K  [14 16 -1]  680.26  2106.98          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[0] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net

#### Path 240 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[14]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3645p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1273
+ Data path delay                                                        834
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2107

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[14]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[14]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net
M7S_EMB18K  [14 16 -1]  680.26  2106.98          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[11] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net

#### Path 241 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[26]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[14]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3645p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1273
+ Data path delay                                                        834
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2107

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[26]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[26]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net
M7S_EMB18K  [14 16 -1]  680.26  2106.98          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[14] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net

#### Path 242 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[30]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[15]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3645p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1273
+ Data path delay                                                        834
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2107

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[30]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[30]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net
M7S_EMB18K  [14 16 -1]  680.26  2106.98          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[15] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net

#### Path 243 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[1]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3645p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1273
+ Data path delay                                                        834
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2107

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[6]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                 
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[6]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net
M7S_EMB18K  [14 16 -1]  680.26  2106.98          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[1] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net

#### Path 244 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[14]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3645p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1273
+ Data path delay                                                        834
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2107

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[14]/sclk [C35R16]           u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[14]/qx [C35R16]             u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net
M7S_EMB18K  [14 16 -1]  680.26  2106.98          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[3] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net

#### Path 245 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[26]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3645p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1273
+ Data path delay                                                        834
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2107

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[26]/sclk [C35R16]           u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[26]/qx [C35R16]             u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net
M7S_EMB18K  [14 16 -1]  680.26  2106.98          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[6] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net

#### Path 246 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[30]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3645p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1273
+ Data path delay                                                        834
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2107

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[30]/sclk [C35R16]           u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[30]/qx [C35R16]             u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net
M7S_EMB18K  [14 16 -1]  680.26  2106.98          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[7] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net

#### Path 247 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3645p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1273
+ Data path delay                                                        834
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2107

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[2]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                 
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[2]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net
M7S_EMB18K  [14 16 -1]  680.26  2106.98          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[8] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net

#### Path 248 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3645p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1273
+ Data path delay                                                        834
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2107

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[6]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                 
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[6]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net
M7S_EMB18K  [14 16 -1]  680.26  2106.98          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[9] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net

#### Path 249 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[0]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3645p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1273
+ Data path delay                                                        834
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2107

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[3]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                 
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[3]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net
M7S_EMB18K  [14 16 -1]  680.26  2106.98          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[0] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net

#### Path 250 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[23]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[13]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3645p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1273
+ Data path delay                                                        834
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2107

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[23]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[23]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net
M7S_EMB18K  [14 16 -1]  680.26  2106.98          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[13] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net

#### Path 251 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[27]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[14]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3645p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1273
+ Data path delay                                                        834
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2107

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[27]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[27]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net
M7S_EMB18K  [14 16 -1]  680.26  2106.98          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[14] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net

#### Path 252 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[23]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3645p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1273
+ Data path delay                                                        834
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2107

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[23]/sclk [C35R16]           u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[23]/qx [C35R16]             u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net
M7S_EMB18K  [14 16 -1]  680.26  2106.98          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[5] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net

#### Path 253 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[27]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3645p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1273
+ Data path delay                                                        834
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2107

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[27]/sclk [C35R16]           u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[27]/qx [C35R16]             u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net
M7S_EMB18K  [14 16 -1]  680.26  2106.98          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[6] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net

#### Path 254 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3645p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1273
+ Data path delay                                                        834
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2107

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[3]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                 
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[3]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net
M7S_EMB18K  [14 16 -1]  680.26  2106.98          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[8] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net

#### Path 255 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg/sclk
End         u_sdram_to_RGB_other_1_beat_valid__reg/di
Reference   u_sdram_to_RGB_other_1_beat_valid__reg/sclk
Path slack  3655p

Reference arrival time                                                  1118
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5799

Starting arrival time                                                   1283
+ Data path delay                                                        861
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2144

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [20 14 0]    0.00  1283.00          u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg/sclk [C43R15]  u_pll_pll_u0|clkout1_net                             
REG         [20 14 0]  154.00  1437.00       2  u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg/qx [C43R15]    u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net
LUT4        [22 14 0]  589.10  2026.10          ii0578/f1 [C47R15]                                            u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net
LUT4        [22 14 0]   78.00  2104.10       1  ii0578/dx [C47R15]                                            ii0578|dx_net                                        
REG         [22 14 0]   39.50  2143.61          u_sdram_to_RGB_other_1_beat_valid__reg/di [C47R15]            ii0578|dx_net                                        

#### Path 256 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[31]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[15]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3682p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1133
+ Data path delay                                                        922
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [17 15 0]     0.00  1133.00          u_sdram_to_RGB_ahm_rdata_r__reg[31]/sclk [C37R16]            u_pll_pll_u0|clkout1_net                  
REG         [17 15 0]   154.00  1287.00       4  u_sdram_to_RGB_ahm_rdata_r__reg[31]/qx [C37R16]              u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net
M7S_EMB18K  [14 12 -1]  768.35  2055.35          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[15] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net

#### Path 257 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[31]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3682p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5737

Starting arrival time                                                   1133
+ Data path delay                                                        922
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [17 15 0]     0.00  1133.00          u_sdram_to_RGB_ahm_rdata_r__reg[31]/sclk [C37R16]           u_pll_pll_u0|clkout1_net                  
REG         [17 15 0]   154.00  1287.00       4  u_sdram_to_RGB_ahm_rdata_r__reg[31]/qx [C37R16]             u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net
M7S_EMB18K  [14 12 -1]  768.35  2055.35          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[7] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net

#### Path 258 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[11]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]/sclk
Path slack  3688p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1177
+ Data path delay                                                       1038
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2216

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [21 14 0]    0.00  1177.36          u_sdram_to_RGB_dma_addr__reg[11]/sclk [C45R15]            u_pll_pll_u0|clkout1_net               
REG         [21 14 0]  154.00  1331.36       1  u_sdram_to_RGB_dma_addr__reg[11]/qx [C45R15]              u_sdram_to_RGB_dma_addr__reg[11]|qx_net
LUT4        [18 13 0]  702.69  2034.05          ii0710/f3 [C39R14]                                        u_sdram_to_RGB_dma_addr__reg[11]|qx_net
LUT4        [18 13 0]  142.00  2176.05       1  ii0710/dx [C39R14]                                        ii0710|dx_net                          
REG         [18 13 0]   39.50  2215.55          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]/di [C39R14]  ii0710|dx_net                          

#### Path 259 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[11]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3697p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1314
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_ahm_rdata_r__reg[11]/sclk [C33R16]            u_pll_pll_u0|clkout1_net                  
REG         [15 15 0]   154.00  1467.96       4  u_sdram_to_RGB_ahm_rdata_r__reg[11]/qx [C33R16]              u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net
M7S_EMB18K  [14 16 -1]  587.15  2055.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[10] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net

#### Path 260 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[11]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[2]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3697p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1314
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_ahm_rdata_r__reg[11]/sclk [C33R16]           u_pll_pll_u0|clkout1_net                  
REG         [15 15 0]   154.00  1467.96       4  u_sdram_to_RGB_ahm_rdata_r__reg[11]/qx [C33R16]             u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net
M7S_EMB18K  [14 16 -1]  587.15  2055.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[2] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net

#### Path 261 ########################################################

Start       u_sdram_to_RGB_v_valid_r__reg[0]/sclk
End         u_sdram_to_RGB_display_period_align__reg/di
Reference   u_sdram_to_RGB_display_period_align__reg/sclk
Path slack  3699p

Reference arrival time                                                  1114
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5795

Starting arrival time                                                   1133
+ Data path delay                                                        964
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2097

Data path   XY                                  instance/pin name                                                                            
model name  location    delay       AT  fanout  [CR location]                                         net name                               
----------  ---------  ------  -------  ------  ----------------------------------------------------  ---------------------------------------
REG         [18 15 0]    0.00  1133.00          u_sdram_to_RGB_v_valid_r__reg[0]/sclk [C39R16]        u_pll_pll_u0|clkout1_net               
REG         [18 15 0]  154.00  1287.00       3  u_sdram_to_RGB_v_valid_r__reg[0]/qx [C39R16]          u_sdram_to_RGB_v_valid_r__reg[0]|qx_net
LUT4        [21 15 0]  633.11  1920.11          ii0524/f2 [C45R16]                                    u_sdram_to_RGB_v_valid_r__reg[0]|qx_net
LUT4        [21 15 0]  137.00  2057.11       1  ii0524/dx [C45R16]                                    ii0524|dx_net                          
REG         [21 15 0]   39.50  2096.61          u_sdram_to_RGB_display_period_align__reg/di [C45R16]  ii0524|dx_net                          

#### Path 262 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]/sclk
Path slack  3705p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1169
+ Data path delay                                                       1030
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2198

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [20 11 0]    0.00  1168.64          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]/sclk [C43R12]  u_pll_pll_u0|clkout1_net                           
REG         [20 11 0]  154.00  1322.64       6  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]/qx [C43R12]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net
LUT4        [18 13 0]  758.10  2080.75          ii0714/f1 [C39R14]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net
LUT4        [18 13 0]   78.00  2158.75       1  ii0714/dx [C39R14]                                          ii0714|dx_net                                      
REG         [18 13 0]   39.50  2198.25          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]/di [C39R14]    ii0714|dx_net                                      

#### Path 263 ########################################################

Start       u_sdram_to_RGB_de_i_r__reg[1]/sclk
End         u_sdram_to_RGB_de_i_start_pulse__reg/di
Reference   u_sdram_to_RGB_de_i_start_pulse__reg/sclk
Path slack  3718p

Reference arrival time                                                  1114
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5795

Starting arrival time                                                   1226
+ Data path delay                                                        852
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2077

Data path   XY                                  instance/pin name                                                                     
model name  location    delay       AT  fanout  [CR location]                                     net name                            
----------  ---------  ------  -------  ------  ------------------------------------------------  ------------------------------------
REG         [20 15 0]    0.00  1225.68          u_sdram_to_RGB_de_i_r__reg[1]/sclk [C43R16]       u_pll_pll_u0|clkout1_net            
REG         [20 15 0]  154.00  1379.68       1  u_sdram_to_RGB_de_i_r__reg[1]/qx [C43R16]         u_sdram_to_RGB_de_i_r__reg[1]|qx_net
LUT4        [21 15 0]  521.11  1900.79          ii0522/f2 [C45R16]                                u_sdram_to_RGB_de_i_r__reg[1]|qx_net
LUT4        [21 15 0]  137.00  2037.79       1  ii0522/dx [C45R16]                                ii0522|dx_net                       
REG         [21 15 0]   39.50  2077.29          u_sdram_to_RGB_de_i_start_pulse__reg/di [C45R16]  ii0522|dx_net                       

#### Path 264 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3721p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1277
+ Data path delay                                                        754
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2031

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net
M7S_EMB18K  [14 16 -1]  599.91  2030.51          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[6] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net

#### Path 265 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3727p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1277
+ Data path delay                                                        748
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2025

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk [C35R17]           u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C35R17]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net
M7S_EMB18K  [14 16 -1]  594.41  2025.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[11] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net

#### Path 266 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3727p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1277
+ Data path delay                                                        748
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2025

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net
M7S_EMB18K  [14 16 -1]  594.41  2025.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[5] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net

#### Path 267 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3727p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1277
+ Data path delay                                                        748
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2025

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net
M7S_EMB18K  [14 16 -1]  594.41  2025.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[7] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net

#### Path 268 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3727p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1277
+ Data path delay                                                        748
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2025

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net
M7S_EMB18K  [14 16 -1]  594.41  2025.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[8] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net

#### Path 269 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[1]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3738p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1277
+ Data path delay                                                        737
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2014

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_ahm_rdata_r__reg[7]/sclk [C35R17]            u_pll_pll_u0|clkout1_net                 
REG         [16 16 0]   154.00  1430.60       4  u_sdram_to_RGB_ahm_rdata_r__reg[7]/qx [C35R17]              u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net
M7S_EMB18K  [14 16 -1]  583.15  2013.75          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[1] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net

#### Path 270 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3738p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1277
+ Data path delay                                                        737
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2014

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_ahm_rdata_r__reg[7]/sclk [C35R17]            u_pll_pll_u0|clkout1_net                 
REG         [16 16 0]   154.00  1430.60       4  u_sdram_to_RGB_ahm_rdata_r__reg[7]/qx [C35R17]              u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net
M7S_EMB18K  [14 16 -1]  583.15  2013.75          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[9] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net

#### Path 271 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[29]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]/sclk
Path slack  3741p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1231
+ Data path delay                                                        932
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2162

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [18 14 0]    0.00  1230.60          u_sdram_to_RGB_dma_addr__reg[29]/sclk [C39R15]            u_pll_pll_u0|clkout1_net               
REG         [18 14 0]  154.00  1384.60       1  u_sdram_to_RGB_dma_addr__reg[29]/qx [C39R15]              u_sdram_to_RGB_dma_addr__reg[29]|qx_net
LUT4        [17 13 0]  596.19  1980.79          ii0728/f3 [C37R14]                                        u_sdram_to_RGB_dma_addr__reg[29]|qx_net
LUT4        [17 13 0]  142.00  2122.79       1  ii0728/dx [C37R14]                                        ii0728|dx_net                          
REG         [17 13 0]   39.50  2162.29          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]/di [C37R14]  ii0728|dx_net                          

#### Path 272 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]/sclk
Path slack  3750p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1209
+ Data path delay                                                        945
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2154

Data path   XY                                  instance/pin name                                                                                                
model name  location    delay       AT  fanout  [CR location]                                                net name                                            
----------  ---------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [16 10 0]    0.00  1208.60          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]/sclk [C35R11]  u_pll_pll_u0|clkout1_net                            
REG         [16 10 0]  154.00  1362.60       3  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]/qx [C35R11]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net
LUT4        [17 13 0]  673.60  2036.20          ii0731/f1 [C37R14]                                           u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net
LUT4        [17 13 0]   78.00  2114.21       1  ii0731/dx [C37R14]                                           ii0731|dx_net                                       
REG         [17 13 0]   39.50  2153.71          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]/di [C37R14]     ii0731|dx_net                                       

#### Path 273 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr0__reg/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ceb
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3754p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -847
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5705

Starting arrival time                                                   1133
+ Data path delay                                                        818
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1951

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REG         [17 15 0]     0.00  1133.00          u_sdram_to_RGB_ahm_rdata_push_wr0__reg/sclk [C37R16]      u_pll_pll_u0|clkout1_net                     
REG         [17 15 0]   154.00  1287.00       4  u_sdram_to_RGB_ahm_rdata_push_wr0__reg/qx [C37R16]        u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net
M7S_EMB18K  [14 16 -1]  663.85  1950.85          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ceb [C31R17]  u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net

#### Path 274 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr0__reg/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ceb
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3772p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -829
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5723

Starting arrival time                                                   1133
+ Data path delay                                                        818
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1951

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REG         [17 15 0]     0.00  1133.00          u_sdram_to_RGB_ahm_rdata_push_wr0__reg/sclk [C37R16]      u_pll_pll_u0|clkout1_net                     
REG         [17 15 0]   154.00  1287.00       4  u_sdram_to_RGB_ahm_rdata_push_wr0__reg/qx [C37R16]        u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net
M7S_EMB18K  [14 16 -1]  663.85  1950.85          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ceb [C31R17]  u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net

#### Path 275 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[31]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[15]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3775p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1133
+ Data path delay                                                        844
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1977

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [17 15 0]     0.00  1133.00          u_sdram_to_RGB_ahm_rdata_r__reg[31]/sclk [C37R16]            u_pll_pll_u0|clkout1_net                  
REG         [17 15 0]   154.00  1287.00       4  u_sdram_to_RGB_ahm_rdata_r__reg[31]/qx [C37R16]              u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net
M7S_EMB18K  [14 16 -1]  690.05  1977.05          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[15] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net

#### Path 276 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[31]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3775p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1133
+ Data path delay                                                        844
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1977

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [17 15 0]     0.00  1133.00          u_sdram_to_RGB_ahm_rdata_r__reg[31]/sclk [C37R16]           u_pll_pll_u0|clkout1_net                  
REG         [17 15 0]   154.00  1287.00       4  u_sdram_to_RGB_ahm_rdata_r__reg[31]/qx [C37R16]             u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net
M7S_EMB18K  [14 16 -1]  690.05  1977.05          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[7] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net

#### Path 277 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]/sclk
Path slack  3788p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1057
+ Data path delay                                                       1059
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2116

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [21 11 0]    0.00  1056.80          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]/sclk [C45R12]  u_pll_pll_u0|clkout1_net                           
REG         [21 11 0]  154.00  1210.80       7  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]/qx [C45R12]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net
LUT4        [18 13 0]  787.60  1998.41          ii0713/f1 [C39R14]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net
LUT4        [18 13 0]   78.00  2076.41       1  ii0713/dx [C39R14]                                          ii0713|dx_net                                      
REG         [18 13 0]   39.50  2115.91          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]/di [C39R14]    ii0713|dx_net                                      

#### Path 278 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr0__reg/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ceb
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3795p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -806
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5746

Starting arrival time                                                   1133
+ Data path delay                                                        818
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1951

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REG         [17 15 0]     0.00  1133.00          u_sdram_to_RGB_ahm_rdata_push_wr0__reg/sclk [C37R16]      u_pll_pll_u0|clkout1_net                     
REG         [17 15 0]   154.00  1287.00       4  u_sdram_to_RGB_ahm_rdata_push_wr0__reg/qx [C37R16]        u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net
M7S_EMB18K  [14 16 -1]  663.85  1950.85          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ceb [C31R17]  u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net

#### Path 279 ########################################################

Start       u_sdram_to_RGB_display_before_bmp__reg/sclk
End         u_sdram_to_RGB_bmp_fig_cnt__reg[1]/di
Reference   u_sdram_to_RGB_bmp_fig_cnt__reg[1]/sclk
Path slack  3799p

Reference arrival time                                                  1351
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6033

Starting arrival time                                                   1301
+ Data path delay                                                        933
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2234

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                         net name                                     
----------  ---------  ------  -------  ------  ----------------------------------------------------  ---------------------------------------------
REG         [18 18 0]    0.00  1301.00          u_sdram_to_RGB_display_before_bmp__reg/sclk [C39R19]  u_pll_pll_u0|clkout1_net                     
REG         [18 18 0]  154.00  1455.00       8  u_sdram_to_RGB_display_before_bmp__reg/qx [C39R19]    u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [17 20 0]  661.10  2116.10          ii0515/f1 [C37R21]                                    u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [17 20 0]   78.00  2194.10       1  ii0515/dx [C37R21]                                    ii0515|dx_net                                
REG         [17 20 0]   39.50  2233.61          u_sdram_to_RGB_bmp_fig_cnt__reg[1]/di [C37R21]        ii0515|dx_net                                

#### Path 280 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[14]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[14]/sclk
Path slack  3829p

Reference arrival time                                                  1273
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5954

Starting arrival time                                                   1169
+ Data path delay                                                        957
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2125

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [20 11 0]    0.00  1168.64          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]/sclk [C43R12]  u_pll_pll_u0|clkout1_net                               
REG         [20 11 0]  154.00  1322.64       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]/qx [C43R12]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|qx_net
REG         [16 15 0]  802.69  2125.33          u_sdram_to_RGB_ahm_rdata_r__reg[14]/di [C35R16]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|qx_net

#### Path 281 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr0__reg/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ceb
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3829p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -772
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5780

Starting arrival time                                                   1133
+ Data path delay                                                        818
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1951

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REG         [17 15 0]     0.00  1133.00          u_sdram_to_RGB_ahm_rdata_push_wr0__reg/sclk [C37R16]      u_pll_pll_u0|clkout1_net                     
REG         [17 15 0]   154.00  1287.00       4  u_sdram_to_RGB_ahm_rdata_push_wr0__reg/qx [C37R16]        u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net
M7S_EMB18K  [14 16 -1]  663.85  1950.85          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ceb [C31R17]  u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net

#### Path 282 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]/sclk
End         u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg/di
Reference   u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg/sclk
Path slack  3830p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1222
+ Data path delay                                                        852
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2074

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [17 13 0]    0.00  1222.20          u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]/sclk [C37R14]  u_pll_pll_u0|clkout1_net                         
REG         [17 13 0]  154.00  1376.20       5  u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]/qx [C37R14]    u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net
LUT4        [18 13 0]  521.11  1897.31          ii0638/f2 [C39R14]                                        u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net
LUT4        [18 13 0]  137.00  2034.31       1  ii0638/dx [C39R14]                                        ii0638|dx_net                                    
REG         [18 13 0]   39.50  2073.81          u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg/di [C39R14]  ii0638|dx_net                                    

#### Path 283 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3836p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5752

Starting arrival time                                                   1277
+ Data path delay                                                        639
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1916

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk [C35R17]           u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C35R17]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net
M7S_EMB18K  [14 16 -1]  485.41  1916.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[10] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net

#### Path 284 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer_prev__reg/sclk
End         u_sdram_to_RGB_dma_start_xfer__reg/di
Reference   u_sdram_to_RGB_dma_start_xfer__reg/sclk
Path slack  3849p

Reference arrival time                                                  1231
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5912

Starting arrival time                                                   1226
+ Data path delay                                                        838
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2063

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                          net name                                      
----------  ---------  ------  -------  ------  -----------------------------------------------------  ----------------------------------------------
REG         [20 15 0]    0.00  1225.68          u_sdram_to_RGB_dma_start_xfer_prev__reg/sclk [C43R16]  u_pll_pll_u0|clkout1_net                      
REG         [20 15 0]  154.00  1379.68       1  u_sdram_to_RGB_dma_start_xfer_prev__reg/qx [C43R16]    u_sdram_to_RGB_dma_start_xfer_prev__reg|qx_net
REG         [18 14 0]  683.69  2063.37          u_sdram_to_RGB_dma_start_xfer__reg/di [C39R15]         u_sdram_to_RGB_dma_start_xfer_prev__reg|qx_net

#### Path 285 ########################################################

Start       u_sdram_to_RGB_v_valid_r__reg[0]/sclk
End         u_sdram_to_RGB_v_valid_r__reg[1]/di
Reference   u_sdram_to_RGB_v_valid_r__reg[1]/sclk
Path slack  3873p

Reference arrival time                                                  1177
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5859

Starting arrival time                                                   1133
+ Data path delay                                                        853
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1986

Data path   XY                                  instance/pin name                                                                      
model name  location    delay       AT  fanout  [CR location]                                   net name                               
----------  ---------  ------  -------  ------  ----------------------------------------------  ---------------------------------------
REG         [18 15 0]    0.00  1133.00          u_sdram_to_RGB_v_valid_r__reg[0]/sclk [C39R16]  u_pll_pll_u0|clkout1_net               
REG         [18 15 0]  154.00  1287.00       3  u_sdram_to_RGB_v_valid_r__reg[0]/qx [C39R16]    u_sdram_to_RGB_v_valid_r__reg[0]|qx_net
REG         [21 14 0]  698.69  1985.69          u_sdram_to_RGB_v_valid_r__reg[1]/di [C45R15]    u_sdram_to_RGB_v_valid_r__reg[0]|qx_net

#### Path 286 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[18]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[18]/sclk
Path slack  3883p

Reference arrival time                                                  1319
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6000

Starting arrival time                                                   1161
+ Data path delay                                                        957
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2117

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [20 10 0]    0.00  1160.52          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]/sclk [C43R11]  u_pll_pll_u0|clkout1_net                               
REG         [20 10 0]  154.00  1314.52       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]/qx [C43R11]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|qx_net
REG         [16 14 0]  802.69  2117.21          u_sdram_to_RGB_ahm_rdata_r__reg[18]/di [C35R15]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|qx_net

#### Path 287 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[15]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[15]/sclk
Path slack  3904p

Reference arrival time                                                  1319
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6000

Starting arrival time                                                   1169
+ Data path delay                                                        927
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2096

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [20 11 0]    0.00  1168.64          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]/sclk [C43R12]  u_pll_pll_u0|clkout1_net                               
REG         [20 11 0]  154.00  1322.64       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]/qx [C43R12]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|qx_net
REG         [16 14 0]  773.19  2095.83          u_sdram_to_RGB_ahm_rdata_r__reg[15]/di [C35R15]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|qx_net

#### Path 288 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[1]/sclk
End         u_sdram_to_RGB_emb_addr_wr__reg[2]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[2]/sclk
Path slack  3928p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1133
+ Data path delay                                                        753
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1886

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 15 0]    0.00  1133.00          u_sdram_to_RGB_emb_addr_wr__reg[1]/sclk [C37R16]  u_pll_pll_u0|clkout1_net                 
REG         [17 15 0]  154.00  1287.00       5  u_sdram_to_RGB_emb_addr_wr__reg[1]/qx [C37R16]    u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net
LUT4        [17 15 0]  422.43  1709.43          ii0552/f2 [C37R16]                                u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net
LUT4        [17 15 0]  137.00  1846.43       1  ii0552/dx [C37R16]                                ii0552|dx_net                            
REG         [17 15 0]   39.50  1885.94          u_sdram_to_RGB_emb_addr_wr__reg[2]/di [C37R16]    ii0552|dx_net                            

#### Path 289 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[17]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[17]/sclk
Path slack  3934p

Reference arrival time                                                  1341
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6022

Starting arrival time                                                   1161
+ Data path delay                                                        927
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2088

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [20 10 0]    0.00  1160.52          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]/sclk [C43R11]  u_pll_pll_u0|clkout1_net                               
REG         [20 10 0]  154.00  1314.52       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]/qx [C43R11]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|qx_net
REG         [16 13 0]  773.19  2087.71          u_sdram_to_RGB_ahm_rdata_r__reg[17]/di [C35R14]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|qx_net

#### Path 290 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[1]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[1]/sclk
Path slack  3934p

Reference arrival time                                                  1341
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6022

Starting arrival time                                                   1161
+ Data path delay                                                        927
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2088

Data path   XY                                  instance/pin name                                                                                                    
model name  location    delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  ------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REG         [20 10 0]    0.00  1160.52          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]/sclk [C43R11]  u_pll_pll_u0|clkout1_net                              
REG         [20 10 0]  154.00  1314.52       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]/qx [C43R11]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|qx_net
REG         [16 13 0]  773.19  2087.71          u_sdram_to_RGB_ahm_rdata_r__reg[1]/di [C35R14]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|qx_net

#### Path 291 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[31]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[31]/sclk
Path slack  3941p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1076
+ Data path delay                                                        797
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1873

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [18 11 0]    0.00  1075.72          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]/sclk [C39R12]  u_pll_pll_u0|clkout1_net                               
REG         [18 11 0]  154.00  1229.72       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]/qx [C39R12]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|qx_net
REG         [17 15 0]  643.19  1872.91          u_sdram_to_RGB_ahm_rdata_r__reg[31]/di [C37R16]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|qx_net

#### Path 292 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[7]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[7]/sclk
Path slack  3954p

Reference arrival time                                                  1277
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5958

Starting arrival time                                                   1118
+ Data path delay                                                        886
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2004

Data path   XY                                  instance/pin name                                                                                                    
model name  location    delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  ------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REG         [18 12 0]    0.00  1117.84          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]/sclk [C39R13]  u_pll_pll_u0|clkout1_net                              
REG         [18 12 0]  154.00  1271.84       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]/qx [C39R13]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|qx_net
REG         [16 16 0]  731.69  2003.53          u_sdram_to_RGB_ahm_rdata_r__reg[7]/di [C35R17]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|qx_net

#### Path 293 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3991p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -312
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6225

Starting arrival time                                                   1277
+ Data path delay                                                        958
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2235

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk [C35R17]           u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C35R17]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net
M7S_EMB18K  [14 12 -1]  803.91  2234.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[11] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net

#### Path 294 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[27]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[27]/sclk
Path slack  3993p

Reference arrival time                                                  1273
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5954

Starting arrival time                                                   1076
+ Data path delay                                                        886
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1961

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [18 11 0]    0.00  1075.72          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]/sclk [C39R12]  u_pll_pll_u0|clkout1_net                               
REG         [18 11 0]  154.00  1229.72       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]/qx [C39R12]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|qx_net
REG         [16 15 0]  731.69  1961.41          u_sdram_to_RGB_ahm_rdata_r__reg[27]/di [C35R16]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|qx_net

#### Path 295 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[30]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[30]/sclk
Path slack  3993p

Reference arrival time                                                  1273
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5954

Starting arrival time                                                   1076
+ Data path delay                                                        886
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1961

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [18 11 0]    0.00  1075.72          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]/sclk [C39R12]  u_pll_pll_u0|clkout1_net                               
REG         [18 11 0]  154.00  1229.72       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]/qx [C39R12]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|qx_net
REG         [16 15 0]  731.69  1961.41          u_sdram_to_RGB_ahm_rdata_r__reg[30]/di [C35R16]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|qx_net

#### Path 296 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[2]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[2]/sclk
Path slack  4005p

Reference arrival time                                                  1273
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5954

Starting arrival time                                                   1068
+ Data path delay                                                        881
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1949

Data path   XY                                  instance/pin name                                                                                                    
model name  location    delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  ------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REG         [17 10 0]    0.00  1067.96          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]/sclk [C37R11]  u_pll_pll_u0|clkout1_net                              
REG         [17 10 0]  154.00  1221.96       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]/qx [C37R11]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|qx_net
REG         [16 15 0]  727.19  1949.15          u_sdram_to_RGB_ahm_rdata_r__reg[2]/di [C35R16]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|qx_net

#### Path 297 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[3]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[3]/sclk
Path slack  4005p

Reference arrival time                                                  1273
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5954

Starting arrival time                                                   1068
+ Data path delay                                                        881
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1949

Data path   XY                                  instance/pin name                                                                                                    
model name  location    delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  ------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REG         [17 10 0]    0.00  1067.96          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]/sclk [C37R11]  u_pll_pll_u0|clkout1_net                              
REG         [17 10 0]  154.00  1221.96       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]/qx [C37R11]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|qx_net
REG         [16 15 0]  727.19  1949.15          u_sdram_to_RGB_ahm_rdata_r__reg[3]/di [C35R16]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|qx_net

#### Path 298 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  4006p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -297
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6240

Starting arrival time                                                   1277
+ Data path delay                                                        958
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2235

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk [C35R17]           u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C35R17]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net
M7S_EMB18K  [14 12 -1]  803.91  2234.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[11] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net

#### Path 299 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  4015p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -288
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6249

Starting arrival time                                                   1277
+ Data path delay                                                        958
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2235

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk [C35R17]           u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C35R17]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net
M7S_EMB18K  [14 12 -1]  803.91  2234.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[11] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net

#### Path 300 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[11]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[11]/sclk
Path slack  4028p

Reference arrival time                                                  1314
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5995

Starting arrival time                                                   1076
+ Data path delay                                                        891
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1967

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [18 11 0]    0.00  1075.72          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]/sclk [C39R12]  u_pll_pll_u0|clkout1_net                               
REG         [18 11 0]  154.00  1229.72       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]/qx [C39R12]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|qx_net
REG         [15 15 0]  737.19  1966.91          u_sdram_to_RGB_ahm_rdata_r__reg[11]/di [C33R16]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|qx_net

#### Path 301 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  4037p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -356
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6181

Starting arrival time                                                   1277
+ Data path delay                                                        868
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2145

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net
M7S_EMB18K  [14 12 -1]  713.91  2144.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[9] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net

#### Path 302 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[13]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[13]/sclk
Path slack  4046p

Reference arrival time                                                  1319
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6000

Starting arrival time                                                   1068
+ Data path delay                                                        886
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1954

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [18 10 0]    0.00  1067.96          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]/sclk [C39R11]  u_pll_pll_u0|clkout1_net                               
REG         [18 10 0]  154.00  1221.96       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]/qx [C39R11]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|qx_net
REG         [16 14 0]  731.69  1953.65          u_sdram_to_RGB_ahm_rdata_r__reg[13]/di [C35R15]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|qx_net

#### Path 303 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[29]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[29]/sclk
Path slack  4046p

Reference arrival time                                                  1319
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6000

Starting arrival time                                                   1068
+ Data path delay                                                        886
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1954

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [18 10 0]    0.00  1067.96          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]/sclk [C39R11]  u_pll_pll_u0|clkout1_net                               
REG         [18 10 0]  154.00  1221.96       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]/qx [C39R11]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|qx_net
REG         [16 14 0]  731.69  1953.65          u_sdram_to_RGB_ahm_rdata_r__reg[29]/di [C35R15]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|qx_net

#### Path 304 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  4053p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -340
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6197

Starting arrival time                                                   1277
+ Data path delay                                                        868
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2145

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net
M7S_EMB18K  [14 12 -1]  713.91  2144.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[9] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net

#### Path 305 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  4056p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -337
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6200

Starting arrival time                                                   1277
+ Data path delay                                                        868
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2145

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net
M7S_EMB18K  [14 12 -1]  713.91  2144.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[9] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net

#### Path 306 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[3]/sclk
End         u_sdram_to_RGB_emb_addr_wr_r__reg[3]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk
Path slack  4057p

Reference arrival time                                                  1277
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5958

Starting arrival time                                                   1133
+ Data path delay                                                        768
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1901

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [18 15 0]    0.00  1133.00          u_sdram_to_RGB_emb_addr_wr__reg[3]/sclk [C39R16]  u_pll_pll_u0|clkout1_net                 
REG         [18 15 0]  154.00  1287.00       3  u_sdram_to_RGB_emb_addr_wr__reg[3]/qx [C39R16]    u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net
REG         [16 16 0]  613.69  1900.69          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/di [C35R17]  u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net

#### Path 307 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[8]/sclk
End         u_sdram_to_RGB_emb_addr_wr_r__reg[8]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk
Path slack  4057p

Reference arrival time                                                  1277
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5958

Starting arrival time                                                   1133
+ Data path delay                                                        768
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1901

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [18 15 0]    0.00  1133.00          u_sdram_to_RGB_emb_addr_wr__reg[8]/sclk [C39R16]  u_pll_pll_u0|clkout1_net                 
REG         [18 15 0]  154.00  1287.00       2  u_sdram_to_RGB_emb_addr_wr__reg[8]/qx [C39R16]    u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net
REG         [16 16 0]  613.69  1900.69          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/di [C35R17]  u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net

#### Path 308 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[12]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[12]/sclk
Path slack  4058p

Reference arrival time                                                  1486
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6168

Starting arrival time                                                   1068
+ Data path delay                                                       1041
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2109

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [18 10 0]    0.00  1067.96          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]/sclk [C39R11]  u_pll_pll_u0|clkout1_net                               
REG         [18 10 0]  154.00  1221.96       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]/qx [C39R11]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|qx_net
REG         [13 14 0]  887.19  2109.15          u_sdram_to_RGB_ahm_rdata_r__reg[12]/di [C29R15]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|qx_net

#### Path 309 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[16]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[16]/sclk
Path slack  4058p

Reference arrival time                                                  1486
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6168

Starting arrival time                                                   1068
+ Data path delay                                                       1041
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2109

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [18 10 0]    0.00  1067.96          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]/sclk [C39R11]  u_pll_pll_u0|clkout1_net                               
REG         [18 10 0]  154.00  1221.96       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]/qx [C39R11]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|qx_net
REG         [13 14 0]  887.19  2109.15          u_sdram_to_RGB_ahm_rdata_r__reg[16]/di [C29R15]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|qx_net

#### Path 310 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[9]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[9]/sclk
Path slack  4068p

Reference arrival time                                                  1319
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6000

Starting arrival time                                                   1076
+ Data path delay                                                        857
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1932

Data path   XY                                  instance/pin name                                                                                                    
model name  location    delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  ------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REG         [18 11 0]    0.00  1075.72          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]/sclk [C39R12]  u_pll_pll_u0|clkout1_net                              
REG         [18 11 0]  154.00  1229.72       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]/qx [C39R12]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|qx_net
REG         [16 14 0]  702.69  1932.41          u_sdram_to_RGB_ahm_rdata_r__reg[9]/di [C35R15]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|qx_net

#### Path 311 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[10]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[10]/sclk
Path slack  4068p

Reference arrival time                                                  1432
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6113

Starting arrival time                                                   1118
+ Data path delay                                                        927
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2045

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [17 12 0]    0.00  1117.84          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]/sclk [C37R13]  u_pll_pll_u0|clkout1_net                               
REG         [17 12 0]  154.00  1271.84       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]/qx [C37R13]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|qx_net
REG         [13 15 0]  773.19  2045.03          u_sdram_to_RGB_ahm_rdata_r__reg[10]/di [C29R16]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|qx_net

#### Path 312 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[2]/sclk
End         u_sdram_to_RGB_dma_addr__reg[12]/di
Reference   u_sdram_to_RGB_dma_addr__reg[12]/sclk
Path slack  4069p

Reference arrival time                                                  1283
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5964

Starting arrival time                                                   1226
+ Data path delay                                                        669
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1895

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [20 15 0]    0.00  1225.68          u_sdram_to_RGB_addr_cnt__reg[2]/sclk [C43R16]  u_pll_pll_u0|clkout1_net              
REG         [20 15 0]  154.00  1379.68       4  u_sdram_to_RGB_addr_cnt__reg[2]/qx [C43R16]    u_sdram_to_RGB_addr_cnt__reg[2]|qx_net
REG         [20 14 0]  515.19  1894.87          u_sdram_to_RGB_dma_addr__reg[12]/di [C43R15]   u_sdram_to_RGB_addr_cnt__reg[2]|qx_net

#### Path 313 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[3]/sclk
End         u_sdram_to_RGB_dma_addr__reg[13]/di
Reference   u_sdram_to_RGB_dma_addr__reg[13]/sclk
Path slack  4069p

Reference arrival time                                                  1283
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5964

Starting arrival time                                                   1226
+ Data path delay                                                        669
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1895

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [20 15 0]    0.00  1225.68          u_sdram_to_RGB_addr_cnt__reg[3]/sclk [C43R16]  u_pll_pll_u0|clkout1_net              
REG         [20 15 0]  154.00  1379.68       3  u_sdram_to_RGB_addr_cnt__reg[3]/qx [C43R16]    u_sdram_to_RGB_addr_cnt__reg[3]|qx_net
REG         [20 14 0]  515.19  1894.87          u_sdram_to_RGB_dma_addr__reg[13]/di [C43R15]   u_sdram_to_RGB_addr_cnt__reg[3]|qx_net

#### Path 314 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  4069p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -445
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6092

Starting arrival time                                                   1314
+ Data path delay                                                        709
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2023

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net
M7S_EMB18K  [14 12 -1]  554.84  2022.80          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[3] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net

#### Path 315 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[0]/sclk
End         u_sdram_to_RGB_dma_addr__reg[10]/di
Reference   u_sdram_to_RGB_dma_addr__reg[10]/sclk
Path slack  4076p

Reference arrival time                                                  1177
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5859

Starting arrival time                                                   1114
+ Data path delay                                                        669
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1783

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [21 15 0]    0.00  1113.80          u_sdram_to_RGB_addr_cnt__reg[0]/sclk [C45R16]  u_pll_pll_u0|clkout1_net              
REG         [21 15 0]  154.00  1267.80       6  u_sdram_to_RGB_addr_cnt__reg[0]/qx [C45R16]    u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
REG         [21 14 0]  515.19  1782.99          u_sdram_to_RGB_dma_addr__reg[10]/di [C45R15]   u_sdram_to_RGB_addr_cnt__reg[0]|qx_net

#### Path 316 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[1]/sclk
End         u_sdram_to_RGB_dma_addr__reg[11]/di
Reference   u_sdram_to_RGB_dma_addr__reg[11]/sclk
Path slack  4076p

Reference arrival time                                                  1177
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5859

Starting arrival time                                                   1114
+ Data path delay                                                        669
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1783

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [21 15 0]    0.00  1113.80          u_sdram_to_RGB_addr_cnt__reg[1]/sclk [C45R16]  u_pll_pll_u0|clkout1_net              
REG         [21 15 0]  154.00  1267.80       5  u_sdram_to_RGB_addr_cnt__reg[1]/qx [C45R16]    u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
REG         [21 14 0]  515.19  1782.99          u_sdram_to_RGB_dma_addr__reg[11]/di [C45R15]   u_sdram_to_RGB_addr_cnt__reg[1]|qx_net

#### Path 317 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  4078p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -436
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6101

Starting arrival time                                                   1314
+ Data path delay                                                        709
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2023

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net
M7S_EMB18K  [14 12 -1]  554.84  2022.80          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[3] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net

#### Path 318 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[23]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[23]/sclk
Path slack  4081p

Reference arrival time                                                  1273
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5954

Starting arrival time                                                   1076
+ Data path delay                                                        797
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1873

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [17 11 0]    0.00  1075.72          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]/sclk [C37R12]  u_pll_pll_u0|clkout1_net                               
REG         [17 11 0]  154.00  1229.72       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]/qx [C37R12]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|qx_net
REG         [16 15 0]  643.19  1872.91          u_sdram_to_RGB_ahm_rdata_r__reg[23]/di [C35R16]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|qx_net

#### Path 319 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[26]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[26]/sclk
Path slack  4081p

Reference arrival time                                                  1273
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5954

Starting arrival time                                                   1076
+ Data path delay                                                        797
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1873

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [17 11 0]    0.00  1075.72          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]/sclk [C37R12]  u_pll_pll_u0|clkout1_net                               
REG         [17 11 0]  154.00  1229.72       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]/qx [C37R12]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|qx_net
REG         [16 15 0]  643.19  1872.91          u_sdram_to_RGB_ahm_rdata_r__reg[26]/di [C35R16]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|qx_net

#### Path 320 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[6]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[6]/sclk
Path slack  4081p

Reference arrival time                                                  1273
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5954

Starting arrival time                                                   1076
+ Data path delay                                                        797
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1873

Data path   XY                                  instance/pin name                                                                                                    
model name  location    delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  ------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REG         [17 11 0]    0.00  1075.72          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]/sclk [C37R12]  u_pll_pll_u0|clkout1_net                              
REG         [17 11 0]  154.00  1229.72       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]/qx [C37R12]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|qx_net
REG         [16 15 0]  643.19  1872.91          u_sdram_to_RGB_ahm_rdata_r__reg[6]/di [C35R16]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|qx_net

#### Path 321 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  4084p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -445
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6107

Starting arrival time                                                   1314
+ Data path delay                                                        708
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2022

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net
M7S_EMB18K  [14 16 -1]  554.34  2022.30          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[3] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net

#### Path 322 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  4085p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -429
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6108

Starting arrival time                                                   1314
+ Data path delay                                                        709
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2023

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net
M7S_EMB18K  [14 12 -1]  554.84  2022.80          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[3] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net

#### Path 323 ########################################################

Start       u_sdram_to_RGB_de_i_r__reg[0]/sclk
End         u_sdram_to_RGB_de_i_r__reg[1]/di
Reference   u_sdram_to_RGB_de_i_r__reg[1]/sclk
Path slack  4092p

Reference arrival time                                                  1226
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5907

Starting arrival time                                                   1133
+ Data path delay                                                        682
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1815

Data path   XY                                  instance/pin name                                                                
model name  location    delay       AT  fanout  [CR location]                                net name                            
----------  ---------  ------  -------  ------  -------------------------------------------  ------------------------------------
REG         [18 15 0]    0.00  1133.00          u_sdram_to_RGB_de_i_r__reg[0]/sclk [C39R16]  u_pll_pll_u0|clkout1_net            
REG         [18 15 0]  154.00  1287.00       2  u_sdram_to_RGB_de_i_r__reg[0]/qx [C39R16]    u_sdram_to_RGB_de_i_r__reg[0]|qx_net
REG         [20 15 0]  527.69  1814.69          u_sdram_to_RGB_de_i_r__reg[1]/di [C43R16]    u_sdram_to_RGB_de_i_r__reg[0]|qx_net

#### Path 324 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  4093p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -436
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6116

Starting arrival time                                                   1314
+ Data path delay                                                        708
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2022

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net
M7S_EMB18K  [14 16 -1]  554.34  2022.30          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[3] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net

#### Path 325 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[19]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[19]/sclk
Path slack  4094p

Reference arrival time                                                  1319
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6000

Starting arrival time                                                   1025
+ Data path delay                                                        881
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1906

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [17 9 0]     0.00  1024.60          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]/sclk [C37R10]  u_pll_pll_u0|clkout1_net                               
REG         [17 9 0]   154.00  1178.60       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]/qx [C37R10]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|qx_net
REG         [16 14 0]  727.19  1905.79          u_sdram_to_RGB_ahm_rdata_r__reg[19]/di [C35R15]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|qx_net

#### Path 326 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  4100p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -429
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6123

Starting arrival time                                                   1314
+ Data path delay                                                        708
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2022

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net
M7S_EMB18K  [14 16 -1]  554.34  2022.30          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[3] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net

#### Path 327 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  4119p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -287
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6250

Starting arrival time                                                   1314
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2131

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net
M7S_EMB18K  [14 12 -1]  663.41  2131.38          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[4] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net

#### Path 328 ########################################################

Start       u_sdram_to_RGB_bmp_fig_chg__reg[0]/sclk
End         u_sdram_to_RGB_bmp_fig_chg__reg[1]/di
Reference   u_sdram_to_RGB_bmp_fig_chg__reg[1]/sclk
Path slack  4127p

Reference arrival time                                                  1258
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5939

Starting arrival time                                                   1133
+ Data path delay                                                        679
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1812

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [18 16 0]    0.00  1132.80          u_sdram_to_RGB_bmp_fig_chg__reg[0]/sclk [C39R17]  u_pll_pll_u0|clkout1_net                 
REG         [18 16 0]  154.00  1286.80       2  u_sdram_to_RGB_bmp_fig_chg__reg[0]/qx [C39R17]    u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net
REG         [17 17 0]  525.19  1811.99          u_sdram_to_RGB_bmp_fig_chg__reg[1]/di [C37R18]    u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net

#### Path 329 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[0]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[0]/sclk
Path slack  4134p

Reference arrival time                                                  1411
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6093

Starting arrival time                                                   1068
+ Data path delay                                                        891
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1959

Data path   XY                                  instance/pin name                                                                                                    
model name  location    delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  ------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REG         [18 10 0]    0.00  1067.96          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]/sclk [C39R11]  u_pll_pll_u0|clkout1_net                              
REG         [18 10 0]  154.00  1221.96       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]/qx [C39R11]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|qx_net
REG         [15 14 0]  737.19  1959.15          u_sdram_to_RGB_ahm_rdata_r__reg[0]/di [C33R15]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|qx_net

#### Path 330 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  4134p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -287
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6265

Starting arrival time                                                   1314
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2131

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net
M7S_EMB18K  [14 16 -1]  662.91  2130.88          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[4] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net

#### Path 331 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[25]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[25]/sclk
Path slack  4135p

Reference arrival time                                                  1319
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6000

Starting arrival time                                                   1068
+ Data path delay                                                        797
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1865

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [17 10 0]    0.00  1067.96          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]/sclk [C37R11]  u_pll_pll_u0|clkout1_net                               
REG         [17 10 0]  154.00  1221.96       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]/qx [C37R11]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|qx_net
REG         [16 14 0]  643.19  1865.15          u_sdram_to_RGB_ahm_rdata_r__reg[25]/di [C35R15]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|qx_net

#### Path 332 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[5]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[5]/sclk
Path slack  4135p

Reference arrival time                                                  1319
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6000

Starting arrival time                                                   1068
+ Data path delay                                                        797
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1865

Data path   XY                                  instance/pin name                                                                                                    
model name  location    delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  ------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REG         [17 10 0]    0.00  1067.96          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]/sclk [C37R11]  u_pll_pll_u0|clkout1_net                              
REG         [17 10 0]  154.00  1221.96       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]/qx [C37R11]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|qx_net
REG         [16 14 0]  643.19  1865.15          u_sdram_to_RGB_ahm_rdata_r__reg[5]/di [C35R15]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|qx_net

#### Path 333 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[20]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[20]/sclk
Path slack  4143p

Reference arrival time                                                  1486
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6168

Starting arrival time                                                   1068
+ Data path delay                                                        957
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2025

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [17 10 0]    0.00  1067.96          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]/sclk [C37R11]  u_pll_pll_u0|clkout1_net                               
REG         [17 10 0]  154.00  1221.96       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]/qx [C37R11]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|qx_net
REG         [13 14 0]  802.69  2024.65          u_sdram_to_RGB_ahm_rdata_r__reg[20]/di [C29R15]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|qx_net

#### Path 334 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[4]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[4]/sclk
Path slack  4143p

Reference arrival time                                                  1486
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6168

Starting arrival time                                                   1068
+ Data path delay                                                        957
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2025

Data path   XY                                  instance/pin name                                                                                                    
model name  location    delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  ------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REG         [17 10 0]    0.00  1067.96          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]/sclk [C37R11]  u_pll_pll_u0|clkout1_net                              
REG         [17 10 0]  154.00  1221.96       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]/qx [C37R11]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|qx_net
REG         [13 14 0]  802.69  2024.65          u_sdram_to_RGB_ahm_rdata_r__reg[4]/di [C29R15]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|qx_net

#### Path 335 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  4145p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -261
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6276

Starting arrival time                                                   1314
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2131

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net
M7S_EMB18K  [14 12 -1]  663.41  2131.38          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[4] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net

#### Path 336 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[2]/sclk
End         u_sdram_to_RGB_emb_addr_wr_r__reg[2]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
Path slack  4146p

Reference arrival time                                                  1277
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5958

Starting arrival time                                                   1133
+ Data path delay                                                        679
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1812

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 15 0]    0.00  1133.00          u_sdram_to_RGB_emb_addr_wr__reg[2]/sclk [C37R16]  u_pll_pll_u0|clkout1_net                 
REG         [17 15 0]  154.00  1287.00       4  u_sdram_to_RGB_emb_addr_wr__reg[2]/qx [C37R16]    u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net
REG         [16 16 0]  525.19  1812.19          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/di [C35R17]  u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net

#### Path 337 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[4]/sclk
End         u_sdram_to_RGB_emb_addr_wr_r__reg[4]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk
Path slack  4146p

Reference arrival time                                                  1277
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5958

Starting arrival time                                                   1133
+ Data path delay                                                        679
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1812

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 15 0]    0.00  1133.00          u_sdram_to_RGB_emb_addr_wr__reg[4]/sclk [C37R16]  u_pll_pll_u0|clkout1_net                 
REG         [17 15 0]  154.00  1287.00       5  u_sdram_to_RGB_emb_addr_wr__reg[4]/qx [C37R16]    u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net
REG         [16 16 0]  525.19  1812.19          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/di [C35R17]  u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net

#### Path 338 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[5]/sclk
End         u_sdram_to_RGB_emb_addr_wr_r__reg[5]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk
Path slack  4146p

Reference arrival time                                                  1277
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5958

Starting arrival time                                                   1133
+ Data path delay                                                        679
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1812

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 15 0]    0.00  1133.00          u_sdram_to_RGB_emb_addr_wr__reg[5]/sclk [C37R16]  u_pll_pll_u0|clkout1_net                 
REG         [17 15 0]  154.00  1287.00       4  u_sdram_to_RGB_emb_addr_wr__reg[5]/qx [C37R16]    u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net
REG         [16 16 0]  525.19  1812.19          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/di [C35R17]  u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net

#### Path 339 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[6]/sclk
End         u_sdram_to_RGB_emb_addr_wr_r__reg[6]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk
Path slack  4146p

Reference arrival time                                                  1277
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5958

Starting arrival time                                                   1133
+ Data path delay                                                        679
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1812

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 15 0]    0.00  1133.00          u_sdram_to_RGB_emb_addr_wr__reg[6]/sclk [C37R16]  u_pll_pll_u0|clkout1_net                 
REG         [17 15 0]  154.00  1287.00       3  u_sdram_to_RGB_emb_addr_wr__reg[6]/qx [C37R16]    u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net
REG         [16 16 0]  525.19  1812.19          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/di [C35R17]  u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net

#### Path 340 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  4147p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -259
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6278

Starting arrival time                                                   1314
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2131

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net
M7S_EMB18K  [14 12 -1]  663.41  2131.38          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[4] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net

#### Path 341 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  4152p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -151
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6386

Starting arrival time                                                   1277
+ Data path delay                                                        958
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2235

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net
M7S_EMB18K  [14 12 -1]  803.91  2234.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[8] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net

#### Path 342 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  4158p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -150
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6387

Starting arrival time                                                   1277
+ Data path delay                                                        953
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2230

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net
M7S_EMB18K  [14 12 -1]  798.91  2229.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[6] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net

#### Path 343 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  4160p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -261
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6291

Starting arrival time                                                   1314
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2131

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net
M7S_EMB18K  [14 16 -1]  662.91  2130.88          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[4] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net

#### Path 344 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[28]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk
Path slack  4160p

Reference arrival time                                                  1411
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6093

Starting arrival time                                                   1076
+ Data path delay                                                        857
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1932

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [17 11 0]    0.00  1075.72          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]/sclk [C37R12]  u_pll_pll_u0|clkout1_net                               
REG         [17 11 0]  154.00  1229.72       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]/qx [C37R12]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|qx_net
REG         [15 14 0]  702.69  1932.41          u_sdram_to_RGB_ahm_rdata_r__reg[28]/di [C33R15]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|qx_net

#### Path 345 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  4161p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -142
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6395

Starting arrival time                                                   1277
+ Data path delay                                                        958
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2235

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net
M7S_EMB18K  [14 12 -1]  803.91  2234.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[8] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net

#### Path 346 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  4162p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -259
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6293

Starting arrival time                                                   1314
+ Data path delay                                                        817
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2131

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net
M7S_EMB18K  [14 16 -1]  662.91  2130.88          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[4] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net

#### Path 347 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  4164p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -139
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6398

Starting arrival time                                                   1277
+ Data path delay                                                        958
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2235

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net
M7S_EMB18K  [14 12 -1]  803.91  2234.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[5] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net

#### Path 348 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[24]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[24]/sclk
Path slack  4165p

Reference arrival time                                                  1486
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6168

Starting arrival time                                                   1076
+ Data path delay                                                        927
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2003

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [17 11 0]    0.00  1075.72          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]/sclk [C37R12]  u_pll_pll_u0|clkout1_net                               
REG         [17 11 0]  154.00  1229.72       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]/qx [C37R12]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|qx_net
REG         [13 14 0]  773.19  2002.91          u_sdram_to_RGB_ahm_rdata_r__reg[24]/di [C29R15]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|qx_net

#### Path 349 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[8]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[8]/sclk
Path slack  4165p

Reference arrival time                                                  1486
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6168

Starting arrival time                                                   1076
+ Data path delay                                                        927
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2003

Data path   XY                                  instance/pin name                                                                                                    
model name  location    delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  ------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REG         [17 11 0]    0.00  1075.72          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]/sclk [C37R12]  u_pll_pll_u0|clkout1_net                              
REG         [17 11 0]  154.00  1229.72       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]/qx [C37R12]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|qx_net
REG         [13 14 0]  773.19  2002.91          u_sdram_to_RGB_ahm_rdata_r__reg[8]/di [C29R15]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|qx_net

#### Path 350 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  4168p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -140
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6397

Starting arrival time                                                   1277
+ Data path delay                                                        953
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2230

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net
M7S_EMB18K  [14 12 -1]  798.91  2229.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[6] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net

#### Path 351 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  4169p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -134
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6403

Starting arrival time                                                   1277
+ Data path delay                                                        958
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2235

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net
M7S_EMB18K  [14 12 -1]  803.91  2234.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[8] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net

#### Path 352 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  4171p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -137
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6400

Starting arrival time                                                   1277
+ Data path delay                                                        953
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2230

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net
M7S_EMB18K  [14 12 -1]  798.91  2229.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[6] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net

#### Path 353 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[0]/sclk
End         u_sdram_to_RGB_emb_addr_wr_r__reg[0]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk
Path slack  4181p

Reference arrival time                                                  1314
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5995

Starting arrival time                                                   1133
+ Data path delay                                                        682
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1815

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 15 0]    0.00  1133.00          u_sdram_to_RGB_emb_addr_wr__reg[0]/sclk [C37R16]  u_pll_pll_u0|clkout1_net                 
REG         [17 15 0]  154.00  1287.00       6  u_sdram_to_RGB_emb_addr_wr__reg[0]/qx [C37R16]    u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net
REG         [15 15 0]  527.69  1814.69          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/di [C33R16]  u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net

#### Path 354 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[1]/sclk
End         u_sdram_to_RGB_emb_addr_wr_r__reg[1]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk
Path slack  4181p

Reference arrival time                                                  1314
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5995

Starting arrival time                                                   1133
+ Data path delay                                                        682
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1815

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 15 0]    0.00  1133.00          u_sdram_to_RGB_emb_addr_wr__reg[1]/sclk [C37R16]  u_pll_pll_u0|clkout1_net                 
REG         [17 15 0]  154.00  1287.00       5  u_sdram_to_RGB_emb_addr_wr__reg[1]/qx [C37R16]    u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net
REG         [15 15 0]  527.69  1814.69          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/di [C33R16]  u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net

#### Path 355 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  4183p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -120
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6417

Starting arrival time                                                   1277
+ Data path delay                                                        958
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2235

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net
M7S_EMB18K  [14 12 -1]  803.91  2234.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[5] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net

#### Path 356 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[22]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[22]/sclk
Path slack  4187p

Reference arrival time                                                  1341
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6022

Starting arrival time                                                   1068
+ Data path delay                                                        767
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1835

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [17 10 0]    0.00  1067.96          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]/sclk [C37R11]  u_pll_pll_u0|clkout1_net                               
REG         [17 10 0]  154.00  1221.96       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]/qx [C37R11]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|qx_net
REG         [16 13 0]  613.19  1835.15          u_sdram_to_RGB_ahm_rdata_r__reg[22]/di [C35R14]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|qx_net

#### Path 357 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  4189p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -114
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6423

Starting arrival time                                                   1277
+ Data path delay                                                        958
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2235

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net
M7S_EMB18K  [14 12 -1]  803.91  2234.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[5] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net

#### Path 358 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[21]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[21]/sclk
Path slack  4200p

Reference arrival time                                                  1341
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6022

Starting arrival time                                                   1025
+ Data path delay                                                        797
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1822

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REG         [17 9 0]     0.00  1024.60          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]/sclk [C37R10]  u_pll_pll_u0|clkout1_net                               
REG         [17 9 0]   154.00  1178.60       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]/qx [C37R10]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|qx_net
REG         [16 13 0]  643.19  1821.79          u_sdram_to_RGB_ahm_rdata_r__reg[21]/di [C35R14]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|qx_net

#### Path 359 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  4209p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -99
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6438

Starting arrival time                                                   1277
+ Data path delay                                                        953
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2230

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net
M7S_EMB18K  [14 12 -1]  798.91  2229.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[7] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net

#### Path 360 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  4215p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -312
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6240

Starting arrival time                                                   1277
+ Data path delay                                                        748
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2025

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk [C35R17]           u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C35R17]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net
M7S_EMB18K  [14 16 -1]  594.41  2025.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[11] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net

#### Path 361 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  4215p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -93
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6444

Starting arrival time                                                   1277
+ Data path delay                                                        953
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2230

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net
M7S_EMB18K  [14 12 -1]  798.91  2229.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[7] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net

#### Path 362 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  4218p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -90
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6447

Starting arrival time                                                   1277
+ Data path delay                                                        953
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2230

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net
M7S_EMB18K  [14 12 -1]  798.91  2229.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[7] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net

#### Path 363 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  4230p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -297
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6255

Starting arrival time                                                   1277
+ Data path delay                                                        748
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2025

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk [C35R17]           u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C35R17]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net
M7S_EMB18K  [14 16 -1]  594.41  2025.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[11] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net

#### Path 364 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[7]/sclk
End         u_sdram_to_RGB_emb_addr_wr_r__reg[7]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk
Path slack  4233p

Reference arrival time                                                  1277
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5958

Starting arrival time                                                   1133
+ Data path delay                                                        592
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1725

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 16 0]    0.00  1132.80          u_sdram_to_RGB_emb_addr_wr__reg[7]/sclk [C37R17]  u_pll_pll_u0|clkout1_net                 
REG         [17 16 0]  154.00  1286.80       3  u_sdram_to_RGB_emb_addr_wr__reg[7]/qx [C37R17]    u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net
REG         [16 16 0]  438.19  1724.99          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/di [C35R17]  u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net

#### Path 365 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  4239p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -288
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6264

Starting arrival time                                                   1277
+ Data path delay                                                        748
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2025

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk [C35R17]           u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C35R17]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net
M7S_EMB18K  [14 16 -1]  594.41  2025.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[11] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net

#### Path 366 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[4]/sclk
End         u_sdram_to_RGB_dma_addr__reg[14]/di
Reference   u_sdram_to_RGB_dma_addr__reg[14]/sclk
Path slack  4263p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1133
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1552

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [18 15 0]    0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[4]/sclk [C39R16]  u_pll_pll_u0|clkout1_net              
REG         [18 15 0]  154.00  1287.00       5  u_sdram_to_RGB_addr_cnt__reg[4]/qx [C39R16]    u_sdram_to_RGB_addr_cnt__reg[4]|qx_net
REG         [18 15 0]  264.66  1551.66          u_sdram_to_RGB_dma_addr__reg[14]/di [C39R16]   u_sdram_to_RGB_addr_cnt__reg[4]|qx_net

#### Path 367 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[5]/sclk
End         u_sdram_to_RGB_dma_addr__reg[15]/di
Reference   u_sdram_to_RGB_dma_addr__reg[15]/sclk
Path slack  4263p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1133
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1552

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [18 15 0]    0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[5]/sclk [C39R16]  u_pll_pll_u0|clkout1_net              
REG         [18 15 0]  154.00  1287.00       4  u_sdram_to_RGB_addr_cnt__reg[5]/qx [C39R16]    u_sdram_to_RGB_addr_cnt__reg[5]|qx_net
REG         [18 15 0]  264.66  1551.66          u_sdram_to_RGB_dma_addr__reg[15]/di [C39R16]   u_sdram_to_RGB_addr_cnt__reg[5]|qx_net

#### Path 368 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]/sclk
Path slack  4263p

Reference arrival time                                                   880
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5561

Starting arrival time                                                    880
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1299

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [21 8 0]    0.00   879.84          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]/sclk [C45R9]  u_pll_pll_u0|clkout1_net                            
REG         [21 8 0]  154.00  1033.84       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]/qx [C45R9]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net
REG         [21 8 0]  264.66  1298.50          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]/di [C45R9]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net

#### Path 369 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]/sclk
Path slack  4263p

Reference arrival time                                                   880
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5561

Starting arrival time                                                    880
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1299

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [21 8 0]    0.00   879.84          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]/sclk [C45R9]  u_pll_pll_u0|clkout1_net                            
REG         [21 8 0]  154.00  1033.84       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]/qx [C45R9]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net
REG         [21 8 0]  264.66  1298.50          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]/di [C45R9]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net

#### Path 370 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]/sclk
Path slack  4263p

Reference arrival time                                                   880
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5561

Starting arrival time                                                    880
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1299

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [21 8 0]    0.00   879.84          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]/sclk [C45R9]  u_pll_pll_u0|clkout1_net                            
REG         [21 8 0]  154.00  1033.84       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]/qx [C45R9]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net
REG         [21 8 0]  264.66  1298.50          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]/di [C45R9]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net

#### Path 371 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]/sclk
Path slack  4263p

Reference arrival time                                                   880
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5561

Starting arrival time                                                    880
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1299

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [21 8 0]    0.00   879.84          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]/sclk [C45R9]  u_pll_pll_u0|clkout1_net                            
REG         [21 8 0]  154.00  1033.84       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]/qx [C45R9]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net
REG         [21 8 0]  264.66  1298.50          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]/di [C45R9]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net

#### Path 372 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]/sclk
Path slack  4263p

Reference arrival time                                                   983
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5664

Starting arrival time                                                    983
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1402

Data path   XY                                 instance/pin name                                                                                                
model name  location   delay       AT  fanout  [CR location]                                                net name                                            
----------  --------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [21 9 0]    0.00   983.04          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]/sclk [C45R10]  u_pll_pll_u0|clkout1_net                            
REG         [21 9 0]  154.00  1137.04       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]/qx [C45R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net
REG         [21 9 0]  264.66  1401.70          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]/di [C45R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net

#### Path 373 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]/sclk
Path slack  4263p

Reference arrival time                                                   983
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5664

Starting arrival time                                                    983
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1402

Data path   XY                                 instance/pin name                                                                                                
model name  location   delay       AT  fanout  [CR location]                                                net name                                            
----------  --------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [21 9 0]    0.00   983.04          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]/sclk [C45R10]  u_pll_pll_u0|clkout1_net                            
REG         [21 9 0]  154.00  1137.04       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]/qx [C45R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net
REG         [21 9 0]  264.66  1401.70          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]/di [C45R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net

#### Path 374 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]/sclk
Path slack  4263p

Reference arrival time                                                   983
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5664

Starting arrival time                                                    983
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1402

Data path   XY                                 instance/pin name                                                                                              
model name  location   delay       AT  fanout  [CR location]                                               net name                                           
----------  --------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [21 9 0]    0.00   983.04          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]/sclk [C45R10]  u_pll_pll_u0|clkout1_net                           
REG         [21 9 0]  154.00  1137.04       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]/qx [C45R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net
REG         [21 9 0]  264.66  1401.70          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]/di [C45R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net

#### Path 375 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]/sclk
Path slack  4263p

Reference arrival time                                                   983
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5664

Starting arrival time                                                    983
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1402

Data path   XY                                 instance/pin name                                                                                                
model name  location   delay       AT  fanout  [CR location]                                                net name                                            
----------  --------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [21 9 0]    0.00   983.04          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]/sclk [C45R10]  u_pll_pll_u0|clkout1_net                            
REG         [21 9 0]  154.00  1137.04       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]/qx [C45R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net
REG         [21 9 0]  264.66  1401.70          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]/di [C45R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net

#### Path 376 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]/sclk
Path slack  4263p

Reference arrival time                                                   880
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5561

Starting arrival time                                                    880
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1299

Data path   XY                                 instance/pin name                                                                                             
model name  location   delay       AT  fanout  [CR location]                                              net name                                           
----------  --------  ------  -------  ------  ---------------------------------------------------------  ---------------------------------------------------
REG         [21 8 0]    0.00   879.84          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]/sclk [C45R9]  u_pll_pll_u0|clkout1_net                           
REG         [21 8 0]  154.00  1033.84       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]/qx [C45R9]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net
REG         [21 8 0]  264.66  1298.50          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]/di [C45R9]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net

#### Path 377 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]/sclk
Path slack  4263p

Reference arrival time                                                   880
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5561

Starting arrival time                                                    880
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1299

Data path   XY                                 instance/pin name                                                                                             
model name  location   delay       AT  fanout  [CR location]                                              net name                                           
----------  --------  ------  -------  ------  ---------------------------------------------------------  ---------------------------------------------------
REG         [21 8 0]    0.00   879.84          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]/sclk [C45R9]  u_pll_pll_u0|clkout1_net                           
REG         [21 8 0]  154.00  1033.84       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]/qx [C45R9]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net
REG         [21 8 0]  264.66  1298.50          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]/di [C45R9]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net

#### Path 378 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]/sclk
Path slack  4263p

Reference arrival time                                                   880
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5561

Starting arrival time                                                    880
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1299

Data path   XY                                 instance/pin name                                                                                             
model name  location   delay       AT  fanout  [CR location]                                              net name                                           
----------  --------  ------  -------  ------  ---------------------------------------------------------  ---------------------------------------------------
REG         [21 8 0]    0.00   879.84          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]/sclk [C45R9]  u_pll_pll_u0|clkout1_net                           
REG         [21 8 0]  154.00  1033.84       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]/qx [C45R9]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net
REG         [21 8 0]  264.66  1298.50          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]/di [C45R9]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net

#### Path 379 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]/sclk
Path slack  4263p

Reference arrival time                                                   880
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5561

Starting arrival time                                                    880
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1299

Data path   XY                                 instance/pin name                                                                                             
model name  location   delay       AT  fanout  [CR location]                                              net name                                           
----------  --------  ------  -------  ------  ---------------------------------------------------------  ---------------------------------------------------
REG         [21 8 0]    0.00   879.84          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]/sclk [C45R9]  u_pll_pll_u0|clkout1_net                           
REG         [21 8 0]  154.00  1033.84       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]/qx [C45R9]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net
REG         [21 8 0]  264.66  1298.50          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]/di [C45R9]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net

#### Path 380 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]/sclk
Path slack  4263p

Reference arrival time                                                   983
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5664

Starting arrival time                                                    983
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1402

Data path   XY                                 instance/pin name                                                                                              
model name  location   delay       AT  fanout  [CR location]                                               net name                                           
----------  --------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [21 9 0]    0.00   983.04          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]/sclk [C45R10]  u_pll_pll_u0|clkout1_net                           
REG         [21 9 0]  154.00  1137.04       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]/qx [C45R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net
REG         [21 9 0]  264.66  1401.70          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]/di [C45R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net

#### Path 381 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]/sclk
Path slack  4263p

Reference arrival time                                                   983
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5664

Starting arrival time                                                    983
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1402

Data path   XY                                 instance/pin name                                                                                              
model name  location   delay       AT  fanout  [CR location]                                               net name                                           
----------  --------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [21 9 0]    0.00   983.04          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]/sclk [C45R10]  u_pll_pll_u0|clkout1_net                           
REG         [21 9 0]  154.00  1137.04       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]/qx [C45R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net
REG         [21 9 0]  264.66  1401.70          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]/di [C45R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net

#### Path 382 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]/sclk
Path slack  4263p

Reference arrival time                                                  1025
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5706

Starting arrival time                                                   1025
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1443

Data path   XY                                 instance/pin name                                                                                              
model name  location   delay       AT  fanout  [CR location]                                               net name                                           
----------  --------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [18 9 0]    0.00  1024.60          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                           
REG         [18 9 0]  154.00  1178.60       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net
REG         [18 9 0]  264.66  1443.26          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]/di [C39R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net

#### Path 383 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]/sclk
Path slack  4263p

Reference arrival time                                                  1025
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5706

Starting arrival time                                                   1025
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1443

Data path   XY                                 instance/pin name                                                                                                
model name  location   delay       AT  fanout  [CR location]                                                net name                                            
----------  --------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [18 9 0]    0.00  1024.60          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                            
REG         [18 9 0]  154.00  1178.60       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net
REG         [18 9 0]  264.66  1443.26          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]/di [C39R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net

#### Path 384 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]/sclk
Path slack  4263p

Reference arrival time                                                  1025
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5706

Starting arrival time                                                   1025
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1443

Data path   XY                                 instance/pin name                                                                                                
model name  location   delay       AT  fanout  [CR location]                                                net name                                            
----------  --------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [18 9 0]    0.00  1024.60          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                            
REG         [18 9 0]  154.00  1178.60       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net
REG         [18 9 0]  264.66  1443.26          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]/di [C39R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net

#### Path 385 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]/sclk
Path slack  4263p

Reference arrival time                                                  1025
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5706

Starting arrival time                                                   1025
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1443

Data path   XY                                 instance/pin name                                                                                                
model name  location   delay       AT  fanout  [CR location]                                                net name                                            
----------  --------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [18 9 0]    0.00  1024.60          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                            
REG         [18 9 0]  154.00  1178.60       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net
REG         [18 9 0]  264.66  1443.26          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]/di [C39R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net

#### Path 386 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]/sclk
Path slack  4263p

Reference arrival time                                                  1025
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5706

Starting arrival time                                                   1025
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1443

Data path   XY                                 instance/pin name                                                                                                
model name  location   delay       AT  fanout  [CR location]                                                net name                                            
----------  --------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [18 9 0]    0.00  1024.60          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                            
REG         [18 9 0]  154.00  1178.60       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net
REG         [18 9 0]  264.66  1443.26          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]/di [C39R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net

#### Path 387 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]/sclk
Path slack  4263p

Reference arrival time                                                  1049
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5730

Starting arrival time                                                   1049
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1467

Data path   XY                                  instance/pin name                                                                                                
model name  location    delay       AT  fanout  [CR location]                                                net name                                            
----------  ---------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [21 10 0]    0.00  1048.64          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]/sclk [C45R11]  u_pll_pll_u0|clkout1_net                            
REG         [21 10 0]  154.00  1202.64       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]/qx [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net
REG         [21 10 0]  264.66  1467.30          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]/di [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net

#### Path 388 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]/sclk
Path slack  4263p

Reference arrival time                                                  1049
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5730

Starting arrival time                                                   1049
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1467

Data path   XY                                  instance/pin name                                                                                                
model name  location    delay       AT  fanout  [CR location]                                                net name                                            
----------  ---------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [21 10 0]    0.00  1048.64          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]/sclk [C45R11]  u_pll_pll_u0|clkout1_net                            
REG         [21 10 0]  154.00  1202.64       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]/qx [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net
REG         [21 10 0]  264.66  1467.30          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]/di [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net

#### Path 389 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]/sclk
Path slack  4263p

Reference arrival time                                                  1049
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5730

Starting arrival time                                                   1049
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1467

Data path   XY                                  instance/pin name                                                                                                
model name  location    delay       AT  fanout  [CR location]                                                net name                                            
----------  ---------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [21 10 0]    0.00  1048.64          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]/sclk [C45R11]  u_pll_pll_u0|clkout1_net                            
REG         [21 10 0]  154.00  1202.64       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]/qx [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net
REG         [21 10 0]  264.66  1467.30          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]/di [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net

#### Path 390 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]/sclk
Path slack  4263p

Reference arrival time                                                  1049
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5730

Starting arrival time                                                   1049
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1467

Data path   XY                                  instance/pin name                                                                                                
model name  location    delay       AT  fanout  [CR location]                                                net name                                            
----------  ---------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [21 10 0]    0.00  1048.64          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]/sclk [C45R11]  u_pll_pll_u0|clkout1_net                            
REG         [21 10 0]  154.00  1202.64       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]/qx [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net
REG         [21 10 0]  264.66  1467.30          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]/di [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net

#### Path 391 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]/sclk
Path slack  4263p

Reference arrival time                                                  1049
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5730

Starting arrival time                                                   1049
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1467

Data path   XY                                  instance/pin name                                                                                                
model name  location    delay       AT  fanout  [CR location]                                                net name                                            
----------  ---------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [21 10 0]    0.00  1048.64          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]/sclk [C45R11]  u_pll_pll_u0|clkout1_net                            
REG         [21 10 0]  154.00  1202.64       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]/qx [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net
REG         [21 10 0]  264.66  1467.30          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]/di [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net

#### Path 392 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]/sclk
Path slack  4263p

Reference arrival time                                                  1049
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5730

Starting arrival time                                                   1049
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1467

Data path   XY                                  instance/pin name                                                                                                
model name  location    delay       AT  fanout  [CR location]                                                net name                                            
----------  ---------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [21 10 0]    0.00  1048.64          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]/sclk [C45R11]  u_pll_pll_u0|clkout1_net                            
REG         [21 10 0]  154.00  1202.64       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]/qx [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net
REG         [21 10 0]  264.66  1467.30          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]/di [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net

#### Path 393 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]/sclk
Path slack  4263p

Reference arrival time                                                  1049
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5730

Starting arrival time                                                   1049
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1467

Data path   XY                                  instance/pin name                                                                                                
model name  location    delay       AT  fanout  [CR location]                                                net name                                            
----------  ---------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [21 10 0]    0.00  1048.64          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]/sclk [C45R11]  u_pll_pll_u0|clkout1_net                            
REG         [21 10 0]  154.00  1202.64       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]/qx [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net
REG         [21 10 0]  264.66  1467.30          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]/di [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net

#### Path 394 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]/sclk
Path slack  4263p

Reference arrival time                                                  1049
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5730

Starting arrival time                                                   1049
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1467

Data path   XY                                  instance/pin name                                                                                                
model name  location    delay       AT  fanout  [CR location]                                                net name                                            
----------  ---------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [21 10 0]    0.00  1048.64          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]/sclk [C45R11]  u_pll_pll_u0|clkout1_net                            
REG         [21 10 0]  154.00  1202.64       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]/qx [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net
REG         [21 10 0]  264.66  1467.30          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]/di [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net

#### Path 395 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]/sclk
Path slack  4263p

Reference arrival time                                                  1025
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5706

Starting arrival time                                                   1025
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1443

Data path   XY                                 instance/pin name                                                                                                
model name  location   delay       AT  fanout  [CR location]                                                net name                                            
----------  --------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [18 9 0]    0.00  1024.60          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                            
REG         [18 9 0]  154.00  1178.60       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net
REG         [18 9 0]  264.66  1443.26          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]/di [C39R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net

#### Path 396 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]/sclk
Path slack  4263p

Reference arrival time                                                  1025
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5706

Starting arrival time                                                   1025
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1443

Data path   XY                                 instance/pin name                                                                                                
model name  location   delay       AT  fanout  [CR location]                                                net name                                            
----------  --------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [18 9 0]    0.00  1024.60          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                            
REG         [18 9 0]  154.00  1178.60       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net
REG         [18 9 0]  264.66  1443.26          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]/di [C39R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net

#### Path 397 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]/sclk
Path slack  4263p

Reference arrival time                                                  1025
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5706

Starting arrival time                                                   1025
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1443

Data path   XY                                 instance/pin name                                                                                                
model name  location   delay       AT  fanout  [CR location]                                                net name                                            
----------  --------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [18 9 0]    0.00  1024.60          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                            
REG         [18 9 0]  154.00  1178.60       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net
REG         [18 9 0]  264.66  1443.26          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]/di [C39R10]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net

#### Path 398 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]/sclk
Path slack  4263p

Reference arrival time                                                  1049
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5730

Starting arrival time                                                   1049
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1467

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [21 10 0]    0.00  1048.64          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]/sclk [C45R11]  u_pll_pll_u0|clkout1_net                           
REG         [21 10 0]  154.00  1202.64       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]/qx [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net
REG         [21 10 0]  264.66  1467.30          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]/di [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net

#### Path 399 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]/sclk
Path slack  4263p

Reference arrival time                                                  1049
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5730

Starting arrival time                                                   1049
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1467

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [21 10 0]    0.00  1048.64          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]/sclk [C45R11]  u_pll_pll_u0|clkout1_net                           
REG         [21 10 0]  154.00  1202.64       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]/qx [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net
REG         [21 10 0]  264.66  1467.30          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]/di [C45R11]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net

#### Path 400 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  4280p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -356
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6196

Starting arrival time                                                   1277
+ Data path delay                                                        639
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1916

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net
M7S_EMB18K  [14 16 -1]  485.41  1916.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[9] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net

#### Path 401 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  4296p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -340
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6212

Starting arrival time                                                   1277
+ Data path delay                                                        639
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1916

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net
M7S_EMB18K  [14 16 -1]  485.41  1916.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[9] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net

#### Path 402 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  4299p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -337
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6215

Starting arrival time                                                   1277
+ Data path delay                                                        639
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1916

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net
M7S_EMB18K  [14 16 -1]  485.41  1916.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[9] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net

#### Path 403 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  4315p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -78
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6459

Starting arrival time                                                   1277
+ Data path delay                                                        868
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2145

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk [C35R17]           u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C35R17]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net
M7S_EMB18K  [14 12 -1]  713.91  2144.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[10] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net

#### Path 404 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  4326p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -67
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6470

Starting arrival time                                                   1277
+ Data path delay                                                        868
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2145

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk [C35R17]           u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C35R17]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net
M7S_EMB18K  [14 12 -1]  713.91  2144.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[10] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net

#### Path 405 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[13]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  4327p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                              -1
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6551

Starting arrival time                                                   1319
+ Data path delay                                                        905
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2224

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 14 0]     0.00  1318.76          u_sdram_to_RGB_ahm_rdata_r__reg[13]/sclk [C35R15]            u_pll_pll_u0|clkout1_net                  
REG         [16 14 0]   154.00  1472.76       4  u_sdram_to_RGB_ahm_rdata_r__reg[13]/qx [C35R15]              u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net
M7S_EMB18K  [14 16 -1]  751.35  2224.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[11] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net

#### Path 406 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  4334p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -59
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6478

Starting arrival time                                                   1277
+ Data path delay                                                        868
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2145

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk [C35R17]           u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C35R17]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net
M7S_EMB18K  [14 12 -1]  713.91  2144.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[10] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net

#### Path 407 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[14]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  4351p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                              -1
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6536

Starting arrival time                                                   1273
+ Data path delay                                                        912
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2185

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 15 0]     0.00  1272.72          u_sdram_to_RGB_ahm_rdata_r__reg[14]/sclk [C35R16]            u_pll_pll_u0|clkout1_net                  
REG         [16 15 0]   154.00  1426.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[14]/qx [C35R16]              u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net
M7S_EMB18K  [14 12 -1]  758.45  2185.17          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[11] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net

#### Path 408 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  4371p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -22
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6515

Starting arrival time                                                   1277
+ Data path delay                                                        868
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2145

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net
M7S_EMB18K  [14 12 -1]  713.91  2144.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[9] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net

#### Path 409 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  4371p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -150
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6402

Starting arrival time                                                   1277
+ Data path delay                                                        754
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2031

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net
M7S_EMB18K  [14 16 -1]  599.91  2030.51          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[6] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net

#### Path 410 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  4376p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -151
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6401

Starting arrival time                                                   1277
+ Data path delay                                                        748
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2025

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net
M7S_EMB18K  [14 16 -1]  594.41  2025.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[8] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net

#### Path 411 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  4381p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -140
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6412

Starting arrival time                                                   1277
+ Data path delay                                                        754
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2031

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net
M7S_EMB18K  [14 16 -1]  599.91  2030.51          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[6] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net

#### Path 412 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  4384p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -137
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6415

Starting arrival time                                                   1277
+ Data path delay                                                        754
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2031

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net
M7S_EMB18K  [14 16 -1]  599.91  2030.51          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[6] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net

#### Path 413 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  4385p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -142
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6410

Starting arrival time                                                   1277
+ Data path delay                                                        748
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2025

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net
M7S_EMB18K  [14 16 -1]  594.41  2025.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[8] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net

#### Path 414 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  4388p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -139
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6413

Starting arrival time                                                   1277
+ Data path delay                                                        748
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2025

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net
M7S_EMB18K  [14 16 -1]  594.41  2025.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[5] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net

#### Path 415 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  4393p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -134
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6418

Starting arrival time                                                   1277
+ Data path delay                                                        748
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2025

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net
M7S_EMB18K  [14 16 -1]  594.41  2025.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[8] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net

#### Path 416 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  4407p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -120
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6432

Starting arrival time                                                   1277
+ Data path delay                                                        748
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2025

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net
M7S_EMB18K  [14 16 -1]  594.41  2025.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[5] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net

#### Path 417 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  4413p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -114
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6438

Starting arrival time                                                   1277
+ Data path delay                                                        748
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2025

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net
M7S_EMB18K  [14 16 -1]  594.41  2025.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[5] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net

#### Path 418 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  4428p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -99
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6453

Starting arrival time                                                   1277
+ Data path delay                                                        748
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2025

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net
M7S_EMB18K  [14 16 -1]  594.41  2025.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[7] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net

#### Path 419 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  4430p

Reference arrival time                                                  1673
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -84
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6453

Starting arrival time                                                   1314
+ Data path delay                                                        709
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2023

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net
M7S_EMB18K  [14 12 -1]  554.84  2022.80          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[3] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net

#### Path 420 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  4434p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -93
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6459

Starting arrival time                                                   1277
+ Data path delay                                                        748
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2025

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net
M7S_EMB18K  [14 16 -1]  594.41  2025.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[7] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net

#### Path 421 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  4437p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -90
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6462

Starting arrival time                                                   1277
+ Data path delay                                                        748
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2025

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net
M7S_EMB18K  [14 16 -1]  594.41  2025.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[7] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net

#### Path 422 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  4445p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -84
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6468

Starting arrival time                                                   1314
+ Data path delay                                                        708
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2022

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net
M7S_EMB18K  [14 16 -1]  554.34  2022.30          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[3] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net

#### Path 423 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  4558p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -78
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6474

Starting arrival time                                                   1277
+ Data path delay                                                        639
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1916

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk [C35R17]           u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C35R17]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net
M7S_EMB18K  [14 16 -1]  485.41  1916.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[10] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net

#### Path 424 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  4569p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -67
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6485

Starting arrival time                                                   1277
+ Data path delay                                                        639
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1916

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk [C35R17]           u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C35R17]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net
M7S_EMB18K  [14 16 -1]  485.41  1916.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[10] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net

#### Path 425 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  4577p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -59
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6493

Starting arrival time                                                   1277
+ Data path delay                                                        639
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1916

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk [C35R17]           u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C35R17]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net
M7S_EMB18K  [14 16 -1]  485.41  1916.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[10] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net

#### Path 426 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  4614p

Reference arrival time                                                  1687
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -22
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6530

Starting arrival time                                                   1277
+ Data path delay                                                        639
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1916

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk [C35R17]          u_pll_pll_u0|clkout1_net                   
REG         [16 16 0]   154.00  1430.60       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C35R17]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net
M7S_EMB18K  [14 16 -1]  485.41  1916.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[9] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net

============ Timing Summary ================
WNS= 588.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 76  N_neg_endpoints= 0  N_endpoints= 665

ANDARA: ###############################
ANDARA: # Ending step: assigner_cstool 
ANDARA: ###############################
Total cputime=cputime = 4.20(sec)  used memory=26.231(MB) peak memory=26.2641(MB)
ANDARA: ###############################
ANDARA: # Starting step: refiner_new 
ANDARA: ###############################

(c) 2013 CME, Inc. All rights reserved.


	CSTOOLS Executable Release 1.0 Built on Fri Jan 30 10:28:49 2015 

netlist/chip_assigner.v, 5191: Value of defparam optional_function is empty string
defparam io_cell_spi_miso_inst.optional_function = "";
                                                     ^
netlist/chip_assigner.v, 6330: Value of defparam optional_function is empty string
defparam io_cell_spi_sck_inst.optional_function = "";
                                                    ^
netlist/chip_assigner.v, 6914: Value of defparam optional_function is empty string
defparam io_cell_spi_ssn_inst.optional_function = "";
                                                    ^
netlist/chip_assigner.v, 9120: Value of defparam optional_function is empty string
defparam io_cell_display_sel_inst.optional_function = "";
                                                        ^
netlist/chip_assigner.v, 9557: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                    ^
netlist/chip_assigner.v, 12005: Value of defparam emb5k_1_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_init_file = "";
                                                                      ^
netlist/chip_assigner.v, 12022: Value of defparam emb5k_2_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_init_file = "";
                                                                      ^
netlist/chip_assigner.v, 12035: Value of defparam emb5k_3_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_init_file = "";
                                                                      ^
netlist/chip_assigner.v, 12052: Value of defparam emb5k_4_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_init_file = "";
                                                                      ^
netlist/chip_assigner.v, 13370: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                  ^
netlist/chip_assigner.v, 13539: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                  ^
netlist/chip_assigner.v, 13677: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                  ^
netlist/chip_assigner.v, 13877: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                  ^
netlist/chip_assigner.v, 16679: Value of defparam emb5k_1_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.emb5k_1_init_file = "";
                                                                      ^
netlist/chip_assigner.v, 16697: Value of defparam emb5k_2_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.emb5k_2_init_file = "";
                                                                      ^
netlist/chip_assigner.v, 16710: Value of defparam emb5k_3_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.emb5k_3_init_file = "";
                                                                      ^
netlist/chip_assigner.v, 16727: Value of defparam emb5k_4_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.emb5k_4_init_file = "";
                                                                      ^
netlist/chip_assigner.v, 20058: Value of defparam optional_function is empty string
defparam io_cell_clk_i_inst.optional_function = "";
                                                  ^
netlist/chip_assigner.v, 20442: Value of defparam optional_function is empty string
defparam io_cell_rstn_i_inst.optional_function = "";
                                                   ^
netlist/chip_assigner.v, 20996: Value of defparam on_chip_eth_mode is empty string
defparam u_arm_u_soc.on_chip_eth_mode = "";
                                          ^
netlist/chip_assigner.v, 20999: Value of defparam on_chip_ddr_ctrl_mode is empty string
defparam u_arm_u_soc.on_chip_ddr_ctrl_mode = "";
                                               ^
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
ea
er
TLC = demo_sd_to_lcd
done
Total of 160 nets have no driver or load. Set env variable MSG_ENABLE_DEBUG to see details.
In load array...array27x49

Initializing Architecture griffin-2.0
Read file arch/general/M7S_prim.lib
Read file arch/general/griffin.lib
Info: Andara Version : 5.1.2
ANDARA: Reading SDC file: constraint/myconstraint.sdc
ANDARA: Reading SDC file: f:/capital_micro/primace7.3/andara/cstests/dev/lib/special.sdc
Warning: No matched pin/ports found in set_false_path -to option. Constraint ignored.
ANDARA: Reading SDC file: f:/capital_micro/primace7.3/bin/template/project/propagated_clock.sdc
This design has 710 cell instances (307 LUT inst, 0.4).
Build timing graph with Nodes=3419 edges=5423 
Loaded arch is: array27x49
info: reading xbar delay info: f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/ixbar_delay_table

Reading LP intra-connections info: f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/le_intl_delays-3

Reading FB ports delay info: f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/port_delay-3

WNS= -1391.7 ps  TNS= -3.533 ns  N_nodes__neg_slack= 204  N_neg_endpoints= 5  N_endpoints= 665
Target Architecture: griffin-2.0
Source file demo_sd_to_lcd.fixed_cells.tcl with fixed cell placements
sourcing drc_cs_place dedicated_io_cell_u207_inst C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u211_inst C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u213_inst C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u215_inst C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u219_inst C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS
sourcing drc_cs_place dedicated_io_cell_u221_inst C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u223_inst C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS
sourcing drc_cs_place dedicated_io_cell_u227_inst C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF
sourcing drc_cs_place dedicated_io_cell_u229_inst C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u231_inst C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u235_inst C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u237_inst C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u240_inst C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u243_inst C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL
sourcing drc_cs_place dedicated_io_cell_u245_inst C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u247_inst C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u251_inst C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u253_inst C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS
sourcing drc_cs_place dedicated_io_cell_u255_inst C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u259_inst C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF
sourcing drc_cs_place dedicated_io_cell_u261_inst C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u263_inst C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u267_inst C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u269_inst C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u271_inst C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u275_inst C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR
sourcing drc_cs_place dedicated_io_cell_u318_inst C54R47.io_top.u0_bank10_mux.u0_bank10.u318.u0_M7A_IO_PCISG
sourcing drc_cs_place dedicated_io_cell_u319_inst C54R47.io_top.u0_bank10_mux.u0_bank10.u319.u0_M7A_IO_PCISG
sourcing drc_cs_place io_cell_clk_i_inst C0R9.io_top.u0_bank2_mux.u0_bank2.u113.u0_M7A_IO_PCISG
sourcing drc_cs_place io_cell_display_sel_inst C29R49.io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS
sourcing drc_cs_place io_cell_rstn_i_inst C33R49.io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS
sourcing drc_cs_place io_cell_spi_miso_inst C21R49.io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS
sourcing drc_cs_place io_cell_spi_sck_inst C23R49.io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS
sourcing drc_cs_place io_cell_spi_ssn_inst C23R49.io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_0 C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_1 C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_2 C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_3 C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS
sourcing drc_cs_place u_lvds_u_lvds_tx_clk C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS
ANDARA: Running cs_refiner_new -displacement 4 -max_worst_slack 2000 -non_timing_driven 0
Info: Maximum 5 and 15 number of clocks allowed per rbufx6 and gbufx16 clock region respectively
info: M7A Clock DRC is enabled

Info: Selected chip architecture is array27x49
Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/DeviceResourceInfo.txt 
Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/griffin_hier.txt 
info: Special Multi Clock DRC is enabled

DRC init passed !!!
Info: LE DRC checks are ON.

Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/DeviceToIoPackageMapping.txt
Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/IoPackageInfo.txt
Reading file demo_sd_to_lcd.aoc
I/08046: Loaded Device : M7A12N0F484C7.

Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/fb_all_plc_loc_file.txt
Reading file demo_sd_to_lcd.aoc
Info: ARCH_TYPE is set to M7S
Unconnected instance dedicated_io_cell_u227_inst will not be placed.
Unconnected instance dedicated_io_cell_u221_inst will not be placed.
Unconnected instance dedicated_io_cell_u269_inst will not be placed.
Unconnected instance dedicated_io_cell_u211_inst will not be placed.
Unconnected instance dedicated_io_cell_u207_inst will not be placed.
Unconnected instance dedicated_io_cell_u263_inst will not be placed.
Unconnected instance dedicated_io_cell_u259_inst will not be placed.
Unconnected instance dedicated_io_cell_u253_inst will not be placed.
Unconnected instance dedicated_io_cell_u318_inst will not be placed.
Unconnected instance dedicated_io_cell_u243_inst will not be placed.
Unconnected instance dedicated_io_cell_u240_inst will not be placed.
Unconnected instance dedicated_io_cell_u229_inst will not be placed.
Unconnected instance dedicated_io_cell_u223_inst will not be placed.
Unconnected instance dedicated_io_cell_u219_inst will not be placed.
Unconnected instance dedicated_io_cell_u275_inst will not be placed.
Unconnected instance dedicated_io_cell_u213_inst will not be placed.
Unconnected instance dedicated_io_cell_u255_inst will not be placed.
Unconnected instance dedicated_io_cell_u245_inst will not be placed.
Unconnected instance dedicated_io_cell_u235_inst will not be placed.
Unconnected instance dedicated_io_cell_u215_inst will not be placed.
Unconnected instance dedicated_io_cell_u271_inst will not be placed.
Unconnected instance dedicated_io_cell_u267_inst will not be placed.
Unconnected instance dedicated_io_cell_u261_inst will not be placed.
Unconnected instance dedicated_io_cell_u319_inst will not be placed.
Unconnected instance dedicated_io_cell_u251_inst will not be placed.
Unconnected instance dedicated_io_cell_u247_inst will not be placed.
Unconnected instance dedicated_io_cell_u237_inst will not be placed.
Unconnected instance dedicated_io_cell_u231_inst will not be placed.
WNS= 588.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 76  N_neg_endpoints= 0  N_endpoints= 665
IgnoreClock: u_pll_pll_u0|clkout1_net
WNS= 588.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 76  N_neg_endpoints= 0  N_endpoints= 665

INFO : Refiner is running in both Timing and Wiring Driven Mode

Starting legal placement.....
WNS= 588.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 69  N_neg_endpoints= 0  N_endpoints= 665
WNS= -174.5 ps  TNS= -0.289 ns  N_nodes__neg_slack= 206  N_neg_endpoints= 2  N_endpoints= 665
WNS= -174.5 ps  TNS= -0.289 ns  N_nodes__neg_slack= 206  N_neg_endpoints= 2  N_endpoints= 665

Full-blown repacking: First iteration.....
WNS= -174.5 ps  TNS= -0.289 ns  N_nodes__neg_slack= 206  N_neg_endpoints= 2  N_endpoints= 665
WNS= 383.4 ps  TNS= 0.000 ns  N_nodes__neg_slack= 96  N_neg_endpoints= 0  N_endpoints= 665

Full-blown repacking: Second iteration.....
WNS= 383.4 ps  TNS= 0.000 ns  N_nodes__neg_slack= 96  N_neg_endpoints= 0  N_endpoints= 665
WNS= 559.1 ps  TNS= 0.000 ns  N_nodes__neg_slack= 51  N_neg_endpoints= 0  N_endpoints= 665

Partial repacking: Third iteration.....
WNS= 746.4 ps  TNS= 0.000 ns  N_nodes__neg_slack= 25  N_neg_endpoints= 0  N_endpoints= 665

Partial repacking: Fourth iteration.....
WNS= 832.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665

Restoring best placement.....
 WNS= 832.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665


Device utilization summary
--------------------------------------------------

Device name:griffin-2.0
Reg :          356 out of         7680   4.6
Lut :          307 out of        11520   2.7
Le  :          136 out of          960  14.2
Lp  :          357 out of         3840   9.3
Iob :            9 out of            0   1.$
--------------------------------------------------

Refiner succeeded
I/05012: Primace 7.3 Placement was successful!
I/07060: Writing db file to db/chip_refiner.db
I/07061: Exporting cell demo_sd_to_lcd to verilog file: netlist/chip_refiner.v
Build timing graph with Nodes=3550 edges=5423 

108 out of 382 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing -- HOLD Time Check
	 -nworst 1 
	 -max_paths 1 
	 total paths found 1 
****************************************

#### Path 1 ##########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[15]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  -183p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)     0
- Hold time                                                              800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          2125

Starting arrival time                                                   1080
+ Data path delay                                                        862
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1942

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 8 3]      0.00  1080.00          u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk [C33R9]             u_pll_pll_u0|clkout1_net                  
REG         [15 8 3]    154.00  1234.00       4  u_sdram_to_RGB_ahm_rdata_r__reg[28]/qx [C33R9]               u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net
M7S_EMB18K  [14 12 -1]  707.65  1941.66          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[15] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net

============ Timing Summary ================
WNS= -183.3 ps  TNS= -6493.029 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665

Build timing graph with Nodes=3550 edges=5423 

108 out of 382 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -nworst 1 
	 -max_paths 500 
	 total paths found 426 
****************************************

#### Path 1 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]/sclk
Path slack  833p

Reference arrival time                                                  1068
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5749

Starting arrival time                                                   1412
+ Data path delay                                                       3505
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4917

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                               net name                                          
----------  ---------  ------  -------  ------  ----------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]   u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]     u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [13 12 0]  422.43  1988.51          ii0580/f2 [C29R13]                                          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [13 12 0]  137.00  2125.51       3  ii0580/dx [C29R13]                                          ii0580|dx_net                                     
LUT4        [13 12 5]  320.00  2445.51          ii0582/f1 [C29R13]                                          ii0580|dx_net                                     
LUT4        [13 12 5]   78.00  2523.51       5  ii0582/dx [C29R13]                                          ii0582|dx_net                                     
LUT4        [16 14 7]  767.68  3291.19          ii0609/f0 [C35R15]                                          ii0582|dx_net                                     
LUT4        [16 14 7]   62.00  3353.19       2  ii0609/dx [C35R15]                                          ii0609|dx_net                                     
LUT4        [16 14 9]  320.00  3673.19          ii0740/f2 [C35R15]                                          ii0609|dx_net                                     
LUT4        [16 14 9]  137.00  3810.19       8  ii0740/dx [C35R15]                                          ii0740|dx_net                                     
LUT4        [16 10 6]  616.21  4426.41          ii0762/f0 [C35R11]                                          ii0740|dx_net                                     
LUT4        [16 10 6]   62.00  4488.41       1  ii0762/dx [C35R11]                                          ii0762|dx_net                                     
REG         [17 10 6]  428.30  4916.71          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]/di [C37R11]  ii0762|dx_net                                     

#### Path 2 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
Path slack  862p

Reference arrival time                                                  1209
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5890

Starting arrival time                                                   1412
+ Data path delay                                                       3616
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5028

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                              net name                                          
----------  ---------  ------  -------  ------  ---------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]  u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]    u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [13 12 0]  422.43  1988.51          ii0580/f2 [C29R13]                                         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [13 12 0]  137.00  2125.51       3  ii0580/dx [C29R13]                                         ii0580|dx_net                                     
LUT4        [13 12 5]  320.00  2445.51          ii0582/f1 [C29R13]                                         ii0580|dx_net                                     
LUT4        [13 12 5]   78.00  2523.51       5  ii0582/dx [C29R13]                                         ii0582|dx_net                                     
LUT4        [16 14 7]  767.68  3291.19          ii0609/f0 [C35R15]                                         ii0582|dx_net                                     
LUT4        [16 14 7]   62.00  3353.19       2  ii0609/dx [C35R15]                                         ii0609|dx_net                                     
LUT4        [16 11 3]  577.55  3930.75          ii0611/f2 [C35R12]                                         ii0609|dx_net                                     
LUT4        [16 11 3]  137.00  4067.75       1  ii0611/dx [C35R12]                                         ii0611|dx_net                                     
LUT4        [16 10 3]  412.30  4480.04          ii0628/f3 [C35R11]                                         ii0611|dx_net                                     
LUT4        [16 10 3]  142.00  4622.04       1  ii0628/dx [C35R11]                                         ii0628|dx_net                                     
REG         [16 10 1]  406.32  5028.36          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/di [C35R11]     ii0628|dx_net                                     

#### Path 3 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/sclk
Path slack  871p

Reference arrival time                                                  1068
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5749

Starting arrival time                                                   1412
+ Data path delay                                                       3466
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4878

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                               net name                                          
----------  ---------  ------  -------  ------  ----------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]   u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]     u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [13 12 0]  422.43  1988.51          ii0580/f2 [C29R13]                                          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [13 12 0]  137.00  2125.51       3  ii0580/dx [C29R13]                                          ii0580|dx_net                                     
LUT4        [13 12 5]  320.00  2445.51          ii0582/f1 [C29R13]                                          ii0580|dx_net                                     
LUT4        [13 12 5]   78.00  2523.51       5  ii0582/dx [C29R13]                                          ii0582|dx_net                                     
LUT4        [16 14 7]  767.68  3291.19          ii0609/f0 [C35R15]                                          ii0582|dx_net                                     
LUT4        [16 14 7]   62.00  3353.19       2  ii0609/dx [C35R15]                                          ii0609|dx_net                                     
LUT4        [16 14 9]  320.00  3673.19          ii0740/f2 [C35R15]                                          ii0609|dx_net                                     
LUT4        [16 14 9]  137.00  3810.19       8  ii0740/dx [C35R15]                                          ii0740|dx_net                                     
LUT4        [17 10 2]  686.06  4496.26          ii0763/f0 [C37R11]                                          ii0740|dx_net                                     
LUT4        [17 10 2]   62.00  4558.26       1  ii0763/dx [C37R11]                                          ii0763|dx_net                                     
REG         [17 10 0]  320.00  4878.26          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/di [C37R11]  ii0763|dx_net                                     

#### Path 4 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]/sclk
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]/sclk
Path slack  1012p

Reference arrival time                                                  1219
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5900

Starting arrival time                                                   1502
+ Data path delay                                                       3386
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4888

Data path   XY                                   instance/pin name                                                                                                  
model name  location     delay       AT  fanout  [CR location]                                                 net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [13 13 9]     0.00  1501.96          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]/sclk [C29R14]  u_pll_pll_u0|clkout1_net                             
REG         [13 13 9]   154.00  1655.96       8  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]/qx [C29R14]    u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net
LUT4        [17 13 3]   611.61  2267.57          ii0597/f2 [C37R14]                                            u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net
LUT4        [17 13 3]   137.00  2404.57       1  ii0597/dx [C37R14]                                            ii0597|dx_net                                        
LUT4        [16 12 9]   487.72  2892.28          ii0599/f1 [C35R13]                                            ii0597|dx_net                                        
LUT4        [16 12 9]    78.00  2970.28       5  ii0599/dx [C35R13]                                            ii0599|dx_net                                        
LUT4C       [16 12 10]  320.00  3290.28          ii0746/f2 [C35R13]                                            ii0599|dx_net                                        
LUT4C       [16 12 10]  273.00  3563.28       1  ii0746/co [C35R13]                                            ii0746|co_net                                        
LUT4C       [16 13 1]     1.00  3564.28          ii0747/ci [C35R14]                                            ii0746|co_net                                        
LUT4C       [16 13 1]    43.00  3607.28       1  ii0747/s [C35R14]                                             ii0747|s_net                                         
LUT4        [16 14 0]   523.35  4130.63          ii0764/f2 [C35R15]                                            ii0747|s_net                                         
LUT4        [16 14 0]   137.00  4267.63       1  ii0764/dx [C35R15]                                            ii0764|dx_net                                        
REG         [16 11 3]   620.80  4888.43          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]/di [C35R12]    ii0764|dx_net                                        

#### Path 5 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]/sclk
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]/sclk
Path slack  1041p

Reference arrival time                                                  1219
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5900

Starting arrival time                                                   1502
+ Data path delay                                                       3357
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4859

Data path   XY                                   instance/pin name                                                                                                  
model name  location     delay       AT  fanout  [CR location]                                                 net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [13 13 9]     0.00  1501.96          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]/sclk [C29R14]  u_pll_pll_u0|clkout1_net                             
REG         [13 13 9]   154.00  1655.96       8  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]/qx [C29R14]    u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net
LUT4        [17 13 3]   611.61  2267.57          ii0597/f2 [C37R14]                                            u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net
LUT4        [17 13 3]   137.00  2404.57       1  ii0597/dx [C37R14]                                            ii0597|dx_net                                        
LUT4        [16 12 9]   487.72  2892.28          ii0599/f1 [C35R13]                                            ii0597|dx_net                                        
LUT4        [16 12 9]    78.00  2970.28       5  ii0599/dx [C35R13]                                            ii0599|dx_net                                        
LUT4C       [16 12 10]  320.00  3290.28          ii0746/f2 [C35R13]                                            ii0599|dx_net                                        
LUT4C       [16 12 10]  273.00  3563.28       1  ii0746/co [C35R13]                                            ii0746|co_net                                        
LUT4C       [16 13 1]     1.00  3564.28          ii0747/ci [C35R14]                                            ii0746|co_net                                        
LUT4C       [16 13 1]    20.00  3584.28       1  ii0747/co [C35R14]                                            ii0747|co_net                                        
LUT4C       [16 13 4]     1.00  3585.28          ii0748/ci [C35R14]                                            ii0747|co_net                                        
LUT4C       [16 13 4]    43.00  3628.28       1  ii0748/s [C35R14]                                             ii0748|s_net                                         
LUT4        [16 14 2]   509.68  4137.96          ii0765/f2 [C35R15]                                            ii0748|s_net                                         
LUT4        [16 14 2]   137.00  4274.96       1  ii0765/dx [C35R15]                                            ii0765|dx_net                                        
REG         [16 11 6]   583.63  4858.59          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]/di [C35R12]    ii0765|dx_net                                        

#### Path 6 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]/sclk
Path slack  1119p

Reference arrival time                                                  1219
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5900

Starting arrival time                                                   1412
+ Data path delay                                                       3368
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4780

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                               net name                                          
----------  ---------  ------  -------  ------  ----------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]   u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]     u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [13 12 0]  422.43  1988.51          ii0580/f2 [C29R13]                                          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [13 12 0]  137.00  2125.51       3  ii0580/dx [C29R13]                                          ii0580|dx_net                                     
LUT4        [13 12 5]  320.00  2445.51          ii0582/f1 [C29R13]                                          ii0580|dx_net                                     
LUT4        [13 12 5]   78.00  2523.51       5  ii0582/dx [C29R13]                                          ii0582|dx_net                                     
LUT4        [16 14 7]  767.68  3291.19          ii0609/f0 [C35R15]                                          ii0582|dx_net                                     
LUT4        [16 14 7]   62.00  3353.19       2  ii0609/dx [C35R15]                                          ii0609|dx_net                                     
LUT4        [16 14 9]  320.00  3673.19          ii0740/f2 [C35R15]                                          ii0609|dx_net                                     
LUT4        [16 14 9]  137.00  3810.19       8  ii0740/dx [C35R15]                                          ii0740|dx_net                                     
LUT4        [16 11 2]  572.26  4382.46          ii0767/f1 [C35R12]                                          ii0740|dx_net                                     
LUT4        [16 11 2]   78.00  4460.46       1  ii0767/dx [C35R12]                                          ii0767|dx_net                                     
REG         [16 11 9]  320.00  4780.46          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]/di [C35R12]  ii0767|dx_net                                     

#### Path 7 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/sclk
Path slack  1177p

Reference arrival time                                                  1209
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5890

Starting arrival time                                                   1400
+ Data path delay                                                       3313
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4713

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [10 11 0]    0.00  1399.72          u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/sclk [C23R12]  u_pll_pll_u0|clkout1_net                             
REG         [10 11 0]  154.00  1553.72       2  u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/qx [C23R12]    u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net
LUT4        [12 11 2]  574.85  2128.57          ii0624/f0 [C27R12]                                            u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net
LUT4        [12 11 2]   62.00  2190.57       1  ii0624/dx [C27R12]                                            ii0624|dx_net                                        
LUT4        [12 10 1]  509.72  2700.29          ii0625/f0 [C27R11]                                            ii0624|dx_net                                        
LUT4        [12 10 1]   62.00  2762.29       2  ii0625/dx [C27R11]                                            ii0625|dx_net                                        
LUT4        [12 10 3]  320.00  3082.29          ii0626/f1 [C27R11]                                            ii0625|dx_net                                        
LUT4        [12 10 3]   78.00  3160.29       3  ii0626/dx [C27R11]                                            ii0626|dx_net                                        
LUT4        [16 10 7]  666.57  3826.86          ii0629/f1 [C35R11]                                            ii0626|dx_net                                        
LUT4        [16 10 7]   78.00  3904.86       2  ii0629/dx [C35R11]                                            ii0629|dx_net                                        
LUT4        [16 10 9]  320.00  4224.86          ii0630/f1 [C35R11]                                            ii0629|dx_net                                        
LUT4        [16 10 9]   78.00  4302.86       1  ii0630/dx [C35R11]                                            ii0630|dx_net                                        
REG         [16 10 0]  410.12  4712.98          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/di [C35R11]        ii0630|dx_net                                        

#### Path 8 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/sclk
Path slack  1177p

Reference arrival time                                                  1209
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5890

Starting arrival time                                                   1400
+ Data path delay                                                       3313
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4713

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [10 11 0]    0.00  1399.72          u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/sclk [C23R12]  u_pll_pll_u0|clkout1_net                             
REG         [10 11 0]  154.00  1553.72       2  u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/qx [C23R12]    u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net
LUT4        [12 11 2]  574.85  2128.57          ii0624/f0 [C27R12]                                            u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net
LUT4        [12 11 2]   62.00  2190.57       1  ii0624/dx [C27R12]                                            ii0624|dx_net                                        
LUT4        [12 10 1]  509.72  2700.29          ii0625/f0 [C27R11]                                            ii0624|dx_net                                        
LUT4        [12 10 1]   62.00  2762.29       2  ii0625/dx [C27R11]                                            ii0625|dx_net                                        
LUT4        [12 10 3]  320.00  3082.29          ii0626/f1 [C27R11]                                            ii0625|dx_net                                        
LUT4        [12 10 3]   78.00  3160.29       3  ii0626/dx [C27R11]                                            ii0626|dx_net                                        
LUT4        [16 10 7]  666.57  3826.86          ii0629/f1 [C35R11]                                            ii0626|dx_net                                        
LUT4        [16 10 7]   78.00  3904.86       2  ii0629/dx [C35R11]                                            ii0629|dx_net                                        
LUT4        [16 10 0]  320.00  4224.86          ii0632/f1 [C35R11]                                            ii0629|dx_net                                        
LUT4        [16 10 0]   78.00  4302.86       1  ii0632/dx [C35R11]                                            ii0632|dx_net                                        
REG         [16 10 3]  410.12  4712.98          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/di [C35R11]        ii0632|dx_net                                        

#### Path 9 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]/sclk
Path slack  1277p

Reference arrival time                                                  1502
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6183

Starting arrival time                                                   1412
+ Data path delay                                                       3495
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4907

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                               net name                                          
----------  ---------  ------  -------  ------  ----------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]   u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]     u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [13 12 0]  422.43  1988.51          ii0580/f2 [C29R13]                                          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [13 12 0]  137.00  2125.51       3  ii0580/dx [C29R13]                                          ii0580|dx_net                                     
LUT4        [13 12 5]  320.00  2445.51          ii0582/f1 [C29R13]                                          ii0580|dx_net                                     
LUT4        [13 12 5]   78.00  2523.51       5  ii0582/dx [C29R13]                                          ii0582|dx_net                                     
LUT4        [17 12 6]  668.25  3191.76          ii0612/f0 [C37R13]                                          ii0582|dx_net                                     
LUT4        [17 12 6]   62.00  3253.76       2  ii0612/dx [C37R13]                                          ii0612|dx_net                                     
LUT4        [17 10 0]  499.72  3753.48          ii0613/f2 [C37R11]                                          ii0612|dx_net                                     
LUT4        [17 10 0]  137.00  3890.48       5  ii0613/dx [C37R11]                                          ii0613|dx_net                                     
LUT4        [13 13 9]  898.71  4789.20          ii0761/f1 [C29R14]                                          ii0613|dx_net                                     
LUT4        [13 13 9]   78.00  4867.20       1  ii0761/dx [C29R14]                                          ii0761|dx_net                                     
REG         [13 13 9]   39.50  4906.70          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]/di [C29R14]  ii0761|dx_net                                     

#### Path 10 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]/sclk
Path slack  1331p

Reference arrival time                                                  1118
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5799

Starting arrival time                                                   1025
+ Data path delay                                                       3443
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4468

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [18 9 9]     0.00  1024.60          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                           
REG         [18 9 9]   154.00  1178.60       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]  574.76  1753.35          ii0644/f1 [C39R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]   78.00  1831.35       5  ii0644/dx [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 11 3]  320.00  2151.35          ii0645/f0 [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 11 3]   62.00  2213.35       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [17 12 3]  481.22  2694.57          ii0651/f0 [C37R13]                                          ii0645|dx_net                                      
LUT4        [17 12 3]   62.00  2756.57       9  ii0651/dx [C37R13]                                          ii0651|dx_net                                      
LUT4        [15 12 4]  578.16  3334.74          ii0653/f2 [C33R13]                                          ii0651|dx_net                                      
LUT4        [15 12 4]  137.00  3471.74       1  ii0653/dx [C33R13]                                          ii0653|dx_net                                      
LUT4        [15 12 6]  320.00  3791.74          ii0654/f0 [C33R13]                                          ii0653|dx_net                                      
LUT4        [15 12 6]   62.00  3853.74       1  ii0654/dx [C33R13]                                          ii0654|dx_net                                      
REG         [17 12 0]  614.30  4468.03          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]/di [C37R13]   ii0654|dx_net                                      

#### Path 11 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]/sclk
Path slack  1332p

Reference arrival time                                                  1249
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5930

Starting arrival time                                                   1502
+ Data path delay                                                       3096
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4598

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [13 13 3]    0.00  1501.96          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/sclk [C29R14]  u_pll_pll_u0|clkout1_net                             
REG         [13 13 3]  154.00  1655.96       8  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/qx [C29R14]    u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net
LUT4        [16 14 5]  727.55  2383.51          ii0584/f3 [C35R15]                                            u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net
LUT4        [16 14 5]  142.00  2525.51       4  ii0584/dx [C35R15]                                            ii0584|dx_net                                        
LUT4        [13 12 4]  729.84  3255.35          ii0585/f1 [C29R13]                                            ii0584|dx_net                                        
LUT4        [13 12 4]   78.00  3333.35       4  ii0585/dx [C29R13]                                            ii0585|dx_net                                        
LUT4        [15 10 9]  789.75  4123.11          ii0700/f2 [C33R11]                                            ii0585|dx_net                                        
LUT4        [15 10 9]  137.00  4260.11       1  ii0700/dx [C33R11]                                            ii0700|dx_net                                        
LUT4        [15 10 0]  220.69  4480.80          ii0701/f1 [C33R11]                                            ii0700|dx_net                                        
LUT4        [15 10 0]   78.00  4558.80       1  ii0701/dx [C33R11]                                            ii0701|dx_net                                        
REG         [15 10 0]   39.50  4598.30          u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]/di [C33R11]      ii0701|dx_net                                        

#### Path 12 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]/sclk
Path slack  1352p

Reference arrival time                                                  1080
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5761

Starting arrival time                                                   1400
+ Data path delay                                                       3009
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4409

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [10 11 0]    0.00  1399.72          u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/sclk [C23R12]  u_pll_pll_u0|clkout1_net                             
REG         [10 11 0]  154.00  1553.72       2  u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/qx [C23R12]    u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net
LUT4        [12 11 2]  574.85  2128.57          ii0624/f0 [C27R12]                                            u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net
LUT4        [12 11 2]   62.00  2190.57       1  ii0624/dx [C27R12]                                            ii0624|dx_net                                        
LUT4        [12 10 1]  509.72  2700.29          ii0625/f0 [C27R11]                                            ii0624|dx_net                                        
LUT4        [12 10 1]   62.00  2762.29       2  ii0625/dx [C27R11]                                            ii0625|dx_net                                        
LUT4        [12 10 3]  320.00  3082.29          ii0626/f1 [C27R11]                                            ii0625|dx_net                                        
LUT4        [12 10 3]   78.00  3160.29       3  ii0626/dx [C27R11]                                            ii0626|dx_net                                        
LUT4        [15 8 3]   693.71  3854.01          ii0703/f0 [C33R9]                                             ii0626|dx_net                                        
LUT4        [15 8 3]    62.00  3916.01       2  ii0703/dx [C33R9]                                             ii0703|dx_net                                        
LUT4        [15 8 0]   375.54  4291.55          ii0706/f1 [C33R9]                                             ii0703|dx_net                                        
LUT4        [15 8 0]    78.00  4369.55       1  ii0706/dx [C33R9]                                             ii0706|dx_net                                        
REG         [15 8 0]    39.50  4409.05          u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]/di [C33R9]       ii0706|dx_net                                        

#### Path 13 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]/sclk
Path slack  1425p

Reference arrival time                                                  1205
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5886

Starting arrival time                                                   1025
+ Data path delay                                                       3437
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4461

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [18 9 9]     0.00  1024.60          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                           
REG         [18 9 9]   154.00  1178.60       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]  574.76  1753.35          ii0644/f1 [C39R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]   78.00  1831.35       5  ii0644/dx [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 11 3]  320.00  2151.35          ii0645/f0 [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 11 3]   62.00  2213.35       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [17 12 3]  481.22  2694.57          ii0651/f0 [C37R13]                                          ii0645|dx_net                                      
LUT4        [17 12 3]   62.00  2756.57       9  ii0651/dx [C37R13]                                          ii0651|dx_net                                      
LUT4        [15 10 6]  652.21  3408.79          ii0662/f1 [C33R11]                                          ii0651|dx_net                                      
LUT4        [15 10 6]   78.00  3486.79       1  ii0662/dx [C33R11]                                          ii0662|dx_net                                      
LUT4        [15 9 6]   486.22  3973.00          ii0663/f1 [C33R10]                                          ii0662|dx_net                                      
LUT4        [15 9 6]    78.00  4051.00       1  ii0663/dx [C33R10]                                          ii0663|dx_net                                      
REG         [15 9 0]   410.12  4461.12          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]/di [C33R10]   ii0663|dx_net                                      

#### Path 14 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/sclk
Path slack  1446p

Reference arrival time                                                  1502
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6183

Starting arrival time                                                   1412
+ Data path delay                                                       3325
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4737

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                               net name                                          
----------  ---------  ------  -------  ------  ----------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]   u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]     u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [13 12 0]  422.43  1988.51          ii0580/f2 [C29R13]                                          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [13 12 0]  137.00  2125.51       3  ii0580/dx [C29R13]                                          ii0580|dx_net                                     
LUT4        [13 12 5]  320.00  2445.51          ii0582/f1 [C29R13]                                          ii0580|dx_net                                     
LUT4        [13 12 5]   78.00  2523.51       5  ii0582/dx [C29R13]                                          ii0582|dx_net                                     
LUT4        [17 12 6]  668.25  3191.76          ii0612/f0 [C37R13]                                          ii0582|dx_net                                     
LUT4        [17 12 6]   62.00  3253.76       2  ii0612/dx [C37R13]                                          ii0612|dx_net                                     
LUT4        [17 10 0]  499.72  3753.48          ii0613/f2 [C37R11]                                          ii0612|dx_net                                     
LUT4        [17 10 0]  137.00  3890.48       5  ii0613/dx [C37R11]                                          ii0613|dx_net                                     
LUT4        [13 13 3]  729.21  4619.70          ii0741/f1 [C29R14]                                          ii0613|dx_net                                     
LUT4        [13 13 3]   78.00  4697.70       1  ii0741/dx [C29R14]                                          ii0741|dx_net                                     
REG         [13 13 3]   39.50  4737.20          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/di [C29R14]  ii0741|dx_net                                     

#### Path 15 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/sclk
Path slack  1495p

Reference arrival time                                                  1219
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5900

Starting arrival time                                                   1412
+ Data path delay                                                       2993
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4405

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                               net name                                          
----------  ---------  ------  -------  ------  ----------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]   u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]     u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [13 12 0]  422.43  1988.51          ii0580/f2 [C29R13]                                          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [13 12 0]  137.00  2125.51       3  ii0580/dx [C29R13]                                          ii0580|dx_net                                     
LUT4        [13 12 5]  320.00  2445.51          ii0582/f1 [C29R13]                                          ii0580|dx_net                                     
LUT4        [13 12 5]   78.00  2523.51       5  ii0582/dx [C29R13]                                          ii0582|dx_net                                     
LUT4        [16 14 7]  767.68  3291.19          ii0609/f0 [C35R15]                                          ii0582|dx_net                                     
LUT4        [16 14 7]   62.00  3353.19       2  ii0609/dx [C35R15]                                          ii0609|dx_net                                     
LUT4        [16 14 9]  320.00  3673.19          ii0740/f2 [C35R15]                                          ii0609|dx_net                                     
LUT4        [16 14 9]  137.00  3810.19       8  ii0740/dx [C35R15]                                          ii0740|dx_net                                     
LUT4        [16 11 0]  477.72  4287.91          ii0766/f1 [C35R12]                                          ii0740|dx_net                                     
LUT4        [16 11 0]   78.00  4365.91       1  ii0766/dx [C35R12]                                          ii0766|dx_net                                     
REG         [16 11 0]   39.50  4405.41          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/di [C35R12]  ii0766|dx_net                                     

#### Path 16 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]/sclk
Path slack  1507p

Reference arrival time                                                  1080
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5761

Starting arrival time                                                   1400
+ Data path delay                                                       2854
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4254

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [10 11 0]    0.00  1399.72          u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/sclk [C23R12]  u_pll_pll_u0|clkout1_net                             
REG         [10 11 0]  154.00  1553.72       2  u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/qx [C23R12]    u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net
LUT4        [12 11 2]  574.85  2128.57          ii0624/f0 [C27R12]                                            u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net
LUT4        [12 11 2]   62.00  2190.57       1  ii0624/dx [C27R12]                                            ii0624|dx_net                                        
LUT4        [12 10 1]  509.72  2700.29          ii0625/f0 [C27R11]                                            ii0624|dx_net                                        
LUT4        [12 10 1]   62.00  2762.29       2  ii0625/dx [C27R11]                                            ii0625|dx_net                                        
LUT4        [12 10 3]  320.00  3082.29          ii0626/f1 [C27R11]                                            ii0625|dx_net                                        
LUT4        [12 10 3]   78.00  3160.29       3  ii0626/dx [C27R11]                                            ii0626|dx_net                                        
LUT4        [15 8 3]   693.71  3854.01          ii0703/f0 [C33R9]                                             ii0626|dx_net                                        
LUT4        [15 8 3]    62.00  3916.01       2  ii0703/dx [C33R9]                                             ii0703|dx_net                                        
LUT4        [15 8 6]   220.69  4136.70          ii0705/f1 [C33R9]                                             ii0703|dx_net                                        
LUT4        [15 8 6]    78.00  4214.70       1  ii0705/dx [C33R9]                                             ii0705|dx_net                                        
REG         [15 8 6]    39.50  4254.20          u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]/di [C33R9]       ii0705|dx_net                                        

#### Path 17 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]/sclk
Path slack  1556p

Reference arrival time                                                  1476
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6157

Starting arrival time                                                   1502
+ Data path delay                                                       3099
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4601

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [13 13 3]    0.00  1501.96          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/sclk [C29R14]  u_pll_pll_u0|clkout1_net                             
REG         [13 13 3]  154.00  1655.96       8  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/qx [C29R14]    u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net
LUT4        [16 14 5]  727.55  2383.51          ii0584/f3 [C35R15]                                            u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net
LUT4        [16 14 5]  142.00  2525.51       4  ii0584/dx [C35R15]                                            ii0584|dx_net                                        
LUT4        [13 12 4]  729.84  3255.35          ii0585/f1 [C29R13]                                            ii0584|dx_net                                        
LUT4        [13 12 4]   78.00  3333.35       4  ii0585/dx [C29R13]                                            ii0585|dx_net                                        
LUT4        [10 10 0]  767.65  4101.00          ii0586/f1 [C23R11]                                            ii0585|dx_net                                        
LUT4        [10 10 0]   78.00  4179.00       1  ii0586/dx [C23R11]                                            ii0586|dx_net                                        
REG         [11 10 0]  422.30  4601.30          u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]/di [C25R11]    ii0586|dx_net                                        

#### Path 18 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]/sclk
Path slack  1627p

Reference arrival time                                                  1025
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5706

Starting arrival time                                                   1222
+ Data path delay                                                       2857
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4079

Data path   XY                                  instance/pin name                                                                                                
model name  location    delay       AT  fanout  [CR location]                                                net name                                            
----------  ---------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [18 13 4]    0.00  1222.20          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]/sclk [C39R14]  u_pll_pll_u0|clkout1_net                            
REG         [18 13 4]  154.00  1376.20       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]/qx [C39R14]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net
LUT4        [15 10 4]  767.85  2144.05          ii0659/f1 [C33R11]                                           u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net
LUT4        [15 10 4]   78.00  2222.05       3  ii0659/dx [C33R11]                                           ii0659|dx_net                                       
LUT4        [15 9 0]   494.85  2716.91          ii0664/f1 [C33R10]                                           ii0659|dx_net                                       
LUT4        [15 9 0]    78.00  2794.91       3  ii0664/dx [C33R10]                                           ii0664|dx_net                                       
LUT4        [17 8 0]   639.71  3434.62          ii0670/f0 [C37R9]                                            ii0664|dx_net                                       
LUT4        [17 8 0]    62.00  3496.62       1  ii0670/dx [C37R9]                                            ii0670|dx_net                                       
LUT4        [18 9 0]   480.72  3977.34          ii0671/f0 [C39R10]                                           ii0670|dx_net                                       
LUT4        [18 9 0]    62.00  4039.34       1  ii0671/dx [C39R10]                                           ii0671|dx_net                                       
REG         [18 9 0]    39.50  4078.84          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]/di [C39R10]    ii0671|dx_net                                       

#### Path 19 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]/sclk
Path slack  1780p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1222
+ Data path delay                                                       2901
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4123

Data path   XY                                  instance/pin name                                                                                                
model name  location    delay       AT  fanout  [CR location]                                                net name                                            
----------  ---------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [18 13 4]    0.00  1222.20          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]/sclk [C39R14]  u_pll_pll_u0|clkout1_net                            
REG         [18 13 4]  154.00  1376.20       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]/qx [C39R14]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net
LUT4        [15 10 4]  767.85  2144.05          ii0659/f1 [C33R11]                                           u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net
LUT4        [15 10 4]   78.00  2222.05       3  ii0659/dx [C33R11]                                           ii0659|dx_net                                       
LUT4        [15 9 0]   494.85  2716.91          ii0664/f1 [C33R10]                                           ii0659|dx_net                                       
LUT4        [15 9 0]    78.00  2794.91       3  ii0664/dx [C33R10]                                           ii0664|dx_net                                       
LUT4        [18 12 3]  760.21  3555.12          ii0668/f0 [C39R13]                                           ii0664|dx_net                                       
LUT4        [18 12 3]   62.00  3617.12       1  ii0668/dx [C39R13]                                           ii0668|dx_net                                       
LUT4        [18 13 6]  388.72  4005.84          ii0669/f1 [C39R14]                                           ii0668|dx_net                                       
LUT4        [18 13 6]   78.00  4083.84       1  ii0669/dx [C39R14]                                           ii0669|dx_net                                       
REG         [18 13 6]   39.50  4123.34          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]/di [C39R14]    ii0669|dx_net                                       

#### Path 20 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]/sclk
Path slack  1828p

Reference arrival time                                                  1025
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5706

Starting arrival time                                                   1025
+ Data path delay                                                       2853
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3878

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [18 9 9]     0.00  1024.60          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                           
REG         [18 9 9]   154.00  1178.60       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]  574.76  1753.35          ii0644/f1 [C39R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]   78.00  1831.35       5  ii0644/dx [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 11 3]  320.00  2151.35          ii0645/f0 [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 11 3]   62.00  2213.35       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [17 12 3]  481.22  2694.57          ii0651/f0 [C37R13]                                          ii0645|dx_net                                      
LUT4        [17 12 3]   62.00  2756.57       9  ii0651/dx [C37R13]                                          ii0651|dx_net                                      
LUT4        [17 12 0]  371.74  3128.31          ii0657/f0 [C37R13]                                          ii0651|dx_net                                      
LUT4        [17 12 0]   62.00  3190.31       1  ii0657/dx [C37R13]                                          ii0657|dx_net                                      
LUT4        [17 9 6]   586.21  3776.52          ii0658/f0 [C37R10]                                          ii0657|dx_net                                      
LUT4        [17 9 6]    62.00  3838.52       1  ii0658/dx [C37R10]                                          ii0658|dx_net                                      
REG         [17 9 6]    39.50  3878.02          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]/di [C37R10]   ii0658|dx_net                                      

#### Path 21 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/sclk
End         u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]/sclk
Path slack  1852p

Reference arrival time                                                  1076
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5757

Starting arrival time                                                   1209
+ Data path delay                                                       2696
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3905

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 10 0]    0.00  1208.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/sclk [C35R11]  u_pll_pll_u0|clkout1_net                         
REG         [16 10 0]  154.00  1362.60       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]   502.15  1864.76          ii0614/f3 [C35R10]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]   142.00  2006.76       2  ii0614/dx [C35R10]                                        ii0614|dx_net                                    
LUT4        [16 9 3]   320.00  2326.75          ii0631/f0 [C35R10]                                        ii0614|dx_net                                    
LUT4        [16 9 3]    62.00  2388.75       6  ii0631/dx [C35R10]                                        ii0631|dx_net                                    
LUT4        [17 11 5]  645.76  3034.52          ii0635/f1 [C37R12]                                        ii0631|dx_net                                    
LUT4        [17 11 5]   78.00  3112.52       1  ii0635/dx [C37R12]                                        ii0635|dx_net                                    
LUT4        [17 11 6]  320.00  3432.52          ii0636/f0 [C37R12]                                        ii0635|dx_net                                    
LUT4        [17 11 6]   62.00  3494.52       1  ii0636/dx [C37R12]                                        ii0636|dx_net                                    
REG         [17 11 0]  410.12  3904.64          u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]/di [C37R12]    ii0636|dx_net                                    

#### Path 22 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]/sclk
Path slack  1892p

Reference arrival time                                                  1424
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6106

Starting arrival time                                                   1502
+ Data path delay                                                       2711
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4213

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [13 13 3]    0.00  1501.96          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/sclk [C29R14]  u_pll_pll_u0|clkout1_net                             
REG         [13 13 3]  154.00  1655.96       8  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/qx [C29R14]    u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net
LUT4        [16 14 5]  727.55  2383.51          ii0584/f3 [C35R15]                                            u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net
LUT4        [16 14 5]  142.00  2525.51       4  ii0584/dx [C35R15]                                            ii0584|dx_net                                        
LUT4        [13 12 4]  729.84  3255.35          ii0585/f1 [C29R13]                                            ii0584|dx_net                                        
LUT4        [13 12 4]   78.00  3333.35       4  ii0585/dx [C29R13]                                            ii0585|dx_net                                        
LUT4        [12 10 0]  703.55  4036.91          ii0596/f2 [C27R11]                                            ii0585|dx_net                                        
LUT4        [12 10 0]  137.00  4173.91       1  ii0596/dx [C27R11]                                            ii0596|dx_net                                        
REG         [12 10 0]   39.50  4213.41          u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]/di [C27R11]    ii0596|dx_net                                        

#### Path 23 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]/sclk
Path slack  1910p

Reference arrival time                                                  1366
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6048

Starting arrival time                                                   1025
+ Data path delay                                                       3113
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4137

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [18 9 9]     0.00  1024.60          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                           
REG         [18 9 9]   154.00  1178.60       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]  574.76  1753.35          ii0644/f1 [C39R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]   78.00  1831.35       5  ii0644/dx [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 11 3]  320.00  2151.35          ii0645/f0 [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 11 3]   62.00  2213.35       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [17 12 3]  481.22  2694.57          ii0651/f0 [C37R13]                                          ii0645|dx_net                                      
LUT4        [17 12 3]   62.00  2756.57       9  ii0651/dx [C37R13]                                          ii0651|dx_net                                      
LUT4        [13 10 1]  817.36  3573.94          ii0665/f3 [C29R11]                                          ii0651|dx_net                                      
LUT4        [13 10 1]  142.00  3715.94       1  ii0665/dx [C29R11]                                          ii0665|dx_net                                      
LUT4        [13 10 9]  320.00  4035.94          ii0666/f0 [C29R11]                                          ii0665|dx_net                                      
LUT4        [13 10 9]   62.00  4097.94       1  ii0666/dx [C29R11]                                          ii0666|dx_net                                      
REG         [13 10 9]   39.50  4137.44          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]/di [C29R11]   ii0666|dx_net                                      

#### Path 24 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]/sclk
Path slack  1978p

Reference arrival time                                                  1297
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5978

Starting arrival time                                                   1502
+ Data path delay                                                       2498
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4000

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [13 13 3]    0.00  1501.96          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/sclk [C29R14]  u_pll_pll_u0|clkout1_net                             
REG         [13 13 3]  154.00  1655.96       8  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/qx [C29R14]    u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net
LUT4        [16 14 5]  727.55  2383.51          ii0584/f3 [C35R15]                                            u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net
LUT4        [16 14 5]  142.00  2525.51       4  ii0584/dx [C35R15]                                            ii0584|dx_net                                        
LUT4        [13 12 4]  729.84  3255.35          ii0585/f1 [C29R13]                                            ii0584|dx_net                                        
LUT4        [13 12 4]   78.00  3333.35       4  ii0585/dx [C29R13]                                            ii0585|dx_net                                        
LUT4        [13 9 6]   549.05  3882.41          ii0699/f1 [C29R10]                                            ii0585|dx_net                                        
LUT4        [13 9 6]    78.00  3960.41       1  ii0699/dx [C29R10]                                            ii0699|dx_net                                        
REG         [13 9 6]    39.50  3999.91          u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]/di [C29R10]      ii0699|dx_net                                        

#### Path 25 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]/sclk
Path slack  1991p

Reference arrival time                                                  1118
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5799

Starting arrival time                                                   1025
+ Data path delay                                                       2784
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3808

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [18 9 9]     0.00  1024.60          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                           
REG         [18 9 9]   154.00  1178.60       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]  574.76  1753.35          ii0644/f1 [C39R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]   78.00  1831.35       5  ii0644/dx [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 11 3]  320.00  2151.35          ii0645/f0 [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 11 3]   62.00  2213.35       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [17 12 3]  481.22  2694.57          ii0651/f0 [C37R13]                                          ii0645|dx_net                                      
LUT4        [17 12 3]   62.00  2756.57       9  ii0651/dx [C37R13]                                          ii0651|dx_net                                      
LUT4        [18 12 8]  477.36  3233.94          ii0660/f2 [C39R13]                                          ii0651|dx_net                                      
LUT4        [18 12 8]  137.00  3370.94       1  ii0660/dx [C39R13]                                          ii0660|dx_net                                      
LUT4        [18 12 6]  320.00  3690.94          ii0661/f1 [C39R13]                                          ii0660|dx_net                                      
LUT4        [18 12 6]   78.00  3768.94       1  ii0661/dx [C39R13]                                          ii0661|dx_net                                      
REG         [18 12 7]   39.50  3808.44          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]/di [C39R13]   ii0661|dx_net                                      

#### Path 26 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]/sclk
Path slack  2004p

Reference arrival time                                                  1432
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6114

Starting arrival time                                                   1412
+ Data path delay                                                       2698
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4110

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                               net name                                          
----------  ---------  ------  -------  ------  ----------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]   u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]     u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [13 12 0]  422.43  1988.51          ii0580/f2 [C29R13]                                          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [13 12 0]  137.00  2125.51       3  ii0580/dx [C29R13]                                          ii0580|dx_net                                     
LUT4        [13 12 2]  320.00  2445.51          ii0593/f1 [C29R13]                                          ii0580|dx_net                                     
LUT4        [13 12 2]   78.00  2523.51       3  ii0593/dx [C29R13]                                          ii0593|dx_net                                     
LUT4        [15 11 9]  743.35  3266.87          ii0594/f2 [C33R12]                                          ii0593|dx_net                                     
LUT4        [15 11 9]  137.00  3403.87       4  ii0594/dx [C33R12]                                          ii0594|dx_net                                     
LUT4        [12 11 6]  588.71  3992.58          ii0601/f1 [C27R12]                                          ii0594|dx_net                                     
LUT4        [12 11 6]   78.00  4070.58       1  ii0601/dx [C27R12]                                          ii0601|dx_net                                     
REG         [12 11 6]   39.50  4110.08          u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]/di [C27R12]  ii0601|dx_net                                     

#### Path 27 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/sclk
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/sclk
Path slack  2019p

Reference arrival time                                                  1400
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6081

Starting arrival time                                                   1476
+ Data path delay                                                       2587
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4062

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [11 10 6]    0.00  1475.52          u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/sclk [C25R11]  u_pll_pll_u0|clkout1_net                             
REG         [11 10 6]  154.00  1629.52       5  u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/qx [C25R11]    u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net
LUT4        [12 11 0]  620.11  2249.63          ii0602/f2 [C27R12]                                            u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net
LUT4        [12 11 0]  137.00  2386.63       2  ii0602/dx [C27R12]                                            ii0602|dx_net                                        
LUT4        [12 11 1]  320.00  2706.63          ii0604/f2 [C27R12]                                            ii0602|dx_net                                        
LUT4        [12 11 1]  137.00  2843.63       3  ii0604/dx [C27R12]                                            ii0604|dx_net                                        
LUT4        [12 11 9]  320.00  3163.63          ii0607/f0 [C27R12]                                            ii0604|dx_net                                        
LUT4        [12 11 9]   62.00  3225.63       1  ii0607/dx [C27R12]                                            ii0607|dx_net                                        
LUT4        [10 11 0]  660.22  3885.84          ii0608/f2 [C23R12]                                            ii0607|dx_net                                        
LUT4        [10 11 0]  137.00  4022.84       1  ii0608/dx [C23R12]                                            ii0608|dx_net                                        
REG         [10 11 0]   39.50  4062.34          u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/di [C23R12]    ii0608|dx_net                                        

#### Path 28 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]/sclk
Path slack  2034p

Reference arrival time                                                  1040
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5721

Starting arrival time                                                   1025
+ Data path delay                                                       2662
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3687

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [18 9 9]     0.00  1024.60          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                           
REG         [18 9 9]   154.00  1178.60       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]  574.76  1753.35          ii0644/f1 [C39R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]   78.00  1831.35       5  ii0644/dx [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 11 3]  320.00  2151.35          ii0645/f0 [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 11 3]   62.00  2213.35       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [17 12 3]  481.22  2694.57          ii0651/f0 [C37R13]                                          ii0645|dx_net                                      
LUT4        [17 12 3]   62.00  2756.57       9  ii0651/dx [C37R13]                                          ii0651|dx_net                                      
LUT4        [16 7 0]   828.71  3585.29          ii0652/f0 [C35R8]                                           ii0651|dx_net                                      
LUT4        [16 7 0]    62.00  3647.29       1  ii0652/dx [C35R8]                                           ii0652|dx_net                                      
REG         [16 7 0]    39.50  3686.79          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]/di [C35R8]    ii0652|dx_net                                      

#### Path 29 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]/sclk
Path slack  2067p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1025
+ Data path delay                                                       2812
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3836

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [18 9 9]     0.00  1024.60          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                           
REG         [18 9 9]   154.00  1178.60       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]  574.76  1753.35          ii0644/f1 [C39R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]   78.00  1831.35       5  ii0644/dx [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 11 3]  320.00  2151.35          ii0645/f0 [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 11 3]   62.00  2213.35       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [17 12 3]  481.22  2694.57          ii0651/f0 [C37R13]                                          ii0645|dx_net                                      
LUT4        [17 12 3]   62.00  2756.57       9  ii0651/dx [C37R13]                                          ii0651|dx_net                                      
LUT4        [18 13 5]  580.16  3336.74          ii0655/f0 [C39R14]                                          ii0651|dx_net                                      
LUT4        [18 13 5]   62.00  3398.74       1  ii0655/dx [C39R14]                                          ii0655|dx_net                                      
LUT4        [18 13 3]  320.00  3718.74          ii0656/f1 [C39R14]                                          ii0655|dx_net                                      
LUT4        [18 13 3]   78.00  3796.74       1  ii0656/dx [C39R14]                                          ii0656|dx_net                                      
REG         [18 13 4]   39.50  3836.24          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]/di [C39R14]   ii0656|dx_net                                      

#### Path 30 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]/sclk
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]/sclk
Path slack  2105p

Reference arrival time                                                  1424
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6106

Starting arrival time                                                   1502
+ Data path delay                                                       2499
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4000

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [13 13 9]    0.00  1501.96          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]/sclk [C29R14]  u_pll_pll_u0|clkout1_net                             
REG         [13 13 9]  154.00  1655.96       8  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]/qx [C29R14]    u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net
LUT4        [17 13 3]  611.61  2267.57          ii0597/f2 [C37R14]                                            u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net
LUT4        [17 13 3]  137.00  2404.57       1  ii0597/dx [C37R14]                                            ii0597|dx_net                                        
LUT4        [16 12 9]  487.72  2892.28          ii0599/f1 [C35R13]                                            ii0597|dx_net                                        
LUT4        [16 12 9]   78.00  2970.28       5  ii0599/dx [C35R13]                                            ii0599|dx_net                                        
LUT4        [12 10 9]  853.72  3824.00          ii0603/f2 [C27R11]                                            ii0599|dx_net                                        
LUT4        [12 10 9]  137.00  3961.00       1  ii0603/dx [C27R11]                                            ii0603|dx_net                                        
REG         [12 10 9]   39.50  4000.50          u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]/di [C27R11]    ii0603|dx_net                                        

#### Path 31 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]/sclk
Path slack  2113p

Reference arrival time                                                  1118
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5799

Starting arrival time                                                   1025
+ Data path delay                                                       2662
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3686

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [18 9 9]     0.00  1024.60          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                           
REG         [18 9 9]   154.00  1178.60       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]  574.76  1753.35          ii0644/f1 [C39R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]   78.00  1831.35       5  ii0644/dx [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 11 3]  320.00  2151.35          ii0645/f0 [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 11 3]   62.00  2213.35       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [18 12 7]  494.96  2708.32          ii0649/f0 [C39R13]                                          ii0645|dx_net                                      
LUT4        [18 12 7]   62.00  2770.32       1  ii0649/dx [C39R13]                                          ii0649|dx_net                                      
LUT4        [18 12 9]  320.00  3090.32          ii0650/f1 [C39R13]                                          ii0649|dx_net                                      
LUT4        [18 12 9]   78.00  3168.32       1  ii0650/dx [C39R13]                                          ii0650|dx_net                                      
REG         [17 12 3]  517.80  3686.12          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]/di [C37R13]   ii0650|dx_net                                      

#### Path 32 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]/sclk
Path slack  2160p

Reference arrival time                                                  1341
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6022

Starting arrival time                                                   1528
+ Data path delay                                                       2334
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3862

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [11 12 0]    0.00  1527.84          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/sclk [C25R13]  u_pll_pll_u0|clkout1_net                           
REG         [11 12 0]  154.00  1681.84       7  u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/qx [C25R13]    u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net
LUT4        [12 12 0]  446.19  2128.03          ii0640/f3 [C27R13]                                          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net
LUT4        [12 12 0]  142.00  2270.03       4  ii0640/dx [C27R13]                                          ii0640|dx_net                                      
LUT4        [12 12 6]  375.54  2645.57          ii0641/f0 [C27R13]                                          ii0640|dx_net                                      
LUT4        [12 12 6]   62.00  2707.57       2  ii0641/dx [C27R13]                                          ii0641|dx_net                                      
LUT4        [12 13 0]  486.22  3193.78          ii0698/f0 [C27R14]                                          ii0641|dx_net                                      
LUT4        [12 13 0]   62.00  3255.78       1  ii0698/dx [C27R14]                                          ii0698|dx_net                                      
REG         [16 13 0]  606.30  3862.08          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]/di [C35R14]    ii0698|dx_net                                      

#### Path 33 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]/sclk
Path slack  2193p

Reference arrival time                                                  1025
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5706

Starting arrival time                                                   1209
+ Data path delay                                                       2304
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3513

Data path   XY                                  instance/pin name                                                                                           
model name  location    delay       AT  fanout  [CR location]                                              net name                                         
----------  ---------  ------  -------  ------  ---------------------------------------------------------  -------------------------------------------------
REG         [16 10 1]    0.00  1208.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R11]   u_pll_pll_u0|clkout1_net                         
REG         [16 10 1]  154.00  1362.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R11]     u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   572.65  1935.25          ii0579/f2 [C33R10]                                         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   137.00  2072.25      49  ii0579/dx [C33R10]                                         ii0579|dx_net                                    
LUT4        [18 13 0]  774.85  2847.10          ii0646/f1 [C39R14]                                         ii0579|dx_net                                    
LUT4        [18 13 0]   78.00  2925.10       1  ii0646/dx [C39R14]                                         ii0646|dx_net                                    
REG         [18 9 1]   587.80  3512.90          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]/di [C39R10]  ii0646|dx_net                                    

#### Path 34 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]/sclk
Path slack  2196p

Reference arrival time                                                  1257
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5938

Starting arrival time                                                   1412
+ Data path delay                                                       2330
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3742

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                              net name                                          
----------  ---------  ------  -------  ------  ---------------------------------------------------------  --------------------------------------------------
REG         [13 12 0]    0.00  1412.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk [C29R13]  u_pll_pll_u0|clkout1_net                          
REG         [13 12 0]  154.00  1566.08       2  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/qx [C29R13]    u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [13 12 0]  422.43  1988.51          ii0580/f2 [C29R13]                                         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
LUT4        [13 12 0]  137.00  2125.51       3  ii0580/dx [C29R13]                                         ii0580|dx_net                                     
LUT4        [13 12 2]  320.00  2445.51          ii0593/f1 [C29R13]                                         ii0580|dx_net                                     
LUT4        [13 12 2]   78.00  2523.51       3  ii0593/dx [C29R13]                                         ii0593|dx_net                                     
LUT4        [15 11 9]  743.35  3266.87          ii0594/f2 [C33R12]                                         ii0593|dx_net                                     
LUT4        [15 11 9]  137.00  3403.87       4  ii0594/dx [C33R12]                                         ii0594|dx_net                                     
LUT4        [15 11 0]  220.69  3624.56          ii0702/f1 [C33R12]                                         ii0594|dx_net                                     
LUT4        [15 11 0]   78.00  3702.56       1  ii0702/dx [C33R12]                                         ii0702|dx_net                                     
REG         [15 11 0]   39.50  3742.06          u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]/di [C33R12]   ii0702|dx_net                                     

#### Path 35 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/sclk
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/sclk
Path slack  2219p

Reference arrival time                                                  1432
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6114

Starting arrival time                                                   1476
+ Data path delay                                                       2419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3894

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [11 10 6]    0.00  1475.52          u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/sclk [C25R11]  u_pll_pll_u0|clkout1_net                             
REG         [11 10 6]  154.00  1629.52       5  u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/qx [C25R11]    u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net
LUT4        [12 11 0]  620.11  2249.63          ii0602/f2 [C27R12]                                            u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net
LUT4        [12 11 0]  137.00  2386.63       2  ii0602/dx [C27R12]                                            ii0602|dx_net                                        
LUT4        [12 11 1]  320.00  2706.63          ii0604/f2 [C27R12]                                            ii0602|dx_net                                        
LUT4        [12 11 1]  137.00  2843.63       3  ii0604/dx [C27R12]                                            ii0604|dx_net                                        
LUT4        [11 11 0]  502.85  3346.48          ii0605/f1 [C25R12]                                            ii0604|dx_net                                        
LUT4        [11 11 0]   78.00  3424.48       1  ii0605/dx [C25R12]                                            ii0605|dx_net                                        
REG         [12 11 1]  469.80  3894.27          u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/di [C27R12]    ii0605|dx_net                                        

#### Path 36 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/sclk
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]/sclk
Path slack  2257p

Reference arrival time                                                  1432
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6114

Starting arrival time                                                   1476
+ Data path delay                                                       2381
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3856

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REG         [11 10 6]    0.00  1475.52          u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/sclk [C25R11]  u_pll_pll_u0|clkout1_net                             
REG         [11 10 6]  154.00  1629.52       5  u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/qx [C25R11]    u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net
LUT4        [12 11 0]  620.11  2249.63          ii0602/f2 [C27R12]                                            u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net
LUT4        [12 11 0]  137.00  2386.63       2  ii0602/dx [C27R12]                                            ii0602|dx_net                                        
LUT4        [12 11 1]  320.00  2706.63          ii0604/f2 [C27R12]                                            ii0602|dx_net                                        
LUT4        [12 11 1]  137.00  2843.63       3  ii0604/dx [C27R12]                                            ii0604|dx_net                                        
LUT4        [11 11 3]  502.85  3346.48          ii0606/f0 [C25R12]                                            ii0604|dx_net                                        
LUT4        [11 11 3]   62.00  3408.48       1  ii0606/dx [C25R12]                                            ii0606|dx_net                                        
REG         [12 11 3]  447.80  3856.27          u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]/di [C27R12]    ii0606|dx_net                                        

#### Path 37 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]/sclk
Path slack  2263p

Reference arrival time                                                  1025
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5706

Starting arrival time                                                   1025
+ Data path delay                                                       2418
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3443

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [18 9 9]     0.00  1024.60          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                           
REG         [18 9 9]   154.00  1178.60       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]  574.76  1753.35          ii0644/f1 [C39R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]   78.00  1831.35       5  ii0644/dx [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 10 0]  541.05  2372.41          ii0681/f0 [C39R11]                                          ii0644|dx_net                                      
LUT4        [18 10 0]   62.00  2434.41       3  ii0681/dx [C39R11]                                          ii0681|dx_net                                      
LUT4        [18 9 1]   492.76  2927.17          ii0683/f1 [C39R10]                                          ii0681|dx_net                                      
LUT4        [18 9 1]    78.00  3005.17       1  ii0683/dx [C39R10]                                          ii0683|dx_net                                      
LUT4        [18 9 3]   320.00  3325.17          ii0684/f1 [C39R10]                                          ii0683|dx_net                                      
LUT4        [18 9 3]    78.00  3403.17       1  ii0684/dx [C39R10]                                          ii0684|dx_net                                      
REG         [18 9 3]    39.50  3442.67          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]/di [C39R10]    ii0684|dx_net                                      

#### Path 38 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]/sclk
Path slack  2266p

Reference arrival time                                                  1169
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5850

Starting arrival time                                                   1025
+ Data path delay                                                       2559
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3584

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [18 9 9]     0.00  1024.60          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                           
REG         [18 9 9]   154.00  1178.60       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]  574.76  1753.35          ii0644/f1 [C39R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]   78.00  1831.35       5  ii0644/dx [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 10 0]  541.05  2372.41          ii0681/f0 [C39R11]                                          ii0644|dx_net                                      
LUT4        [18 10 0]   62.00  2434.41       3  ii0681/dx [C39R11]                                          ii0681|dx_net                                      
LUT4        [20 10 3]  483.72  2918.12          ii0685/f1 [C43R11]                                          ii0681|dx_net                                      
LUT4        [20 10 3]   78.00  2996.12       1  ii0685/dx [C43R11]                                          ii0685|dx_net                                      
LUT4        [20 11 0]  486.22  3482.34          ii0686/f0 [C43R12]                                          ii0685|dx_net                                      
LUT4        [20 11 0]   62.00  3544.34       1  ii0686/dx [C43R12]                                          ii0686|dx_net                                      
REG         [20 11 0]   39.50  3583.84          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]/di [C43R12]    ii0686|dx_net                                      

#### Path 39 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/sclk
Path slack  2272p

Reference arrival time                                                  1366
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6048

Starting arrival time                                                   1025
+ Data path delay                                                       2751
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3776

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [18 9 9]     0.00  1024.60          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                           
REG         [18 9 9]   154.00  1178.60       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]  574.76  1753.35          ii0644/f1 [C39R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]   78.00  1831.35       5  ii0644/dx [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 11 3]  320.00  2151.35          ii0645/f0 [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 11 3]   62.00  2213.35       4  ii0645/dx [C39R12]                                          ii0645|dx_net                                      
LUT4        [18 9 2]   565.36  2778.72          ii0647/f0 [C39R10]                                          ii0645|dx_net                                      
LUT4        [18 9 2]    62.00  2840.72       1  ii0647/dx [C39R10]                                          ii0647|dx_net                                      
LUT4        [13 10 6]  817.65  3658.37          ii0648/f1 [C29R11]                                          ii0647|dx_net                                      
LUT4        [13 10 6]   78.00  3736.37       1  ii0648/dx [C29R11]                                          ii0648|dx_net                                      
REG         [13 10 6]   39.50  3775.87          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/di [C29R11]   ii0648|dx_net                                      

#### Path 40 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk
Path slack  2364p

Reference arrival time                                                  1076
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5757

Starting arrival time                                                   1025
+ Data path delay                                                       2368
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3393

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [18 9 9]     0.00  1024.60          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                           
REG         [18 9 9]   154.00  1178.60       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]  574.76  1753.35          ii0644/f1 [C39R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]   78.00  1831.35       5  ii0644/dx [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 10 0]  541.05  2372.41          ii0681/f0 [C39R11]                                          ii0644|dx_net                                      
LUT4        [18 10 0]   62.00  2434.41       3  ii0681/dx [C39R11]                                          ii0681|dx_net                                      
LUT4        [18 10 6]  375.54  2809.95          ii0682/f0 [C39R11]                                          ii0681|dx_net                                      
LUT4        [18 10 6]   62.00  2871.95       1  ii0682/dx [C39R11]                                          ii0682|dx_net                                      
REG         [18 11 0]  520.80  3392.74          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/di [C39R12]    ii0682|dx_net                                      

#### Path 41 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/sclk
End         u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]/sclk
Path slack  2378p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1209
+ Data path delay                                                       2317
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3526

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 10 0]    0.00  1208.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/sclk [C35R11]  u_pll_pll_u0|clkout1_net                         
REG         [16 10 0]  154.00  1362.60       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]   502.15  1864.76          ii0614/f3 [C35R10]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]   142.00  2006.76       2  ii0614/dx [C35R10]                                        ii0614|dx_net                                    
LUT4        [16 9 3]   320.00  2326.75          ii0631/f0 [C35R10]                                        ii0614|dx_net                                    
LUT4        [16 9 3]    62.00  2388.75       6  ii0631/dx [C35R10]                                        ii0631|dx_net                                    
LUT4        [17 13 0]  664.71  3053.47          ii0637/f0 [C37R14]                                        ii0631|dx_net                                    
LUT4        [17 13 0]   62.00  3115.47       1  ii0637/dx [C37R14]                                        ii0637|dx_net                                    
REG         [17 13 6]  410.12  3525.59          u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]/di [C37R14]    ii0637|dx_net                                    

#### Path 42 #########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[0]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[10]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[10]/sclk
Path slack  2394p

Reference arrival time                                                  1309
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5990

Starting arrival time                                                   1133
+ Data path delay                                                       2463
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3596

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [18 15 3]    0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[0]/sclk [C39R16]  u_pll_pll_u0|clkout1_net              
REG         [18 15 3]  154.00  1287.00       6  u_sdram_to_RGB_addr_cnt__reg[0]/qx [C39R16]    u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [18 15 2]  320.00  1607.00          ii0497/f3 [C39R16]                             u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [18 15 2]  142.00  1749.00       4  ii0497/dx [C39R16]                             ii0497|dx_net                         
LUT4        [17 15 5]  515.08  2264.08          ii0498/f0 [C37R16]                             ii0497|dx_net                         
LUT4        [17 15 5]   62.00  2326.08       3  ii0498/dx [C37R16]                             ii0498|dx_net                         
LUT4        [17 19 3]  591.45  2917.53          ii0499/f1 [C37R20]                             ii0498|dx_net                         
LUT4        [17 19 3]   78.00  2995.53       2  ii0499/dx [C37R20]                             ii0499|dx_net                         
LUT4        [18 19 9]  483.22  3478.75          ii0500/f1 [C39R20]                             ii0499|dx_net                         
LUT4        [18 19 9]   78.00  3556.75       1  ii0500/dx [C39R20]                             ii0500|dx_net                         
REG         [18 19 9]   39.50  3596.25          u_sdram_to_RGB_addr_cnt__reg[10]/di [C39R20]   ii0500|dx_net                         

#### Path 43 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]/sclk
Path slack  2394p

Reference arrival time                                                  1076
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5757

Starting arrival time                                                   1209
+ Data path delay                                                       2154
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3363

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 10 1]    0.00  1208.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R11]  u_pll_pll_u0|clkout1_net                         
REG         [16 10 1]  154.00  1362.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R11]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   572.65  1935.25          ii0579/f2 [C33R10]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   137.00  2072.25      49  ii0579/dx [C33R10]                                        ii0579|dx_net                                    
LUT4        [18 11 6]  743.55  2815.81          ii0678/f2 [C39R12]                                        ii0579|dx_net                                    
LUT4        [18 11 6]  137.00  2952.81       1  ii0678/dx [C39R12]                                        ii0678|dx_net                                    
REG         [18 11 3]  410.12  3362.93          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]/di [C39R12]  ii0678|dx_net                                    

#### Path 44 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]/sclk
Path slack  2404p

Reference arrival time                                                  1068
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5749

Starting arrival time                                                   1025
+ Data path delay                                                       2320
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3345

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [18 9 9]     0.00  1024.60          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk [C39R10]  u_pll_pll_u0|clkout1_net                           
REG         [18 9 9]   154.00  1178.60       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]  574.76  1753.35          ii0644/f1 [C39R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
LUT4        [18 11 2]   78.00  1831.35       5  ii0644/dx [C39R12]                                          ii0644|dx_net                                      
LUT4        [18 9 5]   544.00  2375.35          ii0679/f0 [C39R10]                                          ii0644|dx_net                                      
LUT4        [18 9 5]    62.00  2437.35       1  ii0679/dx [C39R10]                                          ii0679|dx_net                                      
LUT4        [18 10 2]  509.68  2947.03          ii0680/f1 [C39R11]                                          ii0679|dx_net                                      
LUT4        [18 10 2]   78.00  3025.03       1  ii0680/dx [C39R11]                                          ii0680|dx_net                                      
REG         [18 10 0]  320.00  3345.03          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]/di [C39R11]    ii0680|dx_net                                      

#### Path 45 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]/sclk
Path slack  2427p

Reference arrival time                                                  1475
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6156

Starting arrival time                                                   1528
+ Data path delay                                                       2201
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3729

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [11 12 0]    0.00  1527.84          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/sclk [C25R13]  u_pll_pll_u0|clkout1_net                           
REG         [11 12 0]  154.00  1681.84       7  u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/qx [C25R13]    u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net
LUT4        [12 12 0]  446.19  2128.03          ii0640/f3 [C27R13]                                          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net
LUT4        [12 12 0]  142.00  2270.03       4  ii0640/dx [C27R13]                                          ii0640|dx_net                                      
LUT4        [12 9 3]   586.21  2856.24          ii0696/f0 [C27R10]                                          ii0640|dx_net                                      
LUT4        [12 9 3]    62.00  2918.24       1  ii0696/dx [C27R10]                                          ii0696|dx_net                                      
LUT4        [12 9 6]   220.69  3138.93          ii0697/f1 [C27R10]                                          ii0696|dx_net                                      
LUT4        [12 9 6]    78.00  3216.93       1  ii0697/dx [C27R10]                                          ii0697|dx_net                                      
REG         [12 12 6]  512.30  3729.23          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]/di [C27R13]    ii0697|dx_net                                      

#### Path 46 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]/sclk
Path slack  2437p

Reference arrival time                                                  1413
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6094

Starting arrival time                                                   1528
+ Data path delay                                                       2129
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3657

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [11 12 0]    0.00  1527.84          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/sclk [C25R13]  u_pll_pll_u0|clkout1_net                           
REG         [11 12 0]  154.00  1681.84       7  u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/qx [C25R13]    u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net
LUT4        [12 12 0]  446.19  2128.03          ii0640/f3 [C27R13]                                          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net
LUT4        [12 12 0]  142.00  2270.03       4  ii0640/dx [C27R13]                                          ii0640|dx_net                                      
LUT4        [11 9 3]   591.21  2861.24          ii0694/f1 [C25R10]                                          ii0640|dx_net                                      
LUT4        [11 9 3]    78.00  2939.24       1  ii0694/dx [C25R10]                                          ii0694|dx_net                                      
LUT4        [11 9 1]   320.00  3259.24          ii0695/f1 [C25R10]                                          ii0694|dx_net                                      
LUT4        [11 9 1]    78.00  3337.24       1  ii0695/dx [C25R10]                                          ii0695|dx_net                                      
REG         [11 9 3]   320.00  3657.24          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]/di [C25R10]    ii0695|dx_net                                      

#### Path 47 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]/sclk
Path slack  2475p

Reference arrival time                                                  1025
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5706

Starting arrival time                                                   1209
+ Data path delay                                                       2023
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3231

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 10 1]    0.00  1208.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R11]  u_pll_pll_u0|clkout1_net                         
REG         [16 10 1]  154.00  1362.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R11]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   572.65  1935.25          ii0579/f2 [C33R10]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   137.00  2072.25      49  ii0579/dx [C33R10]                                        ii0579|dx_net                                    
LUT4        [17 9 9]   541.05  2613.30          ii0676/f1 [C37R10]                                        ii0579|dx_net                                    
LUT4        [17 9 9]    78.00  2691.30       1  ii0676/dx [C37R10]                                        ii0676|dx_net                                    
REG         [18 9 4]   539.80  3231.10          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]/di [C39R10]  ii0676|dx_net                                    

#### Path 48 #########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[0]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[9]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[9]/sclk
Path slack  2484p

Reference arrival time                                                  1309
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5990

Starting arrival time                                                   1133
+ Data path delay                                                       2374
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3507

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [18 15 3]    0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[0]/sclk [C39R16]  u_pll_pll_u0|clkout1_net              
REG         [18 15 3]  154.00  1287.00       6  u_sdram_to_RGB_addr_cnt__reg[0]/qx [C39R16]    u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [18 15 2]  320.00  1607.00          ii0497/f3 [C39R16]                             u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [18 15 2]  142.00  1749.00       4  ii0497/dx [C39R16]                             ii0497|dx_net                         
LUT4        [17 15 5]  515.08  2264.08          ii0498/f0 [C37R16]                             ii0497|dx_net                         
LUT4        [17 15 5]   62.00  2326.08       3  ii0498/dx [C37R16]                             ii0498|dx_net                         
LUT4        [17 19 3]  591.45  2917.53          ii0499/f1 [C37R20]                             ii0498|dx_net                         
LUT4        [17 19 3]   78.00  2995.53       2  ii0499/dx [C37R20]                             ii0499|dx_net                         
LUT4        [18 19 6]  393.72  3389.25          ii0509/f1 [C39R20]                             ii0499|dx_net                         
LUT4        [18 19 6]   78.00  3467.25       1  ii0509/dx [C39R20]                             ii0509|dx_net                         
REG         [18 19 6]   39.50  3506.75          u_sdram_to_RGB_addr_cnt__reg[9]/di [C39R20]    ii0509|dx_net                         

#### Path 49 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]/sclk
Path slack  2510p

Reference arrival time                                                  1076
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5757

Starting arrival time                                                   1209
+ Data path delay                                                       2039
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3247

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 10 1]    0.00  1208.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R11]  u_pll_pll_u0|clkout1_net                         
REG         [16 10 1]  154.00  1362.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R11]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   572.65  1935.25          ii0579/f2 [C33R10]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   137.00  2072.25      49  ii0579/dx [C33R10]                                        ii0579|dx_net                                    
LUT4        [18 11 1]  718.00  2790.25          ii0675/f2 [C39R12]                                        ii0579|dx_net                                    
LUT4        [18 11 1]  137.00  2927.25       1  ii0675/dx [C39R12]                                        ii0675|dx_net                                    
REG         [18 11 1]  320.00  3247.25          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]/di [C39R12]  ii0675|dx_net                                    

#### Path 50 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk
Path slack  2511p

Reference arrival time                                                  1025
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5706

Starting arrival time                                                   1209
+ Data path delay                                                       1986
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3195

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 10 1]    0.00  1208.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R11]  u_pll_pll_u0|clkout1_net                         
REG         [16 10 1]  154.00  1362.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R11]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   572.65  1935.25          ii0579/f2 [C33R10]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   137.00  2072.25      49  ii0579/dx [C33R10]                                        ii0579|dx_net                                    
LUT4        [18 9 6]   575.55  2647.81          ii0673/f2 [C39R10]                                        ii0579|dx_net                                    
LUT4        [18 9 6]   137.00  2784.81       1  ii0673/dx [C39R10]                                        ii0673|dx_net                                    
REG         [18 9 9]   410.12  3194.93          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/di [C39R10]  ii0673|dx_net                                    

#### Path 51 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg/di
Reference   u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg/sclk
Path slack  2560p

Reference arrival time                                                  1231
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5912

Starting arrival time                                                   1209
+ Data path delay                                                       2143
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3352

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                                net name                                         
----------  ---------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------------
REG         [16 10 1]    0.00  1208.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R11]     u_pll_pll_u0|clkout1_net                         
REG         [16 10 1]  154.00  1362.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R11]       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [16 8 4]   574.76  1937.35          ii0621/f3 [C35R9]                                            u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [16 8 4]   142.00  2079.35       2  ii0621/dx [C35R9]                                            ii0621|dx_net                                    
LUT4        [17 7 0]   532.25  2611.60          ii0633/f1 [C37R8]                                            ii0621|dx_net                                    
LUT4        [17 7 0]    78.00  2689.60      33  ii0633/dx [C37R8]                                            ii0633|dx_net                                    
REG         [18 14 0]  662.30  3351.90          u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg/di [C39R15]  ii0633|dx_net                                    

#### Path 52 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/sclk
Path slack  2662p

Reference arrival time                                                  1475
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6156

Starting arrival time                                                   1528
+ Data path delay                                                       1967
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3494

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [11 12 0]    0.00  1527.84          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/sclk [C25R13]  u_pll_pll_u0|clkout1_net                           
REG         [11 12 0]  154.00  1681.84       7  u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/qx [C25R13]    u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net
LUT4        [13 11 6]  694.69  2376.53          ii0689/f3 [C29R12]                                          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net
LUT4        [13 11 6]  142.00  2518.53       1  ii0689/dx [C29R12]                                          ii0689|dx_net                                      
LUT4        [13 11 3]  375.54  2894.07          ii0690/f1 [C29R12]                                          ii0689|dx_net                                      
LUT4        [13 11 3]   78.00  2972.07       1  ii0690/dx [C29R12]                                          ii0690|dx_net                                      
REG         [12 12 0]  522.30  3494.36          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/di [C27R13]    ii0690|dx_net                                      

#### Path 53 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/sclk
End         u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg/di
Reference   u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg/sclk
Path slack  2711p

Reference arrival time                                                  1099
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5781

Starting arrival time                                                   1209
+ Data path delay                                                       1861
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3070

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REG         [16 10 0]    0.00  1208.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/sclk [C35R11]    u_pll_pll_u0|clkout1_net                         
REG         [16 10 0]  154.00  1362.60       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 11 3]  689.61  2052.21          ii0634/f2 [C33R12]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 11 3]  137.00  2189.21       1  ii0634/dx [C33R12]                                          ii0634|dx_net                                    
REG         [21 12 6]  880.80  3070.00          u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg/di [C45R13]  ii0634|dx_net                                    

#### Path 54 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]/sclk
Path slack  2736p

Reference arrival time                                                  1299
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5980

Starting arrival time                                                   1528
+ Data path delay                                                       1716
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3244

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [11 12 0]    0.00  1527.84          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/sclk [C25R13]  u_pll_pll_u0|clkout1_net                           
REG         [11 12 0]  154.00  1681.84       7  u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/qx [C25R13]    u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net
LUT4        [12 14 2]  662.95  2344.79          ii0729/f1 [C27R15]                                          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net
LUT4        [12 14 2]   78.00  2422.79       1  ii0729/dx [C27R15]                                          ii0729|dx_net                                      
REG         [15 12 7]  821.03  3243.83          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]/di [C33R13]     ii0729|dx_net                                      

#### Path 55 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]/sclk
Path slack  2741p

Reference arrival time                                                   900
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5581

Starting arrival time                                                   1209
+ Data path delay                                                       1632
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2840

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 10 1]    0.00  1208.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R11]  u_pll_pll_u0|clkout1_net                         
REG         [16 10 1]  154.00  1362.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R11]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   572.65  1935.25          ii0579/f2 [C33R10]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   137.00  2072.25      49  ii0579/dx [C33R10]                                        ii0579|dx_net                                    
LUT4        [18 8 6]   666.45  2738.70          ii0667/f0 [C39R9]                                         ii0579|dx_net                                    
LUT4        [18 8 6]    62.00  2800.70       1  ii0667/dx [C39R9]                                         ii0667|dx_net                                    
REG         [18 8 6]    39.50  2840.21          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]/di [C39R9]   ii0667|dx_net                                    

#### Path 56 #########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[3]/sclk
End         u_sdram_to_RGB_emb_addr_wr__reg[7]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[7]/sclk
Path slack  2751p

Reference arrival time                                                  1273
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5954

Starting arrival time                                                   1277
+ Data path delay                                                       1926
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3203

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [16 16 0]    0.00  1276.60          u_sdram_to_RGB_emb_addr_wr__reg[3]/sclk [C35R17]  u_pll_pll_u0|clkout1_net                 
REG         [16 16 0]  154.00  1430.60       3  u_sdram_to_RGB_emb_addr_wr__reg[3]/qx [C35R17]    u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net
LUT4        [16 16 6]  384.93  1815.53          ii0554/f0 [C35R17]                                u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net
LUT4        [16 16 6]   62.00  1877.53       4  ii0554/dx [C35R17]                                ii0554|dx_net                            
LUT4        [16 15 9]  486.22  2363.75          ii0558/f0 [C35R16]                                ii0554|dx_net                            
LUT4        [16 15 9]   62.00  2425.75       2  ii0558/dx [C35R16]                                ii0558|dx_net                            
LUT4        [16 15 2]  320.00  2745.75          ii0559/f2 [C35R16]                                ii0558|dx_net                            
LUT4        [16 15 2]  137.00  2882.75       1  ii0559/dx [C35R16]                                ii0559|dx_net                            
REG         [16 15 0]  320.00  3202.75          u_sdram_to_RGB_emb_addr_wr__reg[7]/di [C35R16]    ii0559|dx_net                            

#### Path 57 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/sclk
Path slack  2759p

Reference arrival time                                                  1476
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6157

Starting arrival time                                                   1209
+ Data path delay                                                       2189
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3397

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REG         [16 10 1]    0.00  1208.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R11]    u_pll_pll_u0|clkout1_net                         
REG         [16 10 1]  154.00  1362.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   572.65  1935.25          ii0579/f2 [C33R10]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   137.00  2072.25      49  ii0579/dx [C33R10]                                          ii0579|dx_net                                    
LUT4        [11 10 0]  837.05  2909.30          ii0590/f1 [C25R11]                                          ii0579|dx_net                                    
LUT4        [11 10 0]   78.00  2987.30       1  ii0590/dx [C25R11]                                          ii0590|dx_net                                    
REG         [11 10 6]  410.12  3397.43          u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/di [C25R11]  ii0590|dx_net                                    

#### Path 58 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2806p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1618
+ Data path delay                                                        981
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2598

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                                net name                                 
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------
REG         [11 13 7]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[8]/sclk [C25R14]             u_pll_pll_u0|clkout1_net                 
REG         [11 13 7]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[8]/qx [C25R14]               u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net
M7S_EMB18K  [14 16 -1]  826.55  2598.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[10] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net

#### Path 59 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[20]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[13]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2806p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1618
+ Data path delay                                                        981
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2598

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [11 13 10]    0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[20]/sclk [C25R14]            u_pll_pll_u0|clkout1_net                  
REG         [11 13 10]  154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[20]/qx [C25R14]              u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net
M7S_EMB18K  [14 16 -1]  826.55  2598.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[13] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net

#### Path 60 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[24]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[14]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2806p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1618
+ Data path delay                                                        981
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2598

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [11 13 6]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[24]/sclk [C25R14]            u_pll_pll_u0|clkout1_net                  
REG         [11 13 6]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[24]/qx [C25R14]              u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net
M7S_EMB18K  [14 16 -1]  826.55  2598.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[14] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net

#### Path 61 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[2]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2806p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1618
+ Data path delay                                                        981
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2598

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [11 13 7]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[8]/sclk [C25R14]            u_pll_pll_u0|clkout1_net                 
REG         [11 13 7]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[8]/qx [C25R14]              u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net
M7S_EMB18K  [14 16 -1]  826.55  2598.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[2] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net

#### Path 62 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[20]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2806p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1618
+ Data path delay                                                        981
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2598

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [11 13 10]    0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[20]/sclk [C25R14]           u_pll_pll_u0|clkout1_net                  
REG         [11 13 10]  154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[20]/qx [C25R14]             u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net
M7S_EMB18K  [14 16 -1]  826.55  2598.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[5] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net

#### Path 63 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[24]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2806p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1618
+ Data path delay                                                        981
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2598

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [11 13 6]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[24]/sclk [C25R14]           u_pll_pll_u0|clkout1_net                  
REG         [11 13 6]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[24]/qx [C25R14]             u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net
M7S_EMB18K  [14 16 -1]  826.55  2598.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[6] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net

#### Path 64 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[30]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[15]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2806p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1618
+ Data path delay                                                        981
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2598

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [11 13 9]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[30]/sclk [C25R14]            u_pll_pll_u0|clkout1_net                  
REG         [11 13 9]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[30]/qx [C25R14]              u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net
M7S_EMB18K  [14 16 -1]  826.55  2598.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[15] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net

#### Path 65 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[30]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2806p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1618
+ Data path delay                                                        981
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2598

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [11 13 9]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[30]/sclk [C25R14]           u_pll_pll_u0|clkout1_net                  
REG         [11 13 9]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[30]/qx [C25R14]             u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net
M7S_EMB18K  [14 16 -1]  826.55  2598.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[7] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net

#### Path 66 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/sclk
Path slack  2808p

Reference arrival time                                                  1528
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6209

Starting arrival time                                                   1209
+ Data path delay                                                       2193
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3402

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 10 1]    0.00  1208.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R11]  u_pll_pll_u0|clkout1_net                         
REG         [16 10 1]  154.00  1362.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R11]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   572.65  1935.25          ii0579/f2 [C33R10]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   137.00  2072.25      49  ii0579/dx [C33R10]                                        ii0579|dx_net                                    
LUT4        [11 12 3]  845.05  2917.30          ii0687/f1 [C25R13]                                        ii0579|dx_net                                    
LUT4        [11 12 3]   78.00  2995.30       1  ii0687/dx [C25R13]                                        ii0687|dx_net                                    
REG         [11 12 0]  406.32  3401.62          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/di [C25R13]  ii0687|dx_net                                    

#### Path 67 #########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[3]/sclk
End         u_sdram_to_RGB_emb_addr_wr__reg[8]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[8]/sclk
Path slack  2810p

Reference arrival time                                                  1273
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5954

Starting arrival time                                                   1277
+ Data path delay                                                       1867
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3144

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [16 16 0]    0.00  1276.60          u_sdram_to_RGB_emb_addr_wr__reg[3]/sclk [C35R17]  u_pll_pll_u0|clkout1_net                 
REG         [16 16 0]  154.00  1430.60       3  u_sdram_to_RGB_emb_addr_wr__reg[3]/qx [C35R17]    u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net
LUT4        [16 16 6]  384.93  1815.53          ii0554/f0 [C35R17]                                u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net
LUT4        [16 16 6]   62.00  1877.53       4  ii0554/dx [C35R17]                                ii0554|dx_net                            
LUT4        [16 15 9]  486.22  2363.75          ii0558/f0 [C35R16]                                ii0554|dx_net                            
LUT4        [16 15 9]   62.00  2425.75       2  ii0558/dx [C35R16]                                ii0558|dx_net                            
LUT4        [16 15 5]  320.00  2745.75          ii0560/f1 [C35R16]                                ii0558|dx_net                            
LUT4        [16 15 5]   78.00  2823.75       1  ii0560/dx [C35R16]                                ii0560|dx_net                            
REG         [16 15 4]  320.00  3143.75          u_sdram_to_RGB_emb_addr_wr__reg[8]/di [C35R16]    ii0560|dx_net                            

#### Path 68 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[12]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2828p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1618
+ Data path delay                                                        959
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2576

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [11 13 3]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[12]/sclk [C25R14]            u_pll_pll_u0|clkout1_net                  
REG         [11 13 3]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[12]/qx [C25R14]              u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net
M7S_EMB18K  [14 16 -1]  804.76  2576.27          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[11] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net

#### Path 69 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[16]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[12]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2828p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1618
+ Data path delay                                                        959
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2576

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [11 13 0]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[16]/sclk [C25R14]            u_pll_pll_u0|clkout1_net                  
REG         [11 13 0]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[16]/qx [C25R14]              u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net
M7S_EMB18K  [14 16 -1]  804.76  2576.27          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[12] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net

#### Path 70 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[1]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2828p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1618
+ Data path delay                                                        959
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2576

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [11 13 1]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[4]/sclk [C25R14]            u_pll_pll_u0|clkout1_net                 
REG         [11 13 1]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[4]/qx [C25R14]              u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net
M7S_EMB18K  [14 16 -1]  804.76  2576.27          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[1] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net

#### Path 71 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[12]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2828p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1618
+ Data path delay                                                        959
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2576

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [11 13 3]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[12]/sclk [C25R14]           u_pll_pll_u0|clkout1_net                  
REG         [11 13 3]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[12]/qx [C25R14]             u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net
M7S_EMB18K  [14 16 -1]  804.76  2576.27          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[3] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net

#### Path 72 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[16]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2828p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1618
+ Data path delay                                                        959
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2576

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [11 13 0]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[16]/sclk [C25R14]           u_pll_pll_u0|clkout1_net                  
REG         [11 13 0]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[16]/qx [C25R14]             u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net
M7S_EMB18K  [14 16 -1]  804.76  2576.27          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[4] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net

#### Path 73 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2828p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1618
+ Data path delay                                                        959
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2576

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [11 13 1]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[4]/sclk [C25R14]            u_pll_pll_u0|clkout1_net                 
REG         [11 13 1]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[4]/qx [C25R14]              u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net
M7S_EMB18K  [14 16 -1]  804.76  2576.27          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[9] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net

#### Path 74 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[10]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2828p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1618
+ Data path delay                                                        959
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2576

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [11 13 4]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[10]/sclk [C25R14]            u_pll_pll_u0|clkout1_net                  
REG         [11 13 4]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[10]/qx [C25R14]              u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net
M7S_EMB18K  [14 16 -1]  804.76  2576.27          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[10] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net

#### Path 75 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[10]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[2]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2828p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1618
+ Data path delay                                                        959
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2576

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [11 13 4]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[10]/sclk [C25R14]           u_pll_pll_u0|clkout1_net                  
REG         [11 13 4]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[10]/qx [C25R14]             u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net
M7S_EMB18K  [14 16 -1]  804.76  2576.27          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[2] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net

#### Path 76 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]/sclk
Path slack  2829p

Reference arrival time                                                  1371
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6052

Starting arrival time                                                   1528
+ Data path delay                                                       1695
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3223

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [11 12 0]    0.00  1527.84          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/sclk [C25R13]  u_pll_pll_u0|clkout1_net                           
REG         [11 12 0]  154.00  1681.84       7  u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/qx [C25R13]    u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net
LUT4        [12 12 0]  446.19  2128.03          ii0640/f3 [C27R13]                                          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net
LUT4        [12 12 0]  142.00  2270.03       4  ii0640/dx [C27R13]                                          ii0640|dx_net                                      
LUT4        [12 9 0]   480.72  2750.74          ii0693/f0 [C27R10]                                          ii0640|dx_net                                      
LUT4        [12 9 0]    62.00  2812.74       1  ii0693/dx [C27R10]                                          ii0693|dx_net                                      
REG         [12 9 3]   410.12  3222.86          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]/di [C27R10]    ii0693|dx_net                                      

#### Path 77 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]/sclk
Path slack  2835p

Reference arrival time                                                  1307
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5989

Starting arrival time                                                   1256
+ Data path delay                                                       1898
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3154

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                              net name                                           
----------  ---------  ------  -------  ------  ---------------------------------------------------------  ---------------------------------------------------
REG         [12 8 0]     0.00  1255.92          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]/sclk [C27R9]  u_pll_pll_u0|clkout1_net                           
REG         [12 8 0]   154.00  1409.92       6  u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]/qx [C27R9]    u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net
LUT4        [11 12 0]  873.61  2283.53          ii0691/f2 [C25R13]                                         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net
LUT4        [11 12 0]  137.00  2420.53       1  ii0691/dx [C25R13]                                         ii0691|dx_net                                      
LUT4        [11 8 0]   616.21  3036.74          ii0692/f1 [C25R9]                                          ii0691|dx_net                                      
LUT4        [11 8 0]    78.00  3114.74       1  ii0692/dx [C25R9]                                          ii0692|dx_net                                      
REG         [11 8 0]    39.50  3154.24          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]/di [C25R9]    ii0692|dx_net                                      

#### Path 78 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_done_r__reg/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_done_r__reg/sclk
Path slack  2841p

Reference arrival time                                                  1257
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5938

Starting arrival time                                                   1209
+ Data path delay                                                       1888
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3097

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 10 0]    0.00  1208.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/sclk [C35R11]  u_pll_pll_u0|clkout1_net                         
REG         [16 10 0]  154.00  1362.60       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]   502.15  1864.76          ii0614/f3 [C35R10]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]   142.00  2006.76       2  ii0614/dx [C35R10]                                        ii0614|dx_net                                    
LUT4        [16 9 3]   320.00  2326.75          ii0631/f0 [C35R10]                                        ii0614|dx_net                                    
LUT4        [16 9 3]    62.00  2388.75       6  ii0631/dx [C35R10]                                        ii0631|dx_net                                    
REG         [15 11 1]  708.30  3097.05          u_sdram_to_RGB_u_ahb_master_mx_done_r__reg/di [C33R12]    ii0631|dx_net                                    

#### Path 79 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]/sclk
Path slack  2852p

Reference arrival time                                                  1076
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5757

Starting arrival time                                                   1209
+ Data path delay                                                       1696
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2905

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 10 1]    0.00  1208.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R11]  u_pll_pll_u0|clkout1_net                         
REG         [16 10 1]  154.00  1362.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R11]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   572.65  1935.25          ii0579/f2 [C33R10]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   137.00  2072.25      49  ii0579/dx [C33R10]                                        ii0579|dx_net                                    
LUT4        [18 11 9]  715.05  2787.30          ii0639/f1 [C39R12]                                        ii0579|dx_net                                    
LUT4        [18 11 9]   78.00  2865.30       1  ii0639/dx [C39R12]                                        ii0639|dx_net                                    
REG         [18 11 9]   39.50  2904.81          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]/di [C39R12]  ii0639|dx_net                                    

#### Path 80 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[30]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[15]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2871p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1618
+ Data path delay                                                        901
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2518

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [11 13 9]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[30]/sclk [C25R14]            u_pll_pll_u0|clkout1_net                  
REG         [11 13 9]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[30]/qx [C25R14]              u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net
M7S_EMB18K  [14 12 -1]  746.55  2518.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[15] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net

#### Path 81 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[30]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2871p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1618
+ Data path delay                                                        901
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2518

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [11 13 9]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[30]/sclk [C25R14]           u_pll_pll_u0|clkout1_net                  
REG         [11 13 9]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[30]/qx [C25R14]             u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net
M7S_EMB18K  [14 12 -1]  746.55  2518.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[7] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net

#### Path 82 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2871p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1618
+ Data path delay                                                        901
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2518

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                                net name                                 
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------
REG         [11 13 7]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[8]/sclk [C25R14]             u_pll_pll_u0|clkout1_net                 
REG         [11 13 7]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[8]/qx [C25R14]               u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net
M7S_EMB18K  [14 12 -1]  746.55  2518.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[10] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net

#### Path 83 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[20]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[13]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2871p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1618
+ Data path delay                                                        901
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2518

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [11 13 10]    0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[20]/sclk [C25R14]            u_pll_pll_u0|clkout1_net                  
REG         [11 13 10]  154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[20]/qx [C25R14]              u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net
M7S_EMB18K  [14 12 -1]  746.55  2518.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[13] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net

#### Path 84 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[24]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[14]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2871p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1618
+ Data path delay                                                        901
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2518

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [11 13 6]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[24]/sclk [C25R14]            u_pll_pll_u0|clkout1_net                  
REG         [11 13 6]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[24]/qx [C25R14]              u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net
M7S_EMB18K  [14 12 -1]  746.55  2518.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[14] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net

#### Path 85 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[2]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2871p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1618
+ Data path delay                                                        901
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2518

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [11 13 7]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[8]/sclk [C25R14]            u_pll_pll_u0|clkout1_net                 
REG         [11 13 7]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[8]/qx [C25R14]              u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net
M7S_EMB18K  [14 12 -1]  746.55  2518.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[2] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net

#### Path 86 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[20]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2871p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1618
+ Data path delay                                                        901
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2518

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [11 13 10]    0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[20]/sclk [C25R14]           u_pll_pll_u0|clkout1_net                  
REG         [11 13 10]  154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[20]/qx [C25R14]             u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net
M7S_EMB18K  [14 12 -1]  746.55  2518.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[5] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net

#### Path 87 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[24]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2871p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1618
+ Data path delay                                                        901
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2518

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [11 13 6]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[24]/sclk [C25R14]           u_pll_pll_u0|clkout1_net                  
REG         [11 13 6]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[24]/qx [C25R14]             u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net
M7S_EMB18K  [14 12 -1]  746.55  2518.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[6] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net

#### Path 88 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[10]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2891p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1618
+ Data path delay                                                        881
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2498

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [11 13 4]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[10]/sclk [C25R14]            u_pll_pll_u0|clkout1_net                  
REG         [11 13 4]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[10]/qx [C25R14]              u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net
M7S_EMB18K  [14 12 -1]  726.85  2498.38          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[10] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net

#### Path 89 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[10]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[2]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2891p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1618
+ Data path delay                                                        881
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2498

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [11 13 4]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[10]/sclk [C25R14]           u_pll_pll_u0|clkout1_net                  
REG         [11 13 4]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[10]/qx [C25R14]             u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net
M7S_EMB18K  [14 12 -1]  726.85  2498.38          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[2] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net

#### Path 90 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[12]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2891p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1618
+ Data path delay                                                        881
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2498

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [11 13 3]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[12]/sclk [C25R14]            u_pll_pll_u0|clkout1_net                  
REG         [11 13 3]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[12]/qx [C25R14]              u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net
M7S_EMB18K  [14 12 -1]  726.85  2498.38          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[11] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net

#### Path 91 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[12]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2891p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1618
+ Data path delay                                                        881
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2498

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [11 13 3]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[12]/sclk [C25R14]           u_pll_pll_u0|clkout1_net                  
REG         [11 13 3]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[12]/qx [C25R14]             u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net
M7S_EMB18K  [14 12 -1]  726.85  2498.38          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[3] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net

#### Path 92 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[16]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[12]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2893p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1618
+ Data path delay                                                        879
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2496

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [11 13 0]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[16]/sclk [C25R14]            u_pll_pll_u0|clkout1_net                  
REG         [11 13 0]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[16]/qx [C25R14]              u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net
M7S_EMB18K  [14 12 -1]  724.65  2496.18          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[12] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net

#### Path 93 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[1]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2893p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1618
+ Data path delay                                                        879
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2496

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [11 13 1]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[4]/sclk [C25R14]            u_pll_pll_u0|clkout1_net                 
REG         [11 13 1]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[4]/qx [C25R14]              u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net
M7S_EMB18K  [14 12 -1]  724.65  2496.18          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[1] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net

#### Path 94 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[16]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2893p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1618
+ Data path delay                                                        879
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2496

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [11 13 0]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[16]/sclk [C25R14]           u_pll_pll_u0|clkout1_net                  
REG         [11 13 0]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[16]/qx [C25R14]             u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net
M7S_EMB18K  [14 12 -1]  724.65  2496.18          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[4] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net

#### Path 95 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2893p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1618
+ Data path delay                                                        879
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2496

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [11 13 1]     0.00  1617.52          u_sdram_to_RGB_ahm_rdata_r__reg[4]/sclk [C25R14]            u_pll_pll_u0|clkout1_net                 
REG         [11 13 1]   154.00  1771.52       4  u_sdram_to_RGB_ahm_rdata_r__reg[4]/qx [C25R14]              u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net
M7S_EMB18K  [14 12 -1]  724.65  2496.18          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[9] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net

#### Path 96 #########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[0]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[7]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[7]/sclk
Path slack  2901p

Reference arrival time                                                  1301
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5982

Starting arrival time                                                   1133
+ Data path delay                                                       1948
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3081

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [18 15 3]    0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[0]/sclk [C39R16]  u_pll_pll_u0|clkout1_net              
REG         [18 15 3]  154.00  1287.00       6  u_sdram_to_RGB_addr_cnt__reg[0]/qx [C39R16]    u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [18 15 2]  320.00  1607.00          ii0497/f3 [C39R16]                             u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [18 15 2]  142.00  1749.00       4  ii0497/dx [C39R16]                             ii0497|dx_net                         
LUT4        [17 15 5]  515.08  2264.08          ii0498/f0 [C37R16]                             ii0497|dx_net                         
LUT4        [17 15 5]   62.00  2326.08       3  ii0498/dx [C37R16]                             ii0498|dx_net                         
LUT4        [17 18 3]  578.55  2904.63          ii0507/f2 [C37R19]                             ii0498|dx_net                         
LUT4        [17 18 3]  137.00  3041.63       1  ii0507/dx [C37R19]                             ii0507|dx_net                         
REG         [17 18 3]   39.50  3081.13          u_sdram_to_RGB_addr_cnt__reg[7]/di [C37R19]    ii0507|dx_net                         

#### Path 97 #########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]/sclk
Path slack  2907p

Reference arrival time                                                  1412
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6093

Starting arrival time                                                   1209
+ Data path delay                                                       1977
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3186

Data path   XY                                  instance/pin name                                                                                 
model name  location    delay       AT  fanout  [CR location]                                            net name                                 
----------  ---------  ------  -------  ------  -------------------------------------------------------  -----------------------------------------
REG         [16 10 6]    0.00  1208.60          u_sdram_to_RGB_dma_start_xfer__reg/sclk [C35R11]         u_pll_pll_u0|clkout1_net                 
REG         [16 10 6]  154.00  1362.60      54  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]           u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [11 13 0]  923.61  2286.21          ii0734/f2 [C25R14]                                       u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [11 13 0]  137.00  2423.21       1  ii0734/dx [C25R14]                                       ii0734|dx_net                            
REG         [13 12 4]  762.80  3186.00          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]/di [C29R13]  ii0734|dx_net                            

#### Path 98 #########################################################

Start       u_sdram_to_RGB_dma_addr__reg[30]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]/sclk
Path slack  2932p

Reference arrival time                                                  1231
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5912

Starting arrival time                                                   1510
+ Data path delay                                                       1470
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2980

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [16 24 0]    0.00  1509.60          u_sdram_to_RGB_dma_addr__reg[30]/sclk [C35R25]            u_pll_pll_u0|clkout1_net               
REG         [16 24 0]  154.00  1663.60       1  u_sdram_to_RGB_dma_addr__reg[30]/qx [C35R25]              u_sdram_to_RGB_dma_addr__reg[30]|qx_net
LUT4        [17 17 0]  659.69  2323.29          ii0730/f3 [C37R18]                                        u_sdram_to_RGB_dma_addr__reg[30]|qx_net
LUT4        [17 17 0]  142.00  2465.29       1  ii0730/dx [C37R18]                                        ii0730|dx_net                          
REG         [17 14 0]  514.80  2980.08          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]/di [C37R15]  ii0730|dx_net                          

#### Path 99 #########################################################

Start       u_sdram_to_RGB_dma_addr__reg[3]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/sclk
Path slack  2933p

Reference arrival time                                                  1299
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5980

Starting arrival time                                                   1578
+ Data path delay                                                       1469
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3047

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                            net name                              
----------  ---------  ------  -------  ------  -------------------------------------------------------  --------------------------------------
REG         [12 14 3]    0.00  1578.20          u_sdram_to_RGB_dma_addr__reg[3]/sclk [C27R15]            u_pll_pll_u0|clkout1_net              
REG         [12 14 3]  154.00  1732.20       1  u_sdram_to_RGB_dma_addr__reg[3]/qx [C27R15]              u_sdram_to_RGB_dma_addr__reg[3]|qx_net
LUT4        [12 12 3]  504.69  2236.89          ii0732/f3 [C27R13]                                       u_sdram_to_RGB_dma_addr__reg[3]|qx_net
LUT4        [12 12 3]  142.00  2378.89       1  ii0732/dx [C27R13]                                       ii0732|dx_net                         
REG         [15 12 0]  668.30  3047.18          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/di [C33R13]  ii0732|dx_net                         

#### Path 100 ########################################################

Start       u_sdram_to_RGB_bmp_fig_cnt__reg[1]/sclk
End         u_sdram_to_RGB_dma_addr__reg[22]/di
Reference   u_sdram_to_RGB_dma_addr__reg[22]/sclk
Path slack  2949p

Reference arrival time                                                  1351
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6033

Starting arrival time                                                   1455
+ Data path delay                                                       1628
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3084

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 21 0]    0.00  1455.40          u_sdram_to_RGB_bmp_fig_cnt__reg[1]/sclk [C37R22]  u_pll_pll_u0|clkout1_net                 
REG         [17 21 0]  154.00  1609.40       4  u_sdram_to_RGB_bmp_fig_cnt__reg[1]/qx [C37R22]    u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net
LUT4        [17 25 0]  654.11  2263.51          ii0531/f2 [C37R26]                                u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net
LUT4        [17 25 0]  137.00  2400.51       1  ii0531/dx [C37R26]                                ii0531|dx_net                            
REG         [17 20 0]  683.30  3083.80          u_sdram_to_RGB_dma_addr__reg[22]/di [C37R21]      ii0531|dx_net                            

#### Path 101 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]/sclk
Path slack  2966p

Reference arrival time                                                  1231
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5912

Starting arrival time                                                   1209
+ Data path delay                                                       1737
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2946

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                             net name                                 
----------  ---------  ------  -------  ------  --------------------------------------------------------  -----------------------------------------
REG         [16 10 6]    0.00  1208.60          u_sdram_to_RGB_dma_start_xfer__reg/sclk [C35R11]          u_pll_pll_u0|clkout1_net                 
REG         [16 10 6]  154.00  1362.60      54  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [18 17 0]  755.11  2117.71          ii0715/f2 [C39R18]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [18 17 0]  137.00  2254.71       1  ii0715/dx [C39R18]                                        ii0715|dx_net                            
REG         [17 14 6]  690.80  2945.50          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]/di [C37R15]  ii0715|dx_net                            

#### Path 102 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[0]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[8]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[8]/sclk
Path slack  2989p

Reference arrival time                                                  1301
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5982

Starting arrival time                                                   1133
+ Data path delay                                                       1861
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2994

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [18 15 3]    0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[0]/sclk [C39R16]  u_pll_pll_u0|clkout1_net              
REG         [18 15 3]  154.00  1287.00       6  u_sdram_to_RGB_addr_cnt__reg[0]/qx [C39R16]    u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [18 15 2]  320.00  1607.00          ii0497/f3 [C39R16]                             u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [18 15 2]  142.00  1749.00       4  ii0497/dx [C39R16]                             ii0497|dx_net                         
LUT4        [17 15 5]  515.08  2264.08          ii0498/f0 [C37R16]                             ii0497|dx_net                         
LUT4        [17 15 5]   62.00  2326.08       3  ii0498/dx [C37R16]                             ii0498|dx_net                         
LUT4        [17 18 0]  550.05  2876.13          ii0508/f1 [C37R19]                             ii0498|dx_net                         
LUT4        [17 18 0]   78.00  2954.13       1  ii0508/dx [C37R19]                             ii0508|dx_net                         
REG         [17 18 0]   39.50  2993.63          u_sdram_to_RGB_addr_cnt__reg[8]/di [C37R19]    ii0508|dx_net                         

#### Path 103 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]/sclk
Path slack  3008p

Reference arrival time                                                  1283
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5964

Starting arrival time                                                   1209
+ Data path delay                                                       1748
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2957

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                             net name                                 
----------  ---------  ------  -------  ------  --------------------------------------------------------  -----------------------------------------
REG         [16 10 6]    0.00  1208.60          u_sdram_to_RGB_dma_start_xfer__reg/sclk [C35R11]          u_pll_pll_u0|clkout1_net                 
REG         [16 10 6]  154.00  1362.60      54  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [17 17 3]  758.61  2121.21          ii0724/f2 [C37R18]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [17 17 3]  137.00  2258.21       1  ii0724/dx [C37R18]                                        ii0724|dx_net                            
REG         [20 14 3]  698.30  2956.50          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]/di [C43R15]  ii0724|dx_net                            

#### Path 104 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
Path slack  3027p

Reference arrival time                                                  1412
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6093

Starting arrival time                                                   1209
+ Data path delay                                                       1857
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3066

Data path   XY                                  instance/pin name                                                                                 
model name  location    delay       AT  fanout  [CR location]                                            net name                                 
----------  ---------  ------  -------  ------  -------------------------------------------------------  -----------------------------------------
REG         [16 10 6]    0.00  1208.60          u_sdram_to_RGB_dma_start_xfer__reg/sclk [C35R11]         u_pll_pll_u0|clkout1_net                 
REG         [16 10 6]  154.00  1362.60      54  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]           u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [12 14 6]  880.11  2242.71          ii0736/f2 [C27R15]                                       u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [12 14 6]  137.00  2379.71       1  ii0736/dx [C27R15]                                       ii0736|dx_net                            
REG         [13 12 0]  686.30  3066.00          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/di [C29R13]  ii0736|dx_net                            

#### Path 105 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[23]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]/sclk
Path slack  3036p

Reference arrival time                                                  1403
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6085

Starting arrival time                                                   1547
+ Data path delay                                                       1502
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3049

Data path   XY                                   instance/pin name                                                                                
model name  location     delay       AT  fanout  [CR location]                                             net name                               
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [15 23 0]     0.00  1547.00          u_sdram_to_RGB_dma_addr__reg[23]/sclk [C33R24]            u_pll_pll_u0|clkout1_net               
REG         [15 23 0]   154.00  1701.00       1  u_sdram_to_RGB_dma_addr__reg[23]/qx [C33R24]              u_sdram_to_RGB_dma_addr__reg[23]|qx_net
LUT4        [15 15 0]   569.69  2270.69          ii0722/f3 [C33R16]                                        u_sdram_to_RGB_dma_addr__reg[23]|qx_net
LUT4        [15 15 0]   142.00  2412.69       1  ii0722/dx [C33R16]                                        ii0722|dx_net                          
REG         [15 13 10]  636.30  3048.98          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]/di [C33R14]  ii0722|dx_net                          

#### Path 106 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]/sclk
Path slack  3045p

Reference arrival time                                                  1256
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5937

Starting arrival time                                                   1209
+ Data path delay                                                       1684
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2893

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [16 10 1]    0.00  1208.60          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk [C35R11]  u_pll_pll_u0|clkout1_net                         
REG         [16 10 1]  154.00  1362.60      12  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/qx [C35R11]    u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   572.65  1935.25          ii0579/f2 [C33R10]                                        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
LUT4        [15 9 4]   137.00  2072.25      49  ii0579/dx [C33R10]                                        ii0579|dx_net                                    
LUT4        [12 8 0]   718.85  2791.10          ii0688/f0 [C27R9]                                         ii0579|dx_net                                    
LUT4        [12 8 0]    62.00  2853.10       1  ii0688/dx [C27R9]                                         ii0688|dx_net                                    
REG         [12 8 0]    39.50  2892.61          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]/di [C27R9]   ii0688|dx_net                                    

#### Path 107 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[24]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]/sclk
Path slack  3048p

Reference arrival time                                                  1403
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6085

Starting arrival time                                                   1552
+ Data path delay                                                       1485
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3037

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [16 22 0]    0.00  1551.92          u_sdram_to_RGB_dma_addr__reg[24]/sclk [C35R23]            u_pll_pll_u0|clkout1_net               
REG         [16 22 0]  154.00  1705.92       1  u_sdram_to_RGB_dma_addr__reg[24]/qx [C35R23]              u_sdram_to_RGB_dma_addr__reg[24]|qx_net
LUT4        [15 14 0]  661.19  2367.11          ii0723/f3 [C33R15]                                        u_sdram_to_RGB_dma_addr__reg[24]|qx_net
LUT4        [15 14 0]  142.00  2509.11       1  ii0723/dx [C33R15]                                        ii0723|dx_net                          
REG         [15 13 1]  527.80  3036.90          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]/di [C33R14]  ii0723|dx_net                          

#### Path 108 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]/sclk
Path slack  3091p

Reference arrival time                                                  1283
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5964

Starting arrival time                                                   1209
+ Data path delay                                                       1665
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2874

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                             net name                                 
----------  ---------  ------  -------  ------  --------------------------------------------------------  -----------------------------------------
REG         [16 10 6]    0.00  1208.60          u_sdram_to_RGB_dma_start_xfer__reg/sclk [C35R11]          u_pll_pll_u0|clkout1_net                 
REG         [16 10 6]  154.00  1362.60      54  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [15 14 6]  702.61  2065.21          ii0726/f2 [C33R15]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [15 14 6]  137.00  2202.21       1  ii0726/dx [C33R15]                                        ii0726|dx_net                            
REG         [20 14 6]  671.30  2873.50          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]/di [C43R15]  ii0726|dx_net                            

#### Path 109 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[0]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[6]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[6]/sclk
Path slack  3098p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1133
+ Data path delay                                                       1583
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2716

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [18 15 3]    0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[0]/sclk [C39R16]  u_pll_pll_u0|clkout1_net              
REG         [18 15 3]  154.00  1287.00       6  u_sdram_to_RGB_addr_cnt__reg[0]/qx [C39R16]    u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [18 15 2]  320.00  1607.00          ii0497/f3 [C39R16]                             u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [18 15 2]  142.00  1749.00       4  ii0497/dx [C39R16]                             ii0497|dx_net                         
LUT4        [17 15 9]  495.25  2244.25          ii0506/f0 [C37R16]                             ii0497|dx_net                         
LUT4        [17 15 9]   62.00  2306.25       1  ii0506/dx [C37R16]                             ii0506|dx_net                         
REG         [17 15 4]  410.12  2716.37          u_sdram_to_RGB_addr_cnt__reg[6]/di [C37R16]    ii0506|dx_net                         

#### Path 110 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[22]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]/sclk
Path slack  3099p

Reference arrival time                                                  1297
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5979

Starting arrival time                                                   1351
+ Data path delay                                                       1528
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2880

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [17 20 0]    0.00  1351.44          u_sdram_to_RGB_dma_addr__reg[22]/sclk [C37R21]            u_pll_pll_u0|clkout1_net               
REG         [17 20 0]  154.00  1505.44       1  u_sdram_to_RGB_dma_addr__reg[22]/qx [C37R21]              u_sdram_to_RGB_dma_addr__reg[22]|qx_net
LUT4        [17 13 2]  639.76  2145.19          ii0721/f3 [C37R14]                                        u_sdram_to_RGB_dma_addr__reg[22]|qx_net
LUT4        [17 13 2]  142.00  2287.19       1  ii0721/dx [C37R14]                                        ii0721|dx_net                          
REG         [20 13 0]  592.63  2879.83          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]/di [C43R14]  ii0721|dx_net                          

#### Path 111 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr1__reg/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ceb
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3124p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -847
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5342

Starting arrival time                                                   1411
+ Data path delay                                                        807
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2218

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REG         [15 14 3]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_push_wr1__reg/sclk [C33R15]      u_pll_pll_u0|clkout1_net                     
REG         [15 14 3]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_push_wr1__reg/qx [C33R15]        u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net
M7S_EMB18K  [14 12 -1]  652.85  2218.29          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ceb [C31R13]  u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net

#### Path 112 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[20]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]/sclk
Path slack  3130p

Reference arrival time                                                  1403
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6085

Starting arrival time                                                   1552
+ Data path delay                                                       1402
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2954

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [16 22 3]    0.00  1551.92          u_sdram_to_RGB_dma_addr__reg[20]/sclk [C35R23]            u_pll_pll_u0|clkout1_net               
REG         [16 22 3]  154.00  1705.92       1  u_sdram_to_RGB_dma_addr__reg[20]/qx [C35R23]              u_sdram_to_RGB_dma_addr__reg[20]|qx_net
LUT4        [15 14 3]  661.19  2367.11          ii0719/f3 [C33R15]                                        u_sdram_to_RGB_dma_addr__reg[20]|qx_net
LUT4        [15 14 3]  142.00  2509.11       1  ii0719/dx [C33R15]                                        ii0719|dx_net                          
REG         [15 13 4]  445.30  2954.40          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]/di [C33R14]  ii0719|dx_net                          

#### Path 113 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr0__reg/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ceb
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3134p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -847
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5357

Starting arrival time                                                   1231
+ Data path delay                                                        993
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2223

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REG         [18 14 3]     0.00  1230.60          u_sdram_to_RGB_ahm_rdata_push_wr0__reg/sclk [C39R15]      u_pll_pll_u0|clkout1_net                     
REG         [18 14 3]   154.00  1384.60       4  u_sdram_to_RGB_ahm_rdata_push_wr0__reg/qx [C39R15]        u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net
M7S_EMB18K  [14 16 -1]  838.55  2223.16          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ceb [C31R17]  u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net

#### Path 114 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[6]/sclk
End         u_sdram_to_RGB_dma_addr__reg[16]/di
Reference   u_sdram_to_RGB_dma_addr__reg[16]/sclk
Path slack  3134p

Reference arrival time                                                  1301
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5982

Starting arrival time                                                   1133
+ Data path delay                                                       1715
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2848

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [17 15 4]    0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[6]/sclk [C37R16]  u_pll_pll_u0|clkout1_net              
REG         [17 15 4]  154.00  1287.00       3  u_sdram_to_RGB_addr_cnt__reg[6]/qx [C37R16]    u_sdram_to_RGB_addr_cnt__reg[6]|qx_net
LUT4        [17 20 0]  738.11  2025.11          ii0525/f2 [C37R21]                             u_sdram_to_RGB_addr_cnt__reg[6]|qx_net
LUT4        [17 20 0]  137.00  2162.11       1  ii0525/dx [C37R21]                             ii0525|dx_net                         
REG         [18 18 6]  686.30  2848.40          u_sdram_to_RGB_dma_addr__reg[16]/di [C39R19]   ii0525|dx_net                         

#### Path 115 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr1__reg/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ceb
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3142p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -829
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5360

Starting arrival time                                                   1411
+ Data path delay                                                        807
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2218

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REG         [15 14 3]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_push_wr1__reg/sclk [C33R15]      u_pll_pll_u0|clkout1_net                     
REG         [15 14 3]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_push_wr1__reg/qx [C33R15]        u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net
M7S_EMB18K  [14 12 -1]  652.85  2218.29          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ceb [C31R13]  u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net

#### Path 116 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[0]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3149p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1411
+ Data path delay                                                        843
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2255

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [15 14 10]    0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[3]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                 
REG         [15 14 10]  154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[3]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net
M7S_EMB18K  [14 16 -1]  689.26  2254.69          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[0] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net

#### Path 117 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[19]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[12]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3149p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1411
+ Data path delay                                                        843
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2255

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 14 9]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[19]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                  
REG         [15 14 9]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[19]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net
M7S_EMB18K  [14 16 -1]  689.26  2254.69          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[12] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net

#### Path 118 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[19]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3149p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1411
+ Data path delay                                                        843
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2255

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 14 9]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[19]/sclk [C33R15]           u_pll_pll_u0|clkout1_net                  
REG         [15 14 9]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[19]/qx [C33R15]             u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net
M7S_EMB18K  [14 16 -1]  689.26  2254.69          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[4] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net

#### Path 119 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3149p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1411
+ Data path delay                                                        843
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2255

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [15 14 10]    0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[3]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                 
REG         [15 14 10]  154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[3]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net
M7S_EMB18K  [14 16 -1]  689.26  2254.69          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[8] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net

#### Path 120 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[18]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[12]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3150p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1411
+ Data path delay                                                        842
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2253

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 14 6]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[18]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                  
REG         [15 14 6]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[18]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net
M7S_EMB18K  [14 16 -1]  687.95  2253.40          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[12] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net

#### Path 121 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[18]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3150p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1411
+ Data path delay                                                        842
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2253

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 14 6]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[18]/sclk [C33R15]           u_pll_pll_u0|clkout1_net                  
REG         [15 14 6]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[18]/qx [C33R15]             u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net
M7S_EMB18K  [14 16 -1]  687.95  2253.40          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[4] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net

#### Path 122 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[15]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3150p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1411
+ Data path delay                                                        842
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2253

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 14 7]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[15]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                  
REG         [15 14 7]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[15]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net
M7S_EMB18K  [14 16 -1]  687.95  2253.40          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[11] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net

#### Path 123 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[15]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3150p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1411
+ Data path delay                                                        842
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2253

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 14 7]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[15]/sclk [C33R15]           u_pll_pll_u0|clkout1_net                  
REG         [15 14 7]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[15]/qx [C33R15]             u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net
M7S_EMB18K  [14 16 -1]  687.95  2253.40          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[3] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net

#### Path 124 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr0__reg/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ceb
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3152p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -829
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5375

Starting arrival time                                                   1231
+ Data path delay                                                        993
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2223

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REG         [18 14 3]     0.00  1230.60          u_sdram_to_RGB_ahm_rdata_push_wr0__reg/sclk [C39R15]      u_pll_pll_u0|clkout1_net                     
REG         [18 14 3]   154.00  1384.60       4  u_sdram_to_RGB_ahm_rdata_push_wr0__reg/qx [C39R15]        u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net
M7S_EMB18K  [14 16 -1]  838.55  2223.16          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ceb [C31R17]  u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net

#### Path 125 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[0]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3152p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1411
+ Data path delay                                                        826
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2237

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [15 14 10]    0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[3]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                 
REG         [15 14 10]  154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[3]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net
M7S_EMB18K  [14 12 -1]  671.95  2237.40          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[0] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net

#### Path 126 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[19]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[12]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3152p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1411
+ Data path delay                                                        826
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2237

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 14 9]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[19]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                  
REG         [15 14 9]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[19]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net
M7S_EMB18K  [14 12 -1]  671.95  2237.40          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[12] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net

#### Path 127 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[19]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3152p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1411
+ Data path delay                                                        826
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2237

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 14 9]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[19]/sclk [C33R15]           u_pll_pll_u0|clkout1_net                  
REG         [15 14 9]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[19]/qx [C33R15]             u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net
M7S_EMB18K  [14 12 -1]  671.95  2237.40          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[4] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net

#### Path 128 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3152p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1411
+ Data path delay                                                        826
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2237

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [15 14 10]    0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[3]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                 
REG         [15 14 10]  154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[3]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net
M7S_EMB18K  [14 12 -1]  671.95  2237.40          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[8] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net

#### Path 129 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[0]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[5]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[5]/sclk
Path slack  3152p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1133
+ Data path delay                                                       1529
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2662

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [18 15 3]    0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[0]/sclk [C39R16]  u_pll_pll_u0|clkout1_net              
REG         [18 15 3]  154.00  1287.00       6  u_sdram_to_RGB_addr_cnt__reg[0]/qx [C39R16]    u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [18 15 2]  320.00  1607.00          ii0497/f3 [C39R16]                             u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [18 15 2]  142.00  1749.00       4  ii0497/dx [C39R16]                             ii0497|dx_net                         
LUT4        [17 15 2]  515.08  2264.08          ii0505/f1 [C37R16]                             ii0497|dx_net                         
LUT4        [17 15 2]   78.00  2342.08       1  ii0505/dx [C37R16]                             ii0505|dx_net                         
REG         [17 15 9]  320.00  2662.08          u_sdram_to_RGB_addr_cnt__reg[5]/di [C37R16]    ii0505|dx_net                         

#### Path 130 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[15]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3152p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1411
+ Data path delay                                                        825
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2237

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 14 7]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[15]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                  
REG         [15 14 7]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[15]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net
M7S_EMB18K  [14 12 -1]  671.45  2236.90          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[11] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net

#### Path 131 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[15]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3152p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1411
+ Data path delay                                                        825
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2237

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 14 7]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[15]/sclk [C33R15]           u_pll_pll_u0|clkout1_net                  
REG         [15 14 7]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[15]/qx [C33R15]             u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net
M7S_EMB18K  [14 12 -1]  671.45  2236.90          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[3] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net

#### Path 132 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[18]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[12]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3152p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1411
+ Data path delay                                                        825
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2237

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 14 6]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[18]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                  
REG         [15 14 6]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[18]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net
M7S_EMB18K  [14 12 -1]  671.45  2236.90          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[12] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net

#### Path 133 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[18]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3152p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1411
+ Data path delay                                                        825
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2237

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 14 6]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[18]/sclk [C33R15]           u_pll_pll_u0|clkout1_net                  
REG         [15 14 6]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[18]/qx [C33R15]             u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net
M7S_EMB18K  [14 12 -1]  671.45  2236.90          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[4] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net

#### Path 134 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]/sclk
Path slack  3156p

Reference arrival time                                                  1403
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6085

Starting arrival time                                                   1209
+ Data path delay                                                       1720
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2929

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                             net name                                 
----------  ---------  ------  -------  ------  --------------------------------------------------------  -----------------------------------------
REG         [16 10 6]    0.00  1208.60          u_sdram_to_RGB_dma_start_xfer__reg/sclk [C35R11]          u_pll_pll_u0|clkout1_net                 
REG         [16 10 6]  154.00  1362.60      54  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [12 13 6]  869.61  2232.21          ii0727/f2 [C27R14]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [12 13 6]  137.00  2369.21       1  ii0727/dx [C27R14]                                        ii0727|dx_net                            
REG         [15 13 6]  559.80  2929.00          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]/di [C33R14]  ii0727|dx_net                            

#### Path 135 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr1__reg/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ceb
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3165p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -806
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5383

Starting arrival time                                                   1411
+ Data path delay                                                        807
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2218

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REG         [15 14 3]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_push_wr1__reg/sclk [C33R15]      u_pll_pll_u0|clkout1_net                     
REG         [15 14 3]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_push_wr1__reg/qx [C33R15]        u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net
M7S_EMB18K  [14 12 -1]  652.85  2218.29          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ceb [C31R13]  u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net

#### Path 136 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[7]/sclk
End         u_sdram_to_RGB_dma_addr__reg[17]/di
Reference   u_sdram_to_RGB_dma_addr__reg[17]/sclk
Path slack  3166p

Reference arrival time                                                  1309
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5990

Starting arrival time                                                   1301
+ Data path delay                                                       1523
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2824

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [17 18 3]    0.00  1301.00          u_sdram_to_RGB_addr_cnt__reg[7]/sclk [C37R19]  u_pll_pll_u0|clkout1_net              
REG         [17 18 3]  154.00  1455.00       4  u_sdram_to_RGB_addr_cnt__reg[7]/qx [C37R19]    u_sdram_to_RGB_addr_cnt__reg[7]|qx_net
LUT4        [17 20 3]  617.61  2072.61          ii0526/f2 [C37R21]                             u_sdram_to_RGB_addr_cnt__reg[7]|qx_net
LUT4        [17 20 3]  137.00  2209.61       1  ii0526/dx [C37R21]                             ii0526|dx_net                         
REG         [17 19 0]  614.30  2823.90          u_sdram_to_RGB_dma_addr__reg[17]/di [C37R20]   ii0526|dx_net                         

#### Path 137 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[29]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[15]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3168p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1411
+ Data path delay                                                        824
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2236

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 14 4]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[29]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                  
REG         [15 14 4]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[29]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net
M7S_EMB18K  [14 16 -1]  670.15  2235.59          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[15] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net

#### Path 138 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[29]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3168p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1411
+ Data path delay                                                        824
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2236

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 14 4]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[29]/sclk [C33R15]           u_pll_pll_u0|clkout1_net                  
REG         [15 14 4]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[29]/qx [C33R15]             u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net
M7S_EMB18K  [14 16 -1]  670.15  2235.59          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[7] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net

#### Path 139 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[23]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[13]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3168p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1411
+ Data path delay                                                        824
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2236

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 14 1]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[23]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                  
REG         [15 14 1]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[23]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net
M7S_EMB18K  [14 16 -1]  670.15  2235.59          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[13] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net

#### Path 140 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[23]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3168p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1411
+ Data path delay                                                        824
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2236

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 14 1]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[23]/sclk [C33R15]           u_pll_pll_u0|clkout1_net                  
REG         [15 14 1]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[23]/qx [C33R15]             u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net
M7S_EMB18K  [14 16 -1]  670.15  2235.59          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[5] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net

#### Path 141 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[23]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[13]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3171p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1411
+ Data path delay                                                        807
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2218

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 14 1]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[23]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                  
REG         [15 14 1]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[23]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net
M7S_EMB18K  [14 12 -1]  652.85  2218.29          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[13] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net

#### Path 142 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[23]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3171p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1411
+ Data path delay                                                        807
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2218

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 14 1]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[23]/sclk [C33R15]           u_pll_pll_u0|clkout1_net                  
REG         [15 14 1]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[23]/qx [C33R15]             u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net
M7S_EMB18K  [14 12 -1]  652.85  2218.29          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[5] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net

#### Path 143 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[29]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[15]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3171p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1411
+ Data path delay                                                        807
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2218

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 14 4]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[29]/sclk [C33R15]            u_pll_pll_u0|clkout1_net                  
REG         [15 14 4]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[29]/qx [C33R15]              u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net
M7S_EMB18K  [14 12 -1]  652.85  2218.29          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[15] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net

#### Path 144 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[29]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3171p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1411
+ Data path delay                                                        807
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2218

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 14 4]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_r__reg[29]/sclk [C33R15]           u_pll_pll_u0|clkout1_net                  
REG         [15 14 4]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[29]/qx [C33R15]             u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net
M7S_EMB18K  [14 12 -1]  652.85  2218.29          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[7] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net

#### Path 145 ########################################################

Start       u_sdram_to_RGB_display_before_bmp__reg/sclk
End         u_sdram_to_RGB_dma_addr__reg[25]/di
Reference   u_sdram_to_RGB_dma_addr__reg[25]/sclk
Path slack  3173p

Reference arrival time                                                  1309
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5990

Starting arrival time                                                   1133
+ Data path delay                                                       1684
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2817

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                         net name                                     
----------  ---------  ------  -------  ------  ----------------------------------------------------  ---------------------------------------------
REG         [18 16 3]    0.00  1132.80          u_sdram_to_RGB_display_before_bmp__reg/sclk [C39R17]  u_pll_pll_u0|clkout1_net                     
REG         [18 16 3]  154.00  1286.80       8  u_sdram_to_RGB_display_before_bmp__reg/qx [C39R17]    u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [18 21 3]  795.61  2082.41          ii0534/f2 [C39R22]                                    u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [18 21 3]  137.00  2219.41       1  ii0534/dx [C39R22]                                    ii0534|dx_net                                
REG         [17 19 3]  597.80  2817.20          u_sdram_to_RGB_dma_addr__reg[25]/di [C37R20]          ii0534|dx_net                                

#### Path 146 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr0__reg/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ceb
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3175p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -806
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5398

Starting arrival time                                                   1231
+ Data path delay                                                        993
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2223

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REG         [18 14 3]     0.00  1230.60          u_sdram_to_RGB_ahm_rdata_push_wr0__reg/sclk [C39R15]      u_pll_pll_u0|clkout1_net                     
REG         [18 14 3]   154.00  1384.60       4  u_sdram_to_RGB_ahm_rdata_push_wr0__reg/qx [C39R15]        u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net
M7S_EMB18K  [14 16 -1]  838.55  2223.16          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ceb [C31R17]  u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net

#### Path 147 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[9]/sclk
End         u_sdram_to_RGB_dma_addr__reg[19]/di
Reference   u_sdram_to_RGB_dma_addr__reg[19]/sclk
Path slack  3175p

Reference arrival time                                                  1301
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5982

Starting arrival time                                                   1309
+ Data path delay                                                       1498
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2807

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [18 19 6]    0.00  1309.00          u_sdram_to_RGB_addr_cnt__reg[9]/sclk [C39R20]  u_pll_pll_u0|clkout1_net              
REG         [18 19 6]  154.00  1463.00       3  u_sdram_to_RGB_addr_cnt__reg[9]/qx [C39R20]    u_sdram_to_RGB_addr_cnt__reg[9]|qx_net
LUT4        [18 25 0]  636.61  2099.61          ii0528/f2 [C39R26]                             u_sdram_to_RGB_addr_cnt__reg[9]|qx_net
LUT4        [18 25 0]  137.00  2236.61       1  ii0528/dx [C39R26]                             ii0528|dx_net                         
REG         [18 18 0]  570.80  2807.40          u_sdram_to_RGB_dma_addr__reg[19]/di [C39R19]   ii0528|dx_net                         

#### Path 148 ########################################################

Start       u_sdram_to_RGB_bmp_fig_cnt__reg[0]/sclk
End         u_sdram_to_RGB_bmp_fig_cnt__reg[3]/di
Reference   u_sdram_to_RGB_bmp_fig_cnt__reg[3]/sclk
Path slack  3179p

Reference arrival time                                                  1464
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6145

Starting arrival time                                                   1464
+ Data path delay                                                       1502
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2966

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 22 3]    0.00  1463.60          u_sdram_to_RGB_bmp_fig_cnt__reg[0]/sclk [C37R23]  u_pll_pll_u0|clkout1_net                 
REG         [17 22 3]  154.00  1617.60       5  u_sdram_to_RGB_bmp_fig_cnt__reg[0]/qx [C37R23]    u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net
LUT4        [17 21 0]  612.69  2230.29          ii0517/f3 [C37R22]                                u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net
LUT4        [17 21 0]  142.00  2372.29       1  ii0517/dx [C37R22]                                ii0517|dx_net                            
LUT4        [17 22 6]  417.22  2789.50          ii0518/f2 [C37R23]                                ii0517|dx_net                            
LUT4        [17 22 6]  137.00  2926.50       1  ii0518/dx [C37R23]                                ii0518|dx_net                            
REG         [17 22 6]   39.50  2966.00          u_sdram_to_RGB_bmp_fig_cnt__reg[3]/di [C37R23]    ii0518|dx_net                            

#### Path 149 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[3]/sclk
End         u_sdram_to_RGB_emb_addr_wr__reg[5]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[5]/sclk
Path slack  3184p

Reference arrival time                                                  1273
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5954

Starting arrival time                                                   1277
+ Data path delay                                                       1494
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2770

Data path   XY                                   instance/pin name                                                                          
model name  location     delay       AT  fanout  [CR location]                                     net name                                 
----------  ----------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [16 16 0]     0.00  1276.60          u_sdram_to_RGB_emb_addr_wr__reg[3]/sclk [C35R17]  u_pll_pll_u0|clkout1_net                 
REG         [16 16 0]   154.00  1430.60       3  u_sdram_to_RGB_emb_addr_wr__reg[3]/qx [C35R17]    u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net
LUT4        [16 16 6]   384.93  1815.53          ii0554/f0 [C35R17]                                u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net
LUT4        [16 16 6]    62.00  1877.53       4  ii0554/dx [C35R17]                                ii0554|dx_net                            
LUT4        [16 15 11]  494.96  2372.50          ii0556/f1 [C35R16]                                ii0554|dx_net                            
LUT4        [16 15 11]   78.00  2450.50       1  ii0556/dx [C35R16]                                ii0556|dx_net                            
REG         [16 15 10]  320.00  2770.50          u_sdram_to_RGB_emb_addr_wr__reg[5]/di [C35R16]    ii0556|dx_net                            

#### Path 150 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]/sclk
Path slack  3192p

Reference arrival time                                                  1412
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6093

Starting arrival time                                                   1475
+ Data path delay                                                       1426
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2901

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                               net name                                           
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------------
REG         [12 12 0]    0.00  1475.12          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/sclk [C27R13]  u_pll_pll_u0|clkout1_net                           
REG         [12 12 0]  154.00  1629.12       5  u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/qx [C27R13]    u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net
LUT4        [13 13 0]  665.60  2294.73          ii0733/f1 [C29R14]                                          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net
LUT4        [13 13 0]   78.00  2372.73       1  ii0733/dx [C29R14]                                          ii0733|dx_net                                      
REG         [13 12 1]  528.30  2901.02          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]/di [C29R13]     ii0733|dx_net                                      

#### Path 151 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr1__reg/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ceb
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3199p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -772
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1411
+ Data path delay                                                        807
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2218

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REG         [15 14 3]     0.00  1411.44          u_sdram_to_RGB_ahm_rdata_push_wr1__reg/sclk [C33R15]      u_pll_pll_u0|clkout1_net                     
REG         [15 14 3]   154.00  1565.44       4  u_sdram_to_RGB_ahm_rdata_push_wr1__reg/qx [C33R15]        u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net
M7S_EMB18K  [14 12 -1]  652.85  2218.29          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ceb [C31R13]  u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net

#### Path 152 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[3]/sclk
End         u_sdram_to_RGB_emb_addr_wr__reg[6]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[6]/sclk
Path slack  3200p

Reference arrival time                                                  1273
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5954

Starting arrival time                                                   1277
+ Data path delay                                                       1478
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2754

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [16 16 0]    0.00  1276.60          u_sdram_to_RGB_emb_addr_wr__reg[3]/sclk [C35R17]  u_pll_pll_u0|clkout1_net                 
REG         [16 16 0]  154.00  1430.60       3  u_sdram_to_RGB_emb_addr_wr__reg[3]/qx [C35R17]    u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net
LUT4        [16 16 6]  384.93  1815.53          ii0554/f0 [C35R17]                                u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net
LUT4        [16 16 6]   62.00  1877.53       4  ii0554/dx [C35R17]                                ii0554|dx_net                            
LUT4        [16 15 8]  494.96  2372.50          ii0557/f0 [C35R16]                                ii0554|dx_net                            
LUT4        [16 15 8]   62.00  2434.50       1  ii0557/dx [C35R16]                                ii0557|dx_net                            
REG         [16 15 9]  320.00  2754.50          u_sdram_to_RGB_emb_addr_wr__reg[6]/di [C35R16]    ii0557|dx_net                            

#### Path 153 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[11]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3203p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1257
+ Data path delay                                                        945
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2201

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 11 4]     0.00  1256.72          u_sdram_to_RGB_ahm_rdata_r__reg[11]/sclk [C33R12]            u_pll_pll_u0|clkout1_net                  
REG         [15 11 4]   154.00  1410.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[11]/qx [C33R12]              u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net
M7S_EMB18K  [14 16 -1]  790.55  2201.27          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[10] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net

#### Path 154 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[31]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[15]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3203p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1257
+ Data path delay                                                        945
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2201

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 11 3]     0.00  1256.72          u_sdram_to_RGB_ahm_rdata_r__reg[31]/sclk [C33R12]            u_pll_pll_u0|clkout1_net                  
REG         [15 11 3]   154.00  1410.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[31]/qx [C33R12]              u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net
M7S_EMB18K  [14 16 -1]  790.55  2201.27          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[15] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net

#### Path 155 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[11]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[2]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3203p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1257
+ Data path delay                                                        945
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2201

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 11 4]     0.00  1256.72          u_sdram_to_RGB_ahm_rdata_r__reg[11]/sclk [C33R12]           u_pll_pll_u0|clkout1_net                  
REG         [15 11 4]   154.00  1410.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[11]/qx [C33R12]             u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net
M7S_EMB18K  [14 16 -1]  790.55  2201.27          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[2] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net

#### Path 156 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[31]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3203p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1257
+ Data path delay                                                        945
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2201

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 11 3]     0.00  1256.72          u_sdram_to_RGB_ahm_rdata_r__reg[31]/sclk [C33R12]           u_pll_pll_u0|clkout1_net                  
REG         [15 11 3]   154.00  1410.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[31]/qx [C33R12]             u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net
M7S_EMB18K  [14 16 -1]  790.55  2201.27          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[7] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net

#### Path 157 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[1]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3208p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1257
+ Data path delay                                                        940
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2196

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [15 11 6]     0.00  1256.72          u_sdram_to_RGB_ahm_rdata_r__reg[6]/sclk [C33R12]            u_pll_pll_u0|clkout1_net                 
REG         [15 11 6]   154.00  1410.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[6]/qx [C33R12]              u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net
M7S_EMB18K  [14 16 -1]  785.55  2196.27          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[1] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net

#### Path 158 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3208p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1257
+ Data path delay                                                        940
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2196

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [15 11 6]     0.00  1256.72          u_sdram_to_RGB_ahm_rdata_r__reg[6]/sclk [C33R12]            u_pll_pll_u0|clkout1_net                 
REG         [15 11 6]   154.00  1410.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[6]/qx [C33R12]              u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net
M7S_EMB18K  [14 16 -1]  785.55  2196.27          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[9] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net

#### Path 159 ########################################################

Start       u_sdram_to_RGB_display_period_align__reg/sclk
End         u_sdram_to_RGB_dma_start_xfer_prev__reg/di
Reference   u_sdram_to_RGB_dma_start_xfer_prev__reg/sclk
Path slack  3208p

Reference arrival time                                                  1049
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5730

Starting arrival time                                                   1188
+ Data path delay                                                       1334
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2522

Data path   XY                                  instance/pin name                                                                                      
model name  location    delay       AT  fanout  [CR location]                                           net name                                       
----------  ---------  ------  -------  ------  ------------------------------------------------------  -----------------------------------------------
REG         [21 13 6]    0.00  1187.84          u_sdram_to_RGB_display_period_align__reg/sclk [C45R14]  u_pll_pll_u0|clkout1_net                       
REG         [21 13 6]  154.00  1341.84       4  u_sdram_to_RGB_display_period_align__reg/qx [C45R14]    u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [21 13 3]  422.43  1764.27          ii0535/f2 [C45R14]                                      u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [21 13 3]  137.00  1901.27       1  ii0535/dx [C45R14]                                      ii0535|dx_net                                  
REG         [21 10 6]  620.80  2522.07          u_sdram_to_RGB_dma_start_xfer_prev__reg/di [C45R11]     ii0535|dx_net                                  

#### Path 160 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr0__reg/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ceb
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3209p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -772
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5432

Starting arrival time                                                   1231
+ Data path delay                                                        993
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2223

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REG         [18 14 3]     0.00  1230.60          u_sdram_to_RGB_ahm_rdata_push_wr0__reg/sclk [C39R15]      u_pll_pll_u0|clkout1_net                     
REG         [18 14 3]   154.00  1384.60       4  u_sdram_to_RGB_ahm_rdata_push_wr0__reg/qx [C39R15]        u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net
M7S_EMB18K  [14 16 -1]  838.55  2223.16          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ceb [C31R17]  u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net

#### Path 161 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[0]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3225p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1198
+ Data path delay                                                        980
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2179

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [13 7 1]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[1]/sclk [C29R8]             u_pll_pll_u0|clkout1_net                 
REG         [13 7 1]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[1]/qx [C29R8]               u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net
M7S_EMB18K  [14 16 -1]  826.15  2178.59          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[0] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net

#### Path 162 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[9]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3225p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1198
+ Data path delay                                                        980
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2179

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                                net name                                 
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------
REG         [13 7 0]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[9]/sclk [C29R8]              u_pll_pll_u0|clkout1_net                 
REG         [13 7 0]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[9]/qx [C29R8]                u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net
M7S_EMB18K  [14 16 -1]  826.15  2178.59          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[10] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net

#### Path 163 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[9]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[2]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3225p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1198
+ Data path delay                                                        980
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2179

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [13 7 0]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[9]/sclk [C29R8]             u_pll_pll_u0|clkout1_net                 
REG         [13 7 0]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[9]/qx [C29R8]               u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net
M7S_EMB18K  [14 16 -1]  826.15  2178.59          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[2] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net

#### Path 164 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3225p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1198
+ Data path delay                                                        980
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2179

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [13 7 1]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[1]/sclk [C29R8]             u_pll_pll_u0|clkout1_net                 
REG         [13 7 1]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[1]/qx [C29R8]               u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net
M7S_EMB18K  [14 16 -1]  826.15  2178.59          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[8] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net

#### Path 165 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[27]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[14]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3225p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1198
+ Data path delay                                                        980
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2179

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [13 7 3]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[27]/sclk [C29R8]             u_pll_pll_u0|clkout1_net                  
REG         [13 7 3]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[27]/qx [C29R8]               u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net
M7S_EMB18K  [14 16 -1]  826.15  2178.59          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[14] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net

#### Path 166 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[27]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3225p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1198
+ Data path delay                                                        980
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2179

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [13 7 3]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[27]/sclk [C29R8]            u_pll_pll_u0|clkout1_net                  
REG         [13 7 3]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[27]/qx [C29R8]              u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net
M7S_EMB18K  [14 16 -1]  826.15  2178.59          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[6] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net

#### Path 167 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[9]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]/sclk
Path slack  3227p

Reference arrival time                                                  1374
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6056

Starting arrival time                                                   1222
+ Data path delay                                                       1606
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2828

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                            net name                              
----------  ---------  ------  -------  ------  -------------------------------------------------------  --------------------------------------
REG         [17 13 9]    0.00  1222.20          u_sdram_to_RGB_dma_addr__reg[9]/sclk [C37R14]            u_pll_pll_u0|clkout1_net              
REG         [17 13 9]  154.00  1376.20       1  u_sdram_to_RGB_dma_addr__reg[9]/qx [C37R14]              u_sdram_to_RGB_dma_addr__reg[9]|qx_net
LUT4        [16 13 0]  516.19  1892.39          ii0738/f3 [C35R14]                                       u_sdram_to_RGB_dma_addr__reg[9]|qx_net
LUT4        [16 13 0]  142.00  2034.39       1  ii0738/dx [C35R14]                                       ii0738|dx_net                         
REG         [13 11 3]  793.80  2828.18          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]/di [C29R12]  ii0738|dx_net                         

#### Path 168 ########################################################

Start       u_sdram_to_RGB_v_valid_r__reg[1]/sclk
End         u_sdram_to_RGB_display_before_bmp__reg/di
Reference   u_sdram_to_RGB_display_before_bmp__reg/sclk
Path slack  3234p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1177
+ Data path delay                                                       1403
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2580

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                       net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------  ---------------------------------------
REG         [21 14 6]    0.00  1177.36          u_sdram_to_RGB_v_valid_r__reg[1]/sclk [C45R15]      u_pll_pll_u0|clkout1_net               
REG         [21 14 6]  154.00  1331.36       2  u_sdram_to_RGB_v_valid_r__reg[1]/qx [C45R15]        u_sdram_to_RGB_v_valid_r__reg[1]|qx_net
LUT4        [18 14 5]  610.95  1942.31          ii0523/f0 [C39R15]                                  u_sdram_to_RGB_v_valid_r__reg[1]|qx_net
LUT4        [18 14 5]   62.00  2004.31       1  ii0523/dx [C39R15]                                  ii0523|dx_net                          
REG         [18 16 3]  575.63  2579.95          u_sdram_to_RGB_display_before_bmp__reg/di [C39R17]  ii0523|dx_net                          

#### Path 169 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[0]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3239p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1198
+ Data path delay                                                        966
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2165

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [13 7 6]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[0]/sclk [C29R8]             u_pll_pll_u0|clkout1_net                 
REG         [13 7 6]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[0]/qx [C29R8]               u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net
M7S_EMB18K  [14 16 -1]  812.15  2164.59          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[0] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net

#### Path 170 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3239p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1198
+ Data path delay                                                        966
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2165

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [13 7 6]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[0]/sclk [C29R8]             u_pll_pll_u0|clkout1_net                 
REG         [13 7 6]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[0]/qx [C29R8]               u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net
M7S_EMB18K  [14 16 -1]  812.15  2164.59          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[8] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net

#### Path 171 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[13]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3240p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1198
+ Data path delay                                                        966
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2164

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [13 7 9]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[13]/sclk [C29R8]            u_pll_pll_u0|clkout1_net                  
REG         [13 7 9]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[13]/qx [C29R8]              u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net
M7S_EMB18K  [14 16 -1]  811.76  2164.19          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[3] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net

#### Path 172 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[27]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[14]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3242p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1198
+ Data path delay                                                        949
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2148

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [13 7 3]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[27]/sclk [C29R8]             u_pll_pll_u0|clkout1_net                  
REG         [13 7 3]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[27]/qx [C29R8]               u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net
M7S_EMB18K  [14 12 -1]  795.15  2147.59          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[14] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net

#### Path 173 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[27]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3242p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1198
+ Data path delay                                                        949
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2148

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [13 7 3]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[27]/sclk [C29R8]            u_pll_pll_u0|clkout1_net                  
REG         [13 7 3]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[27]/qx [C29R8]              u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net
M7S_EMB18K  [14 12 -1]  795.15  2147.59          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[6] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net

#### Path 174 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[0]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3242p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1198
+ Data path delay                                                        949
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2148

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [13 7 1]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[1]/sclk [C29R8]             u_pll_pll_u0|clkout1_net                 
REG         [13 7 1]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[1]/qx [C29R8]               u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net
M7S_EMB18K  [14 12 -1]  795.15  2147.59          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[0] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net

#### Path 175 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[9]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3242p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1198
+ Data path delay                                                        949
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2148

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                                net name                                 
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------
REG         [13 7 0]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[9]/sclk [C29R8]              u_pll_pll_u0|clkout1_net                 
REG         [13 7 0]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[9]/qx [C29R8]                u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net
M7S_EMB18K  [14 12 -1]  795.15  2147.59          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[10] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net

#### Path 176 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[9]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[2]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3242p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1198
+ Data path delay                                                        949
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2148

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [13 7 0]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[9]/sclk [C29R8]             u_pll_pll_u0|clkout1_net                 
REG         [13 7 0]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[9]/qx [C29R8]               u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net
M7S_EMB18K  [14 12 -1]  795.15  2147.59          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[2] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net

#### Path 177 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3242p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1198
+ Data path delay                                                        949
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2148

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [13 7 1]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[1]/sclk [C29R8]             u_pll_pll_u0|clkout1_net                 
REG         [13 7 1]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[1]/qx [C29R8]               u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net
M7S_EMB18K  [14 12 -1]  795.15  2147.59          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[8] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net

#### Path 178 ########################################################

Start       u_sdram_to_RGB_bmp_fig_cnt__reg[3]/sclk
End         u_sdram_to_RGB_dma_addr__reg[24]/di
Reference   u_sdram_to_RGB_dma_addr__reg[24]/sclk
Path slack  3242p

Reference arrival time                                                  1552
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6233

Starting arrival time                                                   1464
+ Data path delay                                                       1527
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2991

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 22 6]    0.00  1463.60          u_sdram_to_RGB_bmp_fig_cnt__reg[3]/sclk [C37R23]  u_pll_pll_u0|clkout1_net                 
REG         [17 22 6]  154.00  1617.60       2  u_sdram_to_RGB_bmp_fig_cnt__reg[3]/qx [C37R23]    u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net
LUT4        [17 29 0]  574.61  2192.21          ii0533/f2 [C37R30]                                u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net
LUT4        [17 29 0]  137.00  2329.21       1  ii0533/dx [C37R30]                                ii0533|dx_net                            
REG         [16 22 0]  661.80  2991.00          u_sdram_to_RGB_dma_addr__reg[24]/di [C35R23]      ii0533|dx_net                            

#### Path 179 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3243p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1314
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2146

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [15 15 9]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk [C33R16]           u_pll_pll_u0|clkout1_net                   
REG         [15 15 9]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net
M7S_EMB18K  [14 12 -1]  678.35  2146.31          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[11] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net

#### Path 180 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3243p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1314
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2146

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 7]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 7]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net
M7S_EMB18K  [14 12 -1]  678.35  2146.31          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[4] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net

#### Path 181 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3243p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1314
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2146

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 6]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 6]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net
M7S_EMB18K  [14 12 -1]  678.35  2146.31          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[6] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net

#### Path 182 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[0]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3250p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1198
+ Data path delay                                                        940
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2139

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [13 7 6]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[0]/sclk [C29R8]             u_pll_pll_u0|clkout1_net                 
REG         [13 7 6]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[0]/qx [C29R8]               u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net
M7S_EMB18K  [14 12 -1]  786.46  2138.90          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[0] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net

#### Path 183 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3250p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1198
+ Data path delay                                                        940
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2139

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [13 7 6]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[0]/sclk [C29R8]             u_pll_pll_u0|clkout1_net                 
REG         [13 7 6]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[0]/qx [C29R8]               u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net
M7S_EMB18K  [14 12 -1]  786.46  2138.90          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[8] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net

#### Path 184 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[13]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3251p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1198
+ Data path delay                                                        940
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2138

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [13 7 9]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[13]/sclk [C29R8]             u_pll_pll_u0|clkout1_net                  
REG         [13 7 9]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[13]/qx [C29R8]               u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net
M7S_EMB18K  [14 12 -1]  786.05  2138.49          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[11] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net

#### Path 185 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[13]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3251p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1198
+ Data path delay                                                        940
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2138

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [13 7 9]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[13]/sclk [C29R8]            u_pll_pll_u0|clkout1_net                  
REG         [13 7 9]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[13]/qx [C29R8]              u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net
M7S_EMB18K  [14 12 -1]  786.05  2138.49          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[3] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net

#### Path 186 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[25]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[14]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3259p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1222
+ Data path delay                                                        922
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2144

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [17 13 0]     0.00  1222.20          u_sdram_to_RGB_ahm_rdata_r__reg[25]/sclk [C37R14]            u_pll_pll_u0|clkout1_net                  
REG         [17 13 0]   154.00  1376.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[25]/qx [C37R14]              u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net
M7S_EMB18K  [14 16 -1]  768.15  2144.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[14] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net

#### Path 187 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[25]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3259p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1222
+ Data path delay                                                        922
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2144

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [17 13 0]     0.00  1222.20          u_sdram_to_RGB_ahm_rdata_r__reg[25]/sclk [C37R14]           u_pll_pll_u0|clkout1_net                  
REG         [17 13 0]   154.00  1376.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[25]/qx [C37R14]             u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net
M7S_EMB18K  [14 16 -1]  768.15  2144.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[6] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net

#### Path 188 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[1]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3259p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1222
+ Data path delay                                                        922
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2144

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [17 13 3]     0.00  1222.20          u_sdram_to_RGB_ahm_rdata_r__reg[7]/sclk [C37R14]            u_pll_pll_u0|clkout1_net                 
REG         [17 13 3]   154.00  1376.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[7]/qx [C37R14]              u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net
M7S_EMB18K  [14 16 -1]  768.15  2144.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[1] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net

#### Path 189 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3259p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1222
+ Data path delay                                                        922
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2144

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [17 13 3]     0.00  1222.20          u_sdram_to_RGB_ahm_rdata_r__reg[7]/sclk [C37R14]            u_pll_pll_u0|clkout1_net                 
REG         [17 13 3]   154.00  1376.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[7]/qx [C37R14]              u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net
M7S_EMB18K  [14 16 -1]  768.15  2144.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[9] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net

#### Path 190 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3262p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1314
+ Data path delay                                                        813
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2127

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [15 15 1]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk [C33R16]           u_pll_pll_u0|clkout1_net                   
REG         [15 15 1]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net
M7S_EMB18K  [14 12 -1]  658.95  2126.92          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[10] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net

#### Path 191 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3262p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1314
+ Data path delay                                                        813
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2127

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net
M7S_EMB18K  [14 12 -1]  658.95  2126.92          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[5] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net

#### Path 192 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3262p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1314
+ Data path delay                                                        813
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2127

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 3]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 3]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net
M7S_EMB18K  [14 12 -1]  658.95  2126.92          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[7] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net

#### Path 193 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3262p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1314
+ Data path delay                                                        813
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2127

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 4]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 4]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net
M7S_EMB18K  [14 12 -1]  658.95  2126.92          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[8] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net

#### Path 194 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]/sclk
Path slack  3264p

Reference arrival time                                                  1403
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6085

Starting arrival time                                                   1209
+ Data path delay                                                       1612
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2821

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                             net name                                 
----------  ---------  ------  -------  ------  --------------------------------------------------------  -----------------------------------------
REG         [16 10 6]    0.00  1208.60          u_sdram_to_RGB_dma_start_xfer__reg/sclk [C35R11]          u_pll_pll_u0|clkout1_net                 
REG         [16 10 6]  154.00  1362.60      54  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [17 13 6]  694.11  2056.71          ii0708/f2 [C37R14]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [17 13 6]  137.00  2193.71       1  ii0708/dx [C37R14]                                        ii0708|dx_net                            
REG         [15 13 9]  627.30  2821.00          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]/di [C33R14]  ii0708|dx_net                            

#### Path 195 ########################################################

Start       u_sdram_to_RGB_display_before_bmp__reg/sclk
End         u_sdram_to_RGB_bmp_fig_chg__reg[0]/di
Reference   u_sdram_to_RGB_bmp_fig_chg__reg[0]/sclk
Path slack  3267p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1133
+ Data path delay                                                       1414
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2547

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                         net name                                     
----------  ---------  ------  -------  ------  ----------------------------------------------------  ---------------------------------------------
REG         [18 16 3]    0.00  1132.80          u_sdram_to_RGB_display_before_bmp__reg/sclk [C39R17]  u_pll_pll_u0|clkout1_net                     
REG         [18 16 3]  154.00  1286.80       8  u_sdram_to_RGB_display_before_bmp__reg/qx [C39R17]    u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [18 14 6]  617.61  1904.41          ii0512/f2 [C39R15]                                    u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [18 14 6]  137.00  2041.41       1  ii0512/dx [C39R15]                                    ii0512|dx_net                                
REG         [18 16 6]  505.80  2547.20          u_sdram_to_RGB_bmp_fig_chg__reg[0]/di [C39R17]        ii0512|dx_net                                

#### Path 196 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[1]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3270p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1141
+ Data path delay                                                        992
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2133

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 9 9]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[5]/sclk [C35R10]            u_pll_pll_u0|clkout1_net                 
REG         [16 9 9]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[5]/qx [C35R10]              u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net
M7S_EMB18K  [14 16 -1]  838.15  2133.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[1] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net

#### Path 197 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3270p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1141
+ Data path delay                                                        992
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2133

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 9 9]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[5]/sclk [C35R10]            u_pll_pll_u0|clkout1_net                 
REG         [16 9 9]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[5]/qx [C35R10]              u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net
M7S_EMB18K  [14 16 -1]  838.15  2133.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[9] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net

#### Path 198 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[22]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[13]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3270p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1141
+ Data path delay                                                        992
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2133

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 9 10]     0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[22]/sclk [C35R10]            u_pll_pll_u0|clkout1_net                  
REG         [16 9 10]   154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[22]/qx [C35R10]              u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net
M7S_EMB18K  [14 16 -1]  838.15  2133.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[13] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net

#### Path 199 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[22]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3270p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1141
+ Data path delay                                                        992
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2133

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 9 10]     0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[22]/sclk [C35R10]           u_pll_pll_u0|clkout1_net                  
REG         [16 9 10]   154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[22]/qx [C35R10]             u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net
M7S_EMB18K  [14 16 -1]  838.15  2133.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[5] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net

#### Path 200 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[17]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]/sclk
Path slack  3274p

Reference arrival time                                                  1057
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5738

Starting arrival time                                                   1309
+ Data path delay                                                       1155
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2464

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [17 19 0]    0.00  1309.00          u_sdram_to_RGB_dma_addr__reg[17]/sclk [C37R20]            u_pll_pll_u0|clkout1_net               
REG         [17 19 0]  154.00  1463.00       1  u_sdram_to_RGB_dma_addr__reg[17]/qx [C37R20]              u_sdram_to_RGB_dma_addr__reg[17]|qx_net
LUT4        [21 11 0]  819.19  2282.19          ii0716/f3 [C45R12]                                        u_sdram_to_RGB_dma_addr__reg[17]|qx_net
LUT4        [21 11 0]  142.00  2424.19       1  ii0716/dx [C45R12]                                        ii0716|dx_net                          
REG         [21 11 0]   39.50  2463.69          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]/di [C45R12]  ii0716|dx_net                          

#### Path 201 ########################################################

Start       u_sdram_to_RGB_de_i_r__reg[0]/sclk
End         u_sdram_to_RGB_de_i_start_pulse__reg/di
Reference   u_sdram_to_RGB_de_i_start_pulse__reg/sclk
Path slack  3291p

Reference arrival time                                                  1188
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5869

Starting arrival time                                                   1231
+ Data path delay                                                       1347
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2578

Data path   XY                                  instance/pin name                                                                     
model name  location    delay       AT  fanout  [CR location]                                     net name                            
----------  ---------  ------  -------  ------  ------------------------------------------------  ------------------------------------
REG         [18 14 1]    0.00  1230.60          u_sdram_to_RGB_de_i_r__reg[0]/sclk [C39R15]       u_pll_pll_u0|clkout1_net            
REG         [18 14 1]  154.00  1384.60       2  u_sdram_to_RGB_de_i_r__reg[0]/qx [C39R15]         u_sdram_to_RGB_de_i_r__reg[0]|qx_net
LUT4        [21 14 3]  628.19  2012.79          ii0522/f3 [C45R15]                                u_sdram_to_RGB_de_i_r__reg[0]|qx_net
LUT4        [21 14 3]  142.00  2154.79       1  ii0522/dx [C45R15]                                ii0522|dx_net                       
REG         [21 13 3]  423.30  2578.08          u_sdram_to_RGB_de_i_start_pulse__reg/di [C45R14]  ii0522|dx_net                       

#### Path 202 ########################################################

Start       u_sdram_to_RGB_v_valid_r__reg[0]/sclk
End         u_sdram_to_RGB_display_period_align__reg/di
Reference   u_sdram_to_RGB_display_period_align__reg/sclk
Path slack  3291p

Reference arrival time                                                  1188
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5869

Starting arrival time                                                   1231
+ Data path delay                                                       1347
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2578

Data path   XY                                  instance/pin name                                                                            
model name  location    delay       AT  fanout  [CR location]                                         net name                               
----------  ---------  ------  -------  ------  ----------------------------------------------------  ---------------------------------------
REG         [18 14 4]    0.00  1230.60          u_sdram_to_RGB_v_valid_r__reg[0]/sclk [C39R15]        u_pll_pll_u0|clkout1_net               
REG         [18 14 4]  154.00  1384.60       3  u_sdram_to_RGB_v_valid_r__reg[0]/qx [C39R15]          u_sdram_to_RGB_v_valid_r__reg[0]|qx_net
LUT4        [21 14 6]  633.11  2017.71          ii0524/f2 [C45R15]                                    u_sdram_to_RGB_v_valid_r__reg[0]|qx_net
LUT4        [21 14 6]  137.00  2154.71       1  ii0524/dx [C45R15]                                    ii0524|dx_net                          
REG         [21 13 6]  423.30  2578.00          u_sdram_to_RGB_display_period_align__reg/di [C45R14]  ii0524|dx_net                          

#### Path 203 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[3]/sclk
End         u_sdram_to_RGB_emb_addr_wr__reg[4]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[4]/sclk
Path slack  3292p

Reference arrival time                                                  1273
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5954

Starting arrival time                                                   1277
+ Data path delay                                                       1386
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2662

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [16 16 0]    0.00  1276.60          u_sdram_to_RGB_emb_addr_wr__reg[3]/sclk [C35R17]  u_pll_pll_u0|clkout1_net                 
REG         [16 16 0]  154.00  1430.60       3  u_sdram_to_RGB_emb_addr_wr__reg[3]/qx [C35R17]    u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net
LUT4        [16 16 6]  384.93  1815.53          ii0554/f0 [C35R17]                                u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net
LUT4        [16 16 6]   62.00  1877.53       4  ii0554/dx [C35R17]                                ii0554|dx_net                            
LUT4        [16 15 6]  608.22  2485.75          ii0555/f2 [C35R16]                                ii0554|dx_net                            
LUT4        [16 15 6]  137.00  2622.75       1  ii0555/dx [C35R16]                                ii0555|dx_net                            
REG         [16 15 7]   39.50  2662.25          u_sdram_to_RGB_emb_addr_wr__reg[4]/di [C35R16]    ii0555|dx_net                            

#### Path 204 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[17]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[12]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3292p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1141
+ Data path delay                                                        970
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2112

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 9 0]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[17]/sclk [C35R10]            u_pll_pll_u0|clkout1_net                  
REG         [16 9 0]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[17]/qx [C35R10]              u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net
M7S_EMB18K  [14 16 -1]  816.35  2111.55          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[12] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net

#### Path 205 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[21]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[13]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3292p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1141
+ Data path delay                                                        970
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2112

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 9 3]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[21]/sclk [C35R10]            u_pll_pll_u0|clkout1_net                  
REG         [16 9 3]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[21]/qx [C35R10]              u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net
M7S_EMB18K  [14 16 -1]  816.35  2111.55          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[13] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net

#### Path 206 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[17]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3292p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1141
+ Data path delay                                                        970
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2112

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 9 0]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[17]/sclk [C35R10]           u_pll_pll_u0|clkout1_net                  
REG         [16 9 0]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[17]/qx [C35R10]             u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net
M7S_EMB18K  [14 16 -1]  816.35  2111.55          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[4] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net

#### Path 207 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[21]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3292p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1141
+ Data path delay                                                        970
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2112

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 9 3]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[21]/sclk [C35R10]           u_pll_pll_u0|clkout1_net                  
REG         [16 9 3]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[21]/qx [C35R10]             u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net
M7S_EMB18K  [14 16 -1]  816.35  2111.55          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[5] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net

#### Path 208 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[0]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3292p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1141
+ Data path delay                                                        970
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2112

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 9 4]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[2]/sclk [C35R10]            u_pll_pll_u0|clkout1_net                 
REG         [16 9 4]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[2]/qx [C35R10]              u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net
M7S_EMB18K  [14 16 -1]  816.35  2111.55          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[0] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net

#### Path 209 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[14]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3292p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1141
+ Data path delay                                                        970
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2112

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 9 1]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[14]/sclk [C35R10]            u_pll_pll_u0|clkout1_net                  
REG         [16 9 1]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[14]/qx [C35R10]              u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net
M7S_EMB18K  [14 16 -1]  816.35  2111.55          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[11] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net

#### Path 210 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[14]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3292p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1141
+ Data path delay                                                        970
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2112

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 9 1]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[14]/sclk [C35R10]           u_pll_pll_u0|clkout1_net                  
REG         [16 9 1]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[14]/qx [C35R10]             u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net
M7S_EMB18K  [14 16 -1]  816.35  2111.55          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[3] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net

#### Path 211 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3292p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1141
+ Data path delay                                                        970
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2112

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 9 4]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[2]/sclk [C35R10]            u_pll_pll_u0|clkout1_net                 
REG         [16 9 4]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[2]/qx [C35R10]              u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net
M7S_EMB18K  [14 16 -1]  816.35  2111.55          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[8] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net

#### Path 212 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[8]/sclk
End         u_sdram_to_RGB_dma_addr__reg[18]/di
Reference   u_sdram_to_RGB_dma_addr__reg[18]/sclk
Path slack  3293p

Reference arrival time                                                  1351
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6033

Starting arrival time                                                   1301
+ Data path delay                                                       1438
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2739

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [17 18 0]    0.00  1301.00          u_sdram_to_RGB_addr_cnt__reg[8]/sclk [C37R19]  u_pll_pll_u0|clkout1_net              
REG         [17 18 0]  154.00  1455.00       3  u_sdram_to_RGB_addr_cnt__reg[8]/qx [C37R19]    u_sdram_to_RGB_addr_cnt__reg[8]|qx_net
LUT4        [17 21 3]  626.61  2081.61          ii0527/f2 [C37R22]                             u_sdram_to_RGB_addr_cnt__reg[8]|qx_net
LUT4        [17 21 3]  137.00  2218.61       1  ii0527/dx [C37R22]                             ii0527|dx_net                         
REG         [17 20 6]  520.80  2739.40          u_sdram_to_RGB_dma_addr__reg[18]/di [C37R21]   ii0527|dx_net                         

#### Path 213 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[0]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[4]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[4]/sclk
Path slack  3305p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1133
+ Data path delay                                                       1376
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2509

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [18 15 3]    0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[0]/sclk [C39R16]  u_pll_pll_u0|clkout1_net              
REG         [18 15 3]  154.00  1287.00       6  u_sdram_to_RGB_addr_cnt__reg[0]/qx [C39R16]    u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [18 15 2]  320.00  1607.00          ii0497/f3 [C39R16]                             u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [18 15 2]  142.00  1749.00       4  ii0497/dx [C39R16]                             ii0497|dx_net                         
LUT4        [17 15 0]  583.95  2332.95          ii0504/f2 [C37R16]                             ii0497|dx_net                         
LUT4        [17 15 0]  137.00  2469.95       1  ii0504/dx [C37R16]                             ii0504|dx_net                         
REG         [17 15 1]   39.50  2509.45          u_sdram_to_RGB_addr_cnt__reg[4]/di [C37R16]    ii0504|dx_net                         

#### Path 214 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[22]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[13]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3314p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1141
+ Data path delay                                                        934
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2075

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 9 10]     0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[22]/sclk [C35R10]            u_pll_pll_u0|clkout1_net                  
REG         [16 9 10]   154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[22]/qx [C35R10]              u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net
M7S_EMB18K  [14 12 -1]  780.26  2075.46          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[13] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net

#### Path 215 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[22]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3314p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1141
+ Data path delay                                                        934
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2075

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 9 10]     0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[22]/sclk [C35R10]           u_pll_pll_u0|clkout1_net                  
REG         [16 9 10]   154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[22]/qx [C35R10]             u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net
M7S_EMB18K  [14 12 -1]  780.26  2075.46          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[5] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net

#### Path 216 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[1]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3314p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1141
+ Data path delay                                                        934
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2075

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 9 9]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[5]/sclk [C35R10]            u_pll_pll_u0|clkout1_net                 
REG         [16 9 9]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[5]/qx [C35R10]              u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net
M7S_EMB18K  [14 12 -1]  780.26  2075.46          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[1] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net

#### Path 217 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3314p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1141
+ Data path delay                                                        934
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2075

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 9 9]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[5]/sclk [C35R10]            u_pll_pll_u0|clkout1_net                 
REG         [16 9 9]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[5]/qx [C35R10]              u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net
M7S_EMB18K  [14 12 -1]  780.26  2075.46          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[9] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net

#### Path 218 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[1]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3323p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1222
+ Data path delay                                                        844
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2066

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [17 13 3]     0.00  1222.20          u_sdram_to_RGB_ahm_rdata_r__reg[7]/sclk [C37R14]            u_pll_pll_u0|clkout1_net                 
REG         [17 13 3]   154.00  1376.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[7]/qx [C37R14]              u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net
M7S_EMB18K  [14 12 -1]  690.05  2066.25          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[1] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net

#### Path 219 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3323p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1222
+ Data path delay                                                        844
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2066

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [17 13 3]     0.00  1222.20          u_sdram_to_RGB_ahm_rdata_r__reg[7]/sclk [C37R14]            u_pll_pll_u0|clkout1_net                 
REG         [17 13 3]   154.00  1376.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[7]/qx [C37R14]              u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net
M7S_EMB18K  [14 12 -1]  690.05  2066.25          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[9] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net

#### Path 220 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[26]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[14]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3324p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1198
+ Data path delay                                                        882
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2080

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [13 8 1]      0.00  1197.72          u_sdram_to_RGB_ahm_rdata_r__reg[26]/sclk [C29R9]             u_pll_pll_u0|clkout1_net                  
REG         [13 8 1]    154.00  1351.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[26]/qx [C29R9]               u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net
M7S_EMB18K  [14 16 -1]  728.05  2079.77          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[14] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net

#### Path 221 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[26]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3324p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1198
+ Data path delay                                                        882
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2080

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [13 8 1]      0.00  1197.72          u_sdram_to_RGB_ahm_rdata_r__reg[26]/sclk [C29R9]            u_pll_pll_u0|clkout1_net                  
REG         [13 8 1]    154.00  1351.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[26]/qx [C29R9]              u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net
M7S_EMB18K  [14 16 -1]  728.05  2079.77          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[6] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net

#### Path 222 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]/sclk
End         u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg/di
Reference   u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg/sclk
Path slack  3325p

Reference arrival time                                                  1076
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5757

Starting arrival time                                                   1222
+ Data path delay                                                       1210
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2432

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                             net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------------
REG         [17 13 6]    0.00  1222.20          u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]/sclk [C37R14]  u_pll_pll_u0|clkout1_net                         
REG         [17 13 6]  154.00  1376.20       5  u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]/qx [C37R14]    u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net
LUT4        [17 11 0]  509.11  1885.31          ii0638/f2 [C37R12]                                        u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net
LUT4        [17 11 0]  137.00  2022.31       1  ii0638/dx [C37R12]                                        ii0638|dx_net                                    
REG         [17 11 7]  410.12  2432.43          u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg/di [C37R12]  ii0638|dx_net                                    

#### Path 223 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[25]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[14]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3325p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1222
+ Data path delay                                                        842
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2064

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [17 13 0]     0.00  1222.20          u_sdram_to_RGB_ahm_rdata_r__reg[25]/sclk [C37R14]            u_pll_pll_u0|clkout1_net                  
REG         [17 13 0]   154.00  1376.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[25]/qx [C37R14]              u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net
M7S_EMB18K  [14 12 -1]  687.76  2063.96          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[14] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net

#### Path 224 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[25]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3325p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1222
+ Data path delay                                                        842
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2064

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [17 13 0]     0.00  1222.20          u_sdram_to_RGB_ahm_rdata_r__reg[25]/sclk [C37R14]           u_pll_pll_u0|clkout1_net                  
REG         [17 13 0]   154.00  1376.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[25]/qx [C37R14]             u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net
M7S_EMB18K  [14 12 -1]  687.76  2063.96          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[6] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net

#### Path 225 ########################################################

Start       u_sdram_to_RGB_display_period_align__reg/sclk
End         u_sdram_to_RGB_ahm_rdata_push_wr1__reg/di
Reference   u_sdram_to_RGB_ahm_rdata_push_wr1__reg/sclk
Path slack  3328p

Reference arrival time                                                  1411
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6093

Starting arrival time                                                   1188
+ Data path delay                                                       1577
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2765

Data path   XY                                  instance/pin name                                                                                      
model name  location    delay       AT  fanout  [CR location]                                           net name                                       
----------  ---------  ------  -------  ------  ------------------------------------------------------  -----------------------------------------------
REG         [21 13 6]    0.00  1187.84          u_sdram_to_RGB_display_period_align__reg/sclk [C45R14]  u_pll_pll_u0|clkout1_net                       
REG         [21 13 6]  154.00  1341.84       4  u_sdram_to_RGB_display_period_align__reg/qx [C45R14]    u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [18 14 0]  654.61  1996.45          ii0511/f2 [C39R15]                                      u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [18 14 0]  137.00  2133.45       1  ii0511/dx [C39R15]                                      ii0511|dx_net                                  
REG         [15 14 3]  631.30  2764.74          u_sdram_to_RGB_ahm_rdata_push_wr1__reg/di [C33R15]      ii0511|dx_net                                  

#### Path 226 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[26]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[14]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3333p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1198
+ Data path delay                                                        858
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2056

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [13 8 1]      0.00  1197.72          u_sdram_to_RGB_ahm_rdata_r__reg[26]/sclk [C29R9]             u_pll_pll_u0|clkout1_net                  
REG         [13 8 1]    154.00  1351.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[26]/qx [C29R9]               u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net
M7S_EMB18K  [14 12 -1]  704.26  2055.98          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[14] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net

#### Path 227 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[26]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3333p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1198
+ Data path delay                                                        858
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2056

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [13 8 1]      0.00  1197.72          u_sdram_to_RGB_ahm_rdata_r__reg[26]/sclk [C29R9]            u_pll_pll_u0|clkout1_net                  
REG         [13 8 1]    154.00  1351.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[26]/qx [C29R9]              u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net
M7S_EMB18K  [14 12 -1]  704.26  2055.98          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[6] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net

#### Path 228 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[0]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3336p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1141
+ Data path delay                                                        913
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2054

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 9 4]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[2]/sclk [C35R10]            u_pll_pll_u0|clkout1_net                 
REG         [16 9 4]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[2]/qx [C35R10]              u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net
M7S_EMB18K  [14 12 -1]  758.55  2053.75          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[0] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net

#### Path 229 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[14]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3336p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1141
+ Data path delay                                                        913
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2054

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 9 1]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[14]/sclk [C35R10]           u_pll_pll_u0|clkout1_net                  
REG         [16 9 1]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[14]/qx [C35R10]             u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net
M7S_EMB18K  [14 12 -1]  758.55  2053.75          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[3] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net

#### Path 230 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3336p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1141
+ Data path delay                                                        913
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2054

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [16 9 4]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[2]/sclk [C35R10]            u_pll_pll_u0|clkout1_net                 
REG         [16 9 4]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[2]/qx [C35R10]              u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net
M7S_EMB18K  [14 12 -1]  758.55  2053.75          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[8] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net

#### Path 231 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[17]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[12]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3336p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1141
+ Data path delay                                                        913
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2054

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 9 0]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[17]/sclk [C35R10]            u_pll_pll_u0|clkout1_net                  
REG         [16 9 0]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[17]/qx [C35R10]              u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net
M7S_EMB18K  [14 12 -1]  758.55  2053.75          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[12] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net

#### Path 232 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[21]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[13]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3336p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1141
+ Data path delay                                                        913
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2054

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 9 3]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[21]/sclk [C35R10]            u_pll_pll_u0|clkout1_net                  
REG         [16 9 3]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[21]/qx [C35R10]              u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net
M7S_EMB18K  [14 12 -1]  758.55  2053.75          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[13] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net

#### Path 233 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[17]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3336p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1141
+ Data path delay                                                        913
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2054

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 9 0]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[17]/sclk [C35R10]           u_pll_pll_u0|clkout1_net                  
REG         [16 9 0]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[17]/qx [C35R10]             u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net
M7S_EMB18K  [14 12 -1]  758.55  2053.75          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[4] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net

#### Path 234 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[21]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3336p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1141
+ Data path delay                                                        913
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2054

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [16 9 3]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[21]/sclk [C35R10]           u_pll_pll_u0|clkout1_net                  
REG         [16 9 3]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[21]/qx [C35R10]             u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net
M7S_EMB18K  [14 12 -1]  758.55  2053.75          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[5] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net

#### Path 235 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3349p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1314
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [15 15 1]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk [C33R16]           u_pll_pll_u0|clkout1_net                   
REG         [15 15 1]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net
M7S_EMB18K  [14 16 -1]  587.15  2055.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[10] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net

#### Path 236 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3349p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1314
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net
M7S_EMB18K  [14 16 -1]  587.15  2055.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[5] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net

#### Path 237 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3349p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1314
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 3]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 3]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net
M7S_EMB18K  [14 16 -1]  587.15  2055.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[7] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net

#### Path 238 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3349p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1314
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 4]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 4]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net
M7S_EMB18K  [14 16 -1]  587.15  2055.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[8] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net

#### Path 239 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3362p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1314
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2041

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [15 15 9]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk [C33R16]           u_pll_pll_u0|clkout1_net                   
REG         [15 15 9]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net
M7S_EMB18K  [14 16 -1]  573.45  2041.41          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[11] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net

#### Path 240 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3363p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1314
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2041

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 7]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 7]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net
M7S_EMB18K  [14 16 -1]  573.05  2041.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[4] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net

#### Path 241 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3363p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1314
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2041

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 6]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 6]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net
M7S_EMB18K  [14 16 -1]  573.05  2041.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[6] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net

#### Path 242 ########################################################

Start       u_sdram_to_RGB_de_i_start_pulse__reg/sclk
End         u_sdram_to_RGB_other_1_beat_valid__reg/di
Reference   u_sdram_to_RGB_other_1_beat_valid__reg/sclk
Path slack  3367p

Reference arrival time                                                  1099
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5781

Starting arrival time                                                   1188
+ Data path delay                                                       1225
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2413

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REG         [21 13 3]    0.00  1187.84          u_sdram_to_RGB_de_i_start_pulse__reg/sclk [C45R14]  u_pll_pll_u0|clkout1_net                   
REG         [21 13 3]  154.00  1341.84       3  u_sdram_to_RGB_de_i_start_pulse__reg/qx [C45R14]    u_sdram_to_RGB_de_i_start_pulse__reg|qx_net
LUT4        [21 12 6]  519.19  1861.03          ii0578/f3 [C45R13]                                  u_sdram_to_RGB_de_i_start_pulse__reg|qx_net
LUT4        [21 12 6]  142.00  2003.03       1  ii0578/dx [C45R13]                                  ii0578|dx_net                              
REG         [21 12 3]  410.12  2413.15          u_sdram_to_RGB_other_1_beat_valid__reg/di [C45R13]  ii0578|dx_net                              

#### Path 243 ########################################################

Start       u_sdram_to_RGB_bmp_fig_cnt__reg[1]/sclk
End         u_sdram_to_RGB_bmp_fig_cnt__reg[2]/di
Reference   u_sdram_to_RGB_bmp_fig_cnt__reg[2]/sclk
Path slack  3375p

Reference arrival time                                                  1464
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6145

Starting arrival time                                                   1455
+ Data path delay                                                       1315
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2770

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 21 0]    0.00  1455.40          u_sdram_to_RGB_bmp_fig_cnt__reg[1]/sclk [C37R22]  u_pll_pll_u0|clkout1_net                 
REG         [17 21 0]  154.00  1609.40       4  u_sdram_to_RGB_bmp_fig_cnt__reg[1]/qx [C37R22]    u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net
LUT4        [17 22 3]  617.61  2227.01          ii0516/f2 [C37R23]                                u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net
LUT4        [17 22 3]  137.00  2364.01       1  ii0516/dx [C37R23]                                ii0516|dx_net                            
REG         [17 22 0]  406.32  2770.32          u_sdram_to_RGB_bmp_fig_cnt__reg[2]/di [C37R23]    ii0516|dx_net                            

#### Path 244 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]/sclk
Path slack  3380p

Reference arrival time                                                  1231
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5912

Starting arrival time                                                   1366
+ Data path delay                                                       1166
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2532

Data path   XY                                  instance/pin name                                                                                                
model name  location    delay       AT  fanout  [CR location]                                                net name                                            
----------  ---------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REG         [13 10 6]    0.00  1366.44          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/sclk [C29R11]  u_pll_pll_u0|clkout1_net                            
REG         [13 10 6]  154.00  1520.44       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/qx [C29R11]    u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net
LUT4        [17 14 3]  894.10  2414.54          ii0720/f1 [C37R15]                                           u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net
LUT4        [17 14 3]   78.00  2492.54       1  ii0720/dx [C37R15]                                           ii0720|dx_net                                       
REG         [17 14 4]   39.50  2532.05          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]/di [C37R15]     ii0720|dx_net                                       

#### Path 245 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[11]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3391p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1257
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1998

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 11 4]     0.00  1256.72          u_sdram_to_RGB_ahm_rdata_r__reg[11]/sclk [C33R12]            u_pll_pll_u0|clkout1_net                  
REG         [15 11 4]   154.00  1410.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[11]/qx [C33R12]              u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net
M7S_EMB18K  [14 12 -1]  587.15  1997.88          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[10] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net

#### Path 246 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[31]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[15]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3391p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1257
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1998

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 11 3]     0.00  1256.72          u_sdram_to_RGB_ahm_rdata_r__reg[31]/sclk [C33R12]            u_pll_pll_u0|clkout1_net                  
REG         [15 11 3]   154.00  1410.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[31]/qx [C33R12]              u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net
M7S_EMB18K  [14 12 -1]  587.15  1997.88          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[15] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net

#### Path 247 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[11]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[2]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3391p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1257
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1998

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 11 4]     0.00  1256.72          u_sdram_to_RGB_ahm_rdata_r__reg[11]/sclk [C33R12]           u_pll_pll_u0|clkout1_net                  
REG         [15 11 4]   154.00  1410.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[11]/qx [C33R12]             u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net
M7S_EMB18K  [14 12 -1]  587.15  1997.88          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[2] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net

#### Path 248 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[31]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3391p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1257
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1998

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 11 3]     0.00  1256.72          u_sdram_to_RGB_ahm_rdata_r__reg[31]/sclk [C33R12]           u_pll_pll_u0|clkout1_net                  
REG         [15 11 3]   154.00  1410.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[31]/qx [C33R12]             u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net
M7S_EMB18K  [14 12 -1]  587.15  1997.88          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[7] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net

#### Path 249 ########################################################

Start       u_sdram_to_RGB_bmp_fig_cnt__reg[0]/sclk
End         u_sdram_to_RGB_dma_addr__reg[21]/di
Reference   u_sdram_to_RGB_dma_addr__reg[21]/sclk
Path slack  3396p

Reference arrival time                                                  1351
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6033

Starting arrival time                                                   1464
+ Data path delay                                                       1173
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2636

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 22 3]    0.00  1463.60          u_sdram_to_RGB_bmp_fig_cnt__reg[0]/sclk [C37R23]  u_pll_pll_u0|clkout1_net                 
REG         [17 22 3]  154.00  1617.60       5  u_sdram_to_RGB_bmp_fig_cnt__reg[0]/qx [C37R23]    u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net
LUT4        [17 22 9]  267.58  1885.18          ii0530/f2 [C37R23]                                u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net
LUT4        [17 22 9]  137.00  2022.18       1  ii0530/dx [C37R23]                                ii0530|dx_net                            
REG         [17 20 3]  614.30  2636.48          u_sdram_to_RGB_dma_addr__reg[21]/di [C37R21]      ii0530|dx_net                            

#### Path 250 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]/sclk
Path slack  3401p

Reference arrival time                                                  1231
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5912

Starting arrival time                                                   1209
+ Data path delay                                                       1302
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2511

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                             net name                                 
----------  ---------  ------  -------  ------  --------------------------------------------------------  -----------------------------------------
REG         [16 10 6]    0.00  1208.60          u_sdram_to_RGB_dma_start_xfer__reg/sclk [C35R11]          u_pll_pll_u0|clkout1_net                 
REG         [16 10 6]  154.00  1362.60      54  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [17 14 4]  691.35  2053.96          ii0713/f2 [C37R15]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [17 14 4]  137.00  2190.96       1  ii0713/dx [C37R15]                                        ii0713|dx_net                            
REG         [17 14 3]  320.00  2510.96          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]/di [C37R15]  ii0713|dx_net                            

#### Path 251 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]/sclk
Path slack  3401p

Reference arrival time                                                  1231
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5912

Starting arrival time                                                   1209
+ Data path delay                                                       1302
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2511

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                             net name                                 
----------  ---------  ------  -------  ------  --------------------------------------------------------  -----------------------------------------
REG         [16 10 6]    0.00  1208.60          u_sdram_to_RGB_dma_start_xfer__reg/sclk [C35R11]          u_pll_pll_u0|clkout1_net                 
REG         [16 10 6]  154.00  1362.60      54  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [17 14 1]  691.35  2053.96          ii0725/f2 [C37R15]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [17 14 1]  137.00  2190.96       1  ii0725/dx [C37R15]                                        ii0725|dx_net                            
REG         [17 14 1]  320.00  2510.96          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]/di [C37R15]  ii0725|dx_net                            

#### Path 252 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/sclk
End         u_sdram_to_RGB_u_ahb_master_hwrite_o__reg/di
Reference   u_sdram_to_RGB_u_ahb_master_hwrite_o__reg/sclk
Path slack  3401p

Reference arrival time                                                  1049
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5730

Starting arrival time                                                   1209
+ Data path delay                                                       1120
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2329

Data path   XY                                  instance/pin name                                                                               
model name  location    delay       AT  fanout  [CR location]                                          net name                                 
----------  ---------  ------  -------  ------  -----------------------------------------------------  -----------------------------------------
REG         [16 10 6]    0.00  1208.60          u_sdram_to_RGB_dma_start_xfer__reg/sclk [C35R11]       u_pll_pll_u0|clkout1_net                 
REG         [16 10 6]  154.00  1362.60      54  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]         u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [21 10 3]  784.69  2147.29          ii0707/f3 [C45R11]                                     u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [21 10 3]  142.00  2289.29       1  ii0707/dx [C45R11]                                     ii0707|dx_net                            
REG         [21 10 3]   39.50  2328.79          u_sdram_to_RGB_u_ahb_master_hwrite_o__reg/di [C45R11]  ii0707|dx_net                            

#### Path 253 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[1]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3406p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1257
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1984

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [15 11 6]     0.00  1256.72          u_sdram_to_RGB_ahm_rdata_r__reg[6]/sclk [C33R12]            u_pll_pll_u0|clkout1_net                 
REG         [15 11 6]   154.00  1410.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[6]/qx [C33R12]              u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net
M7S_EMB18K  [14 12 -1]  573.05  1983.77          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[1] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net

#### Path 254 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3406p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1257
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1984

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                               net name                                 
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -----------------------------------------
REG         [15 11 6]     0.00  1256.72          u_sdram_to_RGB_ahm_rdata_r__reg[6]/sclk [C33R12]            u_pll_pll_u0|clkout1_net                 
REG         [15 11 6]   154.00  1410.72       4  u_sdram_to_RGB_ahm_rdata_r__reg[6]/qx [C33R12]              u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net
M7S_EMB18K  [14 12 -1]  573.05  1983.77          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[9] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net

#### Path 255 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[10]/sclk
End         u_sdram_to_RGB_dma_addr__reg[20]/di
Reference   u_sdram_to_RGB_dma_addr__reg[20]/sclk
Path slack  3418p

Reference arrival time                                                  1552
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6233

Starting arrival time                                                   1309
+ Data path delay                                                       1506
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2815

Data path   XY                                  instance/pin name                                                                      
model name  location    delay       AT  fanout  [CR location]                                   net name                               
----------  ---------  ------  -------  ------  ----------------------------------------------  ---------------------------------------
REG         [18 19 9]    0.00  1309.00          u_sdram_to_RGB_addr_cnt__reg[10]/sclk [C39R20]  u_pll_pll_u0|clkout1_net               
REG         [18 19 9]  154.00  1463.00       3  u_sdram_to_RGB_addr_cnt__reg[10]/qx [C39R20]    u_sdram_to_RGB_addr_cnt__reg[10]|qx_net
LUT4        [16 22 0]  805.11  2268.11          ii0529/f2 [C35R23]                              u_sdram_to_RGB_addr_cnt__reg[10]|qx_net
LUT4        [16 22 0]  137.00  2405.11       1  ii0529/dx [C35R23]                              ii0529|dx_net                          
REG         [16 22 3]  410.12  2815.23          u_sdram_to_RGB_dma_addr__reg[20]/di [C35R23]    ii0529|dx_net                          

#### Path 256 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[15]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3434p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1080
+ Data path delay                                                        890
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1970

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 8 3]      0.00  1080.00          u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk [C33R9]             u_pll_pll_u0|clkout1_net                  
REG         [15 8 3]    154.00  1234.00       4  u_sdram_to_RGB_ahm_rdata_r__reg[28]/qx [C33R9]               u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net
M7S_EMB18K  [14 16 -1]  736.26  1970.26          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[15] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net

#### Path 257 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3434p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5404

Starting arrival time                                                   1080
+ Data path delay                                                        890
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1970

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 8 3]      0.00  1080.00          u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk [C33R9]            u_pll_pll_u0|clkout1_net                  
REG         [15 8 3]    154.00  1234.00       4  u_sdram_to_RGB_ahm_rdata_r__reg[28]/qx [C33R9]              u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net
M7S_EMB18K  [14 16 -1]  736.26  1970.26          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[7] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net

#### Path 258 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[15]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3448p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1080
+ Data path delay                                                        862
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1942

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [15 8 3]      0.00  1080.00          u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk [C33R9]             u_pll_pll_u0|clkout1_net                  
REG         [15 8 3]    154.00  1234.00       4  u_sdram_to_RGB_ahm_rdata_r__reg[28]/qx [C33R9]               u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net
M7S_EMB18K  [14 12 -1]  707.65  1941.66          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[15] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net

#### Path 259 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3448p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5389

Starting arrival time                                                   1080
+ Data path delay                                                        862
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1942

Data path   XY                                   instance/pin name                                                                                     
model name  location     delay       AT  fanout  [CR location]                                               net name                                  
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ------------------------------------------
REG         [15 8 3]      0.00  1080.00          u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk [C33R9]            u_pll_pll_u0|clkout1_net                  
REG         [15 8 3]    154.00  1234.00       4  u_sdram_to_RGB_ahm_rdata_r__reg[28]/qx [C33R9]              u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net
M7S_EMB18K  [14 12 -1]  707.65  1941.66          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[7] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net

#### Path 260 ########################################################

Start       u_sdram_to_RGB_bmp_fig_cnt__reg[0]/sclk
End         u_sdram_to_RGB_bmp_fig_cnt__reg[1]/di
Reference   u_sdram_to_RGB_bmp_fig_cnt__reg[1]/sclk
Path slack  3448p

Reference arrival time                                                  1455
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6137

Starting arrival time                                                   1464
+ Data path delay                                                       1225
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2689

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 22 3]    0.00  1463.60          u_sdram_to_RGB_bmp_fig_cnt__reg[0]/sclk [C37R23]  u_pll_pll_u0|clkout1_net                 
REG         [17 22 3]  154.00  1617.60       5  u_sdram_to_RGB_bmp_fig_cnt__reg[0]/qx [C37R23]    u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net
LUT4        [17 21 6]  519.19  2136.79          ii0515/f3 [C37R22]                                u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net
LUT4        [17 21 6]  142.00  2278.79       1  ii0515/dx [C37R22]                                ii0515|dx_net                            
REG         [17 21 0]  410.12  2688.91          u_sdram_to_RGB_bmp_fig_cnt__reg[1]/di [C37R22]    ii0515|dx_net                            

#### Path 261 ########################################################

Start       u_sdram_to_RGB_display_before_bmp__reg/sclk
End         u_sdram_to_RGB_bmp_fig_cnt__reg[0]/di
Reference   u_sdram_to_RGB_bmp_fig_cnt__reg[0]/sclk
Path slack  3461p

Reference arrival time                                                  1464
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6145

Starting arrival time                                                   1133
+ Data path delay                                                       1551
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2684

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                         net name                                     
----------  ---------  ------  -------  ------  ----------------------------------------------------  ---------------------------------------------
REG         [18 16 3]    0.00  1132.80          u_sdram_to_RGB_display_before_bmp__reg/sclk [C39R17]  u_pll_pll_u0|clkout1_net                     
REG         [18 16 3]  154.00  1286.80       8  u_sdram_to_RGB_display_before_bmp__reg/qx [C39R17]    u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [17 22 0]  850.11  2136.91          ii0513/f2 [C37R23]                                    u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [17 22 0]  137.00  2273.91       1  ii0513/dx [C37R23]                                    ii0513|dx_net                                
REG         [17 22 3]  410.12  2684.03          u_sdram_to_RGB_bmp_fig_cnt__reg[0]/di [C37R23]        ii0513|dx_net                                

#### Path 262 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[18]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]/sclk
Path slack  3485p

Reference arrival time                                                  1231
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5912

Starting arrival time                                                   1351
+ Data path delay                                                       1076
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2427

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [17 20 6]    0.00  1351.44          u_sdram_to_RGB_dma_addr__reg[18]/sclk [C37R21]            u_pll_pll_u0|clkout1_net               
REG         [17 20 6]  154.00  1505.44       1  u_sdram_to_RGB_dma_addr__reg[18]/qx [C37R21]              u_sdram_to_RGB_dma_addr__reg[18]|qx_net
LUT4        [17 14 9]  740.19  2245.63          ii0717/f3 [C37R15]                                        u_sdram_to_RGB_dma_addr__reg[18]|qx_net
LUT4        [17 14 9]  142.00  2387.63       1  ii0717/dx [C37R15]                                        ii0717|dx_net                          
REG         [17 14 9]   39.50  2427.13          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]/di [C37R15]  ii0717|dx_net                          

#### Path 263 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[1]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[3]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[3]/sclk
Path slack  3558p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1133
+ Data path delay                                                       1124
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2257

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [18 15 0]    0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[1]/sclk [C39R16]  u_pll_pll_u0|clkout1_net              
REG         [18 15 0]  154.00  1287.00       5  u_sdram_to_RGB_addr_cnt__reg[1]/qx [C39R16]    u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [18 15 0]  422.43  1709.43          ii0503/f2 [C39R16]                             u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [18 15 0]  137.00  1846.43       1  ii0503/dx [C39R16]                             ii0503|dx_net                         
REG         [18 15 9]  410.12  2256.56          u_sdram_to_RGB_addr_cnt__reg[3]/di [C39R16]    ii0503|dx_net                         

#### Path 264 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[1]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[1]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[1]/sclk
Path slack  3562p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1133
+ Data path delay                                                       1120
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2253

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [18 15 0]    0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[1]/sclk [C39R16]  u_pll_pll_u0|clkout1_net              
REG         [18 15 0]  154.00  1287.00       5  u_sdram_to_RGB_addr_cnt__reg[1]/qx [C39R16]    u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [18 15 3]  422.43  1709.43          ii0501/f2 [C39R16]                             u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
LUT4        [18 15 3]  137.00  1846.43       1  ii0501/dx [C39R16]                             ii0501|dx_net                         
REG         [18 15 0]  406.32  2252.75          u_sdram_to_RGB_addr_cnt__reg[1]/di [C39R16]    ii0501|dx_net                         

#### Path 265 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3563p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -445
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5759

Starting arrival time                                                   1257
+ Data path delay                                                        940
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2196

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 11 7]     0.00  1256.72          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk [C33R12]          u_pll_pll_u0|clkout1_net                   
REG         [15 11 7]   154.00  1410.72       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R12]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net
M7S_EMB18K  [14 16 -1]  785.55  2196.27          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[3] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net

#### Path 266 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[0]/sclk
End         u_sdram_to_RGB_emb_addr_wr__reg[0]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[0]/sclk
Path slack  3564p

Reference arrival time                                                  1277
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5958

Starting arrival time                                                   1277
+ Data path delay                                                       1118
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2394

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [16 16 6]    0.00  1276.60          u_sdram_to_RGB_emb_addr_wr__reg[0]/sclk [C35R17]  u_pll_pll_u0|clkout1_net                 
REG         [16 16 6]  154.00  1430.60       6  u_sdram_to_RGB_emb_addr_wr__reg[0]/qx [C35R17]    u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net
LUT4        [16 16 3]  411.51  1842.11          ii0550/f3 [C35R17]                                u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net
LUT4        [16 16 3]  142.00  1984.11       1  ii0550/dx [C35R17]                                ii0550|dx_net                            
REG         [16 16 6]  410.12  2394.24          u_sdram_to_RGB_emb_addr_wr__reg[0]/di [C35R17]    ii0550|dx_net                            

#### Path 267 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3572p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -436
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5768

Starting arrival time                                                   1257
+ Data path delay                                                        940
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2196

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 11 7]     0.00  1256.72          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk [C33R12]          u_pll_pll_u0|clkout1_net                   
REG         [15 11 7]   154.00  1410.72       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R12]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net
M7S_EMB18K  [14 16 -1]  785.55  2196.27          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[3] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net

#### Path 268 ########################################################

Start       u_sdram_to_RGB_display_period_align__reg/sclk
End         u_sdram_to_RGB_ahm_rdata_push_wr0__reg/di
Reference   u_sdram_to_RGB_ahm_rdata_push_wr0__reg/sclk
Path slack  3577p

Reference arrival time                                                  1231
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5912

Starting arrival time                                                   1188
+ Data path delay                                                       1147
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2334

Data path   XY                                  instance/pin name                                                                                      
model name  location    delay       AT  fanout  [CR location]                                           net name                                       
----------  ---------  ------  -------  ------  ------------------------------------------------------  -----------------------------------------------
REG         [21 13 6]    0.00  1187.84          u_sdram_to_RGB_display_period_align__reg/sclk [C45R14]  u_pll_pll_u0|clkout1_net                       
REG         [21 13 6]  154.00  1341.84       4  u_sdram_to_RGB_display_period_align__reg/qx [C45R14]    u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [18 14 3]  816.11  2157.95          ii0510/f2 [C39R15]                                      u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [18 14 3]  137.00  2294.95       1  ii0510/dx [C39R15]                                      ii0510|dx_net                                  
REG         [18 14 3]   39.50  2334.45          u_sdram_to_RGB_ahm_rdata_push_wr0__reg/di [C39R15]      ii0510|dx_net                                  

#### Path 269 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3579p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -429
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5775

Starting arrival time                                                   1257
+ Data path delay                                                        940
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2196

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 11 7]     0.00  1256.72          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk [C33R12]          u_pll_pll_u0|clkout1_net                   
REG         [15 11 7]   154.00  1410.72       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R12]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net
M7S_EMB18K  [14 16 -1]  785.55  2196.27          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[3] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net

#### Path 270 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[19]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]/sclk
Path slack  3583p

Reference arrival time                                                  1283
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5964

Starting arrival time                                                   1301
+ Data path delay                                                       1081
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2382

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [18 18 0]    0.00  1301.00          u_sdram_to_RGB_dma_addr__reg[19]/sclk [C39R19]            u_pll_pll_u0|clkout1_net               
REG         [18 18 0]  154.00  1455.00       1  u_sdram_to_RGB_dma_addr__reg[19]/qx [C39R19]              u_sdram_to_RGB_dma_addr__reg[19]|qx_net
LUT4        [20 14 0]  745.19  2200.19          ii0718/f3 [C43R15]                                        u_sdram_to_RGB_dma_addr__reg[19]|qx_net
LUT4        [20 14 0]  142.00  2342.19       1  ii0718/dx [C43R15]                                        ii0718|dx_net                          
REG         [20 14 1]   39.50  2381.69          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]/di [C43R15]  ii0718|dx_net                          

#### Path 271 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[0]/sclk
End         u_sdram_to_RGB_emb_addr_wr__reg[1]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[1]/sclk
Path slack  3686p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1277
+ Data path delay                                                        852
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2128

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [16 16 6]    0.00  1276.60          u_sdram_to_RGB_emb_addr_wr__reg[0]/sclk [C35R17]  u_pll_pll_u0|clkout1_net                 
REG         [16 16 6]  154.00  1430.60       6  u_sdram_to_RGB_emb_addr_wr__reg[0]/qx [C35R17]    u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net
LUT4        [17 16 0]  516.19  1946.79          ii0551/f3 [C37R17]                                u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net
LUT4        [17 16 0]  142.00  2088.79       1  ii0551/dx [C37R17]                                ii0551|dx_net                            
REG         [17 16 0]   39.50  2128.29          u_sdram_to_RGB_emb_addr_wr__reg[1]/di [C37R17]    ii0551|dx_net                            

#### Path 272 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[0]/sclk
End         u_sdram_to_RGB_emb_addr_wr__reg[2]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[2]/sclk
Path slack  3686p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1277
+ Data path delay                                                        852
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2128

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [16 16 6]    0.00  1276.60          u_sdram_to_RGB_emb_addr_wr__reg[0]/sclk [C35R17]  u_pll_pll_u0|clkout1_net                 
REG         [16 16 6]  154.00  1430.60       6  u_sdram_to_RGB_emb_addr_wr__reg[0]/qx [C35R17]    u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net
LUT4        [17 16 3]  516.19  1946.79          ii0552/f3 [C37R17]                                u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net
LUT4        [17 16 3]  142.00  2088.79       1  ii0552/dx [C37R17]                                ii0552|dx_net                            
REG         [17 16 3]   39.50  2128.29          u_sdram_to_RGB_emb_addr_wr__reg[2]/di [C37R17]    ii0552|dx_net                            

#### Path 273 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3687p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -356
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5833

Starting arrival time                                                   1314
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2146

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 10]    0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 10]  154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net
M7S_EMB18K  [14 12 -1]  678.35  2146.31          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[9] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net

#### Path 274 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[8]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]/sclk
Path slack  3698p

Reference arrival time                                                  1412
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6093

Starting arrival time                                                   1442
+ Data path delay                                                        954
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2396

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                            net name                              
----------  ---------  ------  -------  ------  -------------------------------------------------------  --------------------------------------
REG         [10 12 0]    0.00  1441.68          u_sdram_to_RGB_dma_addr__reg[8]/sclk [C23R13]            u_pll_pll_u0|clkout1_net              
REG         [10 12 0]  154.00  1595.68       1  u_sdram_to_RGB_dma_addr__reg[8]/qx [C23R13]              u_sdram_to_RGB_dma_addr__reg[8]|qx_net
LUT4        [13 12 9]  618.69  2214.37          ii0737/f3 [C29R13]                                       u_sdram_to_RGB_dma_addr__reg[8]|qx_net
LUT4        [13 12 9]  142.00  2356.37       1  ii0737/dx [C29R13]                                       ii0737|dx_net                         
REG         [13 12 9]   39.50  2395.87          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]/di [C29R13]  ii0737|dx_net                         

#### Path 275 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3703p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -340
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5849

Starting arrival time                                                   1314
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2146

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 10]    0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 10]  154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net
M7S_EMB18K  [14 12 -1]  678.35  2146.31          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[9] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net

#### Path 276 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[6]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]/sclk
Path slack  3704p

Reference arrival time                                                  1374
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6056

Starting arrival time                                                   1484
+ Data path delay                                                        868
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2352

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                            net name                              
----------  ---------  ------  -------  ------  -------------------------------------------------------  --------------------------------------
REG         [11 11 0]    0.00  1483.76          u_sdram_to_RGB_dma_addr__reg[6]/sclk [C25R12]            u_pll_pll_u0|clkout1_net              
REG         [11 11 0]  154.00  1637.76       1  u_sdram_to_RGB_dma_addr__reg[6]/qx [C25R12]              u_sdram_to_RGB_dma_addr__reg[6]|qx_net
LUT4        [13 11 0]  532.69  2170.45          ii0735/f3 [C29R12]                                       u_sdram_to_RGB_dma_addr__reg[6]|qx_net
LUT4        [13 11 0]  142.00  2312.45       1  ii0735/dx [C29R12]                                       ii0735|dx_net                         
REG         [13 11 0]   39.50  2351.95          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]/di [C29R12]  ii0735|dx_net                         

#### Path 277 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3706p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -337
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5852

Starting arrival time                                                   1314
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2146

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 10]    0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 10]  154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net
M7S_EMB18K  [14 12 -1]  678.35  2146.31          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[9] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net

#### Path 278 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[13]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]/sclk
Path slack  3722p

Reference arrival time                                                  1299
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5980

Starting arrival time                                                   1222
+ Data path delay                                                       1036
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2258

Data path   XY                                   instance/pin name                                                                                
model name  location     delay       AT  fanout  [CR location]                                             net name                               
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [17 13 10]    0.00  1222.20          u_sdram_to_RGB_dma_addr__reg[13]/sclk [C37R14]            u_pll_pll_u0|clkout1_net               
REG         [17 13 10]  154.00  1376.20       1  u_sdram_to_RGB_dma_addr__reg[13]/qx [C37R14]              u_sdram_to_RGB_dma_addr__reg[13]|qx_net
LUT4        [15 12 3]   700.19  2076.39          ii0712/f3 [C33R13]                                        u_sdram_to_RGB_dma_addr__reg[13]|qx_net
LUT4        [15 12 3]   142.00  2218.39       1  ii0712/dx [C33R13]                                        ii0712|dx_net                          
REG         [15 12 4]    39.50  2257.89          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]/di [C33R13]  ii0712|dx_net                          

#### Path 279 ########################################################

Start       u_sdram_to_RGB_bmp_fig_cnt__reg[2]/sclk
End         u_sdram_to_RGB_dma_addr__reg[23]/di
Reference   u_sdram_to_RGB_dma_addr__reg[23]/sclk
Path slack  3729p

Reference arrival time                                                  1547
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6228

Starting arrival time                                                   1464
+ Data path delay                                                       1036
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2499

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 22 0]    0.00  1463.60          u_sdram_to_RGB_bmp_fig_cnt__reg[2]/sclk [C37R23]  u_pll_pll_u0|clkout1_net                 
REG         [17 22 0]  154.00  1617.60       3  u_sdram_to_RGB_bmp_fig_cnt__reg[2]/qx [C37R23]    u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net
LUT4        [15 23 0]  705.11  2322.71          ii0532/f2 [C33R24]                                u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net
LUT4        [15 23 0]  137.00  2459.71       1  ii0532/dx [C33R24]                                ii0532|dx_net                            
REG         [15 23 0]   39.50  2499.21          u_sdram_to_RGB_dma_addr__reg[23]/di [C33R24]      ii0532|dx_net                            

#### Path 280 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3731p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -312
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5877

Starting arrival time                                                   1314
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2146

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [15 15 9]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk [C33R16]           u_pll_pll_u0|clkout1_net                   
REG         [15 15 9]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net
M7S_EMB18K  [14 12 -1]  678.35  2146.31          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[11] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net

#### Path 281 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[0]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[0]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[0]/sclk
Path slack  3745p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1133
+ Data path delay                                                        936
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2069

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [18 15 3]    0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[0]/sclk [C39R16]  u_pll_pll_u0|clkout1_net              
REG         [18 15 3]  154.00  1287.00       6  u_sdram_to_RGB_addr_cnt__reg[0]/qx [C39R16]    u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [18 15 5]  320.00  1607.00          ii0496/f3 [C39R16]                             u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [18 15 5]  142.00  1749.00       1  ii0496/dx [C39R16]                             ii0496|dx_net                         
REG         [18 15 3]  320.00  2069.00          u_sdram_to_RGB_addr_cnt__reg[0]/di [C39R16]    ii0496|dx_net                         

#### Path 282 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3746p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -297
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5892

Starting arrival time                                                   1314
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2146

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [15 15 9]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk [C33R16]           u_pll_pll_u0|clkout1_net                   
REG         [15 15 9]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net
M7S_EMB18K  [14 12 -1]  678.35  2146.31          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[11] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net

#### Path 283 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]/sclk
Path slack  3750p

Reference arrival time                                                  1299
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5980

Starting arrival time                                                   1209
+ Data path delay                                                       1022
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2230

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                             net name                                 
----------  ---------  ------  -------  ------  --------------------------------------------------------  -----------------------------------------
REG         [16 10 6]    0.00  1208.60          u_sdram_to_RGB_dma_start_xfer__reg/sclk [C35R11]          u_pll_pll_u0|clkout1_net                 
REG         [16 10 6]  154.00  1362.60      54  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [15 12 0]  691.11  2053.71          ii0710/f2 [C33R13]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [15 12 0]  137.00  2190.71       1  ii0710/dx [C33R13]                                        ii0710|dx_net                            
REG         [15 12 1]   39.50  2230.21          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]/di [C33R13]  ii0710|dx_net                            

#### Path 284 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[13]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[13]/sclk
Path slack  3755p

Reference arrival time                                                  1198
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5880

Starting arrival time                                                   1178
+ Data path delay                                                        947
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2125

Data path   XY                                 instance/pin name                                                                                                     
model name  location   delay       AT  fanout  [CR location]                                                  net name                                               
----------  --------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [15 6 1]    0.00  1178.32          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]/sclk [C33R7]  u_pll_pll_u0|clkout1_net                               
REG         [15 6 1]  154.00  1332.32       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]/qx [C33R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|qx_net
REG         [13 7 9]  792.69  2125.01          u_sdram_to_RGB_ahm_rdata_r__reg[13]/di [C29R8]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|qx_net

#### Path 285 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3755p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -288
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5901

Starting arrival time                                                   1314
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2146

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [15 15 9]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk [C33R16]           u_pll_pll_u0|clkout1_net                   
REG         [15 15 9]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net
M7S_EMB18K  [14 12 -1]  678.35  2146.31          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[11] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net

#### Path 286 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3756p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -287
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5902

Starting arrival time                                                   1314
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2146

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 7]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 7]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net
M7S_EMB18K  [14 12 -1]  678.35  2146.31          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[4] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net

#### Path 287 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[0]/sclk
End         u_sdram_to_RGB_emb_addr_wr_r__reg[0]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk
Path slack  3758p

Reference arrival time                                                  1257
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5938

Starting arrival time                                                   1277
+ Data path delay                                                        904
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2180

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [16 16 6]    0.00  1276.60          u_sdram_to_RGB_emb_addr_wr__reg[0]/sclk [C35R17]  u_pll_pll_u0|clkout1_net                 
REG         [16 16 6]  154.00  1430.60       6  u_sdram_to_RGB_emb_addr_wr__reg[0]/qx [C35R17]    u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net
REG         [15 11 7]  749.69  2180.29          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/di [C33R12]  u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net

#### Path 288 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3761p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -445
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5744

Starting arrival time                                                   1257
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1984

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 11 7]     0.00  1256.72          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk [C33R12]          u_pll_pll_u0|clkout1_net                   
REG         [15 11 7]   154.00  1410.72       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R12]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net
M7S_EMB18K  [14 12 -1]  573.05  1983.77          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[3] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net

#### Path 289 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3770p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -436
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5753

Starting arrival time                                                   1257
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1984

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 11 7]     0.00  1256.72          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk [C33R12]          u_pll_pll_u0|clkout1_net                   
REG         [15 11 7]   154.00  1410.72       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R12]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net
M7S_EMB18K  [14 12 -1]  573.05  1983.77          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[3] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net

#### Path 290 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3777p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -429
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5760

Starting arrival time                                                   1257
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1984

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 11 7]     0.00  1256.72          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk [C33R12]          u_pll_pll_u0|clkout1_net                   
REG         [15 11 7]   154.00  1410.72       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R12]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net
M7S_EMB18K  [14 12 -1]  573.05  1983.77          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[3] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net

#### Path 291 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3782p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -261
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5928

Starting arrival time                                                   1314
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2146

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 7]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 7]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net
M7S_EMB18K  [14 12 -1]  678.35  2146.31          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[4] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net

#### Path 292 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3784p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -259
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5930

Starting arrival time                                                   1314
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2146

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 7]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 7]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net
M7S_EMB18K  [14 12 -1]  678.35  2146.31          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[4] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net

#### Path 293 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3806p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -356
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5848

Starting arrival time                                                   1314
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2041

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 10]    0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 10]  154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net
M7S_EMB18K  [14 16 -1]  573.45  2041.41          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[9] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net

#### Path 294 ########################################################

Start       u_sdram_to_RGB_de_i_start_pulse__reg/sclk
End         u_sdram_to_RGB_buffer_wr_sel__reg/di
Reference   u_sdram_to_RGB_buffer_wr_sel__reg/sclk
Path slack  3816p

Reference arrival time                                                  1177
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5859

Starting arrival time                                                   1188
+ Data path delay                                                        855
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2042

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REG         [21 13 3]    0.00  1187.84          u_sdram_to_RGB_de_i_start_pulse__reg/sclk [C45R14]  u_pll_pll_u0|clkout1_net                   
REG         [21 13 3]  154.00  1341.84       3  u_sdram_to_RGB_de_i_start_pulse__reg/qx [C45R14]    u_sdram_to_RGB_de_i_start_pulse__reg|qx_net
LUT4        [21 14 0]  524.11  1865.95          ii0520/f2 [C45R15]                                  u_sdram_to_RGB_de_i_start_pulse__reg|qx_net
LUT4        [21 14 0]  137.00  2002.95       1  ii0520/dx [C45R15]                                  ii0520|dx_net                              
REG         [21 14 0]   39.50  2042.45          u_sdram_to_RGB_buffer_wr_sel__reg/di [C45R15]       ii0520|dx_net                              

#### Path 295 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3822p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -340
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5864

Starting arrival time                                                   1314
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2041

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 10]    0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 10]  154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net
M7S_EMB18K  [14 16 -1]  573.45  2041.41          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[9] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net

#### Path 296 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3825p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -337
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5867

Starting arrival time                                                   1314
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2041

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 10]    0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 10]  154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net
M7S_EMB18K  [14 16 -1]  573.45  2041.41          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[9] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net

#### Path 297 ########################################################

Start       u_sdram_to_RGB_dma_addr__reg[15]/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]/sclk
Path slack  3834p

Reference arrival time                                                  1403
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6085

Starting arrival time                                                   1319
+ Data path delay                                                        932
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2250

Data path   XY                                  instance/pin name                                                                                
model name  location    delay       AT  fanout  [CR location]                                             net name                               
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------
REG         [16 14 3]    0.00  1318.76          u_sdram_to_RGB_dma_addr__reg[15]/sclk [C35R15]            u_pll_pll_u0|clkout1_net               
REG         [16 14 3]  154.00  1472.76       1  u_sdram_to_RGB_dma_addr__reg[15]/qx [C35R15]              u_sdram_to_RGB_dma_addr__reg[15]|qx_net
LUT4        [15 13 3]  596.19  2068.95          ii0714/f3 [C33R14]                                        u_sdram_to_RGB_dma_addr__reg[15]|qx_net
LUT4        [15 13 3]  142.00  2210.95       1  ii0714/dx [C33R14]                                        ii0714|dx_net                          
REG         [15 13 3]   39.50  2250.45          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]/di [C33R14]  ii0714|dx_net                          

#### Path 298 ########################################################

Start       u_sdram_to_RGB_de_i_r__reg[0]/sclk
End         u_sdram_to_RGB_de_i_r__reg[1]/di
Reference   u_sdram_to_RGB_de_i_r__reg[1]/sclk
Path slack  3835p

Reference arrival time                                                  1177
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5859

Starting arrival time                                                   1231
+ Data path delay                                                        793
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2024

Data path   XY                                  instance/pin name                                                                
model name  location    delay       AT  fanout  [CR location]                                net name                            
----------  ---------  ------  -------  ------  -------------------------------------------  ------------------------------------
REG         [18 14 1]    0.00  1230.60          u_sdram_to_RGB_de_i_r__reg[0]/sclk [C39R15]  u_pll_pll_u0|clkout1_net            
REG         [18 14 1]  154.00  1384.60       2  u_sdram_to_RGB_de_i_r__reg[0]/qx [C39R15]    u_sdram_to_RGB_de_i_r__reg[0]|qx_net
REG         [21 14 3]  639.19  2023.79          u_sdram_to_RGB_de_i_r__reg[1]/di [C45R15]    u_sdram_to_RGB_de_i_r__reg[0]|qx_net

#### Path 299 ########################################################

Start       u_sdram_to_RGB_v_valid_r__reg[0]/sclk
End         u_sdram_to_RGB_v_valid_r__reg[1]/di
Reference   u_sdram_to_RGB_v_valid_r__reg[1]/sclk
Path slack  3835p

Reference arrival time                                                  1177
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5859

Starting arrival time                                                   1231
+ Data path delay                                                        793
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2024

Data path   XY                                  instance/pin name                                                                      
model name  location    delay       AT  fanout  [CR location]                                   net name                               
----------  ---------  ------  -------  ------  ----------------------------------------------  ---------------------------------------
REG         [18 14 4]    0.00  1230.60          u_sdram_to_RGB_v_valid_r__reg[0]/sclk [C39R15]  u_pll_pll_u0|clkout1_net               
REG         [18 14 4]  154.00  1384.60       3  u_sdram_to_RGB_v_valid_r__reg[0]/qx [C39R15]    u_sdram_to_RGB_v_valid_r__reg[0]|qx_net
REG         [21 14 6]  639.19  2023.79          u_sdram_to_RGB_v_valid_r__reg[1]/di [C45R15]    u_sdram_to_RGB_v_valid_r__reg[0]|qx_net

#### Path 300 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]/sclk
Path slack  3848p

Reference arrival time                                                  1403
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6085

Starting arrival time                                                   1209
+ Data path delay                                                       1028
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2237

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                             net name                                 
----------  ---------  ------  -------  ------  --------------------------------------------------------  -----------------------------------------
REG         [16 10 6]    0.00  1208.60          u_sdram_to_RGB_dma_start_xfer__reg/sclk [C35R11]          u_pll_pll_u0|clkout1_net                 
REG         [16 10 6]  154.00  1362.60      54  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [15 13 0]  697.61  2060.21          ii0711/f2 [C33R14]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [15 13 0]  137.00  2197.21       1  ii0711/dx [C33R14]                                        ii0711|dx_net                            
REG         [15 13 0]   39.50  2236.71          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]/di [C33R14]  ii0711|dx_net                            

#### Path 301 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3850p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -312
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5892

Starting arrival time                                                   1314
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2041

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [15 15 9]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk [C33R16]           u_pll_pll_u0|clkout1_net                   
REG         [15 15 9]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net
M7S_EMB18K  [14 16 -1]  573.45  2041.41          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[11] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net

#### Path 302 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]/sclk
Path slack  3851p

Reference arrival time                                                  1403
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6085

Starting arrival time                                                   1209
+ Data path delay                                                       1025
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2233

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                             net name                                 
----------  ---------  ------  -------  ------  --------------------------------------------------------  -----------------------------------------
REG         [16 10 6]    0.00  1208.60          u_sdram_to_RGB_dma_start_xfer__reg/sclk [C35R11]          u_pll_pll_u0|clkout1_net                 
REG         [16 10 6]  154.00  1362.60      54  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [15 13 6]  694.11  2056.71          ii0731/f2 [C33R14]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [15 13 6]  137.00  2193.71       1  ii0731/dx [C33R14]                                        ii0731|dx_net                            
REG         [15 13 7]   39.50  2233.21          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]/di [C33R14]  ii0731|dx_net                            

#### Path 303 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[1]/sclk
End         u_sdram_to_RGB_emb_addr_wr__reg[3]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[3]/sclk
Path slack  3863p

Reference arrival time                                                  1277
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5958

Starting arrival time                                                   1133
+ Data path delay                                                        962
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2095

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 16 0]    0.00  1132.80          u_sdram_to_RGB_emb_addr_wr__reg[1]/sclk [C37R17]  u_pll_pll_u0|clkout1_net                 
REG         [17 16 0]  154.00  1286.80       5  u_sdram_to_RGB_emb_addr_wr__reg[1]/qx [C37R17]    u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net
LUT4        [16 16 0]  631.61  1918.41          ii0553/f2 [C35R17]                                u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net
LUT4        [16 16 0]  137.00  2055.41       1  ii0553/dx [C35R17]                                ii0553|dx_net                            
REG         [16 16 0]   39.50  2094.91          u_sdram_to_RGB_emb_addr_wr__reg[3]/di [C35R17]    ii0553|dx_net                            

#### Path 304 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3865p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -297
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5907

Starting arrival time                                                   1314
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2041

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [15 15 9]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk [C33R16]           u_pll_pll_u0|clkout1_net                   
REG         [15 15 9]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net
M7S_EMB18K  [14 16 -1]  573.45  2041.41          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[11] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net

#### Path 305 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3874p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -288
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5916

Starting arrival time                                                   1314
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2041

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [15 15 9]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk [C33R16]           u_pll_pll_u0|clkout1_net                   
REG         [15 15 9]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net
M7S_EMB18K  [14 16 -1]  573.45  2041.41          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[11] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net

#### Path 306 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3876p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -287
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5917

Starting arrival time                                                   1314
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2041

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 7]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 7]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net
M7S_EMB18K  [14 16 -1]  573.05  2041.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[4] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net

#### Path 307 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3893p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -150
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6039

Starting arrival time                                                   1314
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2146

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 6]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 6]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net
M7S_EMB18K  [14 12 -1]  678.35  2146.31          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[6] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net

#### Path 308 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/sclk
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]/sclk
Path slack  3894p

Reference arrival time                                                  1486
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6168

Starting arrival time                                                   1209
+ Data path delay                                                       1065
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2274

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                             net name                                 
----------  ---------  ------  -------  ------  --------------------------------------------------------  -----------------------------------------
REG         [16 10 6]    0.00  1208.60          u_sdram_to_RGB_dma_start_xfer__reg/sclk [C35R11]          u_pll_pll_u0|clkout1_net                 
REG         [16 10 6]  154.00  1362.60      54  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [13 14 0]  734.61  2097.21          ii0728/f2 [C29R15]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net
LUT4        [13 14 0]  137.00  2234.21       1  ii0728/dx [C29R15]                                        ii0728|dx_net                            
REG         [13 14 0]   39.50  2273.71          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]/di [C29R15]  ii0728|dx_net                            

#### Path 309 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[1]/sclk
End         u_sdram_to_RGB_dma_addr__reg[11]/di
Reference   u_sdram_to_RGB_dma_addr__reg[11]/sclk
Path slack  3897p

Reference arrival time                                                  1207
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5889

Starting arrival time                                                   1133
+ Data path delay                                                        859
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1992

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [18 15 0]    0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[1]/sclk [C39R16]  u_pll_pll_u0|clkout1_net              
REG         [18 15 0]  154.00  1287.00       5  u_sdram_to_RGB_addr_cnt__reg[1]/qx [C39R16]    u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
REG         [20 12 0]  705.19  1992.19          u_sdram_to_RGB_dma_addr__reg[11]/di [C43R13]   u_sdram_to_RGB_addr_cnt__reg[1]|qx_net

#### Path 310 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3902p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -261
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5943

Starting arrival time                                                   1314
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2041

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 7]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 7]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net
M7S_EMB18K  [14 16 -1]  573.05  2041.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[4] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net

#### Path 311 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3903p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -140
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6049

Starting arrival time                                                   1314
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2146

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 6]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 6]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net
M7S_EMB18K  [14 12 -1]  678.35  2146.31          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[6] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net

#### Path 312 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3904p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -259
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5945

Starting arrival time                                                   1314
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2041

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 7]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 7]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net
M7S_EMB18K  [14 16 -1]  573.05  2041.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[4] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net

#### Path 313 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[2]/sclk
End         u_sdram_to_RGB_emb_addr_wr_r__reg[2]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
Path slack  3904p

Reference arrival time                                                  1314
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5995

Starting arrival time                                                   1133
+ Data path delay                                                        959
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2091

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 16 3]    0.00  1132.80          u_sdram_to_RGB_emb_addr_wr__reg[2]/sclk [C37R17]  u_pll_pll_u0|clkout1_net                 
REG         [17 16 3]  154.00  1286.80       4  u_sdram_to_RGB_emb_addr_wr__reg[2]/qx [C37R17]    u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net
REG         [15 15 0]  804.69  2091.49          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/di [C33R16]  u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net

#### Path 314 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3906p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -137
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6052

Starting arrival time                                                   1314
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2146

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 6]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 6]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net
M7S_EMB18K  [14 12 -1]  678.35  2146.31          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[6] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net

#### Path 315 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3911p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -151
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6038

Starting arrival time                                                   1314
+ Data path delay                                                        813
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2127

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 4]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 4]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net
M7S_EMB18K  [14 12 -1]  658.95  2126.92          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[8] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net

#### Path 316 ########################################################

Start       u_sdram_to_RGB_other_1_beat_valid__reg/sclk
End         u_sdram_to_RGB_other_1_beat_start_pulse__reg/di
Reference   u_sdram_to_RGB_other_1_beat_start_pulse__reg/sclk
Path slack  3915p

Reference arrival time                                                  1188
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5869

Starting arrival time                                                   1099
+ Data path delay                                                        855
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1954

Data path   XY                                  instance/pin name                                                                                      
model name  location    delay       AT  fanout  [CR location]                                             net name                                     
----------  ---------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REG         [21 12 3]    0.00  1099.20          u_sdram_to_RGB_other_1_beat_valid__reg/sclk [C45R13]      u_pll_pll_u0|clkout1_net                     
REG         [21 12 3]  154.00  1253.20       2  u_sdram_to_RGB_other_1_beat_valid__reg/qx [C45R13]        u_sdram_to_RGB_other_1_beat_valid__reg|qx_net
LUT4        [21 13 0]  519.19  1772.39          ii0577/f3 [C45R14]                                        u_sdram_to_RGB_other_1_beat_valid__reg|qx_net
LUT4        [21 13 0]  142.00  1914.39       1  ii0577/dx [C45R14]                                        ii0577|dx_net                                
REG         [21 13 0]   39.50  1953.89          u_sdram_to_RGB_other_1_beat_start_pulse__reg/di [C45R14]  ii0577|dx_net                                

#### Path 317 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3920p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -142
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6047

Starting arrival time                                                   1314
+ Data path delay                                                        813
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2127

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 4]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 4]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net
M7S_EMB18K  [14 12 -1]  658.95  2126.92          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[8] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net

#### Path 318 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3923p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -139
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6050

Starting arrival time                                                   1314
+ Data path delay                                                        813
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2127

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net
M7S_EMB18K  [14 12 -1]  658.95  2126.92          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[5] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net

#### Path 319 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3924p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -84
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6120

Starting arrival time                                                   1257
+ Data path delay                                                        940
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2196

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 11 7]     0.00  1256.72          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk [C33R12]          u_pll_pll_u0|clkout1_net                   
REG         [15 11 7]   154.00  1410.72       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R12]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net
M7S_EMB18K  [14 16 -1]  785.55  2196.27          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[3] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net

#### Path 320 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3928p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -134
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6055

Starting arrival time                                                   1314
+ Data path delay                                                        813
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2127

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 4]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 4]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net
M7S_EMB18K  [14 12 -1]  658.95  2126.92          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[8] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net

#### Path 321 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[22]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[22]/sclk
Path slack  3929p

Reference arrival time                                                  1141
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5823

Starting arrival time                                                   1085
+ Data path delay                                                        809
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1894

Data path   XY                                  instance/pin name                                                                                                     
model name  location    delay       AT  fanout  [CR location]                                                  net name                                               
----------  ---------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [16 6 4]     0.00  1085.16          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]/sclk [C35R7]  u_pll_pll_u0|clkout1_net                               
REG         [16 6 4]   154.00  1239.16       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]/qx [C35R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|qx_net
REG         [16 9 10]  654.69  1893.85          u_sdram_to_RGB_ahm_rdata_r__reg[22]/di [C35R10]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|qx_net

#### Path 322 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer_prev__reg/sclk
End         u_sdram_to_RGB_dma_start_xfer__reg/di
Reference   u_sdram_to_RGB_dma_start_xfer__reg/sclk
Path slack  3932p

Reference arrival time                                                  1209
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5890

Starting arrival time                                                   1049
+ Data path delay                                                        909
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1958

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                          net name                                      
----------  ---------  ------  -------  ------  -----------------------------------------------------  ----------------------------------------------
REG         [21 10 6]    0.00  1048.64          u_sdram_to_RGB_dma_start_xfer_prev__reg/sclk [C45R11]  u_pll_pll_u0|clkout1_net                      
REG         [21 10 6]  154.00  1202.64       1  u_sdram_to_RGB_dma_start_xfer_prev__reg/qx [C45R11]    u_sdram_to_RGB_dma_start_xfer_prev__reg|qx_net
REG         [16 10 6]  755.19  1957.83          u_sdram_to_RGB_dma_start_xfer__reg/di [C35R11]         u_sdram_to_RGB_dma_start_xfer_prev__reg|qx_net

#### Path 323 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[0]/sclk
End         u_sdram_to_RGB_addr_cnt__reg[2]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[2]/sclk
Path slack  3934p

Reference arrival time                                                  1133
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5814

Starting arrival time                                                   1133
+ Data path delay                                                        747
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1880

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [18 15 3]    0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[0]/sclk [C39R16]  u_pll_pll_u0|clkout1_net              
REG         [18 15 3]  154.00  1287.00       6  u_sdram_to_RGB_addr_cnt__reg[0]/qx [C39R16]    u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [18 15 6]  411.51  1698.51          ii0502/f3 [C39R16]                             u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
LUT4        [18 15 6]  142.00  1840.51       1  ii0502/dx [C39R16]                             ii0502|dx_net                         
REG         [18 15 6]   39.50  1880.02          u_sdram_to_RGB_addr_cnt__reg[2]/di [C39R16]    ii0502|dx_net                         

#### Path 324 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[27]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[27]/sclk
Path slack  3940p

Reference arrival time                                                  1198
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5880

Starting arrival time                                                   1085
+ Data path delay                                                        854
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1939

Data path   XY                                 instance/pin name                                                                                                     
model name  location   delay       AT  fanout  [CR location]                                                  net name                                               
----------  --------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [16 6 6]    0.00  1085.16          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]/sclk [C35R7]  u_pll_pll_u0|clkout1_net                               
REG         [16 6 6]  154.00  1239.16       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]/qx [C35R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|qx_net
REG         [13 7 3]  700.19  1939.35          u_sdram_to_RGB_ahm_rdata_r__reg[27]/di [C29R8]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|qx_net

#### Path 325 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3942p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -120
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6069

Starting arrival time                                                   1314
+ Data path delay                                                        813
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2127

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net
M7S_EMB18K  [14 12 -1]  658.95  2126.92          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[5] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net

#### Path 326 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[8]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[8]/sclk
Path slack  3943p

Reference arrival time                                                  1618
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6299

Starting arrival time                                                   1178
+ Data path delay                                                       1178
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2356

Data path   XY                                   instance/pin name                                                                                                   
model name  location     delay       AT  fanout  [CR location]                                                 net name                                              
----------  ---------  -------  -------  ------  ------------------------------------------------------------  ------------------------------------------------------
REG         [15 6 4]      0.00  1178.32          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]/sclk [C33R7]  u_pll_pll_u0|clkout1_net                              
REG         [15 6 4]    154.00  1332.32       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]/qx [C33R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|qx_net
REG         [11 13 7]  1023.69  2356.01          u_sdram_to_RGB_ahm_rdata_r__reg[8]/di [C25R14]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|qx_net

#### Path 327 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[0]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[0]/sclk
Path slack  3946p

Reference arrival time                                                  1198
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5880

Starting arrival time                                                   1178
+ Data path delay                                                        755
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1934

Data path   XY                                 instance/pin name                                                                                                   
model name  location   delay       AT  fanout  [CR location]                                                 net name                                              
----------  --------  ------  -------  ------  ------------------------------------------------------------  ------------------------------------------------------
REG         [15 6 6]    0.00  1178.32          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]/sclk [C33R7]  u_pll_pll_u0|clkout1_net                              
REG         [15 6 6]  154.00  1332.32       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]/qx [C33R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|qx_net
REG         [13 7 6]  601.19  1933.51          u_sdram_to_RGB_ahm_rdata_r__reg[0]/di [C29R8]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|qx_net

#### Path 328 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3948p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -114
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6075

Starting arrival time                                                   1314
+ Data path delay                                                        813
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2127

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net
M7S_EMB18K  [14 12 -1]  658.95  2126.92          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[5] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net

#### Path 329 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3963p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -99
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6090

Starting arrival time                                                   1314
+ Data path delay                                                        813
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2127

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 3]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 3]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net
M7S_EMB18K  [14 12 -1]  658.95  2126.92          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[7] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net

#### Path 330 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3969p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -93
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6096

Starting arrival time                                                   1314
+ Data path delay                                                        813
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2127

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 3]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 3]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net
M7S_EMB18K  [14 12 -1]  658.95  2126.92          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[7] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net

#### Path 331 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3972p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -90
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6099

Starting arrival time                                                   1314
+ Data path delay                                                        813
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2127

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 3]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 3]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net
M7S_EMB18K  [14 12 -1]  658.95  2126.92          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[7] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net

#### Path 332 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[1]/sclk
End         u_sdram_to_RGB_emb_addr_wr_r__reg[1]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk
Path slack  3975p

Reference arrival time                                                  1314
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5995

Starting arrival time                                                   1133
+ Data path delay                                                        887
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2020

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [17 16 0]    0.00  1132.80          u_sdram_to_RGB_emb_addr_wr__reg[1]/sclk [C37R17]  u_pll_pll_u0|clkout1_net                 
REG         [17 16 0]  154.00  1286.80       5  u_sdram_to_RGB_emb_addr_wr__reg[1]/qx [C37R17]    u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net
REG         [15 15 7]  733.19  2019.99          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/di [C33R16]  u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net

#### Path 333 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3984p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -78
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6111

Starting arrival time                                                   1314
+ Data path delay                                                        813
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2127

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [15 15 1]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk [C33R16]           u_pll_pll_u0|clkout1_net                   
REG         [15 15 1]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net
M7S_EMB18K  [14 12 -1]  658.95  2126.92          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[10] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net

#### Path 334 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[20]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[20]/sclk
Path slack  3985p

Reference arrival time                                                  1618
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6299

Starting arrival time                                                   1178
+ Data path delay                                                       1136
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2314

Data path   XY                                   instance/pin name                                                                                                     
model name  location     delay       AT  fanout  [CR location]                                                  net name                                               
----------  ----------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [15 6 0]      0.00  1178.32          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]/sclk [C33R7]  u_pll_pll_u0|clkout1_net                               
REG         [15 6 0]    154.00  1332.32       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]/qx [C33R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|qx_net
REG         [11 13 10]  981.69  2314.01          u_sdram_to_RGB_ahm_rdata_r__reg[20]/di [C25R14]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|qx_net

#### Path 335 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[4]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[4]/sclk
Path slack  3985p

Reference arrival time                                                  1618
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6299

Starting arrival time                                                   1178
+ Data path delay                                                       1136
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2314

Data path   XY                                  instance/pin name                                                                                                   
model name  location    delay       AT  fanout  [CR location]                                                 net name                                              
----------  ---------  ------  -------  ------  ------------------------------------------------------------  ------------------------------------------------------
REG         [15 6 9]     0.00  1178.32          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]/sclk [C33R7]  u_pll_pll_u0|clkout1_net                              
REG         [15 6 9]   154.00  1332.32       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]/qx [C33R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|qx_net
REG         [11 13 1]  981.69  2314.01          u_sdram_to_RGB_ahm_rdata_r__reg[4]/di [C25R14]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|qx_net

#### Path 336 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[2]/sclk
End         u_sdram_to_RGB_dma_addr__reg[12]/di
Reference   u_sdram_to_RGB_dma_addr__reg[12]/sclk
Path slack  3985p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1133
+ Data path delay                                                        785
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1918

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [18 15 6]    0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[2]/sclk [C39R16]  u_pll_pll_u0|clkout1_net              
REG         [18 15 6]  154.00  1287.00       4  u_sdram_to_RGB_addr_cnt__reg[2]/qx [C39R16]    u_sdram_to_RGB_addr_cnt__reg[2]|qx_net
REG         [17 13 7]  631.19  1918.19          u_sdram_to_RGB_dma_addr__reg[12]/di [C37R14]   u_sdram_to_RGB_addr_cnt__reg[2]|qx_net

#### Path 337 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[3]/sclk
End         u_sdram_to_RGB_dma_addr__reg[13]/di
Reference   u_sdram_to_RGB_dma_addr__reg[13]/sclk
Path slack  3987p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1133
+ Data path delay                                                        783
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1916

Data path   XY                                   instance/pin name                                                                    
model name  location     delay       AT  fanout  [CR location]                                  net name                              
----------  ----------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [18 15 9]     0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[3]/sclk [C39R16]  u_pll_pll_u0|clkout1_net              
REG         [18 15 9]   154.00  1287.00       3  u_sdram_to_RGB_addr_cnt__reg[3]/qx [C39R16]    u_sdram_to_RGB_addr_cnt__reg[3]|qx_net
REG         [17 13 10]  629.19  1916.19          u_sdram_to_RGB_dma_addr__reg[13]/di [C37R14]   u_sdram_to_RGB_addr_cnt__reg[3]|qx_net

#### Path 338 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3995p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -67
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6122

Starting arrival time                                                   1314
+ Data path delay                                                        813
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2127

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [15 15 1]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk [C33R16]           u_pll_pll_u0|clkout1_net                   
REG         [15 15 1]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net
M7S_EMB18K  [14 12 -1]  658.95  2126.92          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[10] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net

#### Path 339 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3998p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -151
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6053

Starting arrival time                                                   1314
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 4]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 4]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net
M7S_EMB18K  [14 16 -1]  587.15  2055.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[8] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net

#### Path 340 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  4003p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -59
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6130

Starting arrival time                                                   1314
+ Data path delay                                                        813
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2127

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [15 15 1]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk [C33R16]           u_pll_pll_u0|clkout1_net                   
REG         [15 15 1]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net
M7S_EMB18K  [14 12 -1]  658.95  2126.92          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[10] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net

#### Path 341 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[1]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[1]/sclk
Path slack  4006p

Reference arrival time                                                  1198
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5880

Starting arrival time                                                   1085
+ Data path delay                                                        788
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1873

Data path   XY                                 instance/pin name                                                                                                   
model name  location   delay       AT  fanout  [CR location]                                                 net name                                              
----------  --------  ------  -------  ------  ------------------------------------------------------------  ------------------------------------------------------
REG         [16 6 0]    0.00  1085.16          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]/sclk [C35R7]  u_pll_pll_u0|clkout1_net                              
REG         [16 6 0]  154.00  1239.16       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]/qx [C35R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|qx_net
REG         [13 7 1]  634.19  1873.35          u_sdram_to_RGB_ahm_rdata_r__reg[1]/di [C29R8]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|qx_net

#### Path 342 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  4007p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -142
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6062

Starting arrival time                                                   1314
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 4]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 4]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net
M7S_EMB18K  [14 16 -1]  587.15  2055.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[8] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net

#### Path 343 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[12]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[12]/sclk
Path slack  4007p

Reference arrival time                                                  1618
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6299

Starting arrival time                                                   1178
+ Data path delay                                                       1114
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2292

Data path   XY                                  instance/pin name                                                                                                     
model name  location    delay       AT  fanout  [CR location]                                                  net name                                               
----------  ---------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [15 6 10]    0.00  1178.32          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]/sclk [C33R7]  u_pll_pll_u0|clkout1_net                               
REG         [15 6 10]  154.00  1332.32       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]/qx [C33R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|qx_net
REG         [11 13 3]  959.69  2292.01          u_sdram_to_RGB_ahm_rdata_r__reg[12]/di [C25R14]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|qx_net

#### Path 344 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[16]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[16]/sclk
Path slack  4007p

Reference arrival time                                                  1618
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6299

Starting arrival time                                                   1178
+ Data path delay                                                       1114
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2292

Data path   XY                                  instance/pin name                                                                                                     
model name  location    delay       AT  fanout  [CR location]                                                  net name                                               
----------  ---------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [15 6 7]     0.00  1178.32          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]/sclk [C33R7]  u_pll_pll_u0|clkout1_net                               
REG         [15 6 7]   154.00  1332.32       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]/qx [C33R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|qx_net
REG         [11 13 0]  959.69  2292.01          u_sdram_to_RGB_ahm_rdata_r__reg[16]/di [C25R14]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|qx_net

#### Path 345 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  4010p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -139
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6065

Starting arrival time                                                   1314
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net
M7S_EMB18K  [14 16 -1]  587.15  2055.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[5] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net

#### Path 346 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  4013p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -150
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6054

Starting arrival time                                                   1314
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2041

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 6]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 6]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net
M7S_EMB18K  [14 16 -1]  573.05  2041.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[6] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net

#### Path 347 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  4015p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -134
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6070

Starting arrival time                                                   1314
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 4]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 4]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net
M7S_EMB18K  [14 16 -1]  587.15  2055.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[8] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net

#### Path 348 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[5]/sclk
End         u_sdram_to_RGB_dma_addr__reg[15]/di
Reference   u_sdram_to_RGB_dma_addr__reg[15]/sclk
Path slack  4017p

Reference arrival time                                                  1319
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6000

Starting arrival time                                                   1133
+ Data path delay                                                        850
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1983

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [17 15 9]    0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[5]/sclk [C37R16]  u_pll_pll_u0|clkout1_net              
REG         [17 15 9]  154.00  1287.00       4  u_sdram_to_RGB_addr_cnt__reg[5]/qx [C37R16]    u_sdram_to_RGB_addr_cnt__reg[5]|qx_net
REG         [16 14 3]  695.69  1982.69          u_sdram_to_RGB_dma_addr__reg[15]/di [C35R15]   u_sdram_to_RGB_addr_cnt__reg[5]|qx_net

#### Path 349 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[5]/sclk
End         u_sdram_to_RGB_emb_addr_wr_r__reg[5]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk
Path slack  4019p

Reference arrival time                                                  1314
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5995

Starting arrival time                                                   1273
+ Data path delay                                                        703
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1976

Data path   XY                                   instance/pin name                                                                          
model name  location     delay       AT  fanout  [CR location]                                     net name                                 
----------  ----------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [16 15 10]    0.00  1272.72          u_sdram_to_RGB_emb_addr_wr__reg[5]/sclk [C35R16]  u_pll_pll_u0|clkout1_net                 
REG         [16 15 10]  154.00  1426.72       4  u_sdram_to_RGB_emb_addr_wr__reg[5]/qx [C35R16]    u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net
REG         [15 15 4]   549.19  1975.91          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/di [C33R16]  u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net

#### Path 350 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  4021p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -22
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6167

Starting arrival time                                                   1314
+ Data path delay                                                        832
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2146

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 10]    0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 10]  154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net
M7S_EMB18K  [14 12 -1]  678.35  2146.31          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[9] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net

#### Path 351 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[11]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[11]/sclk
Path slack  4021p

Reference arrival time                                                  1257
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5938

Starting arrival time                                                   1081
+ Data path delay                                                        836
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1917

Data path   XY                                  instance/pin name                                                                                                     
model name  location    delay       AT  fanout  [CR location]                                                  net name                                               
----------  ---------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [15 7 10]    0.00  1080.80          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]/sclk [C33R8]  u_pll_pll_u0|clkout1_net                               
REG         [15 7 10]  154.00  1234.80       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]/qx [C33R8]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|qx_net
REG         [15 11 4]  682.19  1916.99          u_sdram_to_RGB_ahm_rdata_r__reg[11]/di [C33R12]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|qx_net

#### Path 352 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  4023p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -140
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6064

Starting arrival time                                                   1314
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2041

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 6]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 6]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net
M7S_EMB18K  [14 16 -1]  573.05  2041.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[6] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net

#### Path 353 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  4026p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -137
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6067

Starting arrival time                                                   1314
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2041

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 6]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 6]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net
M7S_EMB18K  [14 16 -1]  573.05  2041.01          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[6] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net

#### Path 354 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  4029p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -120
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6084

Starting arrival time                                                   1314
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net
M7S_EMB18K  [14 16 -1]  587.15  2055.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[5] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net

#### Path 355 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[3]/sclk
End         u_sdram_to_RGB_emb_addr_wr_r__reg[3]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk
Path slack  4033p

Reference arrival time                                                  1314
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5995

Starting arrival time                                                   1277
+ Data path delay                                                        686
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1962

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [16 16 0]    0.00  1276.60          u_sdram_to_RGB_emb_addr_wr__reg[3]/sclk [C35R17]  u_pll_pll_u0|clkout1_net                 
REG         [16 16 0]  154.00  1430.60       3  u_sdram_to_RGB_emb_addr_wr__reg[3]/qx [C35R17]    u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net
REG         [15 15 6]  531.69  1962.29          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/di [C33R16]  u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net

#### Path 356 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  4035p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -114
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6090

Starting arrival time                                                   1314
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 0]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 0]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net
M7S_EMB18K  [14 16 -1]  587.15  2055.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[5] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net

#### Path 357 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[14]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[14]/sclk
Path slack  4036p

Reference arrival time                                                  1141
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5823

Starting arrival time                                                    998
+ Data path delay                                                        789
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1787

Data path   XY                                 instance/pin name                                                                                                     
model name  location   delay       AT  fanout  [CR location]                                                  net name                                               
----------  --------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [17 6 0]    0.00   997.60          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]/sclk [C37R7]  u_pll_pll_u0|clkout1_net                               
REG         [17 6 0]  154.00  1151.60       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]/qx [C37R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|qx_net
REG         [16 9 1]  635.19  1786.79          u_sdram_to_RGB_ahm_rdata_r__reg[14]/di [C35R10]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|qx_net

#### Path 358 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[13]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  4039p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                              -1
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6203

Starting arrival time                                                   1198
+ Data path delay                                                        966
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2164

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [13 7 9]      0.00  1198.44          u_sdram_to_RGB_ahm_rdata_r__reg[13]/sclk [C29R8]             u_pll_pll_u0|clkout1_net                  
REG         [13 7 9]    154.00  1352.44       4  u_sdram_to_RGB_ahm_rdata_r__reg[13]/qx [C29R8]               u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net
M7S_EMB18K  [14 16 -1]  811.76  2164.19          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[11] [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net

#### Path 359 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[2]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[2]/sclk
Path slack  4040p

Reference arrival time                                                  1141
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5823

Starting arrival time                                                   1085
+ Data path delay                                                        698
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1783

Data path   XY                                 instance/pin name                                                                                                   
model name  location   delay       AT  fanout  [CR location]                                                 net name                                              
----------  --------  ------  -------  ------  ------------------------------------------------------------  ------------------------------------------------------
REG         [16 6 3]    0.00  1085.16          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]/sclk [C35R7]  u_pll_pll_u0|clkout1_net                              
REG         [16 6 3]  154.00  1239.16       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]/qx [C35R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|qx_net
REG         [16 9 4]  543.69  1782.85          u_sdram_to_RGB_ahm_rdata_r__reg[2]/di [C35R10]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|qx_net

#### Path 360 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[4]/sclk
End         u_sdram_to_RGB_emb_addr_wr_r__reg[4]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk
Path slack  4041p

Reference arrival time                                                  1314
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5995

Starting arrival time                                                   1273
+ Data path delay                                                        681
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1954

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [16 15 7]    0.00  1272.72          u_sdram_to_RGB_emb_addr_wr__reg[4]/sclk [C35R16]  u_pll_pll_u0|clkout1_net                 
REG         [16 15 7]  154.00  1426.72       5  u_sdram_to_RGB_emb_addr_wr__reg[4]/qx [C35R16]    u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net
REG         [15 15 3]  527.19  1953.91          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/di [C33R16]  u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net

#### Path 361 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[8]/sclk
End         u_sdram_to_RGB_emb_addr_wr_r__reg[8]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk
Path slack  4041p

Reference arrival time                                                  1314
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5995

Starting arrival time                                                   1273
+ Data path delay                                                        681
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1954

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [16 15 4]    0.00  1272.72          u_sdram_to_RGB_emb_addr_wr__reg[8]/sclk [C35R16]  u_pll_pll_u0|clkout1_net                 
REG         [16 15 4]  154.00  1426.72       2  u_sdram_to_RGB_emb_addr_wr__reg[8]/qx [C35R16]    u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net
REG         [15 15 9]  527.19  1953.91          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/di [C33R16]  u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net

#### Path 362 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[31]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[31]/sclk
Path slack  4043p

Reference arrival time                                                  1257
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5938

Starting arrival time                                                   1081
+ Data path delay                                                        814
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1895

Data path   XY                                  instance/pin name                                                                                                     
model name  location    delay       AT  fanout  [CR location]                                                  net name                                               
----------  ---------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [15 7 7]     0.00  1080.80          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]/sclk [C33R8]  u_pll_pll_u0|clkout1_net                               
REG         [15 7 7]   154.00  1234.80       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]/qx [C33R8]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|qx_net
REG         [15 11 3]  660.19  1894.99          u_sdram_to_RGB_ahm_rdata_r__reg[31]/di [C33R12]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|qx_net

#### Path 363 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[6]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[6]/sclk
Path slack  4044p

Reference arrival time                                                  1257
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5938

Starting arrival time                                                    900
+ Data path delay                                                        994
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1894

Data path   XY                                  instance/pin name                                                                                                   
model name  location    delay       AT  fanout  [CR location]                                                 net name                                              
----------  ---------  ------  -------  ------  ------------------------------------------------------------  ------------------------------------------------------
REG         [17 7 0]     0.00   900.00          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]/sclk [C37R8]  u_pll_pll_u0|clkout1_net                              
REG         [17 7 0]   154.00  1054.00       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]/qx [C37R8]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|qx_net
REG         [15 11 6]  840.19  1894.19          u_sdram_to_RGB_ahm_rdata_r__reg[6]/di [C33R12]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|qx_net

#### Path 364 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  4050p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -99
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6105

Starting arrival time                                                   1314
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 3]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 3]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net
M7S_EMB18K  [14 16 -1]  587.15  2055.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[7] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net

#### Path 365 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  4056p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -93
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6111

Starting arrival time                                                   1314
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 3]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 3]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net
M7S_EMB18K  [14 16 -1]  587.15  2055.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[7] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net

#### Path 366 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  4059p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -90
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6114

Starting arrival time                                                   1314
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 3]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 3]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net
M7S_EMB18K  [14 16 -1]  587.15  2055.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[7] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net

#### Path 367 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[5]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[5]/sclk
Path slack  4059p

Reference arrival time                                                  1141
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5823

Starting arrival time                                                   1085
+ Data path delay                                                        678
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1763

Data path   XY                                  instance/pin name                                                                                                   
model name  location    delay       AT  fanout  [CR location]                                                 net name                                              
----------  ---------  ------  -------  ------  ------------------------------------------------------------  ------------------------------------------------------
REG         [16 6 10]    0.00  1085.16          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]/sclk [C35R7]  u_pll_pll_u0|clkout1_net                              
REG         [16 6 10]  154.00  1239.16       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]/qx [C35R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|qx_net
REG         [16 9 9]   524.19  1763.35          u_sdram_to_RGB_ahm_rdata_r__reg[5]/di [C35R10]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|qx_net

#### Path 368 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[24]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[24]/sclk
Path slack  4071p

Reference arrival time                                                  1618
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6299

Starting arrival time                                                   1085
+ Data path delay                                                       1143
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2228

Data path   XY                                  instance/pin name                                                                                                     
model name  location    delay       AT  fanout  [CR location]                                                  net name                                               
----------  ---------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [16 6 7]     0.00  1085.16          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]/sclk [C35R7]  u_pll_pll_u0|clkout1_net                               
REG         [16 6 7]   154.00  1239.16       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]/qx [C35R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|qx_net
REG         [11 13 6]  989.19  2228.35          u_sdram_to_RGB_ahm_rdata_r__reg[24]/di [C25R14]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|qx_net

#### Path 369 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  4071p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -78
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6126

Starting arrival time                                                   1314
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [15 15 1]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk [C33R16]           u_pll_pll_u0|clkout1_net                   
REG         [15 15 1]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net
M7S_EMB18K  [14 16 -1]  587.15  2055.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[10] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net

#### Path 370 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[3]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[3]/sclk
Path slack  4071p

Reference arrival time                                                  1411
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6093

Starting arrival time                                                   1085
+ Data path delay                                                        936
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2021

Data path   XY                                   instance/pin name                                                                                                   
model name  location     delay       AT  fanout  [CR location]                                                 net name                                              
----------  ----------  ------  -------  ------  ------------------------------------------------------------  ------------------------------------------------------
REG         [16 6 1]      0.00  1085.16          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]/sclk [C35R7]  u_pll_pll_u0|clkout1_net                              
REG         [16 6 1]    154.00  1239.16       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]/qx [C35R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|qx_net
REG         [15 14 10]  782.19  2021.35          u_sdram_to_RGB_ahm_rdata_r__reg[3]/di [C33R15]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|qx_net

#### Path 371 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[4]/sclk
End         u_sdram_to_RGB_dma_addr__reg[14]/di
Reference   u_sdram_to_RGB_dma_addr__reg[14]/sclk
Path slack  4079p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                   1133
+ Data path delay                                                        691
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1824

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [17 15 1]    0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[4]/sclk [C37R16]  u_pll_pll_u0|clkout1_net              
REG         [17 15 1]  154.00  1287.00       5  u_sdram_to_RGB_addr_cnt__reg[4]/qx [C37R16]    u_sdram_to_RGB_addr_cnt__reg[4]|qx_net
REG         [17 13 1]  537.19  1824.19          u_sdram_to_RGB_dma_addr__reg[14]/di [C37R14]   u_sdram_to_RGB_addr_cnt__reg[4]|qx_net

#### Path 372 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[25]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[25]/sclk
Path slack  4080p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                    998
+ Data path delay                                                        826
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1824

Data path   XY                                  instance/pin name                                                                                                     
model name  location    delay       AT  fanout  [CR location]                                                  net name                                               
----------  ---------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [18 6 0]     0.00   997.60          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]/sclk [C39R7]  u_pll_pll_u0|clkout1_net                               
REG         [18 6 0]   154.00  1151.60       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]/qx [C39R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|qx_net
REG         [17 13 0]  672.19  1823.79          u_sdram_to_RGB_ahm_rdata_r__reg[25]/di [C37R14]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|qx_net

#### Path 373 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  4082p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -67
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6137

Starting arrival time                                                   1314
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [15 15 1]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk [C33R16]           u_pll_pll_u0|clkout1_net                   
REG         [15 15 1]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net
M7S_EMB18K  [14 16 -1]  587.15  2055.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[10] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net

#### Path 374 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  4090p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -59
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6145

Starting arrival time                                                   1314
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2055

Data path   XY                                   instance/pin name                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                net name                                   
----------  ----------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------
REG         [15 15 1]     0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk [C33R16]           u_pll_pll_u0|clkout1_net                   
REG         [15 15 1]   154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net
M7S_EMB18K  [14 16 -1]  587.15  2055.11          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[10] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net

#### Path 375 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[10]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[10]/sclk
Path slack  4093p

Reference arrival time                                                  1618
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6299

Starting arrival time                                                   1178
+ Data path delay                                                       1027
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2206

Data path   XY                                  instance/pin name                                                                                                     
model name  location    delay       AT  fanout  [CR location]                                                  net name                                               
----------  ---------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [15 6 3]     0.00  1178.32          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]/sclk [C33R7]  u_pll_pll_u0|clkout1_net                               
REG         [15 6 3]   154.00  1332.32       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]/qx [C33R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|qx_net
REG         [11 13 4]  873.19  2205.51          u_sdram_to_RGB_ahm_rdata_r__reg[10]/di [C25R14]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|qx_net

#### Path 376 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[28]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk
Path slack  4094p

Reference arrival time                                                  1080
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5761

Starting arrival time                                                   1081
+ Data path delay                                                        587
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1667

Data path   XY                                 instance/pin name                                                                                                     
model name  location   delay       AT  fanout  [CR location]                                                  net name                                               
----------  --------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [15 7 3]    0.00  1080.80          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]/sclk [C33R8]  u_pll_pll_u0|clkout1_net                               
REG         [15 7 3]  154.00  1234.80       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]/qx [C33R8]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|qx_net
REG         [15 8 3]  432.69  1667.49          u_sdram_to_RGB_ahm_rdata_r__reg[28]/di [C33R9]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|qx_net

#### Path 377 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[0]/sclk
End         u_sdram_to_RGB_dma_addr__reg[10]/di
Reference   u_sdram_to_RGB_dma_addr__reg[10]/sclk
Path slack  4095p

Reference arrival time                                                  1231
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5912

Starting arrival time                                                   1133
+ Data path delay                                                        684
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1817

Data path   XY                                  instance/pin name                                                                    
model name  location    delay       AT  fanout  [CR location]                                  net name                              
----------  ---------  ------  -------  ------  ---------------------------------------------  --------------------------------------
REG         [18 15 3]    0.00  1133.00          u_sdram_to_RGB_addr_cnt__reg[0]/sclk [C39R16]  u_pll_pll_u0|clkout1_net              
REG         [18 15 3]  154.00  1287.00       6  u_sdram_to_RGB_addr_cnt__reg[0]/qx [C39R16]    u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
REG         [18 14 6]  530.19  1817.19          u_sdram_to_RGB_dma_addr__reg[10]/di [C39R15]   u_sdram_to_RGB_addr_cnt__reg[0]|qx_net

#### Path 378 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[26]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[26]/sclk
Path slack  4096p

Reference arrival time                                                  1198
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5879

Starting arrival time                                                    900
+ Data path delay                                                        883
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1783

Data path   XY                                 instance/pin name                                                                                                     
model name  location   delay       AT  fanout  [CR location]                                                  net name                                               
----------  --------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [17 8 6]    0.00   899.80          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]/sclk [C37R9]  u_pll_pll_u0|clkout1_net                               
REG         [17 8 6]  154.00  1053.80       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]/qx [C37R9]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|qx_net
REG         [13 8 1]  729.19  1782.99          u_sdram_to_RGB_ahm_rdata_r__reg[26]/di [C29R9]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|qx_net

#### Path 379 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[6]/sclk
End         u_sdram_to_RGB_emb_addr_wr_r__reg[6]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk
Path slack  4108p

Reference arrival time                                                  1314
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5995

Starting arrival time                                                   1273
+ Data path delay                                                        614
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1887

Data path   XY                                   instance/pin name                                                                          
model name  location     delay       AT  fanout  [CR location]                                     net name                                 
----------  ----------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [16 15 9]     0.00  1272.72          u_sdram_to_RGB_emb_addr_wr__reg[6]/sclk [C35R16]  u_pll_pll_u0|clkout1_net                 
REG         [16 15 9]   154.00  1426.72       3  u_sdram_to_RGB_emb_addr_wr__reg[6]/qx [C35R16]    u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net
REG         [15 15 10]  460.19  1886.91          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/di [C33R16]  u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net

#### Path 380 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[7]/sclk
End         u_sdram_to_RGB_emb_addr_wr_r__reg[7]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk
Path slack  4108p

Reference arrival time                                                  1314
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5995

Starting arrival time                                                   1273
+ Data path delay                                                        614
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1887

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [16 15 0]    0.00  1272.72          u_sdram_to_RGB_emb_addr_wr__reg[7]/sclk [C35R16]  u_pll_pll_u0|clkout1_net                 
REG         [16 15 0]  154.00  1426.72       3  u_sdram_to_RGB_emb_addr_wr__reg[7]/qx [C35R16]    u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net
REG         [15 15 1]  460.19  1886.91          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/di [C33R16]  u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net

#### Path 381 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[30]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[30]/sclk
Path slack  4118p

Reference arrival time                                                  1618
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6299

Starting arrival time                                                   1085
+ Data path delay                                                       1096
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2181

Data path   XY                                  instance/pin name                                                                                                     
model name  location    delay       AT  fanout  [CR location]                                                  net name                                               
----------  ---------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [16 6 9]     0.00  1085.16          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]/sclk [C35R7]  u_pll_pll_u0|clkout1_net                               
REG         [16 6 9]   154.00  1239.16       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]/qx [C35R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|qx_net
REG         [11 13 9]  941.69  2180.85          u_sdram_to_RGB_ahm_rdata_r__reg[30]/di [C25R14]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|qx_net

#### Path 382 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  4122p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -84
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6105

Starting arrival time                                                   1257
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1984

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 11 7]     0.00  1256.72          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk [C33R12]          u_pll_pll_u0|clkout1_net                   
REG         [15 11 7]   154.00  1410.72       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R12]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net
M7S_EMB18K  [14 12 -1]  573.05  1983.77          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[3] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net

#### Path 383 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[9]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[9]/sclk
Path slack  4130p

Reference arrival time                                                  1198
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5880

Starting arrival time                                                   1081
+ Data path delay                                                        669
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1750

Data path   XY                                 instance/pin name                                                                                                   
model name  location   delay       AT  fanout  [CR location]                                                 net name                                              
----------  --------  ------  -------  ------  ------------------------------------------------------------  ------------------------------------------------------
REG         [15 7 1]    0.00  1080.80          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]/sclk [C33R8]  u_pll_pll_u0|clkout1_net                              
REG         [15 7 1]  154.00  1234.80       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]/qx [C33R8]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|qx_net
REG         [13 7 0]  515.19  1749.99          u_sdram_to_RGB_ahm_rdata_r__reg[9]/di [C29R8]                 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|qx_net

#### Path 384 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[14]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  4135p

Reference arrival time                                                  1325
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                              -1
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6188

Starting arrival time                                                   1141
+ Data path delay                                                        913
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2054

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                net name                                  
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ------------------------------------------
REG         [16 9 1]      0.00  1141.20          u_sdram_to_RGB_ahm_rdata_r__reg[14]/sclk [C35R10]            u_pll_pll_u0|clkout1_net                  
REG         [16 9 1]    154.00  1295.20       4  u_sdram_to_RGB_ahm_rdata_r__reg[14]/qx [C35R10]              u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net
M7S_EMB18K  [14 12 -1]  758.55  2053.75          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[11] [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net

#### Path 385 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  4140p

Reference arrival time                                                  1339
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -22
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6182

Starting arrival time                                                   1314
+ Data path delay                                                        727
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2041

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                               net name                                   
----------  ----------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------
REG         [15 15 10]    0.00  1313.96          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk [C33R16]          u_pll_pll_u0|clkout1_net                   
REG         [15 15 10]  154.00  1467.96       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net
M7S_EMB18K  [14 16 -1]  573.45  2041.41          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[9] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net

#### Path 386 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[7]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[7]/sclk
Path slack  4171p

Reference arrival time                                                  1222
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5904

Starting arrival time                                                    998
+ Data path delay                                                        735
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1732

Data path   XY                                  instance/pin name                                                                                                   
model name  location    delay       AT  fanout  [CR location]                                                 net name                                              
----------  ---------  ------  -------  ------  ------------------------------------------------------------  ------------------------------------------------------
REG         [17 6 3]     0.00   997.60          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]/sclk [C37R7]  u_pll_pll_u0|clkout1_net                              
REG         [17 6 3]   154.00  1151.60       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]/qx [C37R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|qx_net
REG         [17 13 3]  580.69  1732.29          u_sdram_to_RGB_ahm_rdata_r__reg[7]/di [C37R14]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|qx_net

#### Path 387 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[18]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[18]/sclk
Path slack  4180p

Reference arrival time                                                  1411
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6093

Starting arrival time                                                    998
+ Data path delay                                                        915
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1912

Data path   XY                                  instance/pin name                                                                                                     
model name  location    delay       AT  fanout  [CR location]                                                  net name                                               
----------  ---------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [17 6 6]     0.00   997.60          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]/sclk [C37R7]  u_pll_pll_u0|clkout1_net                               
REG         [17 6 6]   154.00  1151.60       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]/qx [C37R7]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|qx_net
REG         [15 14 6]  760.69  1912.29          u_sdram_to_RGB_ahm_rdata_r__reg[18]/di [C33R15]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|qx_net

#### Path 388 ########################################################

Start       u_sdram_to_RGB_bmp_fig_chg__reg[0]/sclk
End         u_sdram_to_RGB_bmp_fig_chg__reg[1]/di
Reference   u_sdram_to_RGB_bmp_fig_chg__reg[1]/sclk
Path slack  4195p

Reference arrival time                                                  1351
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6033

Starting arrival time                                                   1133
+ Data path delay                                                        705
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1838

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REG         [18 16 6]    0.00  1132.80          u_sdram_to_RGB_bmp_fig_chg__reg[0]/sclk [C39R17]  u_pll_pll_u0|clkout1_net                 
REG         [18 16 6]  154.00  1286.80       2  u_sdram_to_RGB_bmp_fig_chg__reg[0]/qx [C39R17]    u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net
REG         [18 20 6]  551.19  1837.99          u_sdram_to_RGB_bmp_fig_chg__reg[1]/di [C39R21]    u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net

#### Path 389 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[17]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[17]/sclk
Path slack  4244p

Reference arrival time                                                  1141
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5823

Starting arrival time                                                    900
+ Data path delay                                                        679
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1579

Data path   XY                                 instance/pin name                                                                                                     
model name  location   delay       AT  fanout  [CR location]                                                  net name                                               
----------  --------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [17 8 0]    0.00   899.80          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]/sclk [C37R9]  u_pll_pll_u0|clkout1_net                               
REG         [17 8 0]  154.00  1053.80       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]/qx [C37R9]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|qx_net
REG         [16 9 0]  525.19  1578.99          u_sdram_to_RGB_ahm_rdata_r__reg[17]/di [C35R10]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|qx_net

#### Path 390 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[21]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[21]/sclk
Path slack  4244p

Reference arrival time                                                  1141
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5823

Starting arrival time                                                    900
+ Data path delay                                                        679
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1579

Data path   XY                                 instance/pin name                                                                                                     
model name  location   delay       AT  fanout  [CR location]                                                  net name                                               
----------  --------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [17 8 3]    0.00   899.80          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]/sclk [C37R9]  u_pll_pll_u0|clkout1_net                               
REG         [17 8 3]  154.00  1053.80       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]/qx [C37R9]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|qx_net
REG         [16 9 3]  525.19  1578.99          u_sdram_to_RGB_ahm_rdata_r__reg[21]/di [C35R10]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|qx_net

#### Path 391 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[15]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[15]/sclk
Path slack  4255p

Reference arrival time                                                  1411
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6093

Starting arrival time                                                   1081
+ Data path delay                                                        757
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1837

Data path   XY                                  instance/pin name                                                                                                     
model name  location    delay       AT  fanout  [CR location]                                                  net name                                               
----------  ---------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [15 7 6]     0.00  1080.80          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]/sclk [C33R8]  u_pll_pll_u0|clkout1_net                               
REG         [15 7 6]   154.00  1234.80       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]/qx [C33R8]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|qx_net
REG         [15 14 7]  602.69  1837.49          u_sdram_to_RGB_ahm_rdata_r__reg[15]/di [C33R15]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|qx_net

#### Path 392 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[23]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[23]/sclk
Path slack  4255p

Reference arrival time                                                  1411
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6093

Starting arrival time                                                   1081
+ Data path delay                                                        757
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1837

Data path   XY                                  instance/pin name                                                                                                     
model name  location    delay       AT  fanout  [CR location]                                                  net name                                               
----------  ---------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [15 7 0]     0.00  1080.80          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]/sclk [C33R8]  u_pll_pll_u0|clkout1_net                               
REG         [15 7 0]   154.00  1234.80       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]/qx [C33R8]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|qx_net
REG         [15 14 1]  602.69  1837.49          u_sdram_to_RGB_ahm_rdata_r__reg[23]/di [C33R15]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|qx_net

#### Path 393 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[29]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[29]/sclk
Path slack  4255p

Reference arrival time                                                  1411
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6093

Starting arrival time                                                   1081
+ Data path delay                                                        757
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1837

Data path   XY                                  instance/pin name                                                                                                     
model name  location    delay       AT  fanout  [CR location]                                                  net name                                               
----------  ---------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [15 7 4]     0.00  1080.80          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]/sclk [C33R8]  u_pll_pll_u0|clkout1_net                               
REG         [15 7 4]   154.00  1234.80       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]/qx [C33R8]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|qx_net
REG         [15 14 4]  602.69  1837.49          u_sdram_to_RGB_ahm_rdata_r__reg[29]/di [C33R15]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|qx_net

#### Path 394 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]/sclk
Path slack  4263p

Reference arrival time                                                   843
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5524

Starting arrival time                                                    843
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1261

Data path   XY                                 instance/pin name                                                                                             
model name  location   delay       AT  fanout  [CR location]                                              net name                                           
----------  --------  ------  -------  ------  ---------------------------------------------------------  ---------------------------------------------------
REG         [18 3 0]    0.00   842.72          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]/sclk [C39R4]  u_pll_pll_u0|clkout1_net                           
REG         [18 3 0]  154.00   996.72       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]/qx [C39R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net
REG         [18 3 0]  264.66  1261.38          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]/di [C39R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net

#### Path 395 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]/sclk
Path slack  4263p

Reference arrival time                                                   843
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5524

Starting arrival time                                                    843
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1261

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [18 3 3]    0.00   842.72          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]/sclk [C39R4]  u_pll_pll_u0|clkout1_net                            
REG         [18 3 3]  154.00   996.72       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]/qx [C39R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net
REG         [18 3 3]  264.66  1261.38          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]/di [C39R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net

#### Path 396 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]/sclk
Path slack  4263p

Reference arrival time                                                   843
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5524

Starting arrival time                                                    843
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1261

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [18 3 6]    0.00   842.72          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]/sclk [C39R4]  u_pll_pll_u0|clkout1_net                            
REG         [18 3 6]  154.00   996.72       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]/qx [C39R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net
REG         [18 3 6]  264.66  1261.38          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]/di [C39R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net

#### Path 397 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]/sclk
Path slack  4263p

Reference arrival time                                                   843
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5524

Starting arrival time                                                    843
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1261

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [18 3 9]    0.00   842.72          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]/sclk [C39R4]  u_pll_pll_u0|clkout1_net                            
REG         [18 3 9]  154.00   996.72       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]/qx [C39R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net
REG         [18 3 9]  264.66  1261.38          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]/di [C39R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net

#### Path 398 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]/sclk
Path slack  4263p

Reference arrival time                                                   843
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5524

Starting arrival time                                                    843
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1261

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [18 3 1]    0.00   842.72          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]/sclk [C39R4]  u_pll_pll_u0|clkout1_net                            
REG         [18 3 1]  154.00   996.72       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]/qx [C39R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net
REG         [18 3 1]  264.66  1261.38          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]/di [C39R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net

#### Path 399 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]/sclk
Path slack  4263p

Reference arrival time                                                   721
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5402

Starting arrival time                                                    721
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1139

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [23 3 0]    0.00   720.72          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]/sclk [C49R4]  u_pll_pll_u0|clkout1_net                            
REG         [23 3 0]  154.00   874.72       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]/qx [C49R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net
REG         [23 3 0]  264.66  1139.38          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]/di [C49R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net

#### Path 400 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]/sclk
Path slack  4263p

Reference arrival time                                                   721
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5402

Starting arrival time                                                    721
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1139

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [23 3 3]    0.00   720.72          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]/sclk [C49R4]  u_pll_pll_u0|clkout1_net                            
REG         [23 3 3]  154.00   874.72       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]/qx [C49R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net
REG         [23 3 3]  264.66  1139.38          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]/di [C49R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net

#### Path 401 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]/sclk
Path slack  4263p

Reference arrival time                                                   721
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5402

Starting arrival time                                                    721
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1139

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [23 3 6]    0.00   720.72          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]/sclk [C49R4]  u_pll_pll_u0|clkout1_net                            
REG         [23 3 6]  154.00   874.72       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]/qx [C49R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net
REG         [23 3 6]  264.66  1139.38          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]/di [C49R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net

#### Path 402 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]/sclk
Path slack  4263p

Reference arrival time                                                   721
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5402

Starting arrival time                                                    721
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1139

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [23 3 9]    0.00   720.72          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]/sclk [C49R4]  u_pll_pll_u0|clkout1_net                            
REG         [23 3 9]  154.00   874.72       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]/qx [C49R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net
REG         [23 3 9]  264.66  1139.38          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]/di [C49R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net

#### Path 403 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]/sclk
Path slack  4263p

Reference arrival time                                                   721
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5402

Starting arrival time                                                    721
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1139

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [23 3 1]    0.00   720.72          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]/sclk [C49R4]  u_pll_pll_u0|clkout1_net                            
REG         [23 3 1]  154.00   874.72       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]/qx [C49R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net
REG         [23 3 1]  264.66  1139.38          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]/di [C49R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net

#### Path 404 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]/sclk
Path slack  4263p

Reference arrival time                                                   721
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5402

Starting arrival time                                                    721
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1139

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [23 3 4]    0.00   720.72          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]/sclk [C49R4]  u_pll_pll_u0|clkout1_net                            
REG         [23 3 4]  154.00   874.72       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]/qx [C49R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net
REG         [23 3 4]  264.66  1139.38          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]/di [C49R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net

#### Path 405 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]/sclk
Path slack  4263p

Reference arrival time                                                   721
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5402

Starting arrival time                                                    721
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1139

Data path   XY                                 instance/pin name                                                                                             
model name  location   delay       AT  fanout  [CR location]                                              net name                                           
----------  --------  ------  -------  ------  ---------------------------------------------------------  ---------------------------------------------------
REG         [23 3 7]    0.00   720.72          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]/sclk [C49R4]  u_pll_pll_u0|clkout1_net                           
REG         [23 3 7]  154.00   874.72       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]/qx [C49R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net
REG         [23 3 7]  264.66  1139.38          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]/di [C49R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net

#### Path 406 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]/sclk
Path slack  4263p

Reference arrival time                                                   721
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5402

Starting arrival time                                                    721
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1139

Data path   XY                                  instance/pin name                                                                                               
model name  location    delay       AT  fanout  [CR location]                                               net name                                            
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [23 3 10]    0.00   720.72          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]/sclk [C49R4]  u_pll_pll_u0|clkout1_net                            
REG         [23 3 10]  154.00   874.72       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]/qx [C49R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net
REG         [23 3 10]  264.66  1139.38          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]/di [C49R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net

#### Path 407 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]/sclk
Path slack  4263p

Reference arrival time                                                   763
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5444

Starting arrival time                                                    763
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1181

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [23 4 0]    0.00   762.64          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]/sclk [C49R5]  u_pll_pll_u0|clkout1_net                            
REG         [23 4 0]  154.00   916.64       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]/qx [C49R5]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net
REG         [23 4 0]  264.66  1181.30          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]/di [C49R5]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net

#### Path 408 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]/sclk
Path slack  4263p

Reference arrival time                                                   763
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5444

Starting arrival time                                                    763
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1181

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [23 4 3]    0.00   762.64          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]/sclk [C49R5]  u_pll_pll_u0|clkout1_net                            
REG         [23 4 3]  154.00   916.64       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]/qx [C49R5]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net
REG         [23 4 3]  264.66  1181.30          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]/di [C49R5]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net

#### Path 409 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]/sclk
Path slack  4263p

Reference arrival time                                                   763
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5444

Starting arrival time                                                    763
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1181

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [23 4 6]    0.00   762.64          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]/sclk [C49R5]  u_pll_pll_u0|clkout1_net                            
REG         [23 4 6]  154.00   916.64       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]/qx [C49R5]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net
REG         [23 4 6]  264.66  1181.30          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]/di [C49R5]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net

#### Path 410 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]/sclk
Path slack  4263p

Reference arrival time                                                   763
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5444

Starting arrival time                                                    763
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1181

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [23 4 9]    0.00   762.64          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]/sclk [C49R5]  u_pll_pll_u0|clkout1_net                            
REG         [23 4 9]  154.00   916.64       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]/qx [C49R5]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net
REG         [23 4 9]  264.66  1181.30          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]/di [C49R5]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net

#### Path 411 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]/sclk
Path slack  4263p

Reference arrival time                                                   730
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5411

Starting arrival time                                                    730
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1148

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [22 3 6]    0.00   729.68          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]/sclk [C47R4]  u_pll_pll_u0|clkout1_net                            
REG         [22 3 6]  154.00   883.68       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]/qx [C47R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net
REG         [22 3 6]  264.66  1148.34          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]/di [C47R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net

#### Path 412 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]/sclk
Path slack  4263p

Reference arrival time                                                   730
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5411

Starting arrival time                                                    730
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1148

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [22 3 9]    0.00   729.68          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]/sclk [C47R4]  u_pll_pll_u0|clkout1_net                            
REG         [22 3 9]  154.00   883.68       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]/qx [C47R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net
REG         [22 3 9]  264.66  1148.34          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]/di [C47R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net

#### Path 413 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]/sclk
Path slack  4263p

Reference arrival time                                                   730
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5411

Starting arrival time                                                    730
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1148

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [22 3 1]    0.00   729.68          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]/sclk [C47R4]  u_pll_pll_u0|clkout1_net                            
REG         [22 3 1]  154.00   883.68       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]/qx [C47R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net
REG         [22 3 1]  264.66  1148.34          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]/di [C47R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net

#### Path 414 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]/sclk
Path slack  4263p

Reference arrival time                                                   730
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5411

Starting arrival time                                                    730
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1148

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [22 3 4]    0.00   729.68          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]/sclk [C47R4]  u_pll_pll_u0|clkout1_net                            
REG         [22 3 4]  154.00   883.68       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]/qx [C47R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net
REG         [22 3 4]  264.66  1148.34          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]/di [C47R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net

#### Path 415 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]/sclk
Path slack  4263p

Reference arrival time                                                   843
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5524

Starting arrival time                                                    843
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1261

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [18 3 4]    0.00   842.72          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]/sclk [C39R4]  u_pll_pll_u0|clkout1_net                            
REG         [18 3 4]  154.00   996.72       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]/qx [C39R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net
REG         [18 3 4]  264.66  1261.38          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]/di [C39R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net

#### Path 416 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]/sclk
Path slack  4263p

Reference arrival time                                                   763
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5444

Starting arrival time                                                    763
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1181

Data path   XY                                 instance/pin name                                                                                             
model name  location   delay       AT  fanout  [CR location]                                              net name                                           
----------  --------  ------  -------  ------  ---------------------------------------------------------  ---------------------------------------------------
REG         [23 4 1]    0.00   762.64          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]/sclk [C49R5]  u_pll_pll_u0|clkout1_net                           
REG         [23 4 1]  154.00   916.64       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]/qx [C49R5]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net
REG         [23 4 1]  264.66  1181.30          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]/di [C49R5]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net

#### Path 417 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]/sclk
Path slack  4263p

Reference arrival time                                                   843
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5524

Starting arrival time                                                    843
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1261

Data path   XY                                 instance/pin name                                                                                               
model name  location   delay       AT  fanout  [CR location]                                               net name                                            
----------  --------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [18 3 7]    0.00   842.72          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]/sclk [C39R4]  u_pll_pll_u0|clkout1_net                            
REG         [18 3 7]  154.00   996.72       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]/qx [C39R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net
REG         [18 3 7]  264.66  1261.38          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]/di [C39R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net

#### Path 418 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]/sclk
Path slack  4263p

Reference arrival time                                                   843
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5524

Starting arrival time                                                    843
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1261

Data path   XY                                  instance/pin name                                                                                               
model name  location    delay       AT  fanout  [CR location]                                               net name                                            
----------  ---------  ------  -------  ------  ----------------------------------------------------------  ----------------------------------------------------
REG         [18 3 10]    0.00   842.72          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]/sclk [C39R4]  u_pll_pll_u0|clkout1_net                            
REG         [18 3 10]  154.00   996.72       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]/qx [C39R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net
REG         [18 3 10]  264.66  1261.38          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]/di [C39R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net

#### Path 419 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]/sclk
Path slack  4263p

Reference arrival time                                                   763
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5444

Starting arrival time                                                    763
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1181

Data path   XY                                 instance/pin name                                                                                             
model name  location   delay       AT  fanout  [CR location]                                              net name                                           
----------  --------  ------  -------  ------  ---------------------------------------------------------  ---------------------------------------------------
REG         [23 4 4]    0.00   762.64          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]/sclk [C49R5]  u_pll_pll_u0|clkout1_net                           
REG         [23 4 4]  154.00   916.64       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]/qx [C49R5]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net
REG         [23 4 4]  264.66  1181.30          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]/di [C49R5]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net

#### Path 420 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]/sclk
Path slack  4263p

Reference arrival time                                                   763
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5444

Starting arrival time                                                    763
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1181

Data path   XY                                 instance/pin name                                                                                             
model name  location   delay       AT  fanout  [CR location]                                              net name                                           
----------  --------  ------  -------  ------  ---------------------------------------------------------  ---------------------------------------------------
REG         [23 4 7]    0.00   762.64          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]/sclk [C49R5]  u_pll_pll_u0|clkout1_net                           
REG         [23 4 7]  154.00   916.64       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]/qx [C49R5]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net
REG         [23 4 7]  264.66  1181.30          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]/di [C49R5]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net

#### Path 421 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]/sclk
Path slack  4263p

Reference arrival time                                                   763
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5444

Starting arrival time                                                    763
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1181

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                              net name                                           
----------  ---------  ------  -------  ------  ---------------------------------------------------------  ---------------------------------------------------
REG         [23 4 10]    0.00   762.64          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]/sclk [C49R5]  u_pll_pll_u0|clkout1_net                           
REG         [23 4 10]  154.00   916.64       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]/qx [C49R5]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net
REG         [23 4 10]  264.66  1181.30          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]/di [C49R5]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net

#### Path 422 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]/sclk
Path slack  4263p

Reference arrival time                                                   730
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5411

Starting arrival time                                                    730
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1148

Data path   XY                                 instance/pin name                                                                                             
model name  location   delay       AT  fanout  [CR location]                                              net name                                           
----------  --------  ------  -------  ------  ---------------------------------------------------------  ---------------------------------------------------
REG         [22 3 0]    0.00   729.68          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]/sclk [C47R4]  u_pll_pll_u0|clkout1_net                           
REG         [22 3 0]  154.00   883.68       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]/qx [C47R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net
REG         [22 3 0]  264.66  1148.34          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]/di [C47R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net

#### Path 423 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]/sclk
Path slack  4263p

Reference arrival time                                                   730
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5411

Starting arrival time                                                    730
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1148

Data path   XY                                 instance/pin name                                                                                             
model name  location   delay       AT  fanout  [CR location]                                              net name                                           
----------  --------  ------  -------  ------  ---------------------------------------------------------  ---------------------------------------------------
REG         [22 3 3]    0.00   729.68          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]/sclk [C47R4]  u_pll_pll_u0|clkout1_net                           
REG         [22 3 3]  154.00   883.68       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]/qx [C47R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net
REG         [22 3 3]  264.66  1148.34          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]/di [C47R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net

#### Path 424 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]/sclk
Path slack  4263p

Reference arrival time                                                   730
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5411

Starting arrival time                                                    730
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1148

Data path   XY                                 instance/pin name                                                                                             
model name  location   delay       AT  fanout  [CR location]                                              net name                                           
----------  --------  ------  -------  ------  ---------------------------------------------------------  ---------------------------------------------------
REG         [22 3 7]    0.00   729.68          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]/sclk [C47R4]  u_pll_pll_u0|clkout1_net                           
REG         [22 3 7]  154.00   883.68       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]/qx [C47R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net
REG         [22 3 7]  264.66  1148.34          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]/di [C47R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net

#### Path 425 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]/sclk
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]/sclk
Path slack  4263p

Reference arrival time                                                   730
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5411

Starting arrival time                                                    730
+ Data path delay                                                        419
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1148

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                              net name                                           
----------  ---------  ------  -------  ------  ---------------------------------------------------------  ---------------------------------------------------
REG         [22 3 10]    0.00   729.68          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]/sclk [C47R4]  u_pll_pll_u0|clkout1_net                           
REG         [22 3 10]  154.00   883.68       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]/qx [C47R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net
REG         [22 3 10]  264.66  1148.34          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]/di [C47R4]    u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net

#### Path 426 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]/sclk
End         u_sdram_to_RGB_ahm_rdata_r__reg[19]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[19]/sclk
Path slack  4277p

Reference arrival time                                                  1411
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6093

Starting arrival time                                                   1081
+ Data path delay                                                        735
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           1815

Data path   XY                                  instance/pin name                                                                                                     
model name  location    delay       AT  fanout  [CR location]                                                  net name                                               
----------  ---------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------------
REG         [15 7 9]     0.00  1080.80          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]/sclk [C33R8]  u_pll_pll_u0|clkout1_net                               
REG         [15 7 9]   154.00  1234.80       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]/qx [C33R8]    u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|qx_net
REG         [15 14 9]  580.69  1815.49          u_sdram_to_RGB_ahm_rdata_r__reg[19]/di [C33R15]                u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|qx_net

============ Timing Summary ================
WNS= 832.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 665

outfile_name = outputs/demo_sd_to_lcd.apx step = refiner_new
I/08048: In plc_dump_apa_data...In file outputs/demo_sd_to_lcd.apx.

Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/AndaraToM5CRMap.txt
PlainFileAccess::read outputs/demo_sd_to_lcd.apx
PlainFileAccess::write outputs/demo_sd_to_lcd.apxI/05011: Generating outputs/demo_sd_to_lcd.apx file...
outfile_name = outputs/demo_sd_to_lcd.apv step = refiner_new

In plc_dump_apa_data...In file outputs/demo_sd_to_lcd.apv

I/08047: Dumping .apv format output data Succeeded.
Dumping .rpt format output data Succeeded
ANDARA: ###############################
ANDARA: # Ending step: refiner_new 
ANDARA: ###############################
Total cputime=cputime = 4.37(sec)  used memory=40.5086(MB) peak memory=45.9278(MB)
