{"vcs1":{"timestamp_begin":1769498215.703435451, "rt":6.84, "ut":6.55, "st":0.18}}
{"vcselab":{"timestamp_begin":1769498222.599378519, "rt":0.32, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1769498222.965069346, "rt":0.23, "ut":0.16, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769498215.445433970}
{"VCS_COMP_START_TIME": 1769498215.445433970}
{"VCS_COMP_END_TIME": 1769498223.260379084}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 351064}}
{"vcselab": {"peak_mem": 173708}}
