// Seed: 3220172925
`define pp_4 0
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3
);
  assign id_3 = id_0;
  assign id_3 = 1;
  logic id_4;
  assign id_3 = 1 == id_2;
  assign id_4 = id_4;
  logic id_5;
  type_10(
      1, id_1
  );
  logic id_6;
endmodule
