===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 17.1282 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.3660 ( 12.6%)    3.3660 ( 19.7%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    2.8366 ( 10.6%)    2.8366 ( 16.6%)    Parse modules
    0.4572 (  1.7%)    0.4572 (  2.7%)    Verify circuit
   13.1398 ( 49.1%)    8.0398 ( 46.9%)  'firrtl.circuit' Pipeline
    0.4281 (  1.6%)    0.4281 (  2.5%)    LowerFIRRTLAnnotations
    2.1483 (  8.0%)    1.0745 (  6.3%)    'firrtl.module' Pipeline
    0.9733 (  3.6%)    0.4884 (  2.9%)      DropName
    1.1710 (  4.4%)    0.5863 (  3.4%)      CSE
    0.0009 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0948 (  0.4%)    0.0475 (  0.3%)    'firrtl.module' Pipeline
    0.0918 (  0.3%)    0.0460 (  0.3%)      LowerCHIRRTLPass
    0.1121 (  0.4%)    0.1121 (  0.7%)    InferWidths
    0.2633 (  1.0%)    0.2633 (  1.5%)    MemToRegOfVec
    0.4431 (  1.7%)    0.4431 (  2.6%)    InferResets
    0.0542 (  0.2%)    0.0542 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0767 (  0.3%)    0.0767 (  0.4%)    WireDFT
    0.3423 (  1.3%)    0.3423 (  2.0%)    LowerFIRRTLTypes
    0.4804 (  1.8%)    0.2404 (  1.4%)    'firrtl.module' Pipeline
    0.4637 (  1.7%)    0.2320 (  1.4%)      ExpandWhens
    0.0125 (  0.0%)    0.0066 (  0.0%)      SFCCompat
    0.8715 (  3.3%)    0.8715 (  5.1%)    CheckCombCycles
    0.0538 (  0.2%)    0.0538 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.6689 (  6.2%)    0.8347 (  4.9%)    'firrtl.module' Pipeline
    1.4691 (  5.5%)    0.7409 (  4.3%)      Canonicalizer
    0.1948 (  0.7%)    0.1027 (  0.6%)      InferReadWrite
    0.1316 (  0.5%)    0.1316 (  0.8%)    PrefixModules
    0.0439 (  0.2%)    0.0439 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)      (A) circt::firrtl::NLATable
    0.2934 (  1.1%)    0.2934 (  1.7%)    Inliner
    1.2738 (  4.8%)    1.2738 (  7.4%)    IMConstProp
    0.0444 (  0.2%)    0.0444 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0459 (  0.2%)    0.0459 (  0.3%)    AddSeqMemPorts
    0.0457 (  0.2%)    0.0457 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1783 (  0.7%)    0.1783 (  1.0%)    CreateSiFiveMetadata
    0.0292 (  0.1%)    0.0292 (  0.2%)    ExtractInstances
    0.0002 (  0.0%)    0.0002 (  0.0%)      (A) circt::firrtl::NLATable
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.7076 (  2.6%)    0.3540 (  2.1%)    'firrtl.module' Pipeline
    0.2230 (  0.8%)    0.1130 (  0.7%)      DropName
    0.4807 (  1.8%)    0.2422 (  1.4%)      Canonicalizer
    0.5406 (  2.0%)    0.5406 (  3.2%)    IMDeadCodeElim
    0.0453 (  0.2%)    0.0453 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    1.0294 (  3.8%)    1.0294 (  6.0%)  LowerFIRRTLToHW
    0.0458 (  0.2%)    0.0458 (  0.3%)    (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    (A) circt::firrtl::NLATable
    0.6729 (  2.5%)    0.6729 (  3.9%)  LowerSeqToSV
    0.1653 (  0.6%)    0.1653 (  1.0%)  HWMemSimImpl
    4.1773 ( 15.6%)    2.1085 ( 12.3%)  'hw.module' Pipeline
    0.6924 (  2.6%)    0.3582 (  2.1%)    CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    2.8238 ( 10.6%)    1.4123 (  8.2%)    Canonicalizer
    0.5325 (  2.0%)    0.2729 (  1.6%)    CSE
    0.0008 (  0.0%)    0.0004 (  0.0%)      (A) DominanceInfo
    0.1199 (  0.4%)    0.0612 (  0.4%)    HWCleanup
    0.3513 (  1.3%)    0.1760 (  1.0%)  'hw.module' Pipeline
    0.0378 (  0.1%)    0.0209 (  0.1%)    HWLegalizeModules
    0.3081 (  1.2%)    0.1568 (  0.9%)    PrettifyVerilog
    0.2033 (  0.8%)    0.2033 (  1.2%)  StripDebugInfoWithPred
    1.2500 (  4.7%)    1.2500 (  7.3%)  ExportVerilog
    0.0041 (  0.0%)    0.0041 (  0.0%)  Rest
   26.7569 (100.0%)   17.1282 (100.0%)  Total

{
  totalTime: 17.164,
  maxMemory: 878993408
}
