<!DOCTYPE html>
<html lang="en" data-theme="dark">
   <head>
      <meta charset="UTF-8" />
      <meta
         name="viewport"
         content="width=device-width, initial-scale=1.0"
      />
      <title>Docs - riscv</title>
      <link
         href="https://cdn.jsdelivr.net/npm/@picocss/pico@1/css/pico.min.css"
         rel="stylesheet"
      />
      <style>
         html {
            font-size: 14px;
            scroll-behavior: smooth;
         }

         body {
            display: flex;
            min-height: 100vh;
            margin: 0;
            line-height: 1.6;
         }

         .sidebar {
            width: 12%;
            background: rgba(59, 56, 56, 0.15);
            padding: 1.5rem;
            box-shadow: 2px 0 8px rgba(0, 0, 0, 0.4);
            overflow-y: auto;
            position: sticky;
            top: 0;
            height: 100vh;
            border-right: 1px solid rgba(255, 255, 255, 0.1);
         }

         .sidebar::-webkit-scrollbar {
            width: 6px;
         }

         .sidebar::-webkit-scrollbar-track {
            background: rgba(0, 0, 0, 0.1);
         }

         .sidebar::-webkit-scrollbar-thumb {
            background: rgba(255, 255, 255, 0.3);
            border-radius: 3px;
         }

         main {
            flex: 1;
            padding: 2rem;
            margin: 0;
            max-width: calc(100% - 280px);
            background: linear-gradient(
               135deg,
               rgba(59, 56, 56, 0.05) 0%,
               rgba(0, 0, 0, 0.1) 100%
            );
         }

         .nav-links {
            display: flex;
            align-items: center;
            gap: 0.5rem;
            margin-bottom: 1.5rem;
            padding-bottom: 1rem;
            border-bottom: 1px solid rgba(255, 255, 255, 0.1);
         }

         .nav-links a {
            color: #ddd;
            text-decoration: none;
            padding: 0.5rem;
            border-radius: 4px;
            transition: all 0.2s ease;
         }

         .nav-links a:hover {
            background: rgba(255, 255, 255, 0.1);
            color: #fff;
         }

         h1 {
            font-size: 2rem;
            margin-bottom: 1.5rem;
            background: linear-gradient(135deg, #fff 0%, #ddd 100%);
            -webkit-background-clip: text;
            -webkit-text-fill-color: transparent;
            background-clip: text;
         }

         h2 {
            font-size: 1.4rem;
            margin: 1rem 0 0.5rem;
            color: #f0f0f0;
         }

         h3 {
            font-size: 1.2rem;
            margin: 0.8rem 0 0.3rem;
            color: #e0e0e0;
         }

         .sidebar h2,
         .sidebar h3 {
            font-size: 1rem;
            margin: 0.5rem 0 0.3rem;
            color: #ccc;
         }

         pre {
            background: linear-gradient(135deg, #1a1a1a 0%, #2d2d2d 100%);
            color: #e6e6e6;
            padding: 1rem 1.2rem;
            border-radius: 8px;
            margin: 1rem 0;
            font-size: 0.9rem;
            overflow-x: auto;
            border: 1px solid rgba(255, 255, 255, 0.1);
            box-shadow: inset 0 2px 4px rgba(0, 0, 0, 0.3);
         }

         code {
            color: #f5f5f5;
            font-family: "Monaco", "Menlo", "Ubuntu Mono", monospace;
            white-space: pre-wrap;
         }

         p {
            font-size: 15px;
            margin: 1rem 0;
            color: #ddd;
         }

         article {
            margin-bottom: 2rem;
            padding: 1.5rem;
            background: rgba(59, 56, 56, 0.3);
            border-radius: 12px;
            border: 1px solid rgba(255, 255, 255, 0.1);
            box-shadow: 0 4px 12px rgba(0, 0, 0, 0.4);
            transition: all 0.3s ease;
         }

         article:hover {
            box-shadow: 0 6px 20px rgba(0, 0, 0, 0.5);
            transform: translateY(-2px);
         }

         .hidden {
            display: none !important;
         }

         .filter-section {
            margin-bottom: 1.5rem;
         }

         .filter-section h3 {
            margin-bottom: 0.8rem;
            font-size: 0.9rem;
            text-transform: uppercase;
            letter-spacing: 0.5px;
            color: #aaa;
         }

         .filter-toggle label {
            display: flex;
            align-items: center;
            margin-bottom: 0.6rem;
            font-size: 0.85rem;
            color: #bbb;
            cursor: pointer;
            padding: 0.3rem;
            border-radius: 4px;
            transition: background 0.2s ease;
         }

         .filter-toggle label:hover {
            background: rgba(255, 255, 255, 0.05);
         }

         .filter-toggle input {
            margin-right: 0.6rem;
         }

         .field-line,
         .method-line {
            display: block;
         }

         #searchInput {
            width: 100%;
            margin-bottom: 1.5rem;
            border-radius: 8px !important;
            height: 2.8rem;
            font-size: 0.9rem;
            background: rgba(0, 0, 0, 0.3);
            border: 1px solid rgba(255, 255, 255, 0.2);
            color: #fff;
            padding: 0 1rem;
         }

         #searchInput::placeholder {
            color: rgba(255, 255, 255, 0.5);
         }

         #searchInput:focus {
            border-color: rgba(255, 255, 255, 0.4);
            box-shadow: 0 0 0 2px rgba(255, 255, 255, 0.1);
         }

         .section-divider {
            height: 1px;
            background: linear-gradient(
               90deg,
               transparent 0%,
               rgba(255, 255, 255, 0.3) 50%,
               transparent 100%
            );
            margin: 1.5rem 0;
         }

         .subpackage-list {
            list-style: none;
            padding: 0;
         }

         .subpackage-list li {
            margin-bottom: 0.4rem;
         }

         .subpackage-list a {
            display: block;
            padding: 0.5rem 0.8rem;
            color: #ccc;
            text-decoration: none;
            border-radius: 6px;
            transition: all 0.2s ease;
            font-size: 0.85rem;
         }

         .subpackage-list a:hover {
            background: rgba(255, 255, 255, 0.1);
            color: #fff;
            transform: translateX(4px);
         }

         .empty-state {
            color: rgba(177, 175, 175, 0.6);
            font-style: italic;
            font-size: 0.8rem;
         }

         .badge {
            display: inline-block;
            background: rgba(255, 255, 255, 0.1);
            color: #ddd;
            padding: 0.2rem 0.6rem;
            border-radius: 12px;
            font-size: 0.7rem;
            font-weight: 500;
            margin-left: 0.5rem;
            text-transform: uppercase;
            letter-spacing: 0.5px;
         }

         .method-badge {
            background: rgba(100, 200, 255, 0.2);
            color: #87ceeb;
         }

         .const-badge {
            background: rgba(255, 200, 100, 0.2);
            color: #ffd700;
         }

         .var-badge {
            background: rgba(200, 255, 100, 0.2);
            color: #90ee90;
         }

         .type-badge {
            background: rgba(255, 100, 200, 0.2);
            color: #699eff;
         }

         .interface-badge {
            background: rgba(150, 100, 255, 0.2);
            color: #dda0dd;
         }

         .toc {
            position: sticky;
            top: 1rem;
            background: rgba(0, 0, 0, 0.3);
            border-radius: 8px;
            padding: 1rem;
            margin-bottom: 1.5rem;
         }

         .toc h4 {
            margin: 0 0 0.8rem;
            font-size: 0.9rem;
            color: #aaa;
            text-transform: uppercase;
            letter-spacing: 0.5px;
         }

         .toc ul {
            list-style: none;
            padding: 0;
            margin: 0;
         }

         .toc li {
            margin-bottom: 0.3rem;
         }

         .toc a {
            color: #bbb;
            text-decoration: none;
            font-size: 0.8rem;
            transition: color 0.2s ease;
         }

         .toc a:hover {
            color: #fff;
         }

         @media (max-width: 768px) {
            body {
               flex-direction: column;
            }

            .sidebar {
               width: 90%;
               height: auto;
               position: relative;
            }

            main {
               max-width: 100%;
               padding: 1rem;
            }
         }
      </style>
   </head>
   <body>
      <aside class="sidebar">
         <div class="nav-links">
            <a href="index.html" title="Home">⌂</a>
            <span>|</span>
            <a href="#" onclick="history.back()" title="Back">←</a>
         </div>

         <div class="filter-section">
            <h3>Search</h3>
            <input
               type="search"
               id="searchInput"
               placeholder="Search symbols..."
            />
         </div>

         <div class="filter-section">
            <h3>Filters</h3>
            <div class="filter-toggle">
               <label>
                  <input type="checkbox" id="showImports" />
                  Show imports
               </label>
               <label>
                  <input type="checkbox" id="showPrivateFunctions" />
                  Show private functions
               </label>
               <label>
                  <input type="checkbox" id="showPrivateStructs" />
                  Show private structs
               </label>
               <label>
                  <input type="checkbox" id="showPrivateFields" />
                  Show private fields
               </label>
               <label>
                  <input type="checkbox" id="showPrivateGlobals" />
                  Show private globals
               </label>
               <label>
                  <input type="checkbox" id="showPrivateTypes" />
                  Show private types
               </label>
               <label>
                  <input type="checkbox" id="showPrivateInterfaces" />
                  Show private interfaces
               </label>
            </div>
         </div>

         <div class="section-divider"></div>

         <div class="filter-section">
            <h3>Subpackages</h3>
            
            <div class="empty-state">No subpackages</div>
            
         </div>

         
         <div class="section-divider"></div>

         <div class="toc">
            <h4>Quick Navigation</h4>
            <ul>
               
               <li><a href="#globals">Constants & Variables</a></li>
                  
               <li><a href="#structs">Structs</a></li>
                
               <li><a href="#functions">Functions</a></li>
               
            </ul>
         </div>
         
      </aside>

      <main>
         <h1>riscv</h1>
         <div class="section-divider"></div>

         
         <section id="imports">
            <h2>Imports</h2>
            <article class="imports" data-name="imports">
               <pre><code>"fmt"
"cmd/internal/obj"
"cmd/internal/obj"
"cmd/internal/objabi"
"cmd/internal/src"
"cmd/internal/sys"
"fmt"
"internal/abi"
"internal/buildcfg"
"log"
"math/bits"
"strings"
"cmd/internal/obj"
"errors"
"fmt"
"cmd/internal/obj"
"cmd/internal/obj"
</code></pre>
            </article>
         </section>
          
         <section id="globals">
            <h2>Constants & Variables</h2>
            
            <article class="global" data-name="AADD">
               <h3>
                  AADD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AADD</code></pre>
            </article>
            
            <article class="global" data-name="AADDI">
               <h3>
                  AADDI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>2.4: Integer Computational Instructions</p>
               
               <pre><code>const AADDI = *ast.BinaryExpr</code></pre>
            </article>
            
            <article class="global" data-name="AADDIW">
               <h3>
                  AADDIW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>4.2: Integer Computational Instructions (RV64I)</p>
               
               <pre><code>const AADDIW</code></pre>
            </article>
            
            <article class="global" data-name="AADDUW">
               <h3>
                  AADDUW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>28.4.1: Address Generation Instructions (Zba)</p>
               
               <pre><code>const AADDUW</code></pre>
            </article>
            
            <article class="global" data-name="AADDW">
               <h3>
                  AADDW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AADDW</code></pre>
            </article>
            
            <article class="global" data-name="AAMOADDD">
               <h3>
                  AAMOADDD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AAMOADDD</code></pre>
            </article>
            
            <article class="global" data-name="AAMOADDW">
               <h3>
                  AAMOADDW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AAMOADDW</code></pre>
            </article>
            
            <article class="global" data-name="AAMOANDD">
               <h3>
                  AAMOANDD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AAMOANDD</code></pre>
            </article>
            
            <article class="global" data-name="AAMOANDW">
               <h3>
                  AAMOANDW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AAMOANDW</code></pre>
            </article>
            
            <article class="global" data-name="AAMOMAXD">
               <h3>
                  AAMOMAXD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AAMOMAXD</code></pre>
            </article>
            
            <article class="global" data-name="AAMOMAXUD">
               <h3>
                  AAMOMAXUD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AAMOMAXUD</code></pre>
            </article>
            
            <article class="global" data-name="AAMOMAXUW">
               <h3>
                  AAMOMAXUW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AAMOMAXUW</code></pre>
            </article>
            
            <article class="global" data-name="AAMOMAXW">
               <h3>
                  AAMOMAXW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AAMOMAXW</code></pre>
            </article>
            
            <article class="global" data-name="AAMOMIND">
               <h3>
                  AAMOMIND 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AAMOMIND</code></pre>
            </article>
            
            <article class="global" data-name="AAMOMINUD">
               <h3>
                  AAMOMINUD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AAMOMINUD</code></pre>
            </article>
            
            <article class="global" data-name="AAMOMINUW">
               <h3>
                  AAMOMINUW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AAMOMINUW</code></pre>
            </article>
            
            <article class="global" data-name="AAMOMINW">
               <h3>
                  AAMOMINW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AAMOMINW</code></pre>
            </article>
            
            <article class="global" data-name="AAMOORD">
               <h3>
                  AAMOORD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AAMOORD</code></pre>
            </article>
            
            <article class="global" data-name="AAMOORW">
               <h3>
                  AAMOORW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AAMOORW</code></pre>
            </article>
            
            <article class="global" data-name="AAMOSWAPD">
               <h3>
                  AAMOSWAPD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>14.4: Atomic Memory Operations (Zaamo)</p>
               
               <pre><code>const AAMOSWAPD</code></pre>
            </article>
            
            <article class="global" data-name="AAMOSWAPW">
               <h3>
                  AAMOSWAPW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AAMOSWAPW</code></pre>
            </article>
            
            <article class="global" data-name="AAMOXORD">
               <h3>
                  AAMOXORD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AAMOXORD</code></pre>
            </article>
            
            <article class="global" data-name="AAMOXORW">
               <h3>
                  AAMOXORW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AAMOXORW</code></pre>
            </article>
            
            <article class="global" data-name="AAND">
               <h3>
                  AAND 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AAND</code></pre>
            </article>
            
            <article class="global" data-name="AANDI">
               <h3>
                  AANDI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AANDI</code></pre>
            </article>
            
            <article class="global" data-name="AANDN">
               <h3>
                  AANDN 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>28.4.2: Basic Bit Manipulation (Zbb)</p>
               
               <pre><code>const AANDN</code></pre>
            </article>
            
            <article class="global" data-name="AAUIPC">
               <h3>
                  AAUIPC 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AAUIPC</code></pre>
            </article>
            
            <article class="global" data-name="ABCLR">
               <h3>
                  ABCLR 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>28.4.4: Single-bit Instructions (Zbs)</p>
               
               <pre><code>const ABCLR</code></pre>
            </article>
            
            <article class="global" data-name="ABCLRI">
               <h3>
                  ABCLRI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABCLRI</code></pre>
            </article>
            
            <article class="global" data-name="ABEQ">
               <h3>
                  ABEQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABEQ</code></pre>
            </article>
            
            <article class="global" data-name="ABEQZ">
               <h3>
                  ABEQZ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>Pseudo-instructions.  These get translated by the assembler into other
instructions, based on their operands.</p>
               
               <pre><code>const ABEQZ</code></pre>
            </article>
            
            <article class="global" data-name="ABEXT">
               <h3>
                  ABEXT 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABEXT</code></pre>
            </article>
            
            <article class="global" data-name="ABEXTI">
               <h3>
                  ABEXTI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABEXTI</code></pre>
            </article>
            
            <article class="global" data-name="ABGE">
               <h3>
                  ABGE 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABGE</code></pre>
            </article>
            
            <article class="global" data-name="ABGEU">
               <h3>
                  ABGEU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABGEU</code></pre>
            </article>
            
            <article class="global" data-name="ABGEZ">
               <h3>
                  ABGEZ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABGEZ</code></pre>
            </article>
            
            <article class="global" data-name="ABGT">
               <h3>
                  ABGT 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABGT</code></pre>
            </article>
            
            <article class="global" data-name="ABGTU">
               <h3>
                  ABGTU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABGTU</code></pre>
            </article>
            
            <article class="global" data-name="ABGTZ">
               <h3>
                  ABGTZ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABGTZ</code></pre>
            </article>
            
            <article class="global" data-name="ABINV">
               <h3>
                  ABINV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABINV</code></pre>
            </article>
            
            <article class="global" data-name="ABINVI">
               <h3>
                  ABINVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABINVI</code></pre>
            </article>
            
            <article class="global" data-name="ABLE">
               <h3>
                  ABLE 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABLE</code></pre>
            </article>
            
            <article class="global" data-name="ABLEU">
               <h3>
                  ABLEU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABLEU</code></pre>
            </article>
            
            <article class="global" data-name="ABLEZ">
               <h3>
                  ABLEZ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABLEZ</code></pre>
            </article>
            
            <article class="global" data-name="ABLT">
               <h3>
                  ABLT 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABLT</code></pre>
            </article>
            
            <article class="global" data-name="ABLTU">
               <h3>
                  ABLTU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABLTU</code></pre>
            </article>
            
            <article class="global" data-name="ABLTZ">
               <h3>
                  ABLTZ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABLTZ</code></pre>
            </article>
            
            <article class="global" data-name="ABNE">
               <h3>
                  ABNE 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABNE</code></pre>
            </article>
            
            <article class="global" data-name="ABNEZ">
               <h3>
                  ABNEZ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABNEZ</code></pre>
            </article>
            
            <article class="global" data-name="ABSET">
               <h3>
                  ABSET 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABSET</code></pre>
            </article>
            
            <article class="global" data-name="ABSETI">
               <h3>
                  ABSETI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ABSETI</code></pre>
            </article>
            
            <article class="global" data-name="ACLZ">
               <h3>
                  ACLZ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ACLZ</code></pre>
            </article>
            
            <article class="global" data-name="ACLZW">
               <h3>
                  ACLZW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ACLZW</code></pre>
            </article>
            
            <article class="global" data-name="ACPOP">
               <h3>
                  ACPOP 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ACPOP</code></pre>
            </article>
            
            <article class="global" data-name="ACPOPW">
               <h3>
                  ACPOPW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ACPOPW</code></pre>
            </article>
            
            <article class="global" data-name="ACSRRC">
               <h3>
                  ACSRRC 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ACSRRC</code></pre>
            </article>
            
            <article class="global" data-name="ACSRRCI">
               <h3>
                  ACSRRCI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ACSRRCI</code></pre>
            </article>
            
            <article class="global" data-name="ACSRRS">
               <h3>
                  ACSRRS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ACSRRS</code></pre>
            </article>
            
            <article class="global" data-name="ACSRRSI">
               <h3>
                  ACSRRSI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ACSRRSI</code></pre>
            </article>
            
            <article class="global" data-name="ACSRRW">
               <h3>
                  ACSRRW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>7.1: CSR Instructions (Zicsr)</p>
               
               <pre><code>const ACSRRW</code></pre>
            </article>
            
            <article class="global" data-name="ACSRRWI">
               <h3>
                  ACSRRWI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ACSRRWI</code></pre>
            </article>
            
            <article class="global" data-name="ACTZ">
               <h3>
                  ACTZ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ACTZ</code></pre>
            </article>
            
            <article class="global" data-name="ACTZW">
               <h3>
                  ACTZW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ACTZW</code></pre>
            </article>
            
            <article class="global" data-name="ADIV">
               <h3>
                  ADIV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>13.2: Division Operations</p>
               
               <pre><code>const ADIV</code></pre>
            </article>
            
            <article class="global" data-name="ADIVU">
               <h3>
                  ADIVU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ADIVU</code></pre>
            </article>
            
            <article class="global" data-name="ADIVUW">
               <h3>
                  ADIVUW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ADIVUW</code></pre>
            </article>
            
            <article class="global" data-name="ADIVW">
               <h3>
                  ADIVW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ADIVW</code></pre>
            </article>
            
            <article class="global" data-name="ADRET">
               <h3>
                  ADRET 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ADRET</code></pre>
            </article>
            
            <article class="global" data-name="AEBREAK">
               <h3>
                  AEBREAK 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AEBREAK</code></pre>
            </article>
            
            <article class="global" data-name="AECALL">
               <h3>
                  AECALL 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>3.3.1: Environment Call and Breakpoint</p>
               
               <pre><code>const AECALL</code></pre>
            </article>
            
            <article class="global" data-name="AFABSD">
               <h3>
                  AFABSD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFABSD</code></pre>
            </article>
            
            <article class="global" data-name="AFABSS">
               <h3>
                  AFABSS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFABSS</code></pre>
            </article>
            
            <article class="global" data-name="AFADDD">
               <h3>
                  AFADDD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>21.4: Double-Precision Floating-Point Computational Instructions</p>
               
               <pre><code>const AFADDD</code></pre>
            </article>
            
            <article class="global" data-name="AFADDQ">
               <h3>
                  AFADDQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>22.2: Quad-Precision Computational Instructions</p>
               
               <pre><code>const AFADDQ</code></pre>
            </article>
            
            <article class="global" data-name="AFADDS">
               <h3>
                  AFADDS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>20.6: Single-Precision Floating-Point Computational Instructions</p>
               
               <pre><code>const AFADDS</code></pre>
            </article>
            
            <article class="global" data-name="AFCLASSD">
               <h3>
                  AFCLASSD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>21.7: Double-Precision Floating-Point Classify Instruction</p>
               
               <pre><code>const AFCLASSD</code></pre>
            </article>
            
            <article class="global" data-name="AFCLASSQ">
               <h3>
                  AFCLASSQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>22.5 Quad-Precision Floating-Point Classify Instruction</p>
               
               <pre><code>const AFCLASSQ</code></pre>
            </article>
            
            <article class="global" data-name="AFCLASSS">
               <h3>
                  AFCLASSS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>20.9: Single-Precision Floating-Point Classify Instruction</p>
               
               <pre><code>const AFCLASSS</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTDL">
               <h3>
                  AFCVTDL 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTDL</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTDLU">
               <h3>
                  AFCVTDLU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTDLU</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTDQ">
               <h3>
                  AFCVTDQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTDQ</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTDS">
               <h3>
                  AFCVTDS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTDS</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTDW">
               <h3>
                  AFCVTDW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTDW</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTDWU">
               <h3>
                  AFCVTDWU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTDWU</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTLD">
               <h3>
                  AFCVTLD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTLD</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTLQ">
               <h3>
                  AFCVTLQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTLQ</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTLS">
               <h3>
                  AFCVTLS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTLS</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTLUD">
               <h3>
                  AFCVTLUD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTLUD</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTLUQ">
               <h3>
                  AFCVTLUQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTLUQ</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTLUS">
               <h3>
                  AFCVTLUS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTLUS</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTQD">
               <h3>
                  AFCVTQD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTQD</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTQL">
               <h3>
                  AFCVTQL 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTQL</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTQLU">
               <h3>
                  AFCVTQLU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTQLU</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTQS">
               <h3>
                  AFCVTQS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTQS</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTQW">
               <h3>
                  AFCVTQW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTQW</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTQWU">
               <h3>
                  AFCVTQWU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTQWU</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTSD">
               <h3>
                  AFCVTSD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTSD</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTSL">
               <h3>
                  AFCVTSL 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTSL</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTSLU">
               <h3>
                  AFCVTSLU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTSLU</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTSQ">
               <h3>
                  AFCVTSQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTSQ</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTSW">
               <h3>
                  AFCVTSW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTSW</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTSWU">
               <h3>
                  AFCVTSWU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTSWU</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTWD">
               <h3>
                  AFCVTWD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>21.5: Double-Precision Floating-Point Conversion and Move Instructions</p>
               
               <pre><code>const AFCVTWD</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTWQ">
               <h3>
                  AFCVTWQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>22.3 Quad-Precision Convert and Move Instructions</p>
               
               <pre><code>const AFCVTWQ</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTWS">
               <h3>
                  AFCVTWS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>20.7: Single-Precision Floating-Point Conversion and Move Instructions</p>
               
               <pre><code>const AFCVTWS</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTWUD">
               <h3>
                  AFCVTWUD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTWUD</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTWUQ">
               <h3>
                  AFCVTWUQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTWUQ</code></pre>
            </article>
            
            <article class="global" data-name="AFCVTWUS">
               <h3>
                  AFCVTWUS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFCVTWUS</code></pre>
            </article>
            
            <article class="global" data-name="AFDIVD">
               <h3>
                  AFDIVD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFDIVD</code></pre>
            </article>
            
            <article class="global" data-name="AFDIVQ">
               <h3>
                  AFDIVQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFDIVQ</code></pre>
            </article>
            
            <article class="global" data-name="AFDIVS">
               <h3>
                  AFDIVS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFDIVS</code></pre>
            </article>
            
            <article class="global" data-name="AFENCE">
               <h3>
                  AFENCE 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>2.7: Memory Ordering Instructions</p>
               
               <pre><code>const AFENCE</code></pre>
            </article>
            
            <article class="global" data-name="AFEQD">
               <h3>
                  AFEQD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>21.6: Double-Precision Floating-Point Compare Instructions</p>
               
               <pre><code>const AFEQD</code></pre>
            </article>
            
            <article class="global" data-name="AFEQQ">
               <h3>
                  AFEQQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>22.4 Quad-Precision Floating-Point Compare Instructions</p>
               
               <pre><code>const AFEQQ</code></pre>
            </article>
            
            <article class="global" data-name="AFEQS">
               <h3>
                  AFEQS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>20.8: Single-Precision Floating-Point Compare Instructions</p>
               
               <pre><code>const AFEQS</code></pre>
            </article>
            
            <article class="global" data-name="AFLD">
               <h3>
                  AFLD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>21.3: Double-Precision Load and Store Instructions</p>
               
               <pre><code>const AFLD</code></pre>
            </article>
            
            <article class="global" data-name="AFLED">
               <h3>
                  AFLED 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFLED</code></pre>
            </article>
            
            <article class="global" data-name="AFLEQ">
               <h3>
                  AFLEQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFLEQ</code></pre>
            </article>
            
            <article class="global" data-name="AFLES">
               <h3>
                  AFLES 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFLES</code></pre>
            </article>
            
            <article class="global" data-name="AFLQ">
               <h3>
                  AFLQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>22.1 Quad-Precision Load and Store Instructions</p>
               
               <pre><code>const AFLQ</code></pre>
            </article>
            
            <article class="global" data-name="AFLTD">
               <h3>
                  AFLTD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFLTD</code></pre>
            </article>
            
            <article class="global" data-name="AFLTQ">
               <h3>
                  AFLTQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFLTQ</code></pre>
            </article>
            
            <article class="global" data-name="AFLTS">
               <h3>
                  AFLTS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFLTS</code></pre>
            </article>
            
            <article class="global" data-name="AFLW">
               <h3>
                  AFLW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>20.5: Single-Precision Load and Store Instructions</p>
               
               <pre><code>const AFLW</code></pre>
            </article>
            
            <article class="global" data-name="AFMADDD">
               <h3>
                  AFMADDD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMADDD</code></pre>
            </article>
            
            <article class="global" data-name="AFMADDQ">
               <h3>
                  AFMADDQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMADDQ</code></pre>
            </article>
            
            <article class="global" data-name="AFMADDS">
               <h3>
                  AFMADDS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMADDS</code></pre>
            </article>
            
            <article class="global" data-name="AFMAXD">
               <h3>
                  AFMAXD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMAXD</code></pre>
            </article>
            
            <article class="global" data-name="AFMAXQ">
               <h3>
                  AFMAXQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMAXQ</code></pre>
            </article>
            
            <article class="global" data-name="AFMAXS">
               <h3>
                  AFMAXS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMAXS</code></pre>
            </article>
            
            <article class="global" data-name="AFMIND">
               <h3>
                  AFMIND 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMIND</code></pre>
            </article>
            
            <article class="global" data-name="AFMINQ">
               <h3>
                  AFMINQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMINQ</code></pre>
            </article>
            
            <article class="global" data-name="AFMINS">
               <h3>
                  AFMINS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMINS</code></pre>
            </article>
            
            <article class="global" data-name="AFMSUBD">
               <h3>
                  AFMSUBD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMSUBD</code></pre>
            </article>
            
            <article class="global" data-name="AFMSUBQ">
               <h3>
                  AFMSUBQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMSUBQ</code></pre>
            </article>
            
            <article class="global" data-name="AFMSUBS">
               <h3>
                  AFMSUBS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMSUBS</code></pre>
            </article>
            
            <article class="global" data-name="AFMULD">
               <h3>
                  AFMULD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMULD</code></pre>
            </article>
            
            <article class="global" data-name="AFMULQ">
               <h3>
                  AFMULQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMULQ</code></pre>
            </article>
            
            <article class="global" data-name="AFMULS">
               <h3>
                  AFMULS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMULS</code></pre>
            </article>
            
            <article class="global" data-name="AFMVDX">
               <h3>
                  AFMVDX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMVDX</code></pre>
            </article>
            
            <article class="global" data-name="AFMVSX">
               <h3>
                  AFMVSX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMVSX</code></pre>
            </article>
            
            <article class="global" data-name="AFMVWX">
               <h3>
                  AFMVWX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMVWX</code></pre>
            </article>
            
            <article class="global" data-name="AFMVXD">
               <h3>
                  AFMVXD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMVXD</code></pre>
            </article>
            
            <article class="global" data-name="AFMVXS">
               <h3>
                  AFMVXS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMVXS</code></pre>
            </article>
            
            <article class="global" data-name="AFMVXW">
               <h3>
                  AFMVXW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFMVXW</code></pre>
            </article>
            
            <article class="global" data-name="AFNED">
               <h3>
                  AFNED 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFNED</code></pre>
            </article>
            
            <article class="global" data-name="AFNEGD">
               <h3>
                  AFNEGD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFNEGD</code></pre>
            </article>
            
            <article class="global" data-name="AFNEGS">
               <h3>
                  AFNEGS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFNEGS</code></pre>
            </article>
            
            <article class="global" data-name="AFNES">
               <h3>
                  AFNES 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFNES</code></pre>
            </article>
            
            <article class="global" data-name="AFNMADDD">
               <h3>
                  AFNMADDD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFNMADDD</code></pre>
            </article>
            
            <article class="global" data-name="AFNMADDQ">
               <h3>
                  AFNMADDQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFNMADDQ</code></pre>
            </article>
            
            <article class="global" data-name="AFNMADDS">
               <h3>
                  AFNMADDS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFNMADDS</code></pre>
            </article>
            
            <article class="global" data-name="AFNMSUBD">
               <h3>
                  AFNMSUBD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFNMSUBD</code></pre>
            </article>
            
            <article class="global" data-name="AFNMSUBQ">
               <h3>
                  AFNMSUBQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFNMSUBQ</code></pre>
            </article>
            
            <article class="global" data-name="AFNMSUBS">
               <h3>
                  AFNMSUBS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFNMSUBS</code></pre>
            </article>
            
            <article class="global" data-name="AFSD">
               <h3>
                  AFSD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFSD</code></pre>
            </article>
            
            <article class="global" data-name="AFSGNJD">
               <h3>
                  AFSGNJD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFSGNJD</code></pre>
            </article>
            
            <article class="global" data-name="AFSGNJND">
               <h3>
                  AFSGNJND 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFSGNJND</code></pre>
            </article>
            
            <article class="global" data-name="AFSGNJNQ">
               <h3>
                  AFSGNJNQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFSGNJNQ</code></pre>
            </article>
            
            <article class="global" data-name="AFSGNJNS">
               <h3>
                  AFSGNJNS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFSGNJNS</code></pre>
            </article>
            
            <article class="global" data-name="AFSGNJQ">
               <h3>
                  AFSGNJQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFSGNJQ</code></pre>
            </article>
            
            <article class="global" data-name="AFSGNJS">
               <h3>
                  AFSGNJS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFSGNJS</code></pre>
            </article>
            
            <article class="global" data-name="AFSGNJXD">
               <h3>
                  AFSGNJXD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFSGNJXD</code></pre>
            </article>
            
            <article class="global" data-name="AFSGNJXQ">
               <h3>
                  AFSGNJXQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFSGNJXQ</code></pre>
            </article>
            
            <article class="global" data-name="AFSGNJXS">
               <h3>
                  AFSGNJXS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFSGNJXS</code></pre>
            </article>
            
            <article class="global" data-name="AFSQ">
               <h3>
                  AFSQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFSQ</code></pre>
            </article>
            
            <article class="global" data-name="AFSQRTD">
               <h3>
                  AFSQRTD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFSQRTD</code></pre>
            </article>
            
            <article class="global" data-name="AFSQRTQ">
               <h3>
                  AFSQRTQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFSQRTQ</code></pre>
            </article>
            
            <article class="global" data-name="AFSQRTS">
               <h3>
                  AFSQRTS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFSQRTS</code></pre>
            </article>
            
            <article class="global" data-name="AFSUBD">
               <h3>
                  AFSUBD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFSUBD</code></pre>
            </article>
            
            <article class="global" data-name="AFSUBQ">
               <h3>
                  AFSUBQ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFSUBQ</code></pre>
            </article>
            
            <article class="global" data-name="AFSUBS">
               <h3>
                  AFSUBS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFSUBS</code></pre>
            </article>
            
            <article class="global" data-name="AFSW">
               <h3>
                  AFSW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AFSW</code></pre>
            </article>
            
            <article class="global" data-name="AJAL">
               <h3>
                  AJAL 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>2.5: Control Transfer Instructions</p>
               
               <pre><code>const AJAL</code></pre>
            </article>
            
            <article class="global" data-name="AJALR">
               <h3>
                  AJALR 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AJALR</code></pre>
            </article>
            
            <article class="global" data-name="ALAST">
               <h3>
                  ALAST 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>End marker</p>
               
               <pre><code>const ALAST</code></pre>
            </article>
            
            <article class="global" data-name="ALB">
               <h3>
                  ALB 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ALB</code></pre>
            </article>
            
            <article class="global" data-name="ALBU">
               <h3>
                  ALBU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ALBU</code></pre>
            </article>
            
            <article class="global" data-name="ALD">
               <h3>
                  ALD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>4.3: Load and Store Instructions (RV64I)</p>
               
               <pre><code>const ALD</code></pre>
            </article>
            
            <article class="global" data-name="ALH">
               <h3>
                  ALH 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ALH</code></pre>
            </article>
            
            <article class="global" data-name="ALHU">
               <h3>
                  ALHU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ALHU</code></pre>
            </article>
            
            <article class="global" data-name="ALRD">
               <h3>
                  ALRD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>14.2: Load-Reserved/Store-Conditional Instructions (Zalrsc)</p>
               
               <pre><code>const ALRD</code></pre>
            </article>
            
            <article class="global" data-name="ALRW">
               <h3>
                  ALRW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ALRW</code></pre>
            </article>
            
            <article class="global" data-name="ALUI">
               <h3>
                  ALUI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ALUI</code></pre>
            </article>
            
            <article class="global" data-name="ALW">
               <h3>
                  ALW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>2.6: Load and Store Instructions</p>
               
               <pre><code>const ALW</code></pre>
            </article>
            
            <article class="global" data-name="ALWU">
               <h3>
                  ALWU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ALWU</code></pre>
            </article>
            
            <article class="global" data-name="AMAX">
               <h3>
                  AMAX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AMAX</code></pre>
            </article>
            
            <article class="global" data-name="AMAXU">
               <h3>
                  AMAXU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AMAXU</code></pre>
            </article>
            
            <article class="global" data-name="AMIN">
               <h3>
                  AMIN 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AMIN</code></pre>
            </article>
            
            <article class="global" data-name="AMINU">
               <h3>
                  AMINU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AMINU</code></pre>
            </article>
            
            <article class="global" data-name="AMOV">
               <h3>
                  AMOV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AMOV</code></pre>
            </article>
            
            <article class="global" data-name="AMOVB">
               <h3>
                  AMOVB 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AMOVB</code></pre>
            </article>
            
            <article class="global" data-name="AMOVBU">
               <h3>
                  AMOVBU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AMOVBU</code></pre>
            </article>
            
            <article class="global" data-name="AMOVD">
               <h3>
                  AMOVD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AMOVD</code></pre>
            </article>
            
            <article class="global" data-name="AMOVF">
               <h3>
                  AMOVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AMOVF</code></pre>
            </article>
            
            <article class="global" data-name="AMOVH">
               <h3>
                  AMOVH 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AMOVH</code></pre>
            </article>
            
            <article class="global" data-name="AMOVHU">
               <h3>
                  AMOVHU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AMOVHU</code></pre>
            </article>
            
            <article class="global" data-name="AMOVW">
               <h3>
                  AMOVW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AMOVW</code></pre>
            </article>
            
            <article class="global" data-name="AMOVWU">
               <h3>
                  AMOVWU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AMOVWU</code></pre>
            </article>
            
            <article class="global" data-name="AMRET">
               <h3>
                  AMRET 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>3.3.2: Trap-Return Instructions</p>
               
               <pre><code>const AMRET</code></pre>
            </article>
            
            <article class="global" data-name="AMUL">
               <h3>
                  AMUL 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>13.1: Multiplication Operations</p>
               
               <pre><code>const AMUL</code></pre>
            </article>
            
            <article class="global" data-name="AMULH">
               <h3>
                  AMULH 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AMULH</code></pre>
            </article>
            
            <article class="global" data-name="AMULHSU">
               <h3>
                  AMULHSU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AMULHSU</code></pre>
            </article>
            
            <article class="global" data-name="AMULHU">
               <h3>
                  AMULHU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AMULHU</code></pre>
            </article>
            
            <article class="global" data-name="AMULW">
               <h3>
                  AMULW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AMULW</code></pre>
            </article>
            
            <article class="global" data-name="ANEG">
               <h3>
                  ANEG 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ANEG</code></pre>
            </article>
            
            <article class="global" data-name="ANEGW">
               <h3>
                  ANEGW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ANEGW</code></pre>
            </article>
            
            <article class="global" data-name="ANOT">
               <h3>
                  ANOT 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ANOT</code></pre>
            </article>
            
            <article class="global" data-name="AOR">
               <h3>
                  AOR 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AOR</code></pre>
            </article>
            
            <article class="global" data-name="AORCB">
               <h3>
                  AORCB 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AORCB</code></pre>
            </article>
            
            <article class="global" data-name="AORI">
               <h3>
                  AORI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AORI</code></pre>
            </article>
            
            <article class="global" data-name="AORN">
               <h3>
                  AORN 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AORN</code></pre>
            </article>
            
            <article class="global" data-name="ARDCYCLE">
               <h3>
                  ARDCYCLE 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ARDCYCLE</code></pre>
            </article>
            
            <article class="global" data-name="ARDINSTRET">
               <h3>
                  ARDINSTRET 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ARDINSTRET</code></pre>
            </article>
            
            <article class="global" data-name="ARDTIME">
               <h3>
                  ARDTIME 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ARDTIME</code></pre>
            </article>
            
            <article class="global" data-name="AREM">
               <h3>
                  AREM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AREM</code></pre>
            </article>
            
            <article class="global" data-name="AREMU">
               <h3>
                  AREMU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AREMU</code></pre>
            </article>
            
            <article class="global" data-name="AREMUW">
               <h3>
                  AREMUW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AREMUW</code></pre>
            </article>
            
            <article class="global" data-name="AREMW">
               <h3>
                  AREMW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AREMW</code></pre>
            </article>
            
            <article class="global" data-name="AREV8">
               <h3>
                  AREV8 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AREV8</code></pre>
            </article>
            
            <article class="global" data-name="AROL">
               <h3>
                  AROL 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>28.4.3: Bitwise Rotation (Zbb)</p>
               
               <pre><code>const AROL</code></pre>
            </article>
            
            <article class="global" data-name="AROLW">
               <h3>
                  AROLW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AROLW</code></pre>
            </article>
            
            <article class="global" data-name="AROR">
               <h3>
                  AROR 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AROR</code></pre>
            </article>
            
            <article class="global" data-name="ARORI">
               <h3>
                  ARORI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ARORI</code></pre>
            </article>
            
            <article class="global" data-name="ARORIW">
               <h3>
                  ARORIW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ARORIW</code></pre>
            </article>
            
            <article class="global" data-name="ARORW">
               <h3>
                  ARORW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ARORW</code></pre>
            </article>
            
            <article class="global" data-name="ASB">
               <h3>
                  ASB 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASB</code></pre>
            </article>
            
            <article class="global" data-name="ASBREAK">
               <h3>
                  ASBREAK 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASBREAK</code></pre>
            </article>
            
            <article class="global" data-name="ASCALL">
               <h3>
                  ASCALL 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASCALL</code></pre>
            </article>
            
            <article class="global" data-name="ASCD">
               <h3>
                  ASCD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASCD</code></pre>
            </article>
            
            <article class="global" data-name="ASCW">
               <h3>
                  ASCW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASCW</code></pre>
            </article>
            
            <article class="global" data-name="ASD">
               <h3>
                  ASD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASD</code></pre>
            </article>
            
            <article class="global" data-name="ASEQZ">
               <h3>
                  ASEQZ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASEQZ</code></pre>
            </article>
            
            <article class="global" data-name="ASEXTB">
               <h3>
                  ASEXTB 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASEXTB</code></pre>
            </article>
            
            <article class="global" data-name="ASEXTH">
               <h3>
                  ASEXTH 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASEXTH</code></pre>
            </article>
            
            <article class="global" data-name="ASFENCEVMA">
               <h3>
                  ASFENCEVMA 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>10.2: Supervisor Memory-Management Fence Instruction</p>
               
               <pre><code>const ASFENCEVMA</code></pre>
            </article>
            
            <article class="global" data-name="ASH">
               <h3>
                  ASH 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASH</code></pre>
            </article>
            
            <article class="global" data-name="ASH1ADD">
               <h3>
                  ASH1ADD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASH1ADD</code></pre>
            </article>
            
            <article class="global" data-name="ASH1ADDUW">
               <h3>
                  ASH1ADDUW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASH1ADDUW</code></pre>
            </article>
            
            <article class="global" data-name="ASH2ADD">
               <h3>
                  ASH2ADD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASH2ADD</code></pre>
            </article>
            
            <article class="global" data-name="ASH2ADDUW">
               <h3>
                  ASH2ADDUW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASH2ADDUW</code></pre>
            </article>
            
            <article class="global" data-name="ASH3ADD">
               <h3>
                  ASH3ADD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASH3ADD</code></pre>
            </article>
            
            <article class="global" data-name="ASH3ADDUW">
               <h3>
                  ASH3ADDUW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASH3ADDUW</code></pre>
            </article>
            
            <article class="global" data-name="ASLL">
               <h3>
                  ASLL 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASLL</code></pre>
            </article>
            
            <article class="global" data-name="ASLLI">
               <h3>
                  ASLLI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASLLI</code></pre>
            </article>
            
            <article class="global" data-name="ASLLIUW">
               <h3>
                  ASLLIUW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASLLIUW</code></pre>
            </article>
            
            <article class="global" data-name="ASLLIW">
               <h3>
                  ASLLIW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASLLIW</code></pre>
            </article>
            
            <article class="global" data-name="ASLLW">
               <h3>
                  ASLLW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASLLW</code></pre>
            </article>
            
            <article class="global" data-name="ASLT">
               <h3>
                  ASLT 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASLT</code></pre>
            </article>
            
            <article class="global" data-name="ASLTI">
               <h3>
                  ASLTI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASLTI</code></pre>
            </article>
            
            <article class="global" data-name="ASLTIU">
               <h3>
                  ASLTIU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASLTIU</code></pre>
            </article>
            
            <article class="global" data-name="ASLTU">
               <h3>
                  ASLTU 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASLTU</code></pre>
            </article>
            
            <article class="global" data-name="ASNEZ">
               <h3>
                  ASNEZ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASNEZ</code></pre>
            </article>
            
            <article class="global" data-name="ASRA">
               <h3>
                  ASRA 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASRA</code></pre>
            </article>
            
            <article class="global" data-name="ASRAI">
               <h3>
                  ASRAI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASRAI</code></pre>
            </article>
            
            <article class="global" data-name="ASRAIW">
               <h3>
                  ASRAIW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASRAIW</code></pre>
            </article>
            
            <article class="global" data-name="ASRAW">
               <h3>
                  ASRAW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASRAW</code></pre>
            </article>
            
            <article class="global" data-name="ASRET">
               <h3>
                  ASRET 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASRET</code></pre>
            </article>
            
            <article class="global" data-name="ASRL">
               <h3>
                  ASRL 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASRL</code></pre>
            </article>
            
            <article class="global" data-name="ASRLI">
               <h3>
                  ASRLI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASRLI</code></pre>
            </article>
            
            <article class="global" data-name="ASRLIW">
               <h3>
                  ASRLIW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASRLIW</code></pre>
            </article>
            
            <article class="global" data-name="ASRLW">
               <h3>
                  ASRLW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASRLW</code></pre>
            </article>
            
            <article class="global" data-name="ASUB">
               <h3>
                  ASUB 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASUB</code></pre>
            </article>
            
            <article class="global" data-name="ASUBW">
               <h3>
                  ASUBW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASUBW</code></pre>
            </article>
            
            <article class="global" data-name="ASW">
               <h3>
                  ASW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const ASW</code></pre>
            </article>
            
            <article class="global" data-name="AVAADDUVV">
               <h3>
                  AVAADDUVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.12.2. Vector Single-Width Averaging Add and Subtract</p>
               
               <pre><code>const AVAADDUVV</code></pre>
            </article>
            
            <article class="global" data-name="AVAADDUVX">
               <h3>
                  AVAADDUVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVAADDUVX</code></pre>
            </article>
            
            <article class="global" data-name="AVAADDVV">
               <h3>
                  AVAADDVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVAADDVV</code></pre>
            </article>
            
            <article class="global" data-name="AVAADDVX">
               <h3>
                  AVAADDVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVAADDVX</code></pre>
            </article>
            
            <article class="global" data-name="AVADCVIM">
               <h3>
                  AVADCVIM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVADCVIM</code></pre>
            </article>
            
            <article class="global" data-name="AVADCVVM">
               <h3>
                  AVADCVVM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.11.4. Vector Integer Add-with-Carry / Subtract-with-Borrow Instructions</p>
               
               <pre><code>const AVADCVVM</code></pre>
            </article>
            
            <article class="global" data-name="AVADCVXM">
               <h3>
                  AVADCVXM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVADCVXM</code></pre>
            </article>
            
            <article class="global" data-name="AVADDVI">
               <h3>
                  AVADDVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVADDVI</code></pre>
            </article>
            
            <article class="global" data-name="AVADDVV">
               <h3>
                  AVADDVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.11.1. Vector Single-Width Integer Add and Subtract</p>
               
               <pre><code>const AVADDVV</code></pre>
            </article>
            
            <article class="global" data-name="AVADDVX">
               <h3>
                  AVADDVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVADDVX</code></pre>
            </article>
            
            <article class="global" data-name="AVANDVI">
               <h3>
                  AVANDVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVANDVI</code></pre>
            </article>
            
            <article class="global" data-name="AVANDVV">
               <h3>
                  AVANDVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.11.5. Vector Bitwise Logical Instructions</p>
               
               <pre><code>const AVANDVV</code></pre>
            </article>
            
            <article class="global" data-name="AVANDVX">
               <h3>
                  AVANDVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVANDVX</code></pre>
            </article>
            
            <article class="global" data-name="AVASUBUVV">
               <h3>
                  AVASUBUVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVASUBUVV</code></pre>
            </article>
            
            <article class="global" data-name="AVASUBUVX">
               <h3>
                  AVASUBUVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVASUBUVX</code></pre>
            </article>
            
            <article class="global" data-name="AVASUBVV">
               <h3>
                  AVASUBVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVASUBVV</code></pre>
            </article>
            
            <article class="global" data-name="AVASUBVX">
               <h3>
                  AVASUBVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVASUBVX</code></pre>
            </article>
            
            <article class="global" data-name="AVCOMPRESSVM">
               <h3>
                  AVCOMPRESSVM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.16.5. Vector Compress Instruction</p>
               
               <pre><code>const AVCOMPRESSVM</code></pre>
            </article>
            
            <article class="global" data-name="AVCPOPM">
               <h3>
                  AVCPOPM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVCPOPM</code></pre>
            </article>
            
            <article class="global" data-name="AVDIVUVV">
               <h3>
                  AVDIVUVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.11.11. Vector Integer Divide Instructions</p>
               
               <pre><code>const AVDIVUVV</code></pre>
            </article>
            
            <article class="global" data-name="AVDIVUVX">
               <h3>
                  AVDIVUVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVDIVUVX</code></pre>
            </article>
            
            <article class="global" data-name="AVDIVVV">
               <h3>
                  AVDIVVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVDIVVV</code></pre>
            </article>
            
            <article class="global" data-name="AVDIVVX">
               <h3>
                  AVDIVVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVDIVVX</code></pre>
            </article>
            
            <article class="global" data-name="AVFADDVF">
               <h3>
                  AVFADDVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFADDVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFADDVV">
               <h3>
                  AVFADDVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.13.2. Vector Single-Width Floating-Point Add/Subtract Instructions</p>
               
               <pre><code>const AVFADDVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFCLASSV">
               <h3>
                  AVFCLASSV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.13.14. Vector Floating-Point Classify Instruction</p>
               
               <pre><code>const AVFCLASSV</code></pre>
            </article>
            
            <article class="global" data-name="AVFCVTFXUV">
               <h3>
                  AVFCVTFXUV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFCVTFXUV</code></pre>
            </article>
            
            <article class="global" data-name="AVFCVTFXV">
               <h3>
                  AVFCVTFXV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFCVTFXV</code></pre>
            </article>
            
            <article class="global" data-name="AVFCVTRTZXFV">
               <h3>
                  AVFCVTRTZXFV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFCVTRTZXFV</code></pre>
            </article>
            
            <article class="global" data-name="AVFCVTRTZXUFV">
               <h3>
                  AVFCVTRTZXUFV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFCVTRTZXUFV</code></pre>
            </article>
            
            <article class="global" data-name="AVFCVTXFV">
               <h3>
                  AVFCVTXFV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFCVTXFV</code></pre>
            </article>
            
            <article class="global" data-name="AVFCVTXUFV">
               <h3>
                  AVFCVTXUFV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.13.17. Single-Width Floating-Point/Integer Type-Convert Instructions</p>
               
               <pre><code>const AVFCVTXUFV</code></pre>
            </article>
            
            <article class="global" data-name="AVFDIVVF">
               <h3>
                  AVFDIVVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFDIVVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFDIVVV">
               <h3>
                  AVFDIVVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFDIVVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFIRSTM">
               <h3>
                  AVFIRSTM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFIRSTM</code></pre>
            </article>
            
            <article class="global" data-name="AVFMACCVF">
               <h3>
                  AVFMACCVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFMACCVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFMACCVV">
               <h3>
                  AVFMACCVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.13.6. Vector Single-Width Floating-Point Fused Multiply-Add Instructions</p>
               
               <pre><code>const AVFMACCVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFMADDVF">
               <h3>
                  AVFMADDVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFMADDVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFMADDVV">
               <h3>
                  AVFMADDVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFMADDVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFMAXVF">
               <h3>
                  AVFMAXVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFMAXVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFMAXVV">
               <h3>
                  AVFMAXVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFMAXVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFMERGEVFM">
               <h3>
                  AVFMERGEVFM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.13.15. Vector Floating-Point Merge Instruction</p>
               
               <pre><code>const AVFMERGEVFM</code></pre>
            </article>
            
            <article class="global" data-name="AVFMINVF">
               <h3>
                  AVFMINVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFMINVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFMINVV">
               <h3>
                  AVFMINVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.13.11. Vector Floating-Point MIN/MAX Instructions</p>
               
               <pre><code>const AVFMINVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFMSACVF">
               <h3>
                  AVFMSACVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFMSACVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFMSACVV">
               <h3>
                  AVFMSACVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFMSACVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFMSUBVF">
               <h3>
                  AVFMSUBVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFMSUBVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFMSUBVV">
               <h3>
                  AVFMSUBVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFMSUBVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFMULVF">
               <h3>
                  AVFMULVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFMULVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFMULVV">
               <h3>
                  AVFMULVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.13.4. Vector Single-Width Floating-Point Multiply/Divide Instructions</p>
               
               <pre><code>const AVFMULVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFMVFS">
               <h3>
                  AVFMVFS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.16.2. Floating-Point Scalar Move Instructions</p>
               
               <pre><code>const AVFMVFS</code></pre>
            </article>
            
            <article class="global" data-name="AVFMVSF">
               <h3>
                  AVFMVSF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFMVSF</code></pre>
            </article>
            
            <article class="global" data-name="AVFMVVF">
               <h3>
                  AVFMVVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.13.16. Vector Floating-Point Move Instruction</p>
               
               <pre><code>const AVFMVVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFNCVTFFW">
               <h3>
                  AVFNCVTFFW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFNCVTFFW</code></pre>
            </article>
            
            <article class="global" data-name="AVFNCVTFXUW">
               <h3>
                  AVFNCVTFXUW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFNCVTFXUW</code></pre>
            </article>
            
            <article class="global" data-name="AVFNCVTFXW">
               <h3>
                  AVFNCVTFXW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFNCVTFXW</code></pre>
            </article>
            
            <article class="global" data-name="AVFNCVTRODFFW">
               <h3>
                  AVFNCVTRODFFW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFNCVTRODFFW</code></pre>
            </article>
            
            <article class="global" data-name="AVFNCVTRTZXFW">
               <h3>
                  AVFNCVTRTZXFW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFNCVTRTZXFW</code></pre>
            </article>
            
            <article class="global" data-name="AVFNCVTRTZXUFW">
               <h3>
                  AVFNCVTRTZXUFW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFNCVTRTZXUFW</code></pre>
            </article>
            
            <article class="global" data-name="AVFNCVTXFW">
               <h3>
                  AVFNCVTXFW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFNCVTXFW</code></pre>
            </article>
            
            <article class="global" data-name="AVFNCVTXUFW">
               <h3>
                  AVFNCVTXUFW 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.13.19. Narrowing Floating-Point/Integer Type-Convert Instructions</p>
               
               <pre><code>const AVFNCVTXUFW</code></pre>
            </article>
            
            <article class="global" data-name="AVFNMACCVF">
               <h3>
                  AVFNMACCVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFNMACCVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFNMACCVV">
               <h3>
                  AVFNMACCVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFNMACCVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFNMADDVF">
               <h3>
                  AVFNMADDVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFNMADDVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFNMADDVV">
               <h3>
                  AVFNMADDVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFNMADDVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFNMSACVF">
               <h3>
                  AVFNMSACVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFNMSACVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFNMSACVV">
               <h3>
                  AVFNMSACVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFNMSACVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFNMSUBVF">
               <h3>
                  AVFNMSUBVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFNMSUBVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFNMSUBVV">
               <h3>
                  AVFNMSUBVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFNMSUBVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFRDIVVF">
               <h3>
                  AVFRDIVVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFRDIVVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFREC7V">
               <h3>
                  AVFREC7V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.13.10. Vector Floating-Point Reciprocal Estimate Instruction</p>
               
               <pre><code>const AVFREC7V</code></pre>
            </article>
            
            <article class="global" data-name="AVFREDMAXVS">
               <h3>
                  AVFREDMAXVS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFREDMAXVS</code></pre>
            </article>
            
            <article class="global" data-name="AVFREDMINVS">
               <h3>
                  AVFREDMINVS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFREDMINVS</code></pre>
            </article>
            
            <article class="global" data-name="AVFREDOSUMVS">
               <h3>
                  AVFREDOSUMVS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.14.3. Vector Single-Width Floating-Point Reduction Instructions</p>
               
               <pre><code>const AVFREDOSUMVS</code></pre>
            </article>
            
            <article class="global" data-name="AVFREDUSUMVS">
               <h3>
                  AVFREDUSUMVS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFREDUSUMVS</code></pre>
            </article>
            
            <article class="global" data-name="AVFRSQRT7V">
               <h3>
                  AVFRSQRT7V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.13.9. Vector Floating-Point Reciprocal Square-Root Estimate Instruction</p>
               
               <pre><code>const AVFRSQRT7V</code></pre>
            </article>
            
            <article class="global" data-name="AVFRSUBVF">
               <h3>
                  AVFRSUBVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFRSUBVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFSGNJNVF">
               <h3>
                  AVFSGNJNVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFSGNJNVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFSGNJNVV">
               <h3>
                  AVFSGNJNVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFSGNJNVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFSGNJVF">
               <h3>
                  AVFSGNJVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFSGNJVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFSGNJVV">
               <h3>
                  AVFSGNJVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.13.12. Vector Floating-Point Sign-Injection Instructions</p>
               
               <pre><code>const AVFSGNJVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFSGNJXVF">
               <h3>
                  AVFSGNJXVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFSGNJXVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFSGNJXVV">
               <h3>
                  AVFSGNJXVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFSGNJXVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFSLIDE1DOWNVF">
               <h3>
                  AVFSLIDE1DOWNVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFSLIDE1DOWNVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFSLIDE1UPVF">
               <h3>
                  AVFSLIDE1UPVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFSLIDE1UPVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFSQRTV">
               <h3>
                  AVFSQRTV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.13.8. Vector Floating-Point Square-Root Instruction</p>
               
               <pre><code>const AVFSQRTV</code></pre>
            </article>
            
            <article class="global" data-name="AVFSUBVF">
               <h3>
                  AVFSUBVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFSUBVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFSUBVV">
               <h3>
                  AVFSUBVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFSUBVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFWADDVF">
               <h3>
                  AVFWADDVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWADDVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFWADDVV">
               <h3>
                  AVFWADDVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.13.3. Vector Widening Floating-Point Add/Subtract Instructions</p>
               
               <pre><code>const AVFWADDVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFWADDWF">
               <h3>
                  AVFWADDWF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWADDWF</code></pre>
            </article>
            
            <article class="global" data-name="AVFWADDWV">
               <h3>
                  AVFWADDWV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWADDWV</code></pre>
            </article>
            
            <article class="global" data-name="AVFWCVTFFV">
               <h3>
                  AVFWCVTFFV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWCVTFFV</code></pre>
            </article>
            
            <article class="global" data-name="AVFWCVTFXUV">
               <h3>
                  AVFWCVTFXUV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWCVTFXUV</code></pre>
            </article>
            
            <article class="global" data-name="AVFWCVTFXV">
               <h3>
                  AVFWCVTFXV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWCVTFXV</code></pre>
            </article>
            
            <article class="global" data-name="AVFWCVTRTZXFV">
               <h3>
                  AVFWCVTRTZXFV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWCVTRTZXFV</code></pre>
            </article>
            
            <article class="global" data-name="AVFWCVTRTZXUFV">
               <h3>
                  AVFWCVTRTZXUFV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWCVTRTZXUFV</code></pre>
            </article>
            
            <article class="global" data-name="AVFWCVTXFV">
               <h3>
                  AVFWCVTXFV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWCVTXFV</code></pre>
            </article>
            
            <article class="global" data-name="AVFWCVTXUFV">
               <h3>
                  AVFWCVTXUFV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.13.18. Widening Floating-Point/Integer Type-Convert Instructions</p>
               
               <pre><code>const AVFWCVTXUFV</code></pre>
            </article>
            
            <article class="global" data-name="AVFWMACCVF">
               <h3>
                  AVFWMACCVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWMACCVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFWMACCVV">
               <h3>
                  AVFWMACCVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.13.7. Vector Widening Floating-Point Fused Multiply-Add Instructions</p>
               
               <pre><code>const AVFWMACCVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFWMSACVF">
               <h3>
                  AVFWMSACVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWMSACVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFWMSACVV">
               <h3>
                  AVFWMSACVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWMSACVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFWMULVF">
               <h3>
                  AVFWMULVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWMULVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFWMULVV">
               <h3>
                  AVFWMULVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.13.5. Vector Widening Floating-Point Multiply</p>
               
               <pre><code>const AVFWMULVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFWNMACCVF">
               <h3>
                  AVFWNMACCVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWNMACCVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFWNMACCVV">
               <h3>
                  AVFWNMACCVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWNMACCVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFWNMSACVF">
               <h3>
                  AVFWNMSACVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWNMSACVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFWNMSACVV">
               <h3>
                  AVFWNMSACVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWNMSACVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFWREDOSUMVS">
               <h3>
                  AVFWREDOSUMVS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.14.4. Vector Widening Floating-Point Reduction Instructions</p>
               
               <pre><code>const AVFWREDOSUMVS</code></pre>
            </article>
            
            <article class="global" data-name="AVFWREDUSUMVS">
               <h3>
                  AVFWREDUSUMVS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWREDUSUMVS</code></pre>
            </article>
            
            <article class="global" data-name="AVFWSUBVF">
               <h3>
                  AVFWSUBVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWSUBVF</code></pre>
            </article>
            
            <article class="global" data-name="AVFWSUBVV">
               <h3>
                  AVFWSUBVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWSUBVV</code></pre>
            </article>
            
            <article class="global" data-name="AVFWSUBWF">
               <h3>
                  AVFWSUBWF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWSUBWF</code></pre>
            </article>
            
            <article class="global" data-name="AVFWSUBWV">
               <h3>
                  AVFWSUBWV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVFWSUBWV</code></pre>
            </article>
            
            <article class="global" data-name="AVIDV">
               <h3>
                  AVIDV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVIDV</code></pre>
            </article>
            
            <article class="global" data-name="AVIOTAM">
               <h3>
                  AVIOTAM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVIOTAM</code></pre>
            </article>
            
            <article class="global" data-name="AVL1RE16V">
               <h3>
                  AVL1RE16V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVL1RE16V</code></pre>
            </article>
            
            <article class="global" data-name="AVL1RE32V">
               <h3>
                  AVL1RE32V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVL1RE32V</code></pre>
            </article>
            
            <article class="global" data-name="AVL1RE64V">
               <h3>
                  AVL1RE64V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVL1RE64V</code></pre>
            </article>
            
            <article class="global" data-name="AVL1RE8V">
               <h3>
                  AVL1RE8V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.7.9. Vector Load/Store Whole Register Instructions</p>
               
               <pre><code>const AVL1RE8V</code></pre>
            </article>
            
            <article class="global" data-name="AVL2RE16V">
               <h3>
                  AVL2RE16V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVL2RE16V</code></pre>
            </article>
            
            <article class="global" data-name="AVL2RE32V">
               <h3>
                  AVL2RE32V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVL2RE32V</code></pre>
            </article>
            
            <article class="global" data-name="AVL2RE64V">
               <h3>
                  AVL2RE64V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVL2RE64V</code></pre>
            </article>
            
            <article class="global" data-name="AVL2RE8V">
               <h3>
                  AVL2RE8V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVL2RE8V</code></pre>
            </article>
            
            <article class="global" data-name="AVL4RE16V">
               <h3>
                  AVL4RE16V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVL4RE16V</code></pre>
            </article>
            
            <article class="global" data-name="AVL4RE32V">
               <h3>
                  AVL4RE32V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVL4RE32V</code></pre>
            </article>
            
            <article class="global" data-name="AVL4RE64V">
               <h3>
                  AVL4RE64V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVL4RE64V</code></pre>
            </article>
            
            <article class="global" data-name="AVL4RE8V">
               <h3>
                  AVL4RE8V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVL4RE8V</code></pre>
            </article>
            
            <article class="global" data-name="AVL8RE16V">
               <h3>
                  AVL8RE16V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVL8RE16V</code></pre>
            </article>
            
            <article class="global" data-name="AVL8RE32V">
               <h3>
                  AVL8RE32V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVL8RE32V</code></pre>
            </article>
            
            <article class="global" data-name="AVL8RE64V">
               <h3>
                  AVL8RE64V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVL8RE64V</code></pre>
            </article>
            
            <article class="global" data-name="AVL8RE8V">
               <h3>
                  AVL8RE8V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVL8RE8V</code></pre>
            </article>
            
            <article class="global" data-name="AVLE16FFV">
               <h3>
                  AVLE16FFV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVLE16FFV</code></pre>
            </article>
            
            <article class="global" data-name="AVLE16V">
               <h3>
                  AVLE16V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVLE16V</code></pre>
            </article>
            
            <article class="global" data-name="AVLE32FFV">
               <h3>
                  AVLE32FFV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVLE32FFV</code></pre>
            </article>
            
            <article class="global" data-name="AVLE32V">
               <h3>
                  AVLE32V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVLE32V</code></pre>
            </article>
            
            <article class="global" data-name="AVLE64FFV">
               <h3>
                  AVLE64FFV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVLE64FFV</code></pre>
            </article>
            
            <article class="global" data-name="AVLE64V">
               <h3>
                  AVLE64V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVLE64V</code></pre>
            </article>
            
            <article class="global" data-name="AVLE8FFV">
               <h3>
                  AVLE8FFV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.7.7. Unit-stride Fault-Only-First Loads</p>
               
               <pre><code>const AVLE8FFV</code></pre>
            </article>
            
            <article class="global" data-name="AVLE8V">
               <h3>
                  AVLE8V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.7.4. Vector Unit-Stride Instructions</p>
               
               <pre><code>const AVLE8V</code></pre>
            </article>
            
            <article class="global" data-name="AVLMV">
               <h3>
                  AVLMV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVLMV</code></pre>
            </article>
            
            <article class="global" data-name="AVLOXEI16V">
               <h3>
                  AVLOXEI16V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVLOXEI16V</code></pre>
            </article>
            
            <article class="global" data-name="AVLOXEI32V">
               <h3>
                  AVLOXEI32V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVLOXEI32V</code></pre>
            </article>
            
            <article class="global" data-name="AVLOXEI64V">
               <h3>
                  AVLOXEI64V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVLOXEI64V</code></pre>
            </article>
            
            <article class="global" data-name="AVLOXEI8V">
               <h3>
                  AVLOXEI8V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVLOXEI8V</code></pre>
            </article>
            
            <article class="global" data-name="AVLSE16V">
               <h3>
                  AVLSE16V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVLSE16V</code></pre>
            </article>
            
            <article class="global" data-name="AVLSE32V">
               <h3>
                  AVLSE32V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVLSE32V</code></pre>
            </article>
            
            <article class="global" data-name="AVLSE64V">
               <h3>
                  AVLSE64V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVLSE64V</code></pre>
            </article>
            
            <article class="global" data-name="AVLSE8V">
               <h3>
                  AVLSE8V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.7.5. Vector Strided Instructions</p>
               
               <pre><code>const AVLSE8V</code></pre>
            </article>
            
            <article class="global" data-name="AVLUXEI16V">
               <h3>
                  AVLUXEI16V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVLUXEI16V</code></pre>
            </article>
            
            <article class="global" data-name="AVLUXEI32V">
               <h3>
                  AVLUXEI32V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVLUXEI32V</code></pre>
            </article>
            
            <article class="global" data-name="AVLUXEI64V">
               <h3>
                  AVLUXEI64V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVLUXEI64V</code></pre>
            </article>
            
            <article class="global" data-name="AVLUXEI8V">
               <h3>
                  AVLUXEI8V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.7.6. Vector Indexed Instructions</p>
               
               <pre><code>const AVLUXEI8V</code></pre>
            </article>
            
            <article class="global" data-name="AVMACCVV">
               <h3>
                  AVMACCVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.11.13. Vector Single-Width Integer Multiply-Add Instructions</p>
               
               <pre><code>const AVMACCVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMACCVX">
               <h3>
                  AVMACCVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMACCVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMADCVI">
               <h3>
                  AVMADCVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMADCVI</code></pre>
            </article>
            
            <article class="global" data-name="AVMADCVIM">
               <h3>
                  AVMADCVIM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMADCVIM</code></pre>
            </article>
            
            <article class="global" data-name="AVMADCVV">
               <h3>
                  AVMADCVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMADCVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMADCVVM">
               <h3>
                  AVMADCVVM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMADCVVM</code></pre>
            </article>
            
            <article class="global" data-name="AVMADCVX">
               <h3>
                  AVMADCVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMADCVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMADCVXM">
               <h3>
                  AVMADCVXM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMADCVXM</code></pre>
            </article>
            
            <article class="global" data-name="AVMADDVV">
               <h3>
                  AVMADDVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMADDVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMADDVX">
               <h3>
                  AVMADDVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMADDVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMANDMM">
               <h3>
                  AVMANDMM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.15. Vector Mask Instructions</p>
               
               <pre><code>const AVMANDMM</code></pre>
            </article>
            
            <article class="global" data-name="AVMANDNMM">
               <h3>
                  AVMANDNMM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMANDNMM</code></pre>
            </article>
            
            <article class="global" data-name="AVMAXUVV">
               <h3>
                  AVMAXUVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMAXUVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMAXUVX">
               <h3>
                  AVMAXUVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMAXUVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMAXVV">
               <h3>
                  AVMAXVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMAXVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMAXVX">
               <h3>
                  AVMAXVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMAXVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMERGEVIM">
               <h3>
                  AVMERGEVIM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMERGEVIM</code></pre>
            </article>
            
            <article class="global" data-name="AVMERGEVVM">
               <h3>
                  AVMERGEVVM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.11.15. Vector Integer Merge Instructions</p>
               
               <pre><code>const AVMERGEVVM</code></pre>
            </article>
            
            <article class="global" data-name="AVMERGEVXM">
               <h3>
                  AVMERGEVXM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMERGEVXM</code></pre>
            </article>
            
            <article class="global" data-name="AVMFEQVF">
               <h3>
                  AVMFEQVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMFEQVF</code></pre>
            </article>
            
            <article class="global" data-name="AVMFEQVV">
               <h3>
                  AVMFEQVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.13.13. Vector Floating-Point Compare Instructions</p>
               
               <pre><code>const AVMFEQVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMFGEVF">
               <h3>
                  AVMFGEVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMFGEVF</code></pre>
            </article>
            
            <article class="global" data-name="AVMFGTVF">
               <h3>
                  AVMFGTVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMFGTVF</code></pre>
            </article>
            
            <article class="global" data-name="AVMFLEVF">
               <h3>
                  AVMFLEVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMFLEVF</code></pre>
            </article>
            
            <article class="global" data-name="AVMFLEVV">
               <h3>
                  AVMFLEVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMFLEVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMFLTVF">
               <h3>
                  AVMFLTVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMFLTVF</code></pre>
            </article>
            
            <article class="global" data-name="AVMFLTVV">
               <h3>
                  AVMFLTVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMFLTVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMFNEVF">
               <h3>
                  AVMFNEVF 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMFNEVF</code></pre>
            </article>
            
            <article class="global" data-name="AVMFNEVV">
               <h3>
                  AVMFNEVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMFNEVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMINUVV">
               <h3>
                  AVMINUVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.11.9. Vector Integer Min/Max Instructions</p>
               
               <pre><code>const AVMINUVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMINUVX">
               <h3>
                  AVMINUVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMINUVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMINVV">
               <h3>
                  AVMINVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMINVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMINVX">
               <h3>
                  AVMINVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMINVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMNANDMM">
               <h3>
                  AVMNANDMM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMNANDMM</code></pre>
            </article>
            
            <article class="global" data-name="AVMNORMM">
               <h3>
                  AVMNORMM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMNORMM</code></pre>
            </article>
            
            <article class="global" data-name="AVMORMM">
               <h3>
                  AVMORMM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMORMM</code></pre>
            </article>
            
            <article class="global" data-name="AVMORNMM">
               <h3>
                  AVMORNMM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMORNMM</code></pre>
            </article>
            
            <article class="global" data-name="AVMSBCVV">
               <h3>
                  AVMSBCVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSBCVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMSBCVVM">
               <h3>
                  AVMSBCVVM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSBCVVM</code></pre>
            </article>
            
            <article class="global" data-name="AVMSBCVX">
               <h3>
                  AVMSBCVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSBCVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMSBCVXM">
               <h3>
                  AVMSBCVXM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSBCVXM</code></pre>
            </article>
            
            <article class="global" data-name="AVMSBFM">
               <h3>
                  AVMSBFM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSBFM</code></pre>
            </article>
            
            <article class="global" data-name="AVMSEQVI">
               <h3>
                  AVMSEQVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSEQVI</code></pre>
            </article>
            
            <article class="global" data-name="AVMSEQVV">
               <h3>
                  AVMSEQVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.11.8. Vector Integer Compare Instructions</p>
               
               <pre><code>const AVMSEQVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMSEQVX">
               <h3>
                  AVMSEQVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSEQVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMSGTUVI">
               <h3>
                  AVMSGTUVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSGTUVI</code></pre>
            </article>
            
            <article class="global" data-name="AVMSGTUVX">
               <h3>
                  AVMSGTUVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSGTUVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMSGTVI">
               <h3>
                  AVMSGTVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSGTVI</code></pre>
            </article>
            
            <article class="global" data-name="AVMSGTVX">
               <h3>
                  AVMSGTVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSGTVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMSIFM">
               <h3>
                  AVMSIFM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSIFM</code></pre>
            </article>
            
            <article class="global" data-name="AVMSLEUVI">
               <h3>
                  AVMSLEUVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSLEUVI</code></pre>
            </article>
            
            <article class="global" data-name="AVMSLEUVV">
               <h3>
                  AVMSLEUVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSLEUVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMSLEUVX">
               <h3>
                  AVMSLEUVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSLEUVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMSLEVI">
               <h3>
                  AVMSLEVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSLEVI</code></pre>
            </article>
            
            <article class="global" data-name="AVMSLEVV">
               <h3>
                  AVMSLEVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSLEVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMSLEVX">
               <h3>
                  AVMSLEVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSLEVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMSLTUVV">
               <h3>
                  AVMSLTUVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSLTUVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMSLTUVX">
               <h3>
                  AVMSLTUVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSLTUVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMSLTVV">
               <h3>
                  AVMSLTVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSLTVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMSLTVX">
               <h3>
                  AVMSLTVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSLTVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMSNEVI">
               <h3>
                  AVMSNEVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSNEVI</code></pre>
            </article>
            
            <article class="global" data-name="AVMSNEVV">
               <h3>
                  AVMSNEVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSNEVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMSNEVX">
               <h3>
                  AVMSNEVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSNEVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMSOFM">
               <h3>
                  AVMSOFM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMSOFM</code></pre>
            </article>
            
            <article class="global" data-name="AVMULHSUVV">
               <h3>
                  AVMULHSUVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMULHSUVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMULHSUVX">
               <h3>
                  AVMULHSUVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMULHSUVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMULHUVV">
               <h3>
                  AVMULHUVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMULHUVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMULHUVX">
               <h3>
                  AVMULHUVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMULHUVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMULHVV">
               <h3>
                  AVMULHVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMULHVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMULHVX">
               <h3>
                  AVMULHVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMULHVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMULVV">
               <h3>
                  AVMULVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.11.10. Vector Single-Width Integer Multiply Instructions</p>
               
               <pre><code>const AVMULVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMULVX">
               <h3>
                  AVMULVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMULVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMV1RV">
               <h3>
                  AVMV1RV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.16.6. Whole Vector Register Move</p>
               
               <pre><code>const AVMV1RV</code></pre>
            </article>
            
            <article class="global" data-name="AVMV2RV">
               <h3>
                  AVMV2RV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMV2RV</code></pre>
            </article>
            
            <article class="global" data-name="AVMV4RV">
               <h3>
                  AVMV4RV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMV4RV</code></pre>
            </article>
            
            <article class="global" data-name="AVMV8RV">
               <h3>
                  AVMV8RV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMV8RV</code></pre>
            </article>
            
            <article class="global" data-name="AVMVSX">
               <h3>
                  AVMVSX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMVSX</code></pre>
            </article>
            
            <article class="global" data-name="AVMVVI">
               <h3>
                  AVMVVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMVVI</code></pre>
            </article>
            
            <article class="global" data-name="AVMVVV">
               <h3>
                  AVMVVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.11.16. Vector Integer Move Instructions</p>
               
               <pre><code>const AVMVVV</code></pre>
            </article>
            
            <article class="global" data-name="AVMVVX">
               <h3>
                  AVMVVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMVVX</code></pre>
            </article>
            
            <article class="global" data-name="AVMVXS">
               <h3>
                  AVMVXS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.16.1. Integer Scalar Move Instructions</p>
               
               <pre><code>const AVMVXS</code></pre>
            </article>
            
            <article class="global" data-name="AVMXNORMM">
               <h3>
                  AVMXNORMM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMXNORMM</code></pre>
            </article>
            
            <article class="global" data-name="AVMXORMM">
               <h3>
                  AVMXORMM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVMXORMM</code></pre>
            </article>
            
            <article class="global" data-name="AVNCLIPUWI">
               <h3>
                  AVNCLIPUWI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVNCLIPUWI</code></pre>
            </article>
            
            <article class="global" data-name="AVNCLIPUWV">
               <h3>
                  AVNCLIPUWV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.12.5. Vector Narrowing Fixed-Point Clip Instructions</p>
               
               <pre><code>const AVNCLIPUWV</code></pre>
            </article>
            
            <article class="global" data-name="AVNCLIPUWX">
               <h3>
                  AVNCLIPUWX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVNCLIPUWX</code></pre>
            </article>
            
            <article class="global" data-name="AVNCLIPWI">
               <h3>
                  AVNCLIPWI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVNCLIPWI</code></pre>
            </article>
            
            <article class="global" data-name="AVNCLIPWV">
               <h3>
                  AVNCLIPWV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVNCLIPWV</code></pre>
            </article>
            
            <article class="global" data-name="AVNCLIPWX">
               <h3>
                  AVNCLIPWX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVNCLIPWX</code></pre>
            </article>
            
            <article class="global" data-name="AVNMSACVV">
               <h3>
                  AVNMSACVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVNMSACVV</code></pre>
            </article>
            
            <article class="global" data-name="AVNMSACVX">
               <h3>
                  AVNMSACVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVNMSACVX</code></pre>
            </article>
            
            <article class="global" data-name="AVNMSUBVV">
               <h3>
                  AVNMSUBVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVNMSUBVV</code></pre>
            </article>
            
            <article class="global" data-name="AVNMSUBVX">
               <h3>
                  AVNMSUBVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVNMSUBVX</code></pre>
            </article>
            
            <article class="global" data-name="AVNSRAWI">
               <h3>
                  AVNSRAWI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVNSRAWI</code></pre>
            </article>
            
            <article class="global" data-name="AVNSRAWV">
               <h3>
                  AVNSRAWV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVNSRAWV</code></pre>
            </article>
            
            <article class="global" data-name="AVNSRAWX">
               <h3>
                  AVNSRAWX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVNSRAWX</code></pre>
            </article>
            
            <article class="global" data-name="AVNSRLWI">
               <h3>
                  AVNSRLWI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVNSRLWI</code></pre>
            </article>
            
            <article class="global" data-name="AVNSRLWV">
               <h3>
                  AVNSRLWV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.11.7. Vector Narrowing Integer Right Shift Instructions</p>
               
               <pre><code>const AVNSRLWV</code></pre>
            </article>
            
            <article class="global" data-name="AVNSRLWX">
               <h3>
                  AVNSRLWX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVNSRLWX</code></pre>
            </article>
            
            <article class="global" data-name="AVORVI">
               <h3>
                  AVORVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVORVI</code></pre>
            </article>
            
            <article class="global" data-name="AVORVV">
               <h3>
                  AVORVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVORVV</code></pre>
            </article>
            
            <article class="global" data-name="AVORVX">
               <h3>
                  AVORVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVORVX</code></pre>
            </article>
            
            <article class="global" data-name="AVREDANDVS">
               <h3>
                  AVREDANDVS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVREDANDVS</code></pre>
            </article>
            
            <article class="global" data-name="AVREDMAXUVS">
               <h3>
                  AVREDMAXUVS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVREDMAXUVS</code></pre>
            </article>
            
            <article class="global" data-name="AVREDMAXVS">
               <h3>
                  AVREDMAXVS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVREDMAXVS</code></pre>
            </article>
            
            <article class="global" data-name="AVREDMINUVS">
               <h3>
                  AVREDMINUVS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVREDMINUVS</code></pre>
            </article>
            
            <article class="global" data-name="AVREDMINVS">
               <h3>
                  AVREDMINVS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVREDMINVS</code></pre>
            </article>
            
            <article class="global" data-name="AVREDORVS">
               <h3>
                  AVREDORVS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVREDORVS</code></pre>
            </article>
            
            <article class="global" data-name="AVREDSUMVS">
               <h3>
                  AVREDSUMVS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.14.1. Vector Single-Width Integer Reduction Instructions</p>
               
               <pre><code>const AVREDSUMVS</code></pre>
            </article>
            
            <article class="global" data-name="AVREDXORVS">
               <h3>
                  AVREDXORVS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVREDXORVS</code></pre>
            </article>
            
            <article class="global" data-name="AVREMUVV">
               <h3>
                  AVREMUVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVREMUVV</code></pre>
            </article>
            
            <article class="global" data-name="AVREMUVX">
               <h3>
                  AVREMUVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVREMUVX</code></pre>
            </article>
            
            <article class="global" data-name="AVREMVV">
               <h3>
                  AVREMVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVREMVV</code></pre>
            </article>
            
            <article class="global" data-name="AVREMVX">
               <h3>
                  AVREMVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVREMVX</code></pre>
            </article>
            
            <article class="global" data-name="AVRGATHEREI16VV">
               <h3>
                  AVRGATHEREI16VV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVRGATHEREI16VV</code></pre>
            </article>
            
            <article class="global" data-name="AVRGATHERVI">
               <h3>
                  AVRGATHERVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVRGATHERVI</code></pre>
            </article>
            
            <article class="global" data-name="AVRGATHERVV">
               <h3>
                  AVRGATHERVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.16.4. Vector Register Gather Instructions</p>
               
               <pre><code>const AVRGATHERVV</code></pre>
            </article>
            
            <article class="global" data-name="AVRGATHERVX">
               <h3>
                  AVRGATHERVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVRGATHERVX</code></pre>
            </article>
            
            <article class="global" data-name="AVRSUBVI">
               <h3>
                  AVRSUBVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVRSUBVI</code></pre>
            </article>
            
            <article class="global" data-name="AVRSUBVX">
               <h3>
                  AVRSUBVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVRSUBVX</code></pre>
            </article>
            
            <article class="global" data-name="AVS1RV">
               <h3>
                  AVS1RV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVS1RV</code></pre>
            </article>
            
            <article class="global" data-name="AVS2RV">
               <h3>
                  AVS2RV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVS2RV</code></pre>
            </article>
            
            <article class="global" data-name="AVS4RV">
               <h3>
                  AVS4RV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVS4RV</code></pre>
            </article>
            
            <article class="global" data-name="AVS8RV">
               <h3>
                  AVS8RV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVS8RV</code></pre>
            </article>
            
            <article class="global" data-name="AVSADDUVI">
               <h3>
                  AVSADDUVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSADDUVI</code></pre>
            </article>
            
            <article class="global" data-name="AVSADDUVV">
               <h3>
                  AVSADDUVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.12.1. Vector Single-Width Saturating Add and Subtract</p>
               
               <pre><code>const AVSADDUVV</code></pre>
            </article>
            
            <article class="global" data-name="AVSADDUVX">
               <h3>
                  AVSADDUVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSADDUVX</code></pre>
            </article>
            
            <article class="global" data-name="AVSADDVI">
               <h3>
                  AVSADDVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSADDVI</code></pre>
            </article>
            
            <article class="global" data-name="AVSADDVV">
               <h3>
                  AVSADDVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSADDVV</code></pre>
            </article>
            
            <article class="global" data-name="AVSADDVX">
               <h3>
                  AVSADDVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSADDVX</code></pre>
            </article>
            
            <article class="global" data-name="AVSBCVVM">
               <h3>
                  AVSBCVVM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSBCVVM</code></pre>
            </article>
            
            <article class="global" data-name="AVSBCVXM">
               <h3>
                  AVSBCVXM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSBCVXM</code></pre>
            </article>
            
            <article class="global" data-name="AVSE16V">
               <h3>
                  AVSE16V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSE16V</code></pre>
            </article>
            
            <article class="global" data-name="AVSE32V">
               <h3>
                  AVSE32V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSE32V</code></pre>
            </article>
            
            <article class="global" data-name="AVSE64V">
               <h3>
                  AVSE64V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSE64V</code></pre>
            </article>
            
            <article class="global" data-name="AVSE8V">
               <h3>
                  AVSE8V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSE8V</code></pre>
            </article>
            
            <article class="global" data-name="AVSETIVLI">
               <h3>
                  AVSETIVLI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSETIVLI</code></pre>
            </article>
            
            <article class="global" data-name="AVSETVL">
               <h3>
                  AVSETVL 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSETVL</code></pre>
            </article>
            
            <article class="global" data-name="AVSETVLI">
               <h3>
                  AVSETVLI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.6. Configuration-Setting Instructions</p>
               
               <pre><code>const AVSETVLI</code></pre>
            </article>
            
            <article class="global" data-name="AVSEXTVF2">
               <h3>
                  AVSEXTVF2 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSEXTVF2</code></pre>
            </article>
            
            <article class="global" data-name="AVSEXTVF4">
               <h3>
                  AVSEXTVF4 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSEXTVF4</code></pre>
            </article>
            
            <article class="global" data-name="AVSEXTVF8">
               <h3>
                  AVSEXTVF8 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSEXTVF8</code></pre>
            </article>
            
            <article class="global" data-name="AVSLIDE1DOWNVX">
               <h3>
                  AVSLIDE1DOWNVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSLIDE1DOWNVX</code></pre>
            </article>
            
            <article class="global" data-name="AVSLIDE1UPVX">
               <h3>
                  AVSLIDE1UPVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSLIDE1UPVX</code></pre>
            </article>
            
            <article class="global" data-name="AVSLIDEDOWNVI">
               <h3>
                  AVSLIDEDOWNVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSLIDEDOWNVI</code></pre>
            </article>
            
            <article class="global" data-name="AVSLIDEDOWNVX">
               <h3>
                  AVSLIDEDOWNVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSLIDEDOWNVX</code></pre>
            </article>
            
            <article class="global" data-name="AVSLIDEUPVI">
               <h3>
                  AVSLIDEUPVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSLIDEUPVI</code></pre>
            </article>
            
            <article class="global" data-name="AVSLIDEUPVX">
               <h3>
                  AVSLIDEUPVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.16.3. Vector Slide Instructions</p>
               
               <pre><code>const AVSLIDEUPVX</code></pre>
            </article>
            
            <article class="global" data-name="AVSLLVI">
               <h3>
                  AVSLLVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSLLVI</code></pre>
            </article>
            
            <article class="global" data-name="AVSLLVV">
               <h3>
                  AVSLLVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.11.6. Vector Single-Width Shift Instructions</p>
               
               <pre><code>const AVSLLVV</code></pre>
            </article>
            
            <article class="global" data-name="AVSLLVX">
               <h3>
                  AVSLLVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSLLVX</code></pre>
            </article>
            
            <article class="global" data-name="AVSMULVV">
               <h3>
                  AVSMULVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.12.3. Vector Single-Width Fractional Multiply with Rounding and Saturation</p>
               
               <pre><code>const AVSMULVV</code></pre>
            </article>
            
            <article class="global" data-name="AVSMULVX">
               <h3>
                  AVSMULVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSMULVX</code></pre>
            </article>
            
            <article class="global" data-name="AVSMV">
               <h3>
                  AVSMV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSMV</code></pre>
            </article>
            
            <article class="global" data-name="AVSOXEI16V">
               <h3>
                  AVSOXEI16V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSOXEI16V</code></pre>
            </article>
            
            <article class="global" data-name="AVSOXEI32V">
               <h3>
                  AVSOXEI32V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSOXEI32V</code></pre>
            </article>
            
            <article class="global" data-name="AVSOXEI64V">
               <h3>
                  AVSOXEI64V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSOXEI64V</code></pre>
            </article>
            
            <article class="global" data-name="AVSOXEI8V">
               <h3>
                  AVSOXEI8V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSOXEI8V</code></pre>
            </article>
            
            <article class="global" data-name="AVSRAVI">
               <h3>
                  AVSRAVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSRAVI</code></pre>
            </article>
            
            <article class="global" data-name="AVSRAVV">
               <h3>
                  AVSRAVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSRAVV</code></pre>
            </article>
            
            <article class="global" data-name="AVSRAVX">
               <h3>
                  AVSRAVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSRAVX</code></pre>
            </article>
            
            <article class="global" data-name="AVSRLVI">
               <h3>
                  AVSRLVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSRLVI</code></pre>
            </article>
            
            <article class="global" data-name="AVSRLVV">
               <h3>
                  AVSRLVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSRLVV</code></pre>
            </article>
            
            <article class="global" data-name="AVSRLVX">
               <h3>
                  AVSRLVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSRLVX</code></pre>
            </article>
            
            <article class="global" data-name="AVSSE16V">
               <h3>
                  AVSSE16V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSSE16V</code></pre>
            </article>
            
            <article class="global" data-name="AVSSE32V">
               <h3>
                  AVSSE32V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSSE32V</code></pre>
            </article>
            
            <article class="global" data-name="AVSSE64V">
               <h3>
                  AVSSE64V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSSE64V</code></pre>
            </article>
            
            <article class="global" data-name="AVSSE8V">
               <h3>
                  AVSSE8V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSSE8V</code></pre>
            </article>
            
            <article class="global" data-name="AVSSRAVI">
               <h3>
                  AVSSRAVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSSRAVI</code></pre>
            </article>
            
            <article class="global" data-name="AVSSRAVV">
               <h3>
                  AVSSRAVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSSRAVV</code></pre>
            </article>
            
            <article class="global" data-name="AVSSRAVX">
               <h3>
                  AVSSRAVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSSRAVX</code></pre>
            </article>
            
            <article class="global" data-name="AVSSRLVI">
               <h3>
                  AVSSRLVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSSRLVI</code></pre>
            </article>
            
            <article class="global" data-name="AVSSRLVV">
               <h3>
                  AVSSRLVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.12.4. Vector Single-Width Scaling Shift Instructions</p>
               
               <pre><code>const AVSSRLVV</code></pre>
            </article>
            
            <article class="global" data-name="AVSSRLVX">
               <h3>
                  AVSSRLVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSSRLVX</code></pre>
            </article>
            
            <article class="global" data-name="AVSSUBUVV">
               <h3>
                  AVSSUBUVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSSUBUVV</code></pre>
            </article>
            
            <article class="global" data-name="AVSSUBUVX">
               <h3>
                  AVSSUBUVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSSUBUVX</code></pre>
            </article>
            
            <article class="global" data-name="AVSSUBVV">
               <h3>
                  AVSSUBVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSSUBVV</code></pre>
            </article>
            
            <article class="global" data-name="AVSSUBVX">
               <h3>
                  AVSSUBVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSSUBVX</code></pre>
            </article>
            
            <article class="global" data-name="AVSUBVV">
               <h3>
                  AVSUBVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSUBVV</code></pre>
            </article>
            
            <article class="global" data-name="AVSUBVX">
               <h3>
                  AVSUBVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSUBVX</code></pre>
            </article>
            
            <article class="global" data-name="AVSUXEI16V">
               <h3>
                  AVSUXEI16V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSUXEI16V</code></pre>
            </article>
            
            <article class="global" data-name="AVSUXEI32V">
               <h3>
                  AVSUXEI32V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSUXEI32V</code></pre>
            </article>
            
            <article class="global" data-name="AVSUXEI64V">
               <h3>
                  AVSUXEI64V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSUXEI64V</code></pre>
            </article>
            
            <article class="global" data-name="AVSUXEI8V">
               <h3>
                  AVSUXEI8V 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVSUXEI8V</code></pre>
            </article>
            
            <article class="global" data-name="AVWADDUVV">
               <h3>
                  AVWADDUVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.11.2. Vector Widening Integer Add/Subtract</p>
               
               <pre><code>const AVWADDUVV</code></pre>
            </article>
            
            <article class="global" data-name="AVWADDUVX">
               <h3>
                  AVWADDUVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWADDUVX</code></pre>
            </article>
            
            <article class="global" data-name="AVWADDUWV">
               <h3>
                  AVWADDUWV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWADDUWV</code></pre>
            </article>
            
            <article class="global" data-name="AVWADDUWX">
               <h3>
                  AVWADDUWX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWADDUWX</code></pre>
            </article>
            
            <article class="global" data-name="AVWADDVV">
               <h3>
                  AVWADDVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWADDVV</code></pre>
            </article>
            
            <article class="global" data-name="AVWADDVX">
               <h3>
                  AVWADDVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWADDVX</code></pre>
            </article>
            
            <article class="global" data-name="AVWADDWV">
               <h3>
                  AVWADDWV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWADDWV</code></pre>
            </article>
            
            <article class="global" data-name="AVWADDWX">
               <h3>
                  AVWADDWX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWADDWX</code></pre>
            </article>
            
            <article class="global" data-name="AVWMACCSUVV">
               <h3>
                  AVWMACCSUVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWMACCSUVV</code></pre>
            </article>
            
            <article class="global" data-name="AVWMACCSUVX">
               <h3>
                  AVWMACCSUVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWMACCSUVX</code></pre>
            </article>
            
            <article class="global" data-name="AVWMACCUSVX">
               <h3>
                  AVWMACCUSVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWMACCUSVX</code></pre>
            </article>
            
            <article class="global" data-name="AVWMACCUVV">
               <h3>
                  AVWMACCUVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.11.14. Vector Widening Integer Multiply-Add Instructions</p>
               
               <pre><code>const AVWMACCUVV</code></pre>
            </article>
            
            <article class="global" data-name="AVWMACCUVX">
               <h3>
                  AVWMACCUVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWMACCUVX</code></pre>
            </article>
            
            <article class="global" data-name="AVWMACCVV">
               <h3>
                  AVWMACCVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWMACCVV</code></pre>
            </article>
            
            <article class="global" data-name="AVWMACCVX">
               <h3>
                  AVWMACCVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWMACCVX</code></pre>
            </article>
            
            <article class="global" data-name="AVWMULSUVV">
               <h3>
                  AVWMULSUVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWMULSUVV</code></pre>
            </article>
            
            <article class="global" data-name="AVWMULSUVX">
               <h3>
                  AVWMULSUVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWMULSUVX</code></pre>
            </article>
            
            <article class="global" data-name="AVWMULUVV">
               <h3>
                  AVWMULUVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWMULUVV</code></pre>
            </article>
            
            <article class="global" data-name="AVWMULUVX">
               <h3>
                  AVWMULUVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWMULUVX</code></pre>
            </article>
            
            <article class="global" data-name="AVWMULVV">
               <h3>
                  AVWMULVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.11.12. Vector Widening Integer Multiply Instructions</p>
               
               <pre><code>const AVWMULVV</code></pre>
            </article>
            
            <article class="global" data-name="AVWMULVX">
               <h3>
                  AVWMULVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWMULVX</code></pre>
            </article>
            
            <article class="global" data-name="AVWREDSUMUVS">
               <h3>
                  AVWREDSUMUVS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.14.2. Vector Widening Integer Reduction Instructions</p>
               
               <pre><code>const AVWREDSUMUVS</code></pre>
            </article>
            
            <article class="global" data-name="AVWREDSUMVS">
               <h3>
                  AVWREDSUMVS 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWREDSUMVS</code></pre>
            </article>
            
            <article class="global" data-name="AVWSUBUVV">
               <h3>
                  AVWSUBUVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWSUBUVV</code></pre>
            </article>
            
            <article class="global" data-name="AVWSUBUVX">
               <h3>
                  AVWSUBUVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWSUBUVX</code></pre>
            </article>
            
            <article class="global" data-name="AVWSUBUWV">
               <h3>
                  AVWSUBUWV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWSUBUWV</code></pre>
            </article>
            
            <article class="global" data-name="AVWSUBUWX">
               <h3>
                  AVWSUBUWX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWSUBUWX</code></pre>
            </article>
            
            <article class="global" data-name="AVWSUBVV">
               <h3>
                  AVWSUBVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWSUBVV</code></pre>
            </article>
            
            <article class="global" data-name="AVWSUBVX">
               <h3>
                  AVWSUBVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWSUBVX</code></pre>
            </article>
            
            <article class="global" data-name="AVWSUBWV">
               <h3>
                  AVWSUBWV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWSUBWV</code></pre>
            </article>
            
            <article class="global" data-name="AVWSUBWX">
               <h3>
                  AVWSUBWX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVWSUBWX</code></pre>
            </article>
            
            <article class="global" data-name="AVXORVI">
               <h3>
                  AVXORVI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVXORVI</code></pre>
            </article>
            
            <article class="global" data-name="AVXORVV">
               <h3>
                  AVXORVV 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVXORVV</code></pre>
            </article>
            
            <article class="global" data-name="AVXORVX">
               <h3>
                  AVXORVX 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVXORVX</code></pre>
            </article>
            
            <article class="global" data-name="AVZEXTVF2">
               <h3>
                  AVZEXTVF2 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>31.11.3. Vector Integer Extension</p>
               
               <pre><code>const AVZEXTVF2</code></pre>
            </article>
            
            <article class="global" data-name="AVZEXTVF4">
               <h3>
                  AVZEXTVF4 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVZEXTVF4</code></pre>
            </article>
            
            <article class="global" data-name="AVZEXTVF8">
               <h3>
                  AVZEXTVF8 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AVZEXTVF8</code></pre>
            </article>
            
            <article class="global" data-name="AWFI">
               <h3>
                  AWFI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>3.3.3: Wait for Interrupt</p>
               
               <pre><code>const AWFI</code></pre>
            </article>
            
            <article class="global" data-name="AWORD">
               <h3>
                  AWORD 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>The escape hatch. Inserts a single 32-bit word.</p>
               
               <pre><code>const AWORD</code></pre>
            </article>
            
            <article class="global" data-name="AXNOR">
               <h3>
                  AXNOR 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AXNOR</code></pre>
            </article>
            
            <article class="global" data-name="AXOR">
               <h3>
                  AXOR 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AXOR</code></pre>
            </article>
            
            <article class="global" data-name="AXORI">
               <h3>
                  AXORI 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AXORI</code></pre>
            </article>
            
            <article class="global" data-name="AZEXTH">
               <h3>
                  AZEXTH 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>RISC-V mnemonics, as defined in the "opcodes" and "opcodes-pseudo" files
at https://github.com/riscv/riscv-opcodes.
As well as some pseudo-mnemonics (e.g. MOV) used only in the assembler.
See also "The RISC-V Instruction Set Manual" at https://riscv.org/technical/specifications/.
If you modify this table, you MUST run 'go generate' to regenerate anames.go!</p>
               
               <pre><code>const AZEXTH</code></pre>
            </article>
            
            <article class="global" data-name="Anames">
               <h3>
                  Anames 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <pre><code>var Anames = []string{...}</code></pre>
            </article>
            
            <article class="global" data-name="BTypeImmMask">
               <h3>
                  BTypeImmMask 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>BTypeImmMask is a mask including only the immediate portion of
B-type instructions.</p>
               
               <pre><code>const BTypeImmMask = 0xfe000f80</code></pre>
            </article>
            
            <article class="global" data-name="CBTypeImmMask">
               <h3>
                  CBTypeImmMask 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>CBTypeImmMask is a mask including only the immediate portion of
CB-type instructions.</p>
               
               <pre><code>const CBTypeImmMask = 0x1c7c</code></pre>
            </article>
            
            <article class="global" data-name="CJTypeImmMask">
               <h3>
                  CJTypeImmMask 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>CJTypeImmMask is a mask including only the immediate portion of
CJ-type instructions.</p>
               
               <pre><code>const CJTypeImmMask = 0x1f7c</code></pre>
            </article>
            
            <article class="global" data-name="ITypeImmMask">
               <h3>
                  ITypeImmMask 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>ITypeImmMask is a mask including only the immediate portion of
I-type instructions.</p>
               
               <pre><code>const ITypeImmMask = 0xfff00000</code></pre>
            </article>
            
            <article class="global" data-name="JTypeImmMask">
               <h3>
                  JTypeImmMask 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>JTypeImmMask is a mask including only the immediate portion of
J-type instructions.</p>
               
               <pre><code>const JTypeImmMask = 0xfffff000</code></pre>
            </article>
            
            <article class="global" data-name="LinkRISCV64">
               <h3>
                  LinkRISCV64 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <pre><code>var LinkRISCV64 = obj.LinkArch{...}</code></pre>
            </article>
            
            <article class="global" data-name="NEED_CALL_RELOC">
               <h3>
                  NEED_CALL_RELOC 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>NEED_CALL_RELOC is set on an AUIPC instruction to indicate that it
is the first instruction in an AUIPC + JAL pair that needs a
R_RISCV_CALL relocation.</p>
               
               <pre><code>const NEED_CALL_RELOC</code></pre>
            </article>
            
            <article class="global" data-name="NEED_JAL_RELOC">
               <h3>
                  NEED_JAL_RELOC 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>NEED_JAL_RELOC is set on JAL instructions to indicate that a
R_RISCV_JAL relocation is needed.</p>
               
               <pre><code>const NEED_JAL_RELOC</code></pre>
            </article>
            
            <article class="global" data-name="NEED_PCREL_ITYPE_RELOC">
               <h3>
                  NEED_PCREL_ITYPE_RELOC 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>NEED_PCREL_ITYPE_RELOC is set on AUIPC instructions to indicate that
it is the first instruction in an AUIPC + I-type pair that needs a
R_RISCV_PCREL_ITYPE relocation.</p>
               
               <pre><code>const NEED_PCREL_ITYPE_RELOC</code></pre>
            </article>
            
            <article class="global" data-name="NEED_PCREL_STYPE_RELOC">
               <h3>
                  NEED_PCREL_STYPE_RELOC 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>NEED_PCREL_STYPE_RELOC is set on AUIPC instructions to indicate that
it is the first instruction in an AUIPC + S-type pair that needs a
R_RISCV_PCREL_STYPE relocation.</p>
               
               <pre><code>const NEED_PCREL_STYPE_RELOC</code></pre>
            </article>
            
            <article class="global" data-name="REGG">
               <h3>
                  REGG 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REGG = REG_G</code></pre>
            </article>
            
            <article class="global" data-name="REGSP">
               <h3>
                  REGSP 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>Names generated by the SSA compiler.</p>
               
               <pre><code>const REGSP = REG_SP</code></pre>
            </article>
            
            <article class="global" data-name="REG_A0">
               <h3>
                  REG_A0 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_A0 = REG_X10</code></pre>
            </article>
            
            <article class="global" data-name="REG_A1">
               <h3>
                  REG_A1 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_A1 = REG_X11</code></pre>
            </article>
            
            <article class="global" data-name="REG_A2">
               <h3>
                  REG_A2 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_A2 = REG_X12</code></pre>
            </article>
            
            <article class="global" data-name="REG_A3">
               <h3>
                  REG_A3 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_A3 = REG_X13</code></pre>
            </article>
            
            <article class="global" data-name="REG_A4">
               <h3>
                  REG_A4 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_A4 = REG_X14</code></pre>
            </article>
            
            <article class="global" data-name="REG_A5">
               <h3>
                  REG_A5 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_A5 = REG_X15</code></pre>
            </article>
            
            <article class="global" data-name="REG_A6">
               <h3>
                  REG_A6 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_A6 = REG_X16</code></pre>
            </article>
            
            <article class="global" data-name="REG_A7">
               <h3>
                  REG_A7 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_A7 = REG_X17</code></pre>
            </article>
            
            <article class="global" data-name="REG_CTXT">
               <h3>
                  REG_CTXT 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>Go runtime register names.</p>
               
               <pre><code>const REG_CTXT = REG_S10</code></pre>
            </article>
            
            <article class="global" data-name="REG_END">
               <h3>
                  REG_END 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>This marks the end of the register numbering.</p>
               
               <pre><code>const REG_END</code></pre>
            </article>
            
            <article class="global" data-name="REG_F0">
               <h3>
                  REG_F0 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>Floating Point register numberings.</p>
               
               <pre><code>const REG_F0</code></pre>
            </article>
            
            <article class="global" data-name="REG_F1">
               <h3>
                  REG_F1 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F1</code></pre>
            </article>
            
            <article class="global" data-name="REG_F10">
               <h3>
                  REG_F10 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F10</code></pre>
            </article>
            
            <article class="global" data-name="REG_F11">
               <h3>
                  REG_F11 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F11</code></pre>
            </article>
            
            <article class="global" data-name="REG_F12">
               <h3>
                  REG_F12 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F12</code></pre>
            </article>
            
            <article class="global" data-name="REG_F13">
               <h3>
                  REG_F13 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F13</code></pre>
            </article>
            
            <article class="global" data-name="REG_F14">
               <h3>
                  REG_F14 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F14</code></pre>
            </article>
            
            <article class="global" data-name="REG_F15">
               <h3>
                  REG_F15 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F15</code></pre>
            </article>
            
            <article class="global" data-name="REG_F16">
               <h3>
                  REG_F16 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F16</code></pre>
            </article>
            
            <article class="global" data-name="REG_F17">
               <h3>
                  REG_F17 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F17</code></pre>
            </article>
            
            <article class="global" data-name="REG_F18">
               <h3>
                  REG_F18 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F18</code></pre>
            </article>
            
            <article class="global" data-name="REG_F19">
               <h3>
                  REG_F19 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F19</code></pre>
            </article>
            
            <article class="global" data-name="REG_F2">
               <h3>
                  REG_F2 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F2</code></pre>
            </article>
            
            <article class="global" data-name="REG_F20">
               <h3>
                  REG_F20 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F20</code></pre>
            </article>
            
            <article class="global" data-name="REG_F21">
               <h3>
                  REG_F21 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F21</code></pre>
            </article>
            
            <article class="global" data-name="REG_F22">
               <h3>
                  REG_F22 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F22</code></pre>
            </article>
            
            <article class="global" data-name="REG_F23">
               <h3>
                  REG_F23 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F23</code></pre>
            </article>
            
            <article class="global" data-name="REG_F24">
               <h3>
                  REG_F24 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F24</code></pre>
            </article>
            
            <article class="global" data-name="REG_F25">
               <h3>
                  REG_F25 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F25</code></pre>
            </article>
            
            <article class="global" data-name="REG_F26">
               <h3>
                  REG_F26 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F26</code></pre>
            </article>
            
            <article class="global" data-name="REG_F27">
               <h3>
                  REG_F27 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F27</code></pre>
            </article>
            
            <article class="global" data-name="REG_F28">
               <h3>
                  REG_F28 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F28</code></pre>
            </article>
            
            <article class="global" data-name="REG_F29">
               <h3>
                  REG_F29 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F29</code></pre>
            </article>
            
            <article class="global" data-name="REG_F3">
               <h3>
                  REG_F3 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F3</code></pre>
            </article>
            
            <article class="global" data-name="REG_F30">
               <h3>
                  REG_F30 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F30</code></pre>
            </article>
            
            <article class="global" data-name="REG_F31">
               <h3>
                  REG_F31 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F31</code></pre>
            </article>
            
            <article class="global" data-name="REG_F4">
               <h3>
                  REG_F4 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F4</code></pre>
            </article>
            
            <article class="global" data-name="REG_F5">
               <h3>
                  REG_F5 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F5</code></pre>
            </article>
            
            <article class="global" data-name="REG_F6">
               <h3>
                  REG_F6 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F6</code></pre>
            </article>
            
            <article class="global" data-name="REG_F7">
               <h3>
                  REG_F7 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F7</code></pre>
            </article>
            
            <article class="global" data-name="REG_F8">
               <h3>
                  REG_F8 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F8</code></pre>
            </article>
            
            <article class="global" data-name="REG_F9">
               <h3>
                  REG_F9 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_F9</code></pre>
            </article>
            
            <article class="global" data-name="REG_FA0">
               <h3>
                  REG_FA0 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FA0 = REG_F10</code></pre>
            </article>
            
            <article class="global" data-name="REG_FA1">
               <h3>
                  REG_FA1 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FA1 = REG_F11</code></pre>
            </article>
            
            <article class="global" data-name="REG_FA2">
               <h3>
                  REG_FA2 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FA2 = REG_F12</code></pre>
            </article>
            
            <article class="global" data-name="REG_FA3">
               <h3>
                  REG_FA3 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FA3 = REG_F13</code></pre>
            </article>
            
            <article class="global" data-name="REG_FA4">
               <h3>
                  REG_FA4 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FA4 = REG_F14</code></pre>
            </article>
            
            <article class="global" data-name="REG_FA5">
               <h3>
                  REG_FA5 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FA5 = REG_F15</code></pre>
            </article>
            
            <article class="global" data-name="REG_FA6">
               <h3>
                  REG_FA6 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FA6 = REG_F16</code></pre>
            </article>
            
            <article class="global" data-name="REG_FA7">
               <h3>
                  REG_FA7 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FA7 = REG_F17</code></pre>
            </article>
            
            <article class="global" data-name="REG_FS0">
               <h3>
                  REG_FS0 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FS0 = REG_F8</code></pre>
            </article>
            
            <article class="global" data-name="REG_FS1">
               <h3>
                  REG_FS1 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FS1 = REG_F9</code></pre>
            </article>
            
            <article class="global" data-name="REG_FS10">
               <h3>
                  REG_FS10 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FS10 = REG_F26</code></pre>
            </article>
            
            <article class="global" data-name="REG_FS11">
               <h3>
                  REG_FS11 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FS11 = REG_F27</code></pre>
            </article>
            
            <article class="global" data-name="REG_FS2">
               <h3>
                  REG_FS2 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FS2 = REG_F18</code></pre>
            </article>
            
            <article class="global" data-name="REG_FS3">
               <h3>
                  REG_FS3 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FS3 = REG_F19</code></pre>
            </article>
            
            <article class="global" data-name="REG_FS4">
               <h3>
                  REG_FS4 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FS4 = REG_F20</code></pre>
            </article>
            
            <article class="global" data-name="REG_FS5">
               <h3>
                  REG_FS5 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FS5 = REG_F21</code></pre>
            </article>
            
            <article class="global" data-name="REG_FS6">
               <h3>
                  REG_FS6 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FS6 = REG_F22</code></pre>
            </article>
            
            <article class="global" data-name="REG_FS7">
               <h3>
                  REG_FS7 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FS7 = REG_F23</code></pre>
            </article>
            
            <article class="global" data-name="REG_FS8">
               <h3>
                  REG_FS8 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FS8 = REG_F24</code></pre>
            </article>
            
            <article class="global" data-name="REG_FS9">
               <h3>
                  REG_FS9 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FS9 = REG_F25</code></pre>
            </article>
            
            <article class="global" data-name="REG_FT0">
               <h3>
                  REG_FT0 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>ABI names for floating point registers.</p>
               
               <pre><code>const REG_FT0 = REG_F0</code></pre>
            </article>
            
            <article class="global" data-name="REG_FT1">
               <h3>
                  REG_FT1 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FT1 = REG_F1</code></pre>
            </article>
            
            <article class="global" data-name="REG_FT10">
               <h3>
                  REG_FT10 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FT10 = REG_F30</code></pre>
            </article>
            
            <article class="global" data-name="REG_FT11">
               <h3>
                  REG_FT11 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FT11 = REG_F31</code></pre>
            </article>
            
            <article class="global" data-name="REG_FT2">
               <h3>
                  REG_FT2 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FT2 = REG_F2</code></pre>
            </article>
            
            <article class="global" data-name="REG_FT3">
               <h3>
                  REG_FT3 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FT3 = REG_F3</code></pre>
            </article>
            
            <article class="global" data-name="REG_FT4">
               <h3>
                  REG_FT4 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FT4 = REG_F4</code></pre>
            </article>
            
            <article class="global" data-name="REG_FT5">
               <h3>
                  REG_FT5 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FT5 = REG_F5</code></pre>
            </article>
            
            <article class="global" data-name="REG_FT6">
               <h3>
                  REG_FT6 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FT6 = REG_F6</code></pre>
            </article>
            
            <article class="global" data-name="REG_FT7">
               <h3>
                  REG_FT7 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FT7 = REG_F7</code></pre>
            </article>
            
            <article class="global" data-name="REG_FT8">
               <h3>
                  REG_FT8 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FT8 = REG_F28</code></pre>
            </article>
            
            <article class="global" data-name="REG_FT9">
               <h3>
                  REG_FT9 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_FT9 = REG_F29</code></pre>
            </article>
            
            <article class="global" data-name="REG_G">
               <h3>
                  REG_G 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_G = REG_S11</code></pre>
            </article>
            
            <article class="global" data-name="REG_GP">
               <h3>
                  REG_GP 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_GP = REG_X3</code></pre>
            </article>
            
            <article class="global" data-name="REG_LR">
               <h3>
                  REG_LR 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_LR = REG_RA</code></pre>
            </article>
            
            <article class="global" data-name="REG_RA">
               <h3>
                  REG_RA 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_RA = REG_X1</code></pre>
            </article>
            
            <article class="global" data-name="REG_S0">
               <h3>
                  REG_S0 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_S0 = REG_X8</code></pre>
            </article>
            
            <article class="global" data-name="REG_S1">
               <h3>
                  REG_S1 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_S1 = REG_X9</code></pre>
            </article>
            
            <article class="global" data-name="REG_S10">
               <h3>
                  REG_S10 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_S10 = REG_X26</code></pre>
            </article>
            
            <article class="global" data-name="REG_S11">
               <h3>
                  REG_S11 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_S11 = REG_X27</code></pre>
            </article>
            
            <article class="global" data-name="REG_S2">
               <h3>
                  REG_S2 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_S2 = REG_X18</code></pre>
            </article>
            
            <article class="global" data-name="REG_S3">
               <h3>
                  REG_S3 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_S3 = REG_X19</code></pre>
            </article>
            
            <article class="global" data-name="REG_S4">
               <h3>
                  REG_S4 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_S4 = REG_X20</code></pre>
            </article>
            
            <article class="global" data-name="REG_S5">
               <h3>
                  REG_S5 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_S5 = REG_X21</code></pre>
            </article>
            
            <article class="global" data-name="REG_S6">
               <h3>
                  REG_S6 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_S6 = REG_X22</code></pre>
            </article>
            
            <article class="global" data-name="REG_S7">
               <h3>
                  REG_S7 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_S7 = REG_X23</code></pre>
            </article>
            
            <article class="global" data-name="REG_S8">
               <h3>
                  REG_S8 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_S8 = REG_X24</code></pre>
            </article>
            
            <article class="global" data-name="REG_S9">
               <h3>
                  REG_S9 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_S9 = REG_X25</code></pre>
            </article>
            
            <article class="global" data-name="REG_SP">
               <h3>
                  REG_SP 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_SP = REG_X2</code></pre>
            </article>
            
            <article class="global" data-name="REG_T0">
               <h3>
                  REG_T0 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_T0 = REG_X5</code></pre>
            </article>
            
            <article class="global" data-name="REG_T1">
               <h3>
                  REG_T1 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_T1 = REG_X6</code></pre>
            </article>
            
            <article class="global" data-name="REG_T2">
               <h3>
                  REG_T2 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_T2 = REG_X7</code></pre>
            </article>
            
            <article class="global" data-name="REG_T3">
               <h3>
                  REG_T3 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_T3 = REG_X28</code></pre>
            </article>
            
            <article class="global" data-name="REG_T4">
               <h3>
                  REG_T4 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_T4 = REG_X29</code></pre>
            </article>
            
            <article class="global" data-name="REG_T5">
               <h3>
                  REG_T5 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_T5 = REG_X30</code></pre>
            </article>
            
            <article class="global" data-name="REG_T6">
               <h3>
                  REG_T6 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_T6 = REG_X31</code></pre>
            </article>
            
            <article class="global" data-name="REG_TMP">
               <h3>
                  REG_TMP 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_TMP = REG_T6</code></pre>
            </article>
            
            <article class="global" data-name="REG_TP">
               <h3>
                  REG_TP 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_TP = REG_X4</code></pre>
            </article>
            
            <article class="global" data-name="REG_V0">
               <h3>
                  REG_V0 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>Vector register numberings.</p>
               
               <pre><code>const REG_V0</code></pre>
            </article>
            
            <article class="global" data-name="REG_V1">
               <h3>
                  REG_V1 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V1</code></pre>
            </article>
            
            <article class="global" data-name="REG_V10">
               <h3>
                  REG_V10 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V10</code></pre>
            </article>
            
            <article class="global" data-name="REG_V11">
               <h3>
                  REG_V11 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V11</code></pre>
            </article>
            
            <article class="global" data-name="REG_V12">
               <h3>
                  REG_V12 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V12</code></pre>
            </article>
            
            <article class="global" data-name="REG_V13">
               <h3>
                  REG_V13 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V13</code></pre>
            </article>
            
            <article class="global" data-name="REG_V14">
               <h3>
                  REG_V14 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V14</code></pre>
            </article>
            
            <article class="global" data-name="REG_V15">
               <h3>
                  REG_V15 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V15</code></pre>
            </article>
            
            <article class="global" data-name="REG_V16">
               <h3>
                  REG_V16 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V16</code></pre>
            </article>
            
            <article class="global" data-name="REG_V17">
               <h3>
                  REG_V17 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V17</code></pre>
            </article>
            
            <article class="global" data-name="REG_V18">
               <h3>
                  REG_V18 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V18</code></pre>
            </article>
            
            <article class="global" data-name="REG_V19">
               <h3>
                  REG_V19 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V19</code></pre>
            </article>
            
            <article class="global" data-name="REG_V2">
               <h3>
                  REG_V2 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V2</code></pre>
            </article>
            
            <article class="global" data-name="REG_V20">
               <h3>
                  REG_V20 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V20</code></pre>
            </article>
            
            <article class="global" data-name="REG_V21">
               <h3>
                  REG_V21 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V21</code></pre>
            </article>
            
            <article class="global" data-name="REG_V22">
               <h3>
                  REG_V22 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V22</code></pre>
            </article>
            
            <article class="global" data-name="REG_V23">
               <h3>
                  REG_V23 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V23</code></pre>
            </article>
            
            <article class="global" data-name="REG_V24">
               <h3>
                  REG_V24 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V24</code></pre>
            </article>
            
            <article class="global" data-name="REG_V25">
               <h3>
                  REG_V25 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V25</code></pre>
            </article>
            
            <article class="global" data-name="REG_V26">
               <h3>
                  REG_V26 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V26</code></pre>
            </article>
            
            <article class="global" data-name="REG_V27">
               <h3>
                  REG_V27 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V27</code></pre>
            </article>
            
            <article class="global" data-name="REG_V28">
               <h3>
                  REG_V28 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V28</code></pre>
            </article>
            
            <article class="global" data-name="REG_V29">
               <h3>
                  REG_V29 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V29</code></pre>
            </article>
            
            <article class="global" data-name="REG_V3">
               <h3>
                  REG_V3 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V3</code></pre>
            </article>
            
            <article class="global" data-name="REG_V30">
               <h3>
                  REG_V30 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V30</code></pre>
            </article>
            
            <article class="global" data-name="REG_V31">
               <h3>
                  REG_V31 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V31</code></pre>
            </article>
            
            <article class="global" data-name="REG_V4">
               <h3>
                  REG_V4 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V4</code></pre>
            </article>
            
            <article class="global" data-name="REG_V5">
               <h3>
                  REG_V5 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V5</code></pre>
            </article>
            
            <article class="global" data-name="REG_V6">
               <h3>
                  REG_V6 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V6</code></pre>
            </article>
            
            <article class="global" data-name="REG_V7">
               <h3>
                  REG_V7 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V7</code></pre>
            </article>
            
            <article class="global" data-name="REG_V8">
               <h3>
                  REG_V8 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V8</code></pre>
            </article>
            
            <article class="global" data-name="REG_V9">
               <h3>
                  REG_V9 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_V9</code></pre>
            </article>
            
            <article class="global" data-name="REG_X0">
               <h3>
                  REG_X0 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>Base register numberings.</p>
               
               <pre><code>const REG_X0 = *ast.BinaryExpr</code></pre>
            </article>
            
            <article class="global" data-name="REG_X1">
               <h3>
                  REG_X1 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X1</code></pre>
            </article>
            
            <article class="global" data-name="REG_X10">
               <h3>
                  REG_X10 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X10</code></pre>
            </article>
            
            <article class="global" data-name="REG_X11">
               <h3>
                  REG_X11 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X11</code></pre>
            </article>
            
            <article class="global" data-name="REG_X12">
               <h3>
                  REG_X12 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X12</code></pre>
            </article>
            
            <article class="global" data-name="REG_X13">
               <h3>
                  REG_X13 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X13</code></pre>
            </article>
            
            <article class="global" data-name="REG_X14">
               <h3>
                  REG_X14 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X14</code></pre>
            </article>
            
            <article class="global" data-name="REG_X15">
               <h3>
                  REG_X15 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X15</code></pre>
            </article>
            
            <article class="global" data-name="REG_X16">
               <h3>
                  REG_X16 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X16</code></pre>
            </article>
            
            <article class="global" data-name="REG_X17">
               <h3>
                  REG_X17 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X17</code></pre>
            </article>
            
            <article class="global" data-name="REG_X18">
               <h3>
                  REG_X18 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X18</code></pre>
            </article>
            
            <article class="global" data-name="REG_X19">
               <h3>
                  REG_X19 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X19</code></pre>
            </article>
            
            <article class="global" data-name="REG_X2">
               <h3>
                  REG_X2 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X2</code></pre>
            </article>
            
            <article class="global" data-name="REG_X20">
               <h3>
                  REG_X20 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X20</code></pre>
            </article>
            
            <article class="global" data-name="REG_X21">
               <h3>
                  REG_X21 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X21</code></pre>
            </article>
            
            <article class="global" data-name="REG_X22">
               <h3>
                  REG_X22 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X22</code></pre>
            </article>
            
            <article class="global" data-name="REG_X23">
               <h3>
                  REG_X23 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X23</code></pre>
            </article>
            
            <article class="global" data-name="REG_X24">
               <h3>
                  REG_X24 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X24</code></pre>
            </article>
            
            <article class="global" data-name="REG_X25">
               <h3>
                  REG_X25 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X25</code></pre>
            </article>
            
            <article class="global" data-name="REG_X26">
               <h3>
                  REG_X26 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X26</code></pre>
            </article>
            
            <article class="global" data-name="REG_X27">
               <h3>
                  REG_X27 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X27</code></pre>
            </article>
            
            <article class="global" data-name="REG_X28">
               <h3>
                  REG_X28 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X28</code></pre>
            </article>
            
            <article class="global" data-name="REG_X29">
               <h3>
                  REG_X29 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X29</code></pre>
            </article>
            
            <article class="global" data-name="REG_X3">
               <h3>
                  REG_X3 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X3</code></pre>
            </article>
            
            <article class="global" data-name="REG_X30">
               <h3>
                  REG_X30 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X30</code></pre>
            </article>
            
            <article class="global" data-name="REG_X31">
               <h3>
                  REG_X31 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X31</code></pre>
            </article>
            
            <article class="global" data-name="REG_X4">
               <h3>
                  REG_X4 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X4</code></pre>
            </article>
            
            <article class="global" data-name="REG_X5">
               <h3>
                  REG_X5 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X5</code></pre>
            </article>
            
            <article class="global" data-name="REG_X6">
               <h3>
                  REG_X6 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X6</code></pre>
            </article>
            
            <article class="global" data-name="REG_X7">
               <h3>
                  REG_X7 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X7</code></pre>
            </article>
            
            <article class="global" data-name="REG_X8">
               <h3>
                  REG_X8 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X8</code></pre>
            </article>
            
            <article class="global" data-name="REG_X9">
               <h3>
                  REG_X9 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const REG_X9</code></pre>
            </article>
            
            <article class="global" data-name="REG_ZERO">
               <h3>
                  REG_ZERO 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>General registers reassigned to ABI names.</p>
               
               <pre><code>const REG_ZERO = REG_X0</code></pre>
            </article>
            
            <article class="global" data-name="RISCV64DWARFRegisters">
               <h3>
                  RISCV64DWARFRegisters 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <p>https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/master/riscv-dwarf.adoc#dwarf-register-numbers</p>
               
               <pre><code>var RISCV64DWARFRegisters = map[int16]int16{...}</code></pre>
            </article>
            
            <article class="global" data-name="RM_RDN">
               <h3>
                  RM_RDN 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const RM_RDN</code></pre>
            </article>
            
            <article class="global" data-name="RM_RMM">
               <h3>
                  RM_RMM 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const RM_RMM</code></pre>
            </article>
            
            <article class="global" data-name="RM_RNE">
               <h3>
                  RM_RNE 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const RM_RNE uint8 = iota</code></pre>
            </article>
            
            <article class="global" data-name="RM_RTZ">
               <h3>
                  RM_RTZ 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const RM_RTZ</code></pre>
            </article>
            
            <article class="global" data-name="RM_RUP">
               <h3>
                  RM_RUP 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const RM_RUP</code></pre>
            </article>
            
            <article class="global" data-name="STypeImmMask">
               <h3>
                  STypeImmMask 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>STypeImmMask is a mask including only the immediate portion of
S-type instructions.</p>
               
               <pre><code>const STypeImmMask = 0xfe000f80</code></pre>
            </article>
            
            <article class="global" data-name="USES_REG_TMP">
               <h3>
                  USES_REG_TMP 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>USES_REG_TMP indicates that a machine instruction generated from the
corresponding *obj.Prog uses the temporary register.</p>
               
               <pre><code>const USES_REG_TMP = *ast.BinaryExpr</code></pre>
            </article>
            
            <article class="global" data-name="UTypeImmMask">
               <h3>
                  UTypeImmMask 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <p>UTypeImmMask is a mask including only the immediate portion of
U-type instructions.</p>
               
               <pre><code>const UTypeImmMask = 0xfffff000</code></pre>
            </article>
            
            <article class="global" data-name="bEncoding">
               <h3>
                  bEncoding 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <pre><code>var bEncoding = encoding{...}</code></pre>
            </article>
            
            <article class="global" data-name="badEncoding">
               <h3>
                  badEncoding 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <p>badEncoding is used when an invalid op is encountered.
An error has already been generated, so let anything else through.</p>
               
               <pre><code>var badEncoding = encoding{...}</code></pre>
            </article>
            
            <article class="global" data-name="iFEncoding">
               <h3>
                  iFEncoding 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <pre><code>var iFEncoding = encoding{...}</code></pre>
            </article>
            
            <article class="global" data-name="iIIEncoding">
               <h3>
                  iIIEncoding 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <pre><code>var iIIEncoding = encoding{...}</code></pre>
            </article>
            
            <article class="global" data-name="instructions">
               <h3>
                  instructions 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <p>instructions contains details of RISC-V instructions, including
their encoding type. Entries are masked with obj.AMask to keep
indices small.</p>
               
               <pre><code>var instructions = [*ast.BinaryExpr]instructionData{...}</code></pre>
            </article>
            
            <article class="global" data-name="jEncoding">
               <h3>
                  jEncoding 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <pre><code>var jEncoding = encoding{...}</code></pre>
            </article>
            
            <article class="global" data-name="pseudoOpEncoding">
               <h3>
                  pseudoOpEncoding 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <p>pseudoOpEncoding panics if encoding is attempted, but does no validation.</p>
               
               <pre><code>var pseudoOpEncoding = encoding{...}</code></pre>
            </article>
            
            <article class="global" data-name="rFFEncoding">
               <h3>
                  rFFEncoding 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <pre><code>var rFFEncoding = encoding{...}</code></pre>
            </article>
            
            <article class="global" data-name="rFFFEncoding">
               <h3>
                  rFFFEncoding 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <pre><code>var rFFFEncoding = encoding{...}</code></pre>
            </article>
            
            <article class="global" data-name="rFFFFEncoding">
               <h3>
                  rFFFFEncoding 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <pre><code>var rFFFFEncoding = encoding{...}</code></pre>
            </article>
            
            <article class="global" data-name="rFFIEncoding">
               <h3>
                  rFFIEncoding 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <pre><code>var rFFIEncoding = encoding{...}</code></pre>
            </article>
            
            <article class="global" data-name="rFIEncoding">
               <h3>
                  rFIEncoding 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <pre><code>var rFIEncoding = encoding{...}</code></pre>
            </article>
            
            <article class="global" data-name="rIFEncoding">
               <h3>
                  rIFEncoding 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <pre><code>var rIFEncoding = encoding{...}</code></pre>
            </article>
            
            <article class="global" data-name="rIIEncoding">
               <h3>
                  rIIEncoding 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <pre><code>var rIIEncoding = encoding{...}</code></pre>
            </article>
            
            <article class="global" data-name="rIIIEncoding">
               <h3>
                  rIIIEncoding 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <pre><code>var rIIIEncoding = encoding{...}</code></pre>
            </article>
            
            <article class="global" data-name="rawEncoding">
               <h3>
                  rawEncoding 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <p>rawEncoding encodes a raw instruction byte sequence.</p>
               
               <pre><code>var rawEncoding = encoding{...}</code></pre>
            </article>
            
            <article class="global" data-name="rmSuffixBit">
               <h3>
                  rmSuffixBit 
                  <span class="badge const-badge">const</span>
                  
               </h3>
               
               <pre><code>const rmSuffixBit uint8 = *ast.BinaryExpr</code></pre>
            </article>
            
            <article class="global" data-name="rmSuffixSet">
               <h3>
                  rmSuffixSet 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <p>opSuffix encoding to uint8 which fit into p.Scond</p>
               
               <pre><code>var rmSuffixSet = map[string]uint8{...}</code></pre>
            </article>
            
            <article class="global" data-name="sFEncoding">
               <h3>
                  sFEncoding 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <pre><code>var sFEncoding = encoding{...}</code></pre>
            </article>
            
            <article class="global" data-name="sIEncoding">
               <h3>
                  sIEncoding 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <pre><code>var sIEncoding = encoding{...}</code></pre>
            </article>
            
            <article class="global" data-name="uEncoding">
               <h3>
                  uEncoding 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <pre><code>var uEncoding = encoding{...}</code></pre>
            </article>
            
            <article class="global" data-name="unaryDst">
               <h3>
                  unaryDst 
                  <span class="badge var-badge">var</span>
                  
               </h3>
               
               <p>All unary instructions which write to their arguments (as opposed to reading
from them) go here. The assembly parser uses this information to populate
its AST in a semantically reasonable way.
Any instructions not listed here are assumed to either be non-unary or to read
from its argument.</p>
               
               <pre><code>var unaryDst = map[obj.As]bool{...}</code></pre>
            </article>
            
         </section>
            
         <section id="structs">
            <h2>Structs</h2>
            
            <article class="struct" data-name="encoding">
               <h3>
                  encoding
                  <span class="badge">struct</span>
               </h3>
               
               <pre
                  class="fields-block"
               ><code class="fields-code">type encoding struct {
encode func(*instruction) uint32
validate func(*obj.Link, *instruction)
length int
}</code></pre>
            </article>
            
            <article class="struct" data-name="inst">
               <h3>
                  inst
                  <span class="badge">struct</span>
               </h3>
               
               <pre
                  class="fields-block"
               ><code class="fields-code">type inst struct {
opcode uint32
funct3 uint32
rs1 uint32
rs2 uint32
csr int64
funct7 uint32
}</code></pre>
            </article>
            
            <article class="struct" data-name="instruction">
               <h3>
                  instruction
                  <span class="badge">struct</span>
               </h3>
               
               <pre
                  class="fields-block"
               ><code class="fields-code">type instruction struct {
p *obj.Prog
as obj.As
rd uint32
rs1 uint32
rs2 uint32
rs3 uint32
imm int64
funct3 uint32
funct7 uint32
}</code></pre>
            </article>
            
            <article class="struct" data-name="instructionData">
               <h3>
                  instructionData
                  <span class="badge">struct</span>
               </h3>
               
               <p>instructionData specifies details relating to a RISC-V instruction.</p>
               
               <pre
                  class="fields-block"
               ><code class="fields-code">type instructionData struct {
enc encoding
immForm obj.As
ternary bool
}</code></pre>
            </article>
            
         </section>
          
         <section id="functions">
            <h2>Functions</h2>
            
            <article class="function" data-name="EncodeBImmediate">
               <h3>
                  EncodeBImmediate 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func EncodeBImmediate(imm int64) (int64, error)</code></pre>
            </article>
            
            <article class="function" data-name="EncodeCBImmediate">
               <h3>
                  EncodeCBImmediate 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func EncodeCBImmediate(imm int64) (int64, error)</code></pre>
            </article>
            
            <article class="function" data-name="EncodeCJImmediate">
               <h3>
                  EncodeCJImmediate 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func EncodeCJImmediate(imm int64) (int64, error)</code></pre>
            </article>
            
            <article class="function" data-name="EncodeIImmediate">
               <h3>
                  EncodeIImmediate 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func EncodeIImmediate(imm int64) (int64, error)</code></pre>
            </article>
            
            <article class="function" data-name="EncodeJImmediate">
               <h3>
                  EncodeJImmediate 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func EncodeJImmediate(imm int64) (int64, error)</code></pre>
            </article>
            
            <article class="function" data-name="EncodeSImmediate">
               <h3>
                  EncodeSImmediate 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func EncodeSImmediate(imm int64) (int64, error)</code></pre>
            </article>
            
            <article class="function" data-name="EncodeUImmediate">
               <h3>
                  EncodeUImmediate 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func EncodeUImmediate(imm int64) (int64, error)</code></pre>
            </article>
            
            <article class="function" data-name="InvertBranch">
               <h3>
                  InvertBranch 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>InvertBranch inverts the condition of a conditional branch.</p>
               
               <pre><code>func InvertBranch(as obj.As) obj.As</code></pre>
            </article>
            
            <article class="function" data-name="ParseSuffix">
               <h3>
                  ParseSuffix 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func ParseSuffix(prog *obj.Prog, cond string) (err error)</code></pre>
            </article>
            
            <article class="function" data-name="RegName">
               <h3>
                  RegName 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func RegName(r int) string</code></pre>
            </article>
            
            <article class="function" data-name="Split32BitImmediate">
               <h3>
                  Split32BitImmediate 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>Split32BitImmediate splits a signed 32-bit immediate into a signed 20-bit
upper immediate and a signed 12-bit lower immediate to be added to the upper
result. For example, high may be used in LUI and low in a following ADDI to
generate a full 32-bit constant.</p>
               
               <pre><code>func Split32BitImmediate(imm int64) (low int64, high int64, err error)</code></pre>
            </article>
            
            <article class="function" data-name="String">
               <h3>
                  String 
                  <span class="badge method-badge">method</span>
                  
               </h3>
               
               <pre><code>func (ins *instruction) String() string</code></pre>
            </article>
            
            <article class="function" data-name="addrToReg">
               <h3>
                  addrToReg 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>addrToReg extracts the register from an Addr, handling special Addr.Names.</p>
               
               <pre><code>func addrToReg(a obj.Addr) int16</code></pre>
            </article>
            
            <article class="function" data-name="assemble">
               <h3>
                  assemble 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>assemble emits machine code.
It is called at the very end of the assembly process.</p>
               
               <pre><code>func assemble(ctxt *obj.Link, cursym *obj.LSym, newprog obj.ProgAlloc)</code></pre>
            </article>
            
            <article class="function" data-name="buildop">
               <h3>
                  buildop 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func buildop(ctxt *obj.Link)</code></pre>
            </article>
            
            <article class="function" data-name="containsCall">
               <h3>
                  containsCall 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>containsCall reports whether the symbol contains a CALL (or equivalent)
instruction. Must be called after progedit.</p>
               
               <pre><code>func containsCall(sym *obj.LSym) bool</code></pre>
            </article>
            
            <article class="function" data-name="encode">
               <h3>
                  encode 
                  <span class="badge method-badge">method</span>
                  
               </h3>
               
               <pre><code>func (ins *instruction) encode() (uint32, error)</code></pre>
            </article>
            
            <article class="function" data-name="encode">
               <h3>
                  encode 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func encode(a obj.As) *inst</code></pre>
            </article>
            
            <article class="function" data-name="encodeB">
               <h3>
                  encodeB 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>encodeB encodes a B-type RISC-V instruction.</p>
               
               <pre><code>func encodeB(ins *instruction) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeBImmediate">
               <h3>
                  encodeBImmediate 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>encodeBImmediate encodes an immediate for a B-type RISC-V instruction.</p>
               
               <pre><code>func encodeBImmediate(imm uint32) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeCBImmediate">
               <h3>
                  encodeCBImmediate 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>encodeCBImmediate encodes an immediate for a CB-type RISC-V instruction.</p>
               
               <pre><code>func encodeCBImmediate(imm uint32) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeCJImmediate">
               <h3>
                  encodeCJImmediate 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>encodeCJImmediate encodes an immediate for a CJ-type RISC-V instruction.</p>
               
               <pre><code>func encodeCJImmediate(imm uint32) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeI">
               <h3>
                  encodeI 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>encodeI encodes an I-type RISC-V instruction.</p>
               
               <pre><code>func encodeI(as obj.As, rs1 uint32, rd uint32, imm uint32) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeIF">
               <h3>
                  encodeIF 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func encodeIF(ins *instruction) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeIII">
               <h3>
                  encodeIII 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func encodeIII(ins *instruction) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeJ">
               <h3>
                  encodeJ 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>encodeJ encodes a J-type RISC-V instruction.</p>
               
               <pre><code>func encodeJ(ins *instruction) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeJImmediate">
               <h3>
                  encodeJImmediate 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>encodeJImmediate encodes an immediate for a J-type RISC-V instruction.</p>
               
               <pre><code>func encodeJImmediate(imm uint32) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeR">
               <h3>
                  encodeR 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>encodeR encodes an R-type RISC-V instruction.</p>
               
               <pre><code>func encodeR(as obj.As, rs1 uint32, rs2 uint32, rd uint32, funct3 uint32, funct7 uint32) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeR4">
               <h3>
                  encodeR4 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>encodeR4 encodes an R4-type RISC-V instruction.</p>
               
               <pre><code>func encodeR4(as obj.As, rs1 uint32, rs2 uint32, rs3 uint32, rd uint32, funct3 uint32, funct2 uint32) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeRFF">
               <h3>
                  encodeRFF 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func encodeRFF(ins *instruction) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeRFFF">
               <h3>
                  encodeRFFF 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func encodeRFFF(ins *instruction) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeRFFFF">
               <h3>
                  encodeRFFFF 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func encodeRFFFF(ins *instruction) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeRFFI">
               <h3>
                  encodeRFFI 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func encodeRFFI(ins *instruction) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeRFI">
               <h3>
                  encodeRFI 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func encodeRFI(ins *instruction) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeRIF">
               <h3>
                  encodeRIF 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func encodeRIF(ins *instruction) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeRII">
               <h3>
                  encodeRII 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func encodeRII(ins *instruction) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeRIII">
               <h3>
                  encodeRIII 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func encodeRIII(ins *instruction) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeRawIns">
               <h3>
                  encodeRawIns 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func encodeRawIns(ins *instruction) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeS">
               <h3>
                  encodeS 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>encodeS encodes an S-type RISC-V instruction.</p>
               
               <pre><code>func encodeS(as obj.As, rs1 uint32, rs2 uint32, imm uint32) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeSF">
               <h3>
                  encodeSF 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func encodeSF(ins *instruction) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeSI">
               <h3>
                  encodeSI 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func encodeSI(ins *instruction) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodeU">
               <h3>
                  encodeU 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>encodeU encodes a U-type RISC-V instruction.</p>
               
               <pre><code>func encodeU(ins *instruction) uint32</code></pre>
            </article>
            
            <article class="function" data-name="encodingForAs">
               <h3>
                  encodingForAs 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>encodingForAs returns the encoding for an obj.As.</p>
               
               <pre><code>func encodingForAs(as obj.As) (*encoding, error)</code></pre>
            </article>
            
            <article class="function" data-name="extractBitAndShift">
               <h3>
                  extractBitAndShift 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>extractBitAndShift extracts the specified bit from the given immediate,
before shifting it to the requested position and returning it.</p>
               
               <pre><code>func extractBitAndShift(imm uint32, bit int, pos int) uint32</code></pre>
            </article>
            
            <article class="function" data-name="immEven">
               <h3>
                  immEven 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>immEven checks that the immediate is a multiple of two. If it
is not, an error is returned.</p>
               
               <pre><code>func immEven(x int64) error</code></pre>
            </article>
            
            <article class="function" data-name="immI">
               <h3>
                  immI 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>immI extracts the signed integer of the specified size from an immediate.</p>
               
               <pre><code>func immI(as obj.As, imm int64, nbits uint) uint32</code></pre>
            </article>
            
            <article class="function" data-name="immIFits">
               <h3>
                  immIFits 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>immIFits checks whether the immediate value x fits in nbits bits
as a signed integer. If it does not, an error is returned.</p>
               
               <pre><code>func immIFits(x int64, nbits uint) error</code></pre>
            </article>
            
            <article class="function" data-name="init">
               <h3>
                  init 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func init()</code></pre>
            </article>
            
            <article class="function" data-name="instructionDataForAs">
               <h3>
                  instructionDataForAs 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>instructionDataForAs returns the instruction data for an obj.As.</p>
               
               <pre><code>func instructionDataForAs(as obj.As) (*instructionData, error)</code></pre>
            </article>
            
            <article class="function" data-name="instructionForProg">
               <h3>
                  instructionForProg 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>instructionForProg returns the default *obj.Prog to instruction mapping.</p>
               
               <pre><code>func instructionForProg(p *obj.Prog) *instruction</code></pre>
            </article>
            
            <article class="function" data-name="instructionsForLoad">
               <h3>
                  instructionsForLoad 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>instructionsForLoad returns the machine instructions for a load. The load
instruction is specified by as and the base/source register is specified
by rs, instead of the obj.Prog.</p>
               
               <pre><code>func instructionsForLoad(p *obj.Prog, as obj.As, rs int16) []*instruction</code></pre>
            </article>
            
            <article class="function" data-name="instructionsForMOV">
               <h3>
                  instructionsForMOV 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>instructionsForMOV returns the machine instructions for an *obj.Prog that
uses a MOV pseudo-instruction.</p>
               
               <pre><code>func instructionsForMOV(p *obj.Prog) []*instruction</code></pre>
            </article>
            
            <article class="function" data-name="instructionsForOpImmediate">
               <h3>
                  instructionsForOpImmediate 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>instructionsForOpImmediate returns the machine instructions for an immediate
operand. The instruction is specified by as and the source register is
specified by rs, instead of the obj.Prog.</p>
               
               <pre><code>func instructionsForOpImmediate(p *obj.Prog, as obj.As, rs int16) []*instruction</code></pre>
            </article>
            
            <article class="function" data-name="instructionsForProg">
               <h3>
                  instructionsForProg 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>instructionsForProg returns the machine instructions for an *obj.Prog.</p>
               
               <pre><code>func instructionsForProg(p *obj.Prog) []*instruction</code></pre>
            </article>
            
            <article class="function" data-name="instructionsForRotate">
               <h3>
                  instructionsForRotate 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>instructionsForRotate returns the machine instructions for a bitwise rotation.</p>
               
               <pre><code>func instructionsForRotate(p *obj.Prog, ins *instruction) []*instruction</code></pre>
            </article>
            
            <article class="function" data-name="instructionsForStore">
               <h3>
                  instructionsForStore 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>instructionsForStore returns the machine instructions for a store. The store
instruction is specified by as and the target/source register is specified
by rd, instead of the obj.Prog.</p>
               
               <pre><code>func instructionsForStore(p *obj.Prog, as obj.As, rd int16) []*instruction</code></pre>
            </article>
            
            <article class="function" data-name="instructionsForTLS">
               <h3>
                  instructionsForTLS 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func instructionsForTLS(p *obj.Prog, ins *instruction) []*instruction</code></pre>
            </article>
            
            <article class="function" data-name="instructionsForTLSLoad">
               <h3>
                  instructionsForTLSLoad 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func instructionsForTLSLoad(p *obj.Prog) []*instruction</code></pre>
            </article>
            
            <article class="function" data-name="instructionsForTLSStore">
               <h3>
                  instructionsForTLSStore 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func instructionsForTLSStore(p *obj.Prog) []*instruction</code></pre>
            </article>
            
            <article class="function" data-name="isUnsafePoint">
               <h3>
                  isUnsafePoint 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func isUnsafePoint(p *obj.Prog) bool</code></pre>
            </article>
            
            <article class="function" data-name="jalToSym">
               <h3>
                  jalToSym 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func jalToSym(ctxt *obj.Link, p *obj.Prog, lr int16)</code></pre>
            </article>
            
            <article class="function" data-name="length">
               <h3>
                  length 
                  <span class="badge method-badge">method</span>
                  
               </h3>
               
               <pre><code>func (ins *instruction) length() int</code></pre>
            </article>
            
            <article class="function" data-name="markRelocs">
               <h3>
                  markRelocs 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>markRelocs marks an obj.Prog that specifies a MOV pseudo-instruction and
requires relocation.</p>
               
               <pre><code>func markRelocs(p *obj.Prog)</code></pre>
            </article>
            
            <article class="function" data-name="movToLoad">
               <h3>
                  movToLoad 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>movToLoad converts a MOV mnemonic into the corresponding load instruction.</p>
               
               <pre><code>func movToLoad(mnemonic obj.As) obj.As</code></pre>
            </article>
            
            <article class="function" data-name="movToStore">
               <h3>
                  movToStore 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>movToStore converts a MOV mnemonic into the corresponding store instruction.</p>
               
               <pre><code>func movToStore(mnemonic obj.As) obj.As</code></pre>
            </article>
            
            <article class="function" data-name="opSuffixString">
               <h3>
                  opSuffixString 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func opSuffixString(s uint8) string</code></pre>
            </article>
            
            <article class="function" data-name="pcAlignPadLength">
               <h3>
                  pcAlignPadLength 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func pcAlignPadLength(pc int64, alignedValue int64) int</code></pre>
            </article>
            
            <article class="function" data-name="preprocess">
               <h3>
                  preprocess 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>preprocess generates prologue and epilogue code, computes PC-relative branch
and jump offsets, and resolves pseudo-registers.
preprocess is called once per linker symbol.
When preprocess finishes, all instructions in the symbol are either
concrete, real RISC-V instructions or directive pseudo-ops like TEXT,
PCDATA, and FUNCDATA.</p>
               
               <pre><code>func preprocess(ctxt *obj.Link, cursym *obj.LSym, newprog obj.ProgAlloc)</code></pre>
            </article>
            
            <article class="function" data-name="progedit">
               <h3>
                  progedit 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>progedit is called individually for each *obj.Prog. It normalizes instruction
formats and eliminates as many pseudo-instructions as possible.</p>
               
               <pre><code>func progedit(ctxt *obj.Link, p *obj.Prog, newprog obj.ProgAlloc)</code></pre>
            </article>
            
            <article class="function" data-name="regAddr">
               <h3>
                  regAddr 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>regAddr extracts a register from an Addr.</p>
               
               <pre><code>func regAddr(a obj.Addr, min uint32, max uint32) uint32</code></pre>
            </article>
            
            <article class="function" data-name="regF">
               <h3>
                  regF 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>regF returns a float register.</p>
               
               <pre><code>func regF(r uint32) uint32</code></pre>
            </article>
            
            <article class="function" data-name="regFAddr">
               <h3>
                  regFAddr 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>regFAddr extracts the float register from an Addr.</p>
               
               <pre><code>func regFAddr(a obj.Addr) uint32</code></pre>
            </article>
            
            <article class="function" data-name="regI">
               <h3>
                  regI 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>regI returns an integer register.</p>
               
               <pre><code>func regI(r uint32) uint32</code></pre>
            </article>
            
            <article class="function" data-name="regIAddr">
               <h3>
                  regIAddr 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>regIAddr extracts the integer register from an Addr.</p>
               
               <pre><code>func regIAddr(a obj.Addr) uint32</code></pre>
            </article>
            
            <article class="function" data-name="regV">
               <h3>
                  regV 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>regV returns a vector register.</p>
               
               <pre><code>func regV(r uint32) uint32</code></pre>
            </article>
            
            <article class="function" data-name="regVal">
               <h3>
                  regVal 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func regVal(r uint32, min uint32, max uint32) uint32</code></pre>
            </article>
            
            <article class="function" data-name="rmSuffixEncode">
               <h3>
                  rmSuffixEncode 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func rmSuffixEncode(s string) (uint8, error)</code></pre>
            </article>
            
            <article class="function" data-name="rmSuffixString">
               <h3>
                  rmSuffixString 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func rmSuffixString(u uint8) (string, error)</code></pre>
            </article>
            
            <article class="function" data-name="setPCs">
               <h3>
                  setPCs 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>setPCs sets the Pc field in all instructions reachable from p.
It uses pc as the initial value and returns the next available pc.</p>
               
               <pre><code>func setPCs(p *obj.Prog, pc int64) int64</code></pre>
            </article>
            
            <article class="function" data-name="signExtend">
               <h3>
                  signExtend 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>signExtend sign extends val starting at bit bit.</p>
               
               <pre><code>func signExtend(val int64, bit uint) int64</code></pre>
            </article>
            
            <article class="function" data-name="stackOffset">
               <h3>
                  stackOffset 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>stackOffset updates Addr offsets based on the current stack size.
The stack looks like:
-------------------
|                 |
|      PARAMs     |
|                 |
|                 |
-------------------
|    Parent RA    |   SP on function entry
-------------------
|                 |
|                 |
|       AUTOs     |
|                 |
|                 |
-------------------
|        RA       |   SP during function execution
-------------------
FixedFrameSize makes other packages aware of the space allocated for RA.
A nicer version of this diagram can be found on slide 21 of the presentation
attached to https://golang.org/issue/16922#issuecomment-243748180.</p>
               
               <pre><code>func stackOffset(a *obj.Addr, stacksize int64)</code></pre>
            </article>
            
            <article class="function" data-name="stacksplit">
               <h3>
                  stacksplit 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func stacksplit(ctxt *obj.Link, p *obj.Prog, cursym *obj.LSym, newprog obj.ProgAlloc, framesize int64) *obj.Prog</code></pre>
            </article>
            
            <article class="function" data-name="usesRegTmp">
               <h3>
                  usesRegTmp 
                  <span class="badge method-badge">method</span>
                  
               </h3>
               
               <pre><code>func (ins *instruction) usesRegTmp() bool</code></pre>
            </article>
            
            <article class="function" data-name="validate">
               <h3>
                  validate 
                  <span class="badge method-badge">method</span>
                  
               </h3>
               
               <pre><code>func (ins *instruction) validate(ctxt *obj.Link)</code></pre>
            </article>
            
            <article class="function" data-name="validateB">
               <h3>
                  validateB 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func validateB(ctxt *obj.Link, ins *instruction)</code></pre>
            </article>
            
            <article class="function" data-name="validateIF">
               <h3>
                  validateIF 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func validateIF(ctxt *obj.Link, ins *instruction)</code></pre>
            </article>
            
            <article class="function" data-name="validateIII">
               <h3>
                  validateIII 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func validateIII(ctxt *obj.Link, ins *instruction)</code></pre>
            </article>
            
            <article class="function" data-name="validateJ">
               <h3>
                  validateJ 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func validateJ(ctxt *obj.Link, ins *instruction)</code></pre>
            </article>
            
            <article class="function" data-name="validateRFF">
               <h3>
                  validateRFF 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func validateRFF(ctxt *obj.Link, ins *instruction)</code></pre>
            </article>
            
            <article class="function" data-name="validateRFFF">
               <h3>
                  validateRFFF 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func validateRFFF(ctxt *obj.Link, ins *instruction)</code></pre>
            </article>
            
            <article class="function" data-name="validateRFFFF">
               <h3>
                  validateRFFFF 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func validateRFFFF(ctxt *obj.Link, ins *instruction)</code></pre>
            </article>
            
            <article class="function" data-name="validateRFFI">
               <h3>
                  validateRFFI 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func validateRFFI(ctxt *obj.Link, ins *instruction)</code></pre>
            </article>
            
            <article class="function" data-name="validateRFI">
               <h3>
                  validateRFI 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func validateRFI(ctxt *obj.Link, ins *instruction)</code></pre>
            </article>
            
            <article class="function" data-name="validateRIF">
               <h3>
                  validateRIF 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func validateRIF(ctxt *obj.Link, ins *instruction)</code></pre>
            </article>
            
            <article class="function" data-name="validateRII">
               <h3>
                  validateRII 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func validateRII(ctxt *obj.Link, ins *instruction)</code></pre>
            </article>
            
            <article class="function" data-name="validateRIII">
               <h3>
                  validateRIII 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func validateRIII(ctxt *obj.Link, ins *instruction)</code></pre>
            </article>
            
            <article class="function" data-name="validateRaw">
               <h3>
                  validateRaw 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func validateRaw(ctxt *obj.Link, ins *instruction)</code></pre>
            </article>
            
            <article class="function" data-name="validateSF">
               <h3>
                  validateSF 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func validateSF(ctxt *obj.Link, ins *instruction)</code></pre>
            </article>
            
            <article class="function" data-name="validateSI">
               <h3>
                  validateSI 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func validateSI(ctxt *obj.Link, ins *instruction)</code></pre>
            </article>
            
            <article class="function" data-name="validateU">
               <h3>
                  validateU 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func validateU(ctxt *obj.Link, ins *instruction)</code></pre>
            </article>
            
            <article class="function" data-name="wantEvenOffset">
               <h3>
                  wantEvenOffset 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>wantEvenOffset checks that the offset is a multiple of two.</p>
               
               <pre><code>func wantEvenOffset(ctxt *obj.Link, ins *instruction, offset int64)</code></pre>
            </article>
            
            <article class="function" data-name="wantFloatReg">
               <h3>
                  wantFloatReg 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>wantFloatReg checks that r is a floating-point register.</p>
               
               <pre><code>func wantFloatReg(ctxt *obj.Link, ins *instruction, pos string, r uint32)</code></pre>
            </article>
            
            <article class="function" data-name="wantImmI">
               <h3>
                  wantImmI 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func wantImmI(ctxt *obj.Link, ins *instruction, imm int64, nbits uint)</code></pre>
            </article>
            
            <article class="function" data-name="wantIntReg">
               <h3>
                  wantIntReg 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>wantIntReg checks that r is an integer register.</p>
               
               <pre><code>func wantIntReg(ctxt *obj.Link, ins *instruction, pos string, r uint32)</code></pre>
            </article>
            
            <article class="function" data-name="wantNoneReg">
               <h3>
                  wantNoneReg 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func wantNoneReg(ctxt *obj.Link, ins *instruction, pos string, r uint32)</code></pre>
            </article>
            
            <article class="function" data-name="wantReg">
               <h3>
                  wantReg 
                  <span class="badge">function</span>
                  
               </h3>
               
               <pre><code>func wantReg(ctxt *obj.Link, ins *instruction, pos string, descr string, r uint32, min uint32, max uint32)</code></pre>
            </article>
            
            <article class="function" data-name="wantVectorReg">
               <h3>
                  wantVectorReg 
                  <span class="badge">function</span>
                  
               </h3>
               
               <p>wantVectorReg checks that r is a vector register.</p>
               
               <pre><code>func wantVectorReg(ctxt *obj.Link, ins *instruction, pos string, r uint32)</code></pre>
            </article>
            
         </section>
         
      </main>

      <script>
         function isPrivate(name) {
            return /^[a-z]/.test(name);
         }

         document.addEventListener("DOMContentLoaded", () => {
            const toggles = {
               functions: document.getElementById("showPrivateFunctions"),
               imports: document.getElementById("showImports"),
               structs: document.getElementById("showPrivateStructs"),
               fields: document.getElementById("showPrivateFields"),
               globals: document.getElementById("showPrivateGlobals"),
               types: document.getElementById("showPrivateTypes"),
               interfaces: document.getElementById(
                  "showPrivateInterfaces"
               ),
            };

            const hideInitial = (selector, toggle) => {
               document.querySelectorAll(selector).forEach((el) => {
                  const name = el.dataset.name;
                  if (isPrivate(name)) {
                     el.classList.add("private", "hidden");
                  }
               });

               if (toggle) {
                  toggle.addEventListener("change", () => {
                     const show = toggle.checked;
                     document
                        .querySelectorAll(`${selector}.private`)
                        .forEach((el) => {
                           el.classList.toggle("hidden", !show);
                        });
                  });
               }
            };

            hideInitial("article.imports", toggles.imports);
            hideInitial("article.function", toggles.functions);
            hideInitial("article.struct", toggles.structs);
            hideInitial("article.global", toggles.globals);
            hideInitial("article.type", toggles.types);
            hideInitial("article.interface", toggles.interfaces);

            document
               .querySelectorAll("article.struct")
               .forEach((article) => {
                  const codeBlock =
                     article.querySelector("code.fields-code");
                  if (!codeBlock) return;

                  const lines = codeBlock.innerHTML.split("\n");
                  const newContent = lines
                     .map((line) => {
                        const trimmed = line.trim();
                        const nameMatch = trimmed.match(
                           /^([A-Za-z_][A-Za-z0-9_]*)/
                        );
                        if (!nameMatch && trimmed != "}") {
                           return `<span class="field-line">${line}</span>`;
                        }
                        if (nameMatch == null) return;
                        const name = nameMatch[1];
                        const isPriv = isPrivate(name);
                        return `<span class="field-line${
                           isPriv ? " hidden private" : ""
                        }" data-name="${name}">${line}</span>`;
                     })
                     .join("");

                  codeBlock.innerHTML = newContent;

                  if (toggles.fields) {
                     toggles.fields.addEventListener("change", () => {
                        const show = toggles.fields.checked;
                        article
                           .querySelectorAll(".field-line.private")
                           .forEach((el) =>
                              el.classList.toggle("hidden", !show)
                           );
                     });
                  }
               });

            // Handle private methods in interfaces
            document
               .querySelectorAll("article.interface")
               .forEach((article) => {
                  const codeBlock = article.querySelector(
                     "code.methods-code"
                  );
                  if (!codeBlock) return;

                  const lines = codeBlock.innerHTML.split("\n");
                  const newContent = lines
                     .map((line) => {
                        const trimmed = line.trim();
                        const nameMatch = trimmed.match(
                           /^([A-Za-z_][A-Za-z0-9_]*)/
                        );
                        if (!nameMatch) {
                           return `<span class="method-line">${line}</span>`;
                        }

                        const name = nameMatch[1];
                        const isPriv = isPrivate(name);
                        return `<span class="method-line${
                           isPriv ? " hidden private" : ""
                        }" data-name="${name}">${line}</span>`;
                     })
                     .join("");

                  codeBlock.innerHTML = newContent;

                  if (toggles.fields) {
                     // Reuse fields toggle for interface methods
                     toggles.fields.addEventListener("change", () => {
                        const show = toggles.fields.checked;
                        article
                           .querySelectorAll(".method-line.private")
                           .forEach((el) =>
                              el.classList.toggle("hidden", !show)
                           );
                     });
                  }
               });

            const searchInput = document.getElementById("searchInput");
            if (searchInput) {
               searchInput.addEventListener("input", () => {
                  const query = searchInput.value.trim().toLowerCase();

                  document.querySelectorAll("article").forEach((el) => {
                     const name = el.dataset.name;
                     if (!name) return;

                     const matches =
                        query === "" ||
                        name.toLowerCase().includes(query) ||
                        (el.textContent &&
                           el.textContent.toLowerCase().includes(query));

                     if (matches) {
                        // Only show if not hidden by privacy filters
                        const isPrivateEl =
                           el.classList.contains("private");
                        const shouldShowPrivate =
                           getPrivateToggleState(el);

                        if (!isPrivateEl || shouldShowPrivate) {
                           el.classList.remove("hidden");
                        }
                     } else {
                        el.classList.add("hidden");
                     }
                  });
               });
            }

            // Helper function to check if private elements should be shown
            function getPrivateToggleState(element) {
               if (element.classList.contains("function")) {
                  return toggles.functions?.checked || false;
               } else if (element.classList.contains("struct")) {
                  return toggles.structs?.checked || false;
               } else if (element.classList.contains("global")) {
                  return toggles.globals?.checked || false;
               } else if (element.classList.contains("type")) {
                  return toggles.types?.checked || false;
               } else if (element.classList.contains("interface")) {
                  return toggles.interfaces?.checked || false;
               } else if (element.classList.contains("imports")) {
                  return toggles.imports?.checked || false;
               }
               return false;
            }

            document.querySelectorAll('a[href^="#"]').forEach((anchor) => {
               anchor.addEventListener("click", function (e) {
                  e.preventDefault();
                  const target = document.querySelector(
                     this.getAttribute("href")
                  );
                  if (target) {
                     target.scrollIntoView({
                        behavior: "smooth",
                        block: "start",
                     });
                  }
               });
            });
         });
      </script>
   </body>
</html>
