{
  "module_name": "cpt_hw_types.h",
  "hash_id": "73fae6d1f8ad00c12ac3511558837fe794a447b90ec8bfd1f1a27bf4d0866c8d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/cavium/cpt/cpt_hw_types.h",
  "human_readable_source": " \n \n\n#ifndef __CPT_HW_TYPES_H\n#define __CPT_HW_TYPES_H\n\n#include \"cpt_common.h\"\n\n \nenum cpt_comp_e {\n\tCPT_COMP_E_NOTDONE = 0x00,\n\tCPT_COMP_E_GOOD = 0x01,\n\tCPT_COMP_E_FAULT = 0x02,\n\tCPT_COMP_E_SWERR = 0x03,\n\tCPT_COMP_E_LAST_ENTRY = 0xFF\n};\n\n \nunion cpt_inst_s {\n\tu64 u[8];\n\tstruct cpt_inst_s_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_17_63:47;\n\t\tu64 doneint:1;\n\t\tu64 reserved_0_1:16;\n#else  \n\t\tu64 reserved_0_15:16;\n\t\tu64 doneint:1;\n\t\tu64 reserved_17_63:47;\n#endif  \n\t\tu64 res_addr;\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_172_19:20;\n\t\tu64 grp:10;\n\t\tu64 tt:2;\n\t\tu64 tag:32;\n#else  \n\t\tu64 tag:32;\n\t\tu64 tt:2;\n\t\tu64 grp:10;\n\t\tu64 reserved_172_191:20;\n#endif  \n\t\tu64 wq_ptr;\n\t\tu64 ei0;\n\t\tu64 ei1;\n\t\tu64 ei2;\n\t\tu64 ei3;\n\t} s;\n};\n\n \nunion cpt_res_s {\n\tu64 u[2];\n\tstruct cpt_res_s_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_17_63:47;\n\t\tu64 doneint:1;\n\t\tu64 reserved_8_15:8;\n\t\tu64 compcode:8;\n#else  \n\t\tu64 compcode:8;\n\t\tu64 reserved_8_15:8;\n\t\tu64 doneint:1;\n\t\tu64 reserved_17_63:47;\n#endif  \n\t\tu64 reserved_64_127;\n\t} s;\n};\n\n \nunion cptx_pf_bist_status {\n\tu64 u;\n\tstruct cptx_pf_bist_status_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_30_63:34;\n\t\tu64 bstatus:30;\n#else  \n\t\tu64 bstatus:30;\n\t\tu64 reserved_30_63:34;\n#endif  \n\t} s;\n};\n\n \nunion cptx_pf_constants {\n\tu64 u;\n\tstruct cptx_pf_constants_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_40_63:24;\n\t\tu64 epcis:8;\n\t\tu64 grps:8;\n\t\tu64 ae:8;\n\t\tu64 se:8;\n\t\tu64 vq:8;\n#else  \n\t\tu64 vq:8;\n\t\tu64 se:8;\n\t\tu64 ae:8;\n\t\tu64 grps:8;\n\t\tu64 epcis:8;\n\t\tu64 reserved_40_63:24;\n#endif  \n\t} s;\n};\n\n \nunion cptx_pf_exe_bist_status {\n\tu64 u;\n\tstruct cptx_pf_exe_bist_status_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_48_63:16;\n\t\tu64 bstatus:48;\n#else  \n\t\tu64 bstatus:48;\n\t\tu64 reserved_48_63:16;\n#endif  \n\t} s;\n};\n\n \nunion cptx_pf_qx_ctl {\n\tu64 u;\n\tstruct cptx_pf_qx_ctl_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_60_63:4;\n\t\tu64 aura:12;\n\t\tu64 reserved_45_47:3;\n\t\tu64 size:13;\n\t\tu64 reserved_11_31:21;\n\t\tu64 cont_err:1;\n\t\tu64 inst_free:1;\n\t\tu64 inst_be:1;\n\t\tu64 iqb_ldwb:1;\n\t\tu64 reserved_4_6:3;\n\t\tu64 grp:3;\n\t\tu64 pri:1;\n#else  \n\t\tu64 pri:1;\n\t\tu64 grp:3;\n\t\tu64 reserved_4_6:3;\n\t\tu64 iqb_ldwb:1;\n\t\tu64 inst_be:1;\n\t\tu64 inst_free:1;\n\t\tu64 cont_err:1;\n\t\tu64 reserved_11_31:21;\n\t\tu64 size:13;\n\t\tu64 reserved_45_47:3;\n\t\tu64 aura:12;\n\t\tu64 reserved_60_63:4;\n#endif  \n\t} s;\n};\n\n \nunion cptx_vqx_saddr {\n\tu64 u;\n\tstruct cptx_vqx_saddr_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_49_63:15;\n\t\tu64 ptr:43;\n\t\tu64 reserved_0_5:6;\n#else  \n\t\tu64 reserved_0_5:6;\n\t\tu64 ptr:43;\n\t\tu64 reserved_49_63:15;\n#endif  \n\t} s;\n};\n\n \nunion cptx_vqx_misc_ena_w1s {\n\tu64 u;\n\tstruct cptx_vqx_misc_ena_w1s_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_5_63:59;\n\t\tu64 swerr:1;\n\t\tu64 nwrp:1;\n\t\tu64 irde:1;\n\t\tu64 dovf:1;\n\t\tu64 mbox:1;\n#else  \n\t\tu64 mbox:1;\n\t\tu64 dovf:1;\n\t\tu64 irde:1;\n\t\tu64 nwrp:1;\n\t\tu64 swerr:1;\n\t\tu64 reserved_5_63:59;\n#endif  \n\t} s;\n};\n\n \nunion cptx_vqx_doorbell {\n\tu64 u;\n\tstruct cptx_vqx_doorbell_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_20_63:44;\n\t\tu64 dbell_cnt:20;\n#else  \n\t\tu64 dbell_cnt:20;\n\t\tu64 reserved_20_63:44;\n#endif  \n\t} s;\n};\n\n \nunion cptx_vqx_inprog {\n\tu64 u;\n\tstruct cptx_vqx_inprog_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_8_63:56;\n\t\tu64 inflight:8;\n#else  \n\t\tu64 inflight:8;\n\t\tu64 reserved_8_63:56;\n#endif  \n\t} s;\n};\n\n \nunion cptx_vqx_misc_int {\n\tu64 u;\n\tstruct cptx_vqx_misc_int_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_5_63:59;\n\t\tu64 swerr:1;\n\t\tu64 nwrp:1;\n\t\tu64 irde:1;\n\t\tu64 dovf:1;\n\t\tu64 mbox:1;\n#else  \n\t\tu64 mbox:1;\n\t\tu64 dovf:1;\n\t\tu64 irde:1;\n\t\tu64 nwrp:1;\n\t\tu64 swerr:1;\n\t\tu64 reserved_5_63:59;\n#endif  \n\t} s;\n};\n\n \nunion cptx_vqx_done_ack {\n\tu64 u;\n\tstruct cptx_vqx_done_ack_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_20_63:44;\n\t\tu64 done_ack:20;\n#else  \n\t\tu64 done_ack:20;\n\t\tu64 reserved_20_63:44;\n#endif  \n\t} s;\n};\n\n \nunion cptx_vqx_done {\n\tu64 u;\n\tstruct cptx_vqx_done_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_20_63:44;\n\t\tu64 done:20;\n#else  \n\t\tu64 done:20;\n\t\tu64 reserved_20_63:44;\n#endif  \n\t} s;\n};\n\n \nunion cptx_vqx_done_wait {\n\tu64 u;\n\tstruct cptx_vqx_done_wait_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_48_63:16;\n\t\tu64 time_wait:16;\n\t\tu64 reserved_20_31:12;\n\t\tu64 num_wait:20;\n#else  \n\t\tu64 num_wait:20;\n\t\tu64 reserved_20_31:12;\n\t\tu64 time_wait:16;\n\t\tu64 reserved_48_63:16;\n#endif  \n\t} s;\n};\n\n \nunion cptx_vqx_done_ena_w1s {\n\tu64 u;\n\tstruct cptx_vqx_done_ena_w1s_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_1_63:63;\n\t\tu64 done:1;\n#else  \n\t\tu64 done:1;\n\t\tu64 reserved_1_63:63;\n#endif  \n\t} s;\n};\n\n \nunion cptx_vqx_ctl {\n\tu64 u;\n\tstruct cptx_vqx_ctl_s {\n#if defined(__BIG_ENDIAN_BITFIELD)  \n\t\tu64 reserved_1_63:63;\n\t\tu64 ena:1;\n#else  \n\t\tu64 ena:1;\n\t\tu64 reserved_1_63:63;\n#endif  \n\t} s;\n};\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}