// Seed: 1674669403
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46
);
  inout wire id_46;
  input wire id_45;
  output wire id_44;
  input wire id_43;
  inout wire id_42;
  input wire id_41;
  inout wire id_40;
  inout wire id_39;
  output wire id_38;
  output wire id_37;
  input wire id_36;
  input wire id_35;
  output wire id_34;
  inout wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  output wire id_29;
  input wire id_28;
  output wire id_27;
  inout wire id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_47(
      .id_0(1), .id_1(id_38), .id_2($realtime)
  ); id_48(
      -1 | 1, ((id_10)), id_46
  );
  assign id_38 = 1;
  wor id_49;
  assign id_7 = id_49;
  wire id_50;
  wire  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ;
  assign id_49 = -1;
  id_69(
      -1, id_6, id_8
  );
  tri1 id_70 = id_33 && -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1'b0;
  assign id_4 = id_5;
  wire id_6;
  reg  id_7 = id_5;
  assign id_4 = id_3;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_1,
      id_1,
      id_2,
      id_6,
      id_6,
      id_8,
      id_6,
      id_1,
      id_8,
      id_6,
      id_8,
      id_8,
      id_6,
      id_1,
      id_8,
      id_8,
      id_8,
      id_1,
      id_6,
      id_8,
      id_8,
      id_8,
      id_8,
      id_6,
      id_6,
      id_1,
      id_6,
      id_6,
      id_8,
      id_8,
      id_2,
      id_8,
      id_6,
      id_8,
      id_6,
      id_8,
      id_6,
      id_6,
      id_6,
      id_6,
      id_8,
      id_6,
      id_8
  );
  always @(posedge id_5) begin : LABEL_0
    if (-1) id_4 <= 1;
  end
  wire id_9;
  wire id_10;
endmodule
