Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Fri Sep 12 14:03:38 2025
| Host              : xylo running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Feature_Extraction_Layer_timing_summary_routed.rpt -pb Feature_Extraction_Layer_timing_summary_routed.pb -rpx Feature_Extraction_Layer_timing_summary_routed.rpx -warn_on_violation
| Design            : Feature_Extraction_Layer
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                  Violations  
---------  --------  -----------------------------------------------------------  ----------  
NTCN-11    Warning   CLOCK_DEDICATED_ROUTE net not driven by global clock buffer  1           
TIMING-18  Warning   Missing input or output delay                                143         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (132)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (132)
---------------------------------
 There are 132 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.552        0.000                      0                17572        0.035        0.000                      0                17572        1.124        0.000                       0                  1581  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
ref_clk  {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ref_clk             0.552        0.000                      0                17572        0.035        0.000                      0                17572        1.124        0.000                       0                  1581  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      ref_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ref_clk                     
(none)                      ref_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ref_clk
  To Clock:  ref_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe6/DSP3/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.078ns (3.245%)  route 2.326ns (96.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 8.397 - 3.333 ) 
    Source Clock Delay      (SCD):    6.813ns
    Clock Pessimism Removal (CPR):    1.674ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.647ns (routing 1.806ns, distribution 0.841ns)
  Clock Net Delay (Destination): 2.406ns (routing 1.639ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.647     6.813    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  Line_Buffer/data_packed_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.891 r  Line_Buffer/data_packed_reg[12]/Q
                         net (fo=16, routed)          2.326     9.217    core_calculator/pe6/DSP3/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[4]
    DSP48E2_X9Y48        DSP_A_B_DATA                                 r  core_calculator/pe6/DSP3/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.406     8.397    core_calculator/pe6/DSP3/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X9Y48        DSP_A_B_DATA                                 r  core_calculator/pe6/DSP3/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.674    10.071    
                         clock uncertainty           -0.035    10.036    
    DSP48E2_X9Y48        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[4])
                                                     -0.267     9.769    core_calculator/pe6/DSP3/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.769    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe10/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.078ns (3.354%)  route 2.247ns (96.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 8.334 - 3.333 ) 
    Source Clock Delay      (SCD):    6.811ns
    Clock Pessimism Removal (CPR):    1.709ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.806ns, distribution 0.839ns)
  Clock Net Delay (Destination): 2.342ns (routing 1.639ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.645     6.811    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X40Y73         FDRE                                         r  Line_Buffer/data_packed_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     6.889 r  Line_Buffer/data_packed_reg[37]/Q
                         net (fo=16, routed)          2.247     9.137    core_calculator/pe10/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[5]
    DSP48E2_X9Y33        DSP_A_B_DATA                                 r  core_calculator/pe10/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.342     8.334    core_calculator/pe10/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X9Y33        DSP_A_B_DATA                                 r  core_calculator/pe10/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.709    10.043    
                         clock uncertainty           -0.035    10.008    
    DSP48E2_X9Y33        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[5])
                                                     -0.267     9.741    core_calculator/pe10/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.741    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe6/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.078ns (3.366%)  route 2.239ns (96.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 8.382 - 3.333 ) 
    Source Clock Delay      (SCD):    6.813ns
    Clock Pessimism Removal (CPR):    1.674ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.647ns (routing 1.806ns, distribution 0.841ns)
  Clock Net Delay (Destination): 2.390ns (routing 1.639ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.647     6.813    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  Line_Buffer/data_packed_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     6.891 r  Line_Buffer/data_packed_reg[19]/Q
                         net (fo=16, routed)          2.239     9.130    core_calculator/pe6/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[3]
    DSP48E2_X10Y50       DSP_A_B_DATA                                 r  core_calculator/pe6/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.390     8.382    core_calculator/pe6/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X10Y50       DSP_A_B_DATA                                 r  core_calculator/pe6/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.674    10.056    
                         clock uncertainty           -0.035    10.021    
    DSP48E2_X10Y50       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[3])
                                                     -0.256     9.765    core_calculator/pe6/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe6/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.079ns (3.433%)  route 2.222ns (96.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 8.383 - 3.333 ) 
    Source Clock Delay      (SCD):    6.811ns
    Clock Pessimism Removal (CPR):    1.674ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.806ns, distribution 0.839ns)
  Clock Net Delay (Destination): 2.391ns (routing 1.639ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.645     6.811    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X40Y73         FDRE                                         r  Line_Buffer/data_packed_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.890 r  Line_Buffer/data_packed_reg[33]/Q
                         net (fo=16, routed)          2.222     9.112    core_calculator/pe6/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[1]
    DSP48E2_X11Y48       DSP_A_B_DATA                                 r  core_calculator/pe6/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.391     8.383    core_calculator/pe6/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X11Y48       DSP_A_B_DATA                                 r  core_calculator/pe6/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.674    10.057    
                         clock uncertainty           -0.035    10.022    
    DSP48E2_X11Y48       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[1])
                                                     -0.268     9.754    core_calculator/pe6/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.754    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe2/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.078ns (3.402%)  route 2.215ns (96.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 8.336 - 3.333 ) 
    Source Clock Delay      (SCD):    6.813ns
    Clock Pessimism Removal (CPR):    1.709ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.647ns (routing 1.806ns, distribution 0.841ns)
  Clock Net Delay (Destination): 2.344ns (routing 1.639ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.647     6.813    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  Line_Buffer/data_packed_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     6.891 r  Line_Buffer/data_packed_reg[19]/Q
                         net (fo=16, routed)          2.215     9.106    core_calculator/pe2/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[3]
    DSP48E2_X10Y47       DSP_A_B_DATA                                 r  core_calculator/pe2/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.344     8.336    core_calculator/pe2/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X10Y47       DSP_A_B_DATA                                 r  core_calculator/pe2/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.709    10.045    
                         clock uncertainty           -0.035    10.010    
    DSP48E2_X10Y47       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[3])
                                                     -0.256     9.754    core_calculator/pe2/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.754    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe1/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.078ns (3.399%)  route 2.217ns (96.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 8.352 - 3.333 ) 
    Source Clock Delay      (SCD):    6.813ns
    Clock Pessimism Removal (CPR):    1.709ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.647ns (routing 1.806ns, distribution 0.841ns)
  Clock Net Delay (Destination): 2.360ns (routing 1.639ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.647     6.813    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  Line_Buffer/data_packed_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     6.891 r  Line_Buffer/data_packed_reg[19]/Q
                         net (fo=16, routed)          2.217     9.108    core_calculator/pe1/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[3]
    DSP48E2_X8Y39        DSP_A_B_DATA                                 r  core_calculator/pe1/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.360     8.352    core_calculator/pe1/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X8Y39        DSP_A_B_DATA                                 r  core_calculator/pe1/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.709    10.061    
                         clock uncertainty           -0.035    10.026    
    DSP48E2_X8Y39        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[3])
                                                     -0.256     9.770    core_calculator/pe1/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.770    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe14/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.078ns (3.414%)  route 2.206ns (96.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 8.352 - 3.333 ) 
    Source Clock Delay      (SCD):    6.811ns
    Clock Pessimism Removal (CPR):    1.709ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.806ns, distribution 0.839ns)
  Clock Net Delay (Destination): 2.360ns (routing 1.639ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.645     6.811    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X40Y73         FDRE                                         r  Line_Buffer/data_packed_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     6.889 r  Line_Buffer/data_packed_reg[37]/Q
                         net (fo=16, routed)          2.206     9.096    core_calculator/pe14/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[5]
    DSP48E2_X8Y31        DSP_A_B_DATA                                 r  core_calculator/pe14/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.360     8.352    core_calculator/pe14/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X8Y31        DSP_A_B_DATA                                 r  core_calculator/pe14/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.709    10.061    
                         clock uncertainty           -0.035    10.026    
    DSP48E2_X8Y31        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[5])
                                                     -0.267     9.759    core_calculator/pe14/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.759    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe2/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.078ns (3.484%)  route 2.161ns (96.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 8.336 - 3.333 ) 
    Source Clock Delay      (SCD):    6.813ns
    Clock Pessimism Removal (CPR):    1.709ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.647ns (routing 1.806ns, distribution 0.841ns)
  Clock Net Delay (Destination): 2.344ns (routing 1.639ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.647     6.813    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X40Y71         FDRE                                         r  Line_Buffer/data_packed_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     6.891 r  Line_Buffer/data_packed_reg[36]/Q
                         net (fo=16, routed)          2.161     9.052    core_calculator/pe2/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[4]
    DSP48E2_X10Y46       DSP_A_B_DATA                                 r  core_calculator/pe2/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.344     8.336    core_calculator/pe2/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X10Y46       DSP_A_B_DATA                                 r  core_calculator/pe2/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.709    10.045    
                         clock uncertainty           -0.035    10.010    
    DSP48E2_X10Y46       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[4])
                                                     -0.267     9.743    core_calculator/pe2/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.743    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe8/DSP3/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[2]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.079ns (3.533%)  route 2.157ns (96.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 8.388 - 3.333 ) 
    Source Clock Delay      (SCD):    6.810ns
    Clock Pessimism Removal (CPR):    1.674ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.644ns (routing 1.806ns, distribution 0.838ns)
  Clock Net Delay (Destination): 2.396ns (routing 1.639ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.644     6.810    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X40Y74         FDRE                                         r  Line_Buffer/data_packed_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.889 r  Line_Buffer/data_packed_reg[10]/Q
                         net (fo=16, routed)          2.157     9.047    core_calculator/pe8/DSP3/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[2]
    DSP48E2_X9Y49        DSP_A_B_DATA                                 r  core_calculator/pe8/DSP3/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.396     8.388    core_calculator/pe8/DSP3/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X9Y49        DSP_A_B_DATA                                 r  core_calculator/pe8/DSP3/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.674    10.062    
                         clock uncertainty           -0.035    10.027    
    DSP48E2_X9Y49        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[2])
                                                     -0.270     9.757    core_calculator/pe8/DSP3/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.757    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe7/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.078ns (3.415%)  route 2.206ns (96.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns = ( 8.396 - 3.333 ) 
    Source Clock Delay      (SCD):    6.813ns
    Clock Pessimism Removal (CPR):    1.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.647ns (routing 1.806ns, distribution 0.841ns)
  Clock Net Delay (Destination): 2.404ns (routing 1.639ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.647     6.813    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  Line_Buffer/data_packed_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     6.891 r  Line_Buffer/data_packed_reg[19]/Q
                         net (fo=16, routed)          2.206     9.097    core_calculator/pe7/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[3]
    DSP48E2_X12Y39       DSP_A_B_DATA                                 r  core_calculator/pe7/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.404     8.396    core_calculator/pe7/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X12Y39       DSP_A_B_DATA                                 r  core_calculator/pe7/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.711    10.107    
                         clock uncertainty           -0.035    10.072    
    DSP48E2_X12Y39       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[3])
                                                     -0.256     9.816    core_calculator/pe7/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.816    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  0.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.061ns (25.006%)  route 0.183ns (74.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.902ns
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    1.712ns
  Clock Net Delay (Source):      2.333ns (routing 1.639ns, distribution 0.694ns)
  Clock Net Delay (Destination): 2.736ns (routing 1.806ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.333     4.992    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s_aclk
    SLICE_X49Y112        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     5.053 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=9, routed)           0.183     5.236    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/POR_A
    RAMB36_X6Y22         RAMB36E2                                     r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.736     6.902    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X6Y22         RAMB36E2                                     r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -1.712     5.190    
    RAMB36_X6Y22         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.011     5.201    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.201    
                         arrival time                           5.236    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_calculator/pe12/adder_stage2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe12/adderReg_pipe0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.071ns (51.079%)  route 0.068ns (48.921%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.379ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Net Delay (Source):      1.437ns (routing 0.991ns, distribution 0.446ns)
  Clock Net Delay (Destination): 1.633ns (routing 1.111ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.437     3.361    core_calculator/pe12/CLK
    SLICE_X54Y77         FDRE                                         r  core_calculator/pe12/adder_stage2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.400 r  core_calculator/pe12/adder_stage2_reg[17]/Q
                         net (fo=1, routed)           0.049     3.449    core_calculator/pe12/adder_stage2_reg_n_0_[17]
    SLICE_X55Y77         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     3.463 r  core_calculator/pe12/adderReg_pipe0[23]_i_8/O
                         net (fo=1, routed)           0.012     3.475    core_calculator/pe12/adderReg_pipe0[23]_i_8_n_0
    SLICE_X55Y77         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     3.493 r  core_calculator/pe12/adderReg_pipe0_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.007     3.500    core_calculator/pe12/adderReg_pipe0_reg[23]_i_1_n_14
    SLICE_X55Y77         FDRE                                         r  core_calculator/pe12/adderReg_pipe0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.633     4.379    core_calculator/pe12/CLK
    SLICE_X55Y77         FDRE                                         r  core_calculator/pe12/adderReg_pipe0_reg[17]/C
                         clock pessimism             -0.963     3.416    
    SLICE_X55Y77         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     3.462    core_calculator/pe12/adderReg_pipe0_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_calculator/pe5/o_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.038ns (24.359%)  route 0.118ns (75.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.454ns
    Source Clock Delay      (SCD):    3.368ns
    Clock Pessimism Removal (CPR):    0.965ns
  Clock Net Delay (Source):      1.443ns (routing 0.991ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.709ns (routing 1.111ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.443     3.368    core_calculator/pe5/CLK
    SLICE_X49Y117        FDRE                                         r  core_calculator/pe5/o_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.406 r  core_calculator/pe5/o_result_reg[2]/Q
                         net (fo=1, routed)           0.118     3.524    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_axis_tdata[6]
    RAMB36_X6Y22         RAMB36E2                                     r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.709     4.454    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X6Y22         RAMB36E2                                     r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.965     3.490    
    RAMB36_X6Y22         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.005     3.485    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.485    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_calculator/pe12/adder_stage2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe12/adderReg_pipe0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.109ns (56.771%)  route 0.083ns (43.229%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.799ns
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    1.709ns
  Clock Net Delay (Source):      2.337ns (routing 1.639ns, distribution 0.698ns)
  Clock Net Delay (Destination): 2.633ns (routing 1.806ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.337     4.996    core_calculator/pe12/CLK
    SLICE_X54Y76         FDRE                                         r  core_calculator/pe12/adder_stage2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     5.055 r  core_calculator/pe12/adder_stage2_reg[9]/Q
                         net (fo=1, routed)           0.058     5.113    core_calculator/pe12/adder_stage2_reg_n_0_[9]
    SLICE_X55Y76         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     5.135 r  core_calculator/pe12/adderReg_pipe0[15]_i_8/O
                         net (fo=1, routed)           0.015     5.150    core_calculator/pe12/adderReg_pipe0[15]_i_8_n_0
    SLICE_X55Y76         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.028     5.178 r  core_calculator/pe12/adderReg_pipe0_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.010     5.188    core_calculator/pe12/adderReg_pipe0_reg[15]_i_1_n_14
    SLICE_X55Y76         FDRE                                         r  core_calculator/pe12/adderReg_pipe0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.633     6.799    core_calculator/pe12/CLK
    SLICE_X55Y76         FDRE                                         r  core_calculator/pe12/adderReg_pipe0_reg[9]/C
                         clock pessimism             -1.709     5.089    
    SLICE_X55Y76         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     5.149    core_calculator/pe12/adderReg_pipe0_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.149    
                         arrival time                           5.188    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.319%)  route 0.063ns (61.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.381ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.991ns
  Clock Net Delay (Source):      1.451ns (routing 0.991ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.635ns (routing 1.111ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.451     3.375    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X48Y111        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.414 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.063     3.477    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X48Y110        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.635     4.381    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X48Y110        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.991     3.390    
    SLICE_X48Y110        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.437    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.477    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Line_Buffer/WrLineNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Line_Buffer/WrLineNum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.061ns (45.000%)  route 0.075ns (55.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.387ns
    Source Clock Delay      (SCD):    3.374ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Net Delay (Source):      1.450ns (routing 0.991ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.641ns (routing 1.111ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.450     3.374    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X39Y80         FDRE                                         r  Line_Buffer/WrLineNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.413 r  Line_Buffer/WrLineNum_reg[0]/Q
                         net (fo=8, routed)           0.054     3.467    Line_Buffer/WrLineNum_reg[0]
    SLICE_X40Y80         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022     3.489 r  Line_Buffer/WrLineNum[5]_i_1/O
                         net (fo=1, routed)           0.021     3.510    Line_Buffer/p_0_in__0[5]
    SLICE_X40Y80         FDRE                                         r  Line_Buffer/WrLineNum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.641     4.387    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X40Y80         FDRE                                         r  Line_Buffer/WrLineNum_reg[5]/C
                         clock pessimism             -0.963     3.424    
    SLICE_X40Y80         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     3.470    Line_Buffer/WrLineNum_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.470    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 core_calculator/pe4/adder_stage2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe4/adderReg_pipe0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.070ns (41.420%)  route 0.099ns (58.580%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.412ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    0.965ns
  Clock Net Delay (Source):      1.441ns (routing 0.991ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.666ns (routing 1.111ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.441     3.365    core_calculator/pe4/CLK
    SLICE_X55Y105        FDRE                                         r  core_calculator/pe4/adder_stage2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     3.403 r  core_calculator/pe4/adder_stage2_reg[1]/Q
                         net (fo=1, routed)           0.080     3.483    core_calculator/pe4/adder_stage2_reg_n_0_[1]
    SLICE_X56Y106        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     3.497 r  core_calculator/pe4/adderReg_pipe0[7]_i_8/O
                         net (fo=1, routed)           0.012     3.509    core_calculator/pe4/adderReg_pipe0[7]_i_8_n_0
    SLICE_X56Y106        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     3.527 r  core_calculator/pe4/adderReg_pipe0_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.007     3.534    core_calculator/pe4/adderReg_pipe0_reg[7]_i_1_n_14
    SLICE_X56Y106        FDRE                                         r  core_calculator/pe4/adderReg_pipe0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.666     4.412    core_calculator/pe4/CLK
    SLICE_X56Y106        FDRE                                         r  core_calculator/pe4/adderReg_pipe0_reg[1]/C
                         clock pessimism             -0.965     3.447    
    SLICE_X56Y106        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     3.493    core_calculator/pe4/adderReg_pipe0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Line_Buffer/rdCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Line_Buffer/rdCnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.059ns (46.870%)  route 0.067ns (53.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.381ns
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Net Delay (Source):      1.456ns (routing 0.991ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.635ns (routing 1.111ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.456     3.380    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X40Y77         FDSE                                         r  Line_Buffer/rdCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     3.418 r  Line_Buffer/rdCnt_reg[3]/Q
                         net (fo=13, routed)          0.060     3.478    Line_Buffer/rdCnt_reg_n_0_[3]
    SLICE_X39Y77         LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     3.499 r  Line_Buffer/rdCnt[4]_i_1/O
                         net (fo=1, routed)           0.007     3.506    Line_Buffer/rdCnt[4]_i_1_n_0
    SLICE_X39Y77         FDSE                                         r  Line_Buffer/rdCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.635     4.381    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X39Y77         FDSE                                         r  Line_Buffer/rdCnt_reg[4]/C
                         clock pessimism             -0.963     3.418    
    SLICE_X39Y77         FDSE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     3.465    Line_Buffer/rdCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.465    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Line_Buffer/rdBase_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Line_Buffer/rdBase_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.059ns (61.867%)  route 0.036ns (38.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.390ns
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    1.004ns
  Clock Net Delay (Source):      1.456ns (routing 0.991ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.644ns (routing 1.111ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.456     3.380    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X39Y74         FDRE                                         r  Line_Buffer/rdBase_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.419 r  Line_Buffer/rdBase_reg[1]/Q
                         net (fo=42, routed)          0.030     3.450    Line_Buffer/rdBase_reg_n_0_[1]
    SLICE_X39Y74         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     3.470 r  Line_Buffer/rdBase[2]_i_2/O
                         net (fo=1, routed)           0.006     3.476    Line_Buffer/rdBase[2]_i_2_n_0
    SLICE_X39Y74         FDRE                                         r  Line_Buffer/rdBase_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.644     4.390    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X39Y74         FDRE                                         r  Line_Buffer/rdBase_reg[2]/C
                         clock pessimism             -1.004     3.386    
    SLICE_X39Y74         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.433    Line_Buffer/rdBase_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.433    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core_calculator/pe12/adder_stage2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe12/adderReg_pipe0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.072ns (50.350%)  route 0.071ns (49.650%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.379ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Net Delay (Source):      1.437ns (routing 0.991ns, distribution 0.446ns)
  Clock Net Delay (Destination): 1.633ns (routing 1.111ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.437     3.361    core_calculator/pe12/CLK
    SLICE_X54Y77         FDRE                                         r  core_calculator/pe12/adder_stage2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.400 r  core_calculator/pe12/adder_stage2_reg[18]/Q
                         net (fo=1, routed)           0.050     3.450    core_calculator/pe12/adder_stage2_reg_n_0_[18]
    SLICE_X55Y77         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     3.464 r  core_calculator/pe12/adderReg_pipe0[23]_i_7/O
                         net (fo=1, routed)           0.014     3.478    core_calculator/pe12/adderReg_pipe0[23]_i_7_n_0
    SLICE_X55Y77         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     3.497 r  core_calculator/pe12/adderReg_pipe0_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.007     3.504    core_calculator/pe12/adderReg_pipe0_reg[23]_i_1_n_13
    SLICE_X55Y77         FDRE                                         r  core_calculator/pe12/adderReg_pipe0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.633     4.379    core_calculator/pe12/CLK
    SLICE_X55Y77         FDRE                                         r  core_calculator/pe12/adderReg_pipe0_reg[18]/C
                         clock pessimism             -0.963     3.416    
    SLICE_X55Y77         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.462    core_calculator/pe12/adderReg_pipe0_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { axi_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         3.333       1.764      RAMB18_X5Y30  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         3.333       1.764      RAMB18_X5Y31  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         3.333       1.764      RAMB18_X5Y28  Line_Buffer/GEN_LBUF[2].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         3.333       1.764      RAMB18_X5Y29  Line_Buffer/GEN_LBUF[3].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         3.333       1.764      RAMB18_X5Y26  Line_Buffer/GEN_LBUF[4].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         3.333       1.764      RAMB18_X5Y27  Line_Buffer/GEN_LBUF[5].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB18_X5Y30  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB18_X5Y31  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB18_X5Y28  Line_Buffer/GEN_LBUF[2].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB18_X5Y29  Line_Buffer/GEN_LBUF[3].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y30  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y30  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y30  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y30  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y31  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y31  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y31  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y31  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y28  Line_Buffer/GEN_LBUF[2].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y28  Line_Buffer/GEN_LBUF[2].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y30  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB18_X5Y30  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB18_X5Y30  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y30  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y31  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y31  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB18_X5Y31  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y31  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y28  Line_Buffer/GEN_LBUF[2].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X5Y28  Line_Buffer/GEN_LBUF[2].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ref_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.855ns  (logic 0.626ns (21.920%)  route 2.229ns (78.080%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.402ns (routing 1.639ns, distribution 0.763ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          2.021     2.524    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X62Y101        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     2.647 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.208     2.855    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X62Y101        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.402     5.060    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X62Y101        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.188ns (15.917%)  route 0.993ns (84.083%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        4.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.677ns (routing 1.111ns, distribution 0.566ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.138     0.138 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.138    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.138 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          0.916     1.055    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X62Y101        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.050     1.105 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.077     1.182    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X62Y101        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.677     4.423    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X62Y101        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ref_clk
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.903ns  (logic 0.994ns (25.469%)  route 2.909ns (74.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.617ns (routing 1.806ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.617     6.783    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X48Y107        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     6.864 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/Q
                         net (fo=1, routed)           2.909     9.773    m_axis_tdata_OBUF[11]
    K16                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.913    10.686 r  m_axis_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.686    m_axis_tdata[11]
    K16                                                               r  m_axis_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.889ns  (logic 1.001ns (25.742%)  route 2.888ns (74.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.617ns (routing 1.806ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.617     6.783    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X48Y107        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.863 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/Q
                         net (fo=1, routed)           2.888     9.751    m_axis_tdata_OBUF[15]
    L11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.921    10.672 r  m_axis_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.672    m_axis_tdata[15]
    L11                                                               r  m_axis_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.867ns  (logic 0.998ns (25.812%)  route 2.869ns (74.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 1.806ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.626     6.792    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y106        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     6.871 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/Q
                         net (fo=1, routed)           2.869     9.740    m_axis_tdata_OBUF[8]
    M15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.919    10.659 r  m_axis_tdata_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.659    m_axis_tdata[8]
    M15                                                               r  m_axis_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.880ns  (logic 0.988ns (25.460%)  route 2.892ns (74.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.607ns (routing 1.806ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.607     6.773    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X50Y110        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.849 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/Q
                         net (fo=1, routed)           2.892     9.741    m_axis_tdata_OBUF[10]
    L16                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.912    10.653 r  m_axis_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.653    m_axis_tdata[10]
    L16                                                               r  m_axis_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.856ns  (logic 0.969ns (25.135%)  route 2.887ns (74.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.625ns (routing 1.806ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.625     6.791    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X50Y105        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     6.869 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/Q
                         net (fo=1, routed)           2.887     9.756    m_axis_tdata_OBUF[4]
    N13                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.891    10.647 r  m_axis_tdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.647    m_axis_tdata[4]
    N13                                                               r  m_axis_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.849ns  (logic 0.970ns (25.196%)  route 2.879ns (74.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.625ns (routing 1.806ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.625     6.791    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X50Y105        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     6.870 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/Q
                         net (fo=1, routed)           2.879     9.749    m_axis_tdata_OBUF[2]
    L13                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.891    10.640 r  m_axis_tdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.640    m_axis_tdata[2]
    L13                                                               r  m_axis_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.850ns  (logic 0.986ns (25.620%)  route 2.864ns (74.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.607ns (routing 1.806ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.607     6.773    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X50Y110        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     6.852 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/Q
                         net (fo=1, routed)           2.864     9.716    m_axis_tdata_OBUF[1]
    K15                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.907    10.623 r  m_axis_tdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.623    m_axis_tdata[1]
    K15                                                               r  m_axis_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.835ns  (logic 0.990ns (25.814%)  route 2.845ns (74.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.619ns (routing 1.806ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.619     6.785    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X50Y114        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.864 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[48]/Q
                         net (fo=1, routed)           2.845     9.709    m_axis_tdata_OBUF[48]
    K14                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.911    10.620 r  m_axis_tdata_OBUF[48]_inst/O
                         net (fo=0)                   0.000    10.620    m_axis_tdata[48]
    K14                                                               r  m_axis_tdata[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.835ns  (logic 1.001ns (26.105%)  route 2.834ns (73.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.617ns (routing 1.806ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.617     6.783    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X48Y107        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     6.863 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/Q
                         net (fo=1, routed)           2.834     9.697    m_axis_tdata_OBUF[13]
    K12                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.921    10.618 r  m_axis_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.618    m_axis_tdata[13]
    K12                                                               r  m_axis_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            s_axis_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.826ns  (logic 1.113ns (29.080%)  route 2.714ns (70.920%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.615ns (routing 1.806ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.615     6.781    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/s_aclk
    SLICE_X48Y105        FDSE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     6.860 f  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/Q
                         net (fo=11, routed)          0.639     7.498    Line_Buffer/axis_prog_full
    SLICE_X41Y78         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     7.648 r  Line_Buffer/s_axis_tready_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.075     9.723    s_axis_tready_OBUF
    AE8                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.884    10.607 r  s_axis_tready_OBUF_inst/O
                         net (fo=0)                   0.000    10.607    s_axis_tready
    AE8                                                               r  s_axis_tready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[124]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.287ns  (logic 0.429ns (33.308%)  route 0.858ns (66.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.431ns (routing 0.991ns, distribution 0.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.431     3.356    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X50Y94         FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.394 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[124]/Q
                         net (fo=1, routed)           0.858     4.252    m_axis_tdata_OBUF[124]
    AG4                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.391     4.642 r  m_axis_tdata_OBUF[124]_inst/O
                         net (fo=0)                   0.000     4.642    m_axis_tdata[124]
    AG4                                                               r  m_axis_tdata[124] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[125]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.292ns  (logic 0.422ns (32.678%)  route 0.870ns (67.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.430ns (routing 0.991ns, distribution 0.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.430     3.355    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y91         FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.394 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[125]/Q
                         net (fo=1, routed)           0.870     4.264    m_axis_tdata_OBUF[125]
    AE5                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.383     4.647 r  m_axis_tdata_OBUF[125]_inst/O
                         net (fo=0)                   0.000     4.647    m_axis_tdata[125]
    AE5                                                               r  m_axis_tdata[125] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[126]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.300ns  (logic 0.422ns (32.465%)  route 0.878ns (67.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.430ns (routing 0.991ns, distribution 0.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.430     3.355    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X50Y92         FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     3.394 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[126]/Q
                         net (fo=1, routed)           0.878     4.272    m_axis_tdata_OBUF[126]
    AF5                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.383     4.655 r  m_axis_tdata_OBUF[126]_inst/O
                         net (fo=0)                   0.000     4.655    m_axis_tdata[126]
    AF5                                                               r  m_axis_tdata[126] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[121]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.316ns  (logic 0.446ns (33.891%)  route 0.870ns (66.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.430ns (routing 0.991ns, distribution 0.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.430     3.355    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X50Y93         FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.394 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[121]/Q
                         net (fo=1, routed)           0.870     4.264    m_axis_tdata_OBUF[121]
    AJ5                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.407     4.671 r  m_axis_tdata_OBUF[121]_inst/O
                         net (fo=0)                   0.000     4.671    m_axis_tdata[121]
    AJ5                                                               r  m_axis_tdata[121] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[122]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.327ns  (logic 0.443ns (33.390%)  route 0.884ns (66.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.428ns (routing 0.991ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.428     3.353    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X50Y90         FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     3.392 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[122]/Q
                         net (fo=1, routed)           0.884     4.276    m_axis_tdata_OBUF[122]
    AH4                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.404     4.680 r  m_axis_tdata_OBUF[122]_inst/O
                         net (fo=0)                   0.000     4.680    m_axis_tdata[122]
    AH4                                                               r  m_axis_tdata[122] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[88]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.319ns  (logic 0.384ns (29.112%)  route 0.935ns (70.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.991ns, distribution 0.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.438     3.362    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X52Y102        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     3.401 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[88]/Q
                         net (fo=1, routed)           0.935     4.336    m_axis_tdata_OBUF[88]
    Y10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.345     4.681 r  m_axis_tdata_OBUF[88]_inst/O
                         net (fo=0)                   0.000     4.681    m_axis_tdata[88]
    Y10                                                               r  m_axis_tdata[88] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[97]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.323ns  (logic 0.383ns (28.952%)  route 0.940ns (71.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.437ns (routing 0.991ns, distribution 0.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.437     3.362    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y101        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.400 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[97]/Q
                         net (fo=1, routed)           0.940     4.340    m_axis_tdata_OBUF[97]
    AB10                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.345     4.685 r  m_axis_tdata_OBUF[97]_inst/O
                         net (fo=0)                   0.000     4.685    m_axis_tdata[97]
    AB10                                                              r  m_axis_tdata[97] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[89]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.328ns  (logic 0.386ns (29.054%)  route 0.942ns (70.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.991ns, distribution 0.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.438     3.362    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X52Y102        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.402 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[89]/Q
                         net (fo=1, routed)           0.942     4.344    m_axis_tdata_OBUF[89]
    Y9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.346     4.690 r  m_axis_tdata_OBUF[89]_inst/O
                         net (fo=0)                   0.000     4.690    m_axis_tdata[89]
    Y9                                                                r  m_axis_tdata[89] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[91]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.329ns  (logic 0.386ns (29.042%)  route 0.943ns (70.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.439ns (routing 0.991ns, distribution 0.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.439     3.363    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X52Y102        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     3.402 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[91]/Q
                         net (fo=1, routed)           0.943     4.345    m_axis_tdata_OBUF[91]
    AA12                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.347     4.692 r  m_axis_tdata_OBUF[91]_inst/O
                         net (fo=0)                   0.000     4.692    m_axis_tdata[91]
    AA12                                                              r  m_axis_tdata[91] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[127]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.345ns  (logic 0.423ns (31.468%)  route 0.922ns (68.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.428ns (routing 0.991ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.428     3.353    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X50Y90         FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.392 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]/Q
                         net (fo=1, routed)           0.922     4.314    m_axis_tdata_OBUF[127]
    AE7                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.384     4.698 r  m_axis_tdata_OBUF[127]_inst/O
                         net (fo=0)                   0.000     4.698    m_axis_tdata[127]
    AE7                                                               r  m_axis_tdata[127] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ref_clk

Max Delay           634 Endpoints
Min Delay           634 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            core_calculator/first_valid_mask_reg/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.784ns  (logic 0.653ns (17.257%)  route 3.131ns (82.743%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.353ns (routing 1.639ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          2.589     3.092    Line_Buffer/axi_reset_n_IBUF
    SLICE_X43Y78         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     3.145 f  Line_Buffer/first_valid_mask_i_2/O
                         net (fo=1, routed)           0.175     3.320    core_calculator/first_valid_mask_reg_0
    SLICE_X44Y78         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     3.417 r  core_calculator/first_valid_mask_i_1/O
                         net (fo=1, routed)           0.367     3.784    core_calculator/first_valid_mask_i_1_n_0
    SLICE_X44Y78         FDRE                                         r  core_calculator/first_valid_mask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.353     5.011    core_calculator/CLK
    SLICE_X44Y78         FDRE                                         r  core_calculator/first_valid_mask_reg/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.719ns  (logic 0.620ns (16.669%)  route 3.099ns (83.331%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.341ns (routing 1.639ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG10                                              0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    AG10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_tready_IBUF_inst/OUT
    AG10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.221     2.750    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X50Y104        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     2.841 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         0.877     3.719    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X48Y108        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.341     5.000    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X48Y108        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[97]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.717ns  (logic 0.620ns (16.675%)  route 3.098ns (83.325%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        4.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.325ns (routing 1.639ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG10                                              0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    AG10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_tready_IBUF_inst/OUT
    AG10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.221     2.750    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X50Y104        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     2.841 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         0.876     3.717    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X49Y101        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[97]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.325     4.984    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y101        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[97]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.717ns  (logic 0.620ns (16.678%)  route 3.097ns (83.322%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.341ns (routing 1.639ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG10                                              0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    AG10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_tready_IBUF_inst/OUT
    AG10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.221     2.750    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X50Y104        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     2.841 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         0.875     3.717    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X48Y108        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.341     5.000    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X48Y108        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/C

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            Line_Buffer/wDataCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.716ns  (logic 0.603ns (16.224%)  route 3.113ns (83.776%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.351ns (routing 1.639ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          2.370     2.873    Line_Buffer/axi_reset_n_IBUF
    SLICE_X43Y89         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.973 r  Line_Buffer/FSM_sequential_state_WRITE[2]_i_1/O
                         net (fo=66, routed)          0.743     3.716    Line_Buffer/o_valid0
    SLICE_X39Y75         FDRE                                         r  Line_Buffer/wDataCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.351     5.010    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  Line_Buffer/wDataCnt_reg[1]/C

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            Line_Buffer/wDataCnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.716ns  (logic 0.603ns (16.224%)  route 3.113ns (83.776%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.351ns (routing 1.639ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          2.370     2.873    Line_Buffer/axi_reset_n_IBUF
    SLICE_X43Y89         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.973 r  Line_Buffer/FSM_sequential_state_WRITE[2]_i_1/O
                         net (fo=66, routed)          0.743     3.716    Line_Buffer/o_valid0
    SLICE_X39Y75         FDRE                                         r  Line_Buffer/wDataCnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.351     5.010    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  Line_Buffer/wDataCnt_reg[2]/C

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            Line_Buffer/wDataCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.715ns  (logic 0.603ns (16.228%)  route 3.112ns (83.772%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.353ns (routing 1.639ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          2.370     2.873    Line_Buffer/axi_reset_n_IBUF
    SLICE_X43Y89         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.973 r  Line_Buffer/FSM_sequential_state_WRITE[2]_i_1/O
                         net (fo=66, routed)          0.742     3.715    Line_Buffer/o_valid0
    SLICE_X39Y75         FDRE                                         r  Line_Buffer/wDataCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.353     5.012    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  Line_Buffer/wDataCnt_reg[0]/C

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            Line_Buffer/wDataCnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.715ns  (logic 0.603ns (16.228%)  route 3.112ns (83.772%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.353ns (routing 1.639ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          2.370     2.873    Line_Buffer/axi_reset_n_IBUF
    SLICE_X43Y89         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.973 r  Line_Buffer/FSM_sequential_state_WRITE[2]_i_1/O
                         net (fo=66, routed)          0.742     3.715    Line_Buffer/o_valid0
    SLICE_X39Y75         FDRE                                         r  Line_Buffer/wDataCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.353     5.012    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  Line_Buffer/wDataCnt_reg[3]/C

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            Line_Buffer/wDataCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.715ns  (logic 0.603ns (16.228%)  route 3.112ns (83.772%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.353ns (routing 1.639ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          2.370     2.873    Line_Buffer/axi_reset_n_IBUF
    SLICE_X43Y89         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.973 r  Line_Buffer/FSM_sequential_state_WRITE[2]_i_1/O
                         net (fo=66, routed)          0.742     3.715    Line_Buffer/o_valid0
    SLICE_X39Y75         FDRE                                         r  Line_Buffer/wDataCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.353     5.012    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  Line_Buffer/wDataCnt_reg[4]/C

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            Line_Buffer/wDataCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.715ns  (logic 0.603ns (16.228%)  route 3.112ns (83.772%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.353ns (routing 1.639ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          2.370     2.873    Line_Buffer/axi_reset_n_IBUF
    SLICE_X43Y89         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.973 r  Line_Buffer/FSM_sequential_state_WRITE[2]_i_1/O
                         net (fo=66, routed)          0.742     3.715    Line_Buffer/o_valid0
    SLICE_X39Y75         FDRE                                         r  Line_Buffer/wDataCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        2.353     5.012    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  Line_Buffer/wDataCnt_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_calculator/pe2/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                            (internal pin)
  Destination:            core_calculator/pe2/o_result_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.132ns (59.719%)  route 0.089ns (40.281%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.628ns (routing 1.111ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y45       DSP_C_DATA                   0.000     0.000 r  core_calculator/pe2/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe2/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<34>
    DSP48E2_X10Y45       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[34]_ALU_OUT[34])
                                                      0.102     0.102 f  core_calculator/pe2/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe2/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<34>
    DSP48E2_X10Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.030     0.132 r  core_calculator/pe2/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[34]
                         net (fo=9, routed)           0.089     0.221    core_calculator/pe2/requant_dsp_out[34]
    SLICE_X52Y114        FDRE                                         r  core_calculator/pe2/o_result_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.628     4.374    core_calculator/pe2/CLK
    SLICE_X52Y114        FDRE                                         r  core_calculator/pe2/o_result_reg[1]/C

Slack:                    inf
  Source:                 core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                            (internal pin)
  Destination:            core_calculator/pe3/o_result_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.132ns (59.677%)  route 0.089ns (40.323%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.631ns (routing 1.111ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y41        DSP_C_DATA                   0.000     0.000 r  core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<34>
    DSP48E2_X9Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[34]_ALU_OUT[34])
                                                      0.102     0.102 f  core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<34>
    DSP48E2_X9Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.030     0.132 r  core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[34]
                         net (fo=9, routed)           0.089     0.221    core_calculator/pe3/requant_dsp_out[34]
    SLICE_X49Y104        FDRE                                         r  core_calculator/pe3/o_result_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.631     4.377    core_calculator/pe3/CLK
    SLICE_X49Y104        FDRE                                         r  core_calculator/pe3/o_result_reg[0]/C

Slack:                    inf
  Source:                 core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                            (internal pin)
  Destination:            core_calculator/pe3/o_result_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.132ns (59.677%)  route 0.089ns (40.323%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.631ns (routing 1.111ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y41        DSP_C_DATA                   0.000     0.000 r  core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<34>
    DSP48E2_X9Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[34]_ALU_OUT[34])
                                                      0.102     0.102 f  core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<34>
    DSP48E2_X9Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.030     0.132 r  core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[34]
                         net (fo=9, routed)           0.089     0.221    core_calculator/pe3/requant_dsp_out[34]
    SLICE_X49Y104        FDRE                                         r  core_calculator/pe3/o_result_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.631     4.377    core_calculator/pe3/CLK
    SLICE_X49Y104        FDRE                                         r  core_calculator/pe3/o_result_reg[5]/C

Slack:                    inf
  Source:                 core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                            (internal pin)
  Destination:            core_calculator/pe3/o_result_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.132ns (59.677%)  route 0.089ns (40.323%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.631ns (routing 1.111ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y41        DSP_C_DATA                   0.000     0.000 r  core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<34>
    DSP48E2_X9Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[34]_ALU_OUT[34])
                                                      0.102     0.102 f  core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<34>
    DSP48E2_X9Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.030     0.132 r  core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[34]
                         net (fo=9, routed)           0.089     0.221    core_calculator/pe3/requant_dsp_out[34]
    SLICE_X49Y104        FDRE                                         r  core_calculator/pe3/o_result_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.631     4.377    core_calculator/pe3/CLK
    SLICE_X49Y104        FDRE                                         r  core_calculator/pe3/o_result_reg[6]/C

Slack:                    inf
  Source:                 core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                            (internal pin)
  Destination:            core_calculator/pe3/o_result_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.132ns (59.677%)  route 0.089ns (40.323%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.631ns (routing 1.111ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y41        DSP_C_DATA                   0.000     0.000 r  core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<34>
    DSP48E2_X9Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[34]_ALU_OUT[34])
                                                      0.102     0.102 f  core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<34>
    DSP48E2_X9Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.030     0.132 r  core_calculator/pe3/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[34]
                         net (fo=9, routed)           0.089     0.221    core_calculator/pe3/requant_dsp_out[34]
    SLICE_X49Y104        FDRE                                         r  core_calculator/pe3/o_result_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.631     4.377    core_calculator/pe3/CLK
    SLICE_X49Y104        FDRE                                         r  core_calculator/pe3/o_result_reg[7]/C

Slack:                    inf
  Source:                 core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                            (internal pin)
  Destination:            core_calculator/pe9/o_result_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.132ns (59.677%)  route 0.089ns (40.323%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.631ns (routing 1.111ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y31       DSP_C_DATA                   0.000     0.000 r  core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<34>
    DSP48E2_X10Y31       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[34]_ALU_OUT[34])
                                                      0.102     0.102 f  core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<34>
    DSP48E2_X10Y31       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.030     0.132 r  core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[34]
                         net (fo=9, routed)           0.089     0.221    core_calculator/pe9/requant_dsp_out[34]
    SLICE_X52Y79         FDRE                                         r  core_calculator/pe9/o_result_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.631     4.377    core_calculator/pe9/CLK
    SLICE_X52Y79         FDRE                                         r  core_calculator/pe9/o_result_reg[0]/C

Slack:                    inf
  Source:                 core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                            (internal pin)
  Destination:            core_calculator/pe9/o_result_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.132ns (59.677%)  route 0.089ns (40.323%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.631ns (routing 1.111ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y31       DSP_C_DATA                   0.000     0.000 r  core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<34>
    DSP48E2_X10Y31       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[34]_ALU_OUT[34])
                                                      0.102     0.102 f  core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<34>
    DSP48E2_X10Y31       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.030     0.132 r  core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[34]
                         net (fo=9, routed)           0.089     0.221    core_calculator/pe9/requant_dsp_out[34]
    SLICE_X52Y79         FDRE                                         r  core_calculator/pe9/o_result_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.631     4.377    core_calculator/pe9/CLK
    SLICE_X52Y79         FDRE                                         r  core_calculator/pe9/o_result_reg[1]/C

Slack:                    inf
  Source:                 core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                            (internal pin)
  Destination:            core_calculator/pe9/o_result_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.132ns (59.677%)  route 0.089ns (40.323%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.631ns (routing 1.111ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y31       DSP_C_DATA                   0.000     0.000 r  core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<34>
    DSP48E2_X10Y31       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[34]_ALU_OUT[34])
                                                      0.102     0.102 f  core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<34>
    DSP48E2_X10Y31       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.030     0.132 r  core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[34]
                         net (fo=9, routed)           0.089     0.221    core_calculator/pe9/requant_dsp_out[34]
    SLICE_X52Y79         FDRE                                         r  core_calculator/pe9/o_result_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.631     4.377    core_calculator/pe9/CLK
    SLICE_X52Y79         FDRE                                         r  core_calculator/pe9/o_result_reg[6]/C

Slack:                    inf
  Source:                 core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                            (internal pin)
  Destination:            core_calculator/pe9/o_result_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.132ns (59.677%)  route 0.089ns (40.323%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.631ns (routing 1.111ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y31       DSP_C_DATA                   0.000     0.000 r  core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<34>
    DSP48E2_X10Y31       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[34]_ALU_OUT[34])
                                                      0.102     0.102 f  core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<34>
    DSP48E2_X10Y31       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.030     0.132 r  core_calculator/pe9/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[34]
                         net (fo=9, routed)           0.089     0.221    core_calculator/pe9/requant_dsp_out[34]
    SLICE_X52Y79         FDRE                                         r  core_calculator/pe9/o_result_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.631     4.377    core_calculator/pe9/CLK
    SLICE_X52Y79         FDRE                                         r  core_calculator/pe9/o_result_reg[7]/C

Slack:                    inf
  Source:                 core_calculator/pe10/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                            (internal pin)
  Destination:            core_calculator/pe10/o_result_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.132ns (59.523%)  route 0.090ns (40.477%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.627ns (routing 1.111ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y33       DSP_C_DATA                   0.000     0.000 r  core_calculator/pe10/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe10/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<34>
    DSP48E2_X10Y33       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[34]_ALU_OUT[34])
                                                      0.102     0.102 f  core_calculator/pe10/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe10/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<34>
    DSP48E2_X10Y33       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.030     0.132 r  core_calculator/pe10/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[34]
                         net (fo=9, routed)           0.090     0.222    core_calculator/pe10/requant_dsp_out[34]
    SLICE_X52Y84         FDRE                                         r  core_calculator/pe10/o_result_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2156, routed)        1.627     4.373    core_calculator/pe10/CLK
    SLICE_X52Y84         FDRE                                         r  core_calculator/pe10/o_result_reg[3]/C





