#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002ab075bf430 .scope module, "RISCV_top_tb" "RISCV_top_tb" 2 3;
 .timescale -9 -12;
v000002ab07621f50_0 .var "clk", 0 0;
v000002ab07620330_0 .var "reset", 0 0;
S_000002ab075bf950 .scope module, "uut" "RISCV_top" 2 10, 3 13 0, S_000002ab075bf430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000002ab075b1530 .functor AND 1, v000002ab0761c950_0, L_000002ab0767c630, C4<1>, C4<1>;
L_000002ab075b0f10 .functor OR 1, L_000002ab075b1530, v000002ab0761e320_0, C4<0>, C4<0>;
L_000002ab075b0d50 .functor BUFZ 32, v000002ab0761f040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002ab075b1140 .functor BUFZ 32, v000002ab0761efa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002ab075b0dc0 .functor BUFZ 32, L_000002ab0767bc30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ab0761ddf0_0 .net "ALUControl_E", 2 0, v000002ab075ad850_0;  1 drivers
v000002ab0761c3b0_0 .net "ALUOp_D", 1 0, v000002ab075a2050_0;  1 drivers
v000002ab0761de90_0 .var "ALUOp_E", 1 0;
v000002ab0761c450_0 .net "ALUResult_E", 31 0, v000002ab0761d5d0_0;  1 drivers
v000002ab0761df30_0 .var "ALUResult_M", 31 0;
v000002ab0761dfd0_0 .var "ALUResult_W", 31 0;
v000002ab0761c1d0_0 .net "ALUSrc_D", 0 0, v000002ab075a2870_0;  1 drivers
v000002ab0761c630_0 .var "ALUSrc_E", 0 0;
v000002ab0761c6d0_0 .net "Branch_D", 0 0, v000002ab0761c4f0_0;  1 drivers
v000002ab0761c950_0 .var "Branch_E", 0 0;
v000002ab0761c9f0_0 .net "ForwardA_E", 1 0, v000002ab075af150_0;  1 drivers
v000002ab0761cbd0_0 .net "ForwardB_E", 1 0, v000002ab075aecf0_0;  1 drivers
v000002ab0761f860_0 .var "Funct3_E", 2 0;
v000002ab0761e3c0_0 .var "Funct7b5_E", 0 0;
v000002ab0761e280_0 .net "IF_ID_Write", 0 0, v000002ab075aed90_0;  1 drivers
v000002ab0761e500_0 .net "ImmExt_D", 31 0, v000002ab0761cc70_0;  1 drivers
v000002ab0761fb80_0 .var "ImmExt_E", 31 0;
v000002ab0761e8c0_0 .net "ImmSrc_D", 1 0, v000002ab0761d2b0_0;  1 drivers
v000002ab0761fe00_0 .net "Instr_D", 31 0, v000002ab0761fea0_0;  1 drivers
v000002ab0761fea0_0 .var "Instr_D_r", 31 0;
v000002ab0761f720_0 .net "Instr_F", 31 0, L_000002ab075b0ce0;  1 drivers
v000002ab0761f2c0_0 .net "Jump_D", 0 0, v000002ab0761c770_0;  1 drivers
v000002ab0761e320_0 .var "Jump_E", 0 0;
v000002ab0761e460_0 .net "MemWrite_D", 0 0, v000002ab0761d530_0;  1 drivers
v000002ab0761f360_0 .var "MemWrite_E", 0 0;
v000002ab0761fd60_0 .var "MemWrite_M", 0 0;
v000002ab0761e960_0 .net "PCNext_F", 31 0, L_000002ab07621190;  1 drivers
v000002ab0761ef00_0 .net "PCPlus4_D", 31 0, L_000002ab075b1140;  1 drivers
v000002ab0761efa0_0 .var "PCPlus4_D_r", 31 0;
v000002ab0761fa40_0 .var "PCPlus4_E", 31 0;
v000002ab0761edc0_0 .net "PCPlus4_F", 31 0, L_000002ab07620510;  1 drivers
v000002ab0761ff40_0 .var "PCPlus4_M", 31 0;
v000002ab0761e5a0_0 .var "PCPlus4_W", 31 0;
v000002ab0761f400_0 .net "PCSrc_E", 0 0, L_000002ab075b0f10;  1 drivers
v000002ab0761e640_0 .net "PCTarget_E", 31 0, L_000002ab0767c6d0;  1 drivers
v000002ab0761e6e0_0 .net "PCWrite", 0 0, v000002ab075af290_0;  1 drivers
v000002ab0761ee60_0 .net "PC_D", 31 0, L_000002ab075b0d50;  1 drivers
v000002ab0761f040_0 .var "PC_D_r", 31 0;
v000002ab0761f220_0 .var "PC_E", 31 0;
v000002ab0761e780_0 .net "PC_F", 31 0, v000002ab0761e820_0;  1 drivers
v000002ab0761e820_0 .var "PC_r", 31 0;
RS_000002ab075c6b58 .resolv tri, L_000002ab076205b0, L_000002ab07620ab0;
v000002ab0761ffe0_0 .net8 "RD1_D", 31 0, RS_000002ab075c6b58;  2 drivers
v000002ab0761e140_0 .var "RD1_E", 31 0;
RS_000002ab075c6b88 .resolv tri, L_000002ab07620e70, L_000002ab07620f10;
v000002ab0761f0e0_0 .net8 "RD2_D", 31 0, RS_000002ab075c6b88;  2 drivers
v000002ab0761f180_0 .var "RD2_E", 31 0;
o000002ab075c6258 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002ab0761f4a0_0 .net "Raddr1_D", 4 0, o000002ab075c6258;  0 drivers
v000002ab0761f540_0 .var "Raddr1_E", 4 0;
o000002ab075c6288 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002ab0761ea00_0 .net "Raddr2_D", 4 0, o000002ab075c6288;  0 drivers
v000002ab0761f5e0_0 .var "Raddr2_E", 4 0;
v000002ab0761ed20_0 .net "ReadData_M", 31 0, L_000002ab075b14c0;  1 drivers
v000002ab0761e1e0_0 .var "ReadData_W", 31 0;
v000002ab0761eaa0_0 .net "RegWrite_D", 0 0, v000002ab0761dcb0_0;  1 drivers
v000002ab0761f680_0 .var "RegWrite_E", 0 0;
v000002ab0761eb40_0 .var "RegWrite_M", 0 0;
v000002ab0761ec80_0 .var "RegWrite_W", 0 0;
v000002ab0761fae0_0 .net "ResultSrc_D", 1 0, v000002ab0761cf90_0;  1 drivers
v000002ab0761f7c0_0 .var "ResultSrc_E", 1 0;
v000002ab0761f900_0 .var "ResultSrc_M", 1 0;
v000002ab0761ebe0_0 .var "ResultSrc_W", 1 0;
v000002ab0761f9a0_0 .net "Result_W", 31 0, L_000002ab0767b2d0;  1 drivers
v000002ab0761fc20_0 .net "SrcA_E", 31 0, L_000002ab0767bf50;  1 drivers
v000002ab0761fcc0_0 .net "SrcB_E", 31 0, L_000002ab0767bd70;  1 drivers
v000002ab07621a50_0 .net "StallBubble", 0 0, v000002ab075ae110_0;  1 drivers
v000002ab07621d70_0 .net "Waddr_D", 4 0, L_000002ab076206f0;  1 drivers
v000002ab07620790_0 .var "Waddr_E", 4 0;
v000002ab07621cd0_0 .var "Waddr_M", 4 0;
v000002ab07621550_0 .var "Waddr_W", 4 0;
v000002ab07620150_0 .net "WriteData_E", 31 0, L_000002ab075b0dc0;  1 drivers
v000002ab076201f0_0 .var "WriteData_M", 31 0;
v000002ab076217d0_0 .net "WriteData_temp", 31 0, L_000002ab0767bc30;  1 drivers
v000002ab07621af0_0 .net "Zero_E", 0 0, L_000002ab0767c630;  1 drivers
v000002ab076215f0_0 .net *"_ivl_0", 0 0, L_000002ab075b1530;  1 drivers
v000002ab07621ff0_0 .net *"_ivl_19", 4 0, L_000002ab076214b0;  1 drivers
L_000002ab07623170 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ab07621730_0 .net *"_ivl_23", 26 0, L_000002ab07623170;  1 drivers
v000002ab07621910_0 .net *"_ivl_25", 4 0, L_000002ab07620650;  1 drivers
L_000002ab076231b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ab076219b0_0 .net *"_ivl_29", 26 0, L_000002ab076231b8;  1 drivers
L_000002ab07623320 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002ab07621410_0 .net/2u *"_ivl_38", 1 0, L_000002ab07623320;  1 drivers
v000002ab07620dd0_0 .net *"_ivl_40", 0 0, L_000002ab0767c770;  1 drivers
L_000002ab07623368 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002ab07621e10_0 .net/2u *"_ivl_42", 1 0, L_000002ab07623368;  1 drivers
v000002ab07621eb0_0 .net *"_ivl_44", 0 0, L_000002ab0767bcd0;  1 drivers
v000002ab07621c30_0 .net *"_ivl_46", 31 0, L_000002ab0767b870;  1 drivers
L_000002ab076233b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002ab07621690_0 .net/2u *"_ivl_50", 1 0, L_000002ab076233b0;  1 drivers
v000002ab07620fb0_0 .net *"_ivl_52", 0 0, L_000002ab0767c4f0;  1 drivers
L_000002ab076233f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002ab07621050_0 .net/2u *"_ivl_54", 1 0, L_000002ab076233f8;  1 drivers
v000002ab076210f0_0 .net *"_ivl_56", 0 0, L_000002ab0767ba50;  1 drivers
v000002ab07621870_0 .net *"_ivl_58", 31 0, L_000002ab0767b4b0;  1 drivers
L_000002ab07623128 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002ab076208d0_0 .net/2u *"_ivl_6", 31 0, L_000002ab07623128;  1 drivers
L_000002ab07623518 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ab07621b90_0 .net/2u *"_ivl_70", 1 0, L_000002ab07623518;  1 drivers
v000002ab07620290_0 .net *"_ivl_72", 0 0, L_000002ab0767be10;  1 drivers
L_000002ab07623560 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002ab07620b50_0 .net/2u *"_ivl_74", 1 0, L_000002ab07623560;  1 drivers
v000002ab076203d0_0 .net *"_ivl_76", 0 0, L_000002ab0767ce50;  1 drivers
v000002ab07620bf0_0 .net *"_ivl_78", 31 0, L_000002ab0767baf0;  1 drivers
v000002ab07620470_0 .net "clk", 0 0, v000002ab07621f50_0;  1 drivers
v000002ab07621230_0 .net "reset", 0 0, v000002ab07620330_0;  1 drivers
E_000002ab075b4860 .event posedge, v000002ab07621230_0, v000002ab075adad0_0;
L_000002ab07621190 .functor MUXZ 32, L_000002ab07620510, L_000002ab0767c6d0, L_000002ab075b0f10, C4<>;
L_000002ab07620510 .arith/sum 32, v000002ab0761e820_0, L_000002ab07623128;
L_000002ab076214b0 .part v000002ab0761fea0_0, 15, 5;
L_000002ab076205b0 .concat [ 5 27 0 0], L_000002ab076214b0, L_000002ab07623170;
L_000002ab07620650 .part v000002ab0761fea0_0, 20, 5;
L_000002ab07620e70 .concat [ 5 27 0 0], L_000002ab07620650, L_000002ab076231b8;
L_000002ab076206f0 .part v000002ab0761fea0_0, 7, 5;
L_000002ab07620830 .part v000002ab0761fea0_0, 0, 7;
L_000002ab0767bb90 .part v000002ab0761fea0_0, 7, 25;
L_000002ab0767b410 .part v000002ab0761f7c0_0, 0, 1;
L_000002ab0767c770 .cmp/eq 2, v000002ab075af150_0, L_000002ab07623320;
L_000002ab0767bcd0 .cmp/eq 2, v000002ab075af150_0, L_000002ab07623368;
L_000002ab0767b870 .functor MUXZ 32, v000002ab0761e140_0, L_000002ab0767b2d0, L_000002ab0767bcd0, C4<>;
L_000002ab0767bf50 .functor MUXZ 32, L_000002ab0767b870, v000002ab0761df30_0, L_000002ab0767c770, C4<>;
L_000002ab0767c4f0 .cmp/eq 2, v000002ab075aecf0_0, L_000002ab076233b0;
L_000002ab0767ba50 .cmp/eq 2, v000002ab075aecf0_0, L_000002ab076233f8;
L_000002ab0767b4b0 .functor MUXZ 32, v000002ab0761f180_0, L_000002ab0767b2d0, L_000002ab0767ba50, C4<>;
L_000002ab0767bc30 .functor MUXZ 32, L_000002ab0767b4b0, v000002ab0761df30_0, L_000002ab0767c4f0, C4<>;
L_000002ab0767bd70 .functor MUXZ 32, L_000002ab0767bc30, v000002ab0761fb80_0, v000002ab0761c630_0, C4<>;
L_000002ab0767cc70 .part v000002ab0761de90_0, 1, 1;
L_000002ab0767c6d0 .arith/sum 32, v000002ab0761f220_0, v000002ab0761fb80_0;
L_000002ab0767be10 .cmp/eq 2, v000002ab0761ebe0_0, L_000002ab07623518;
L_000002ab0767ce50 .cmp/eq 2, v000002ab0761ebe0_0, L_000002ab07623560;
L_000002ab0767baf0 .functor MUXZ 32, v000002ab0761e5a0_0, v000002ab0761e1e0_0, L_000002ab0767ce50, C4<>;
L_000002ab0767b2d0 .functor MUXZ 32, L_000002ab0767baf0, v000002ab0761dfd0_0, L_000002ab0767be10, C4<>;
S_000002ab075c3ee0 .scope module, "ALUDec" "ALUDecoder" 3 230, 4 1 0, S_000002ab075bf950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
v000002ab075ad850_0 .var "ALUControl", 2 0;
v000002ab075ada30_0 .net "ALUOp", 1 0, v000002ab0761de90_0;  1 drivers
v000002ab075aebb0_0 .net "funct3", 2 0, v000002ab0761f860_0;  1 drivers
v000002ab075ae7f0_0 .net "funct7b5", 0 0, v000002ab0761e3c0_0;  1 drivers
v000002ab075ade90_0 .net "opb5", 0 0, L_000002ab0767cc70;  1 drivers
E_000002ab075b4260 .event anyedge, v000002ab075ada30_0, v000002ab075aebb0_0, v000002ab075ade90_0, v000002ab075ae7f0_0;
S_000002ab075c4070 .scope module, "DataMemory" "dmem" 3 292, 5 1 0, S_000002ab075bf950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "writeEn";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "rd";
L_000002ab075b14c0 .functor BUFZ 32, L_000002ab0767b9b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ab075aef70 .array "RAM", 0 63, 31 0;
v000002ab075ae4d0_0 .net *"_ivl_0", 31 0, L_000002ab0767b9b0;  1 drivers
v000002ab075ad8f0_0 .net *"_ivl_3", 29 0, L_000002ab0767b5f0;  1 drivers
v000002ab075ae890_0 .net "a", 31 0, v000002ab0761df30_0;  1 drivers
v000002ab075adad0_0 .net "clk", 0 0, v000002ab07621f50_0;  alias, 1 drivers
v000002ab075af5b0_0 .net "rd", 31 0, L_000002ab075b14c0;  alias, 1 drivers
v000002ab075ae930_0 .net "writeData", 31 0, v000002ab076201f0_0;  1 drivers
v000002ab075ae9d0_0 .net "writeEn", 0 0, v000002ab0761fd60_0;  1 drivers
E_000002ab075b42e0 .event posedge, v000002ab075adad0_0;
L_000002ab0767b9b0 .array/port v000002ab075aef70, L_000002ab0767b5f0;
L_000002ab0767b5f0 .part v000002ab0761df30_0, 2, 30;
S_000002ab07566a50 .scope module, "FU" "ForwardingUnit" 3 248, 6 1 0, S_000002ab075bf950;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Raddr1_E";
    .port_info 1 /INPUT 5 "Raddr2_E";
    .port_info 2 /INPUT 5 "Waddr_M";
    .port_info 3 /INPUT 1 "RegWrite_M";
    .port_info 4 /INPUT 5 "Waddr_W";
    .port_info 5 /INPUT 1 "RegWrite_W";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
v000002ab075aea70_0 .net "Raddr1_E", 4 0, v000002ab0761f540_0;  1 drivers
v000002ab075addf0_0 .net "Raddr2_E", 4 0, v000002ab0761f5e0_0;  1 drivers
v000002ab075af010_0 .net "RegWrite_M", 0 0, v000002ab0761eb40_0;  1 drivers
v000002ab075aeb10_0 .net "RegWrite_W", 0 0, v000002ab0761ec80_0;  1 drivers
v000002ab075aec50_0 .net "Waddr_M", 4 0, v000002ab07621cd0_0;  1 drivers
v000002ab075af3d0_0 .net "Waddr_W", 4 0, v000002ab07621550_0;  1 drivers
v000002ab075af150_0 .var "forwardA", 1 0;
v000002ab075aecf0_0 .var "forwardB", 1 0;
E_000002ab075b4f20/0 .event anyedge, v000002ab075af010_0, v000002ab075aec50_0, v000002ab075aea70_0, v000002ab075aeb10_0;
E_000002ab075b4f20/1 .event anyedge, v000002ab075af3d0_0, v000002ab075addf0_0;
E_000002ab075b4f20 .event/or E_000002ab075b4f20/0, E_000002ab075b4f20/1;
S_000002ab07566be0 .scope module, "HDU" "HazardDetectionUnit" 3 153, 7 1 0, S_000002ab075bf950;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Raddr1_D";
    .port_info 1 /INPUT 5 "Raddr2_D";
    .port_info 2 /INPUT 5 "Waddr_E";
    .port_info 3 /INPUT 1 "ResultSrcb0";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "IF_ID_Write";
    .port_info 6 /OUTPUT 1 "StallBubble";
L_000002ab075b0ab0 .functor BUFZ 1, L_000002ab0767b410, C4<0>, C4<0>, C4<0>;
v000002ab075aed90_0 .var "IF_ID_Write", 0 0;
v000002ab075af290_0 .var "PCWrite", 0 0;
v000002ab075adf30_0 .net "Raddr1_D", 4 0, o000002ab075c6258;  alias, 0 drivers
v000002ab075adc10_0 .net "Raddr2_D", 4 0, o000002ab075c6288;  alias, 0 drivers
v000002ab075adb70_0 .net "ResultSrcb0", 0 0, L_000002ab0767b410;  1 drivers
v000002ab075ae110_0 .var "StallBubble", 0 0;
v000002ab075af330_0 .net "Waddr_E", 4 0, v000002ab07620790_0;  1 drivers
v000002ab075ae390_0 .net "is_load_instruction", 0 0, L_000002ab075b0ab0;  1 drivers
E_000002ab075b50e0 .event anyedge, v000002ab075ae390_0, v000002ab075af330_0, v000002ab075adf30_0, v000002ab075adc10_0;
S_000002ab075620f0 .scope module, "InstructionMemory" "imem" 3 87, 8 1 0, S_000002ab075bf950;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "inst";
L_000002ab075b0ce0 .functor BUFZ 32, L_000002ab076212d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ab075add50 .array "RAM", 63 0, 31 0;
v000002ab075adfd0_0 .net *"_ivl_0", 31 0, L_000002ab076212d0;  1 drivers
v000002ab075ae1b0_0 .net *"_ivl_3", 29 0, L_000002ab07621370;  1 drivers
v000002ab075ae250_0 .net "addr", 31 0, v000002ab0761e820_0;  alias, 1 drivers
v000002ab075ae2f0_0 .net "inst", 31 0, L_000002ab075b0ce0;  alias, 1 drivers
L_000002ab076212d0 .array/port v000002ab075add50, L_000002ab07621370;
L_000002ab07621370 .part v000002ab0761e820_0, 2, 30;
S_000002ab07562280 .scope module, "MainDecoder" "mainDecoder" 3 124, 9 1 0, S_000002ab075bf950;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 2 "ResultSrc";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 2 "ALUOp";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 2 "ImmSrc";
v000002ab075a2050_0 .var "ALUOp", 1 0;
v000002ab075a2870_0 .var "ALUSrc", 0 0;
v000002ab0761c4f0_0 .var "Branch", 0 0;
v000002ab0761d2b0_0 .var "ImmSrc", 1 0;
v000002ab0761c770_0 .var "Jump", 0 0;
v000002ab0761d530_0 .var "MemWrite", 0 0;
v000002ab0761dcb0_0 .var "RegWrite", 0 0;
v000002ab0761cf90_0 .var "ResultSrc", 1 0;
v000002ab0761da30_0 .net "op", 6 0, L_000002ab07620830;  1 drivers
E_000002ab075b5720 .event anyedge, v000002ab0761da30_0;
S_000002ab07554d90 .scope module, "RegFile" "regfile" 3 136, 10 1 0, S_000002ab075bf950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "writeEn";
    .port_info 2 /INPUT 5 "Raddr1";
    .port_info 3 /INPUT 5 "Raddr2";
    .port_info 4 /INPUT 5 "Waddr";
    .port_info 5 /INPUT 32 "writeData";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000002ab0761c270_0 .net "Raddr1", 4 0, o000002ab075c6258;  alias, 0 drivers
v000002ab0761d7b0_0 .net "Raddr2", 4 0, o000002ab075c6288;  alias, 0 drivers
v000002ab0761d210_0 .net "Waddr", 4 0, L_000002ab076206f0;  alias, 1 drivers
L_000002ab07623200 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002ab0761d030_0 .net/2u *"_ivl_0", 4 0, L_000002ab07623200;  1 drivers
L_000002ab07623290 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002ab0761c8b0_0 .net/2u *"_ivl_14", 4 0, L_000002ab07623290;  1 drivers
v000002ab0761dd50_0 .net *"_ivl_16", 0 0, L_000002ab07620c90;  1 drivers
L_000002ab076232d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ab0761dad0_0 .net/2u *"_ivl_18", 31 0, L_000002ab076232d8;  1 drivers
v000002ab0761d3f0_0 .net *"_ivl_2", 0 0, L_000002ab07620970;  1 drivers
v000002ab0761d0d0_0 .net *"_ivl_20", 31 0, L_000002ab07620d30;  1 drivers
L_000002ab076235f0 .functor BUFT 1, C4<00zzzzz>, C4<0>, C4<0>, C4<0>;
v000002ab0761db70_0 .net *"_ivl_22", 6 0, L_000002ab076235f0;  1 drivers
L_000002ab07623248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ab0761cdb0_0 .net/2u *"_ivl_4", 31 0, L_000002ab07623248;  1 drivers
v000002ab0761d490_0 .net *"_ivl_6", 31 0, L_000002ab07620a10;  1 drivers
L_000002ab076235a8 .functor BUFT 1, C4<00zzzzz>, C4<0>, C4<0>, C4<0>;
v000002ab0761dc10_0 .net *"_ivl_8", 6 0, L_000002ab076235a8;  1 drivers
v000002ab0761c810_0 .net "clk", 0 0, v000002ab07621f50_0;  alias, 1 drivers
v000002ab0761c130_0 .net8 "rd1", 31 0, RS_000002ab075c6b58;  alias, 2 drivers
v000002ab0761d170_0 .net8 "rd2", 31 0, RS_000002ab075c6b88;  alias, 2 drivers
v000002ab0761d850 .array "rf", 0 31, 31 0;
v000002ab0761ce50_0 .net "writeData", 31 0, L_000002ab0767b2d0;  alias, 1 drivers
v000002ab0761d8f0_0 .net "writeEn", 0 0, v000002ab0761f680_0;  1 drivers
L_000002ab07620970 .cmp/eq 5, o000002ab075c6258, L_000002ab07623200;
L_000002ab07620a10 .array/port v000002ab0761d850, L_000002ab076235a8;
L_000002ab07620ab0 .functor MUXZ 32, L_000002ab07620a10, L_000002ab07623248, L_000002ab07620970, C4<>;
L_000002ab07620c90 .cmp/eq 5, o000002ab075c6288, L_000002ab07623290;
L_000002ab07620d30 .array/port v000002ab0761d850, L_000002ab076235f0;
L_000002ab07620f10 .functor MUXZ 32, L_000002ab07620d30, L_000002ab076232d8, L_000002ab07620c90, C4<>;
S_000002ab07554f20 .scope module, "SignExtender" "extend" 3 147, 11 1 0, S_000002ab075bf950;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "Instruction";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmOut";
v000002ab0761cc70_0 .var "ImmOut", 31 0;
v000002ab0761cef0_0 .net "ImmSrc", 1 0, v000002ab0761d2b0_0;  alias, 1 drivers
v000002ab0761cd10_0 .net "Instruction", 31 7, L_000002ab0767bb90;  1 drivers
E_000002ab075b54a0 .event anyedge, v000002ab0761d2b0_0, v000002ab0761cd10_0;
S_000002ab0755e3c0 .scope module, "alu" "ALU" 3 238, 12 1 0, S_000002ab075bf950;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v000002ab0761d670_0 .net "A", 31 0, L_000002ab0767bf50;  alias, 1 drivers
v000002ab0761d990_0 .net "ALUControl", 2 0, v000002ab075ad850_0;  alias, 1 drivers
v000002ab0761d350_0 .net "B", 31 0, L_000002ab0767bd70;  alias, 1 drivers
v000002ab0761d5d0_0 .var "Result", 31 0;
v000002ab0761ca90_0 .net "Zero", 0 0, L_000002ab0767c630;  alias, 1 drivers
L_000002ab07623440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ab0761c310_0 .net/2u *"_ivl_0", 31 0, L_000002ab07623440;  1 drivers
v000002ab0761cb30_0 .net *"_ivl_2", 0 0, L_000002ab0767c590;  1 drivers
L_000002ab07623488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002ab0761c590_0 .net/2u *"_ivl_4", 0 0, L_000002ab07623488;  1 drivers
L_000002ab076234d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ab0761d710_0 .net/2u *"_ivl_6", 0 0, L_000002ab076234d0;  1 drivers
E_000002ab075b4ba0 .event anyedge, v000002ab075ad850_0, v000002ab0761d670_0, v000002ab0761d350_0;
L_000002ab0767c590 .cmp/eq 32, v000002ab0761d5d0_0, L_000002ab07623440;
L_000002ab0767c630 .functor MUXZ 1, L_000002ab076234d0, L_000002ab07623488, L_000002ab0767c590, C4<>;
    .scope S_000002ab075620f0;
T_0 ;
    %vpi_call 8 8 "$readmemh", "program.hex", v000002ab075add50 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000002ab07562280;
T_1 ;
    %wait E_000002ab075b5720;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab0761dcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab0761d530_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ab0761cf90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab075a2870_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ab075a2050_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab0761c4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab0761c770_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ab0761d2b0_0, 0, 2;
    %load/vec4 v000002ab0761da30_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab0761dcb0_0, 0, 1;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab0761dcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab075a2870_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002ab075a2050_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ab0761cf90_0, 0, 2;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab0761dcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab075a2870_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ab0761d2b0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002ab075a2050_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ab0761cf90_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab0761dcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab075a2870_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ab0761d2b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ab075a2050_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002ab0761cf90_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab0761d530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab075a2870_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002ab0761d2b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ab075a2050_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab0761c4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab075a2870_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002ab0761d2b0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002ab075a2050_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab0761c770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab0761dcb0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002ab0761d2b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ab075a2050_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002ab0761cf90_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002ab07554d90;
T_2 ;
    %wait E_000002ab075b42e0;
    %load/vec4 v000002ab0761d8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000002ab0761ce50_0;
    %load/vec4 v000002ab0761d210_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab0761d850, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002ab07554f20;
T_3 ;
    %wait E_000002ab075b54a0;
    %load/vec4 v000002ab0761cef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ab0761cc70_0, 0, 32;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v000002ab0761cd10_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000002ab0761cd10_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002ab0761cc70_0, 0, 32;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v000002ab0761cd10_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000002ab0761cd10_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002ab0761cd10_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002ab0761cc70_0, 0, 32;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v000002ab0761cd10_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000002ab0761cd10_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002ab0761cd10_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002ab0761cd10_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002ab0761cc70_0, 0, 32;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v000002ab0761cd10_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v000002ab0761cd10_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002ab0761cd10_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002ab0761cd10_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002ab0761cc70_0, 0, 32;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002ab07566be0;
T_4 ;
    %wait E_000002ab075b50e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab075af290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab075aed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab075ae110_0, 0, 1;
    %load/vec4 v000002ab075ae390_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.3, 10;
    %load/vec4 v000002ab075af330_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002ab075af330_0;
    %load/vec4 v000002ab075adf30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_4.4, 4;
    %load/vec4 v000002ab075af330_0;
    %load/vec4 v000002ab075adc10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_4.4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab075af290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab075aed90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab075ae110_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002ab075c3ee0;
T_5 ;
    %wait E_000002ab075b4260;
    %load/vec4 v000002ab075ada30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002ab075ad850_0, 0, 3;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002ab075ad850_0, 0, 3;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002ab075ad850_0, 0, 3;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000002ab075aebb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002ab075ad850_0, 0, 3;
    %jmp T_5.11;
T_5.5 ;
    %load/vec4 v000002ab075ade90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.14, 9;
    %load/vec4 v000002ab075ae7f0_0;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002ab075ad850_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002ab075ad850_0, 0, 3;
T_5.13 ;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002ab075ad850_0, 0, 3;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002ab075ad850_0, 0, 3;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002ab075ad850_0, 0, 3;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002ab075ad850_0, 0, 3;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002ab0755e3c0;
T_6 ;
    %wait E_000002ab075b4ba0;
    %load/vec4 v000002ab0761d990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ab0761d5d0_0, 0, 32;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v000002ab0761d670_0;
    %load/vec4 v000002ab0761d350_0;
    %add;
    %store/vec4 v000002ab0761d5d0_0, 0, 32;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v000002ab0761d670_0;
    %load/vec4 v000002ab0761d350_0;
    %sub;
    %store/vec4 v000002ab0761d5d0_0, 0, 32;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v000002ab0761d670_0;
    %load/vec4 v000002ab0761d350_0;
    %and;
    %store/vec4 v000002ab0761d5d0_0, 0, 32;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v000002ab0761d670_0;
    %load/vec4 v000002ab0761d350_0;
    %or;
    %store/vec4 v000002ab0761d5d0_0, 0, 32;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v000002ab0761d670_0;
    %load/vec4 v000002ab0761d350_0;
    %xor;
    %store/vec4 v000002ab0761d5d0_0, 0, 32;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000002ab0761d670_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002ab0761d350_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v000002ab0761d670_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002ab0761d5d0_0, 0, 32;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ab0761d5d0_0, 0, 32;
T_6.11 ;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v000002ab0761d670_0;
    %load/vec4 v000002ab0761d350_0;
    %cmp/u;
    %jmp/0xz  T_6.12, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002ab0761d5d0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ab0761d5d0_0, 0, 32;
T_6.13 ;
T_6.9 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002ab07566a50;
T_7 ;
    %wait E_000002ab075b4f20;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ab075af150_0, 0, 2;
    %load/vec4 v000002ab075af010_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v000002ab075aec50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v000002ab075aea70_0;
    %load/vec4 v000002ab075aec50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002ab075af150_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002ab075aeb10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.7, 10;
    %load/vec4 v000002ab075af3d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v000002ab075aea70_0;
    %load/vec4 v000002ab075af3d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002ab075af150_0, 0, 2;
T_7.4 ;
T_7.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ab075aecf0_0, 0, 2;
    %load/vec4 v000002ab075af010_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.11, 10;
    %load/vec4 v000002ab075aec50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.10, 9;
    %load/vec4 v000002ab075addf0_0;
    %load/vec4 v000002ab075aec50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002ab075aecf0_0, 0, 2;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v000002ab075aeb10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.15, 10;
    %load/vec4 v000002ab075af3d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.14, 9;
    %load/vec4 v000002ab075addf0_0;
    %load/vec4 v000002ab075af3d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002ab075aecf0_0, 0, 2;
T_7.12 ;
T_7.9 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002ab075c4070;
T_8 ;
    %wait E_000002ab075b42e0;
    %load/vec4 v000002ab075ae9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002ab075ae930_0;
    %load/vec4 v000002ab075ae890_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab075aef70, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002ab075bf950;
T_9 ;
    %wait E_000002ab075b4860;
    %load/vec4 v000002ab07621230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab0761e820_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002ab0761e6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000002ab0761e960_0;
    %assign/vec4 v000002ab0761e820_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002ab075bf950;
T_10 ;
    %wait E_000002ab075b4860;
    %load/vec4 v000002ab07621230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab0761fea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab0761f040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab0761efa0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002ab0761e280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000002ab0761f400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab0761fea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab0761f040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab0761efa0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v000002ab0761f720_0;
    %assign/vec4 v000002ab0761fea0_0, 0;
    %load/vec4 v000002ab0761e780_0;
    %assign/vec4 v000002ab0761f040_0, 0;
    %load/vec4 v000002ab0761edc0_0;
    %assign/vec4 v000002ab0761efa0_0, 0;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002ab075bf950;
T_11 ;
    %wait E_000002ab075b4860;
    %load/vec4 v000002ab0761fe00_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v000002ab0761f860_0, 0;
    %load/vec4 v000002ab0761fe00_0;
    %parti/s 1, 30, 6;
    %assign/vec4 v000002ab0761e3c0_0, 0;
    %load/vec4 v000002ab07621230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab0761e140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab0761f180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab0761fb80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab0761f220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab0761fa40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002ab0761f540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002ab0761f5e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002ab07620790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ab0761f680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ab0761f360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ab0761c630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ab0761c950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ab0761e320_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002ab0761f7c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002ab0761de90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002ab07621a50_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.4, 8;
    %load/vec4 v000002ab0761f400_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.4;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ab0761f680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ab0761f360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ab0761c630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ab0761c950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ab0761e320_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000002ab0761eaa0_0;
    %assign/vec4 v000002ab0761f680_0, 0;
    %load/vec4 v000002ab0761e460_0;
    %assign/vec4 v000002ab0761f360_0, 0;
    %load/vec4 v000002ab0761fae0_0;
    %assign/vec4 v000002ab0761f7c0_0, 0;
    %load/vec4 v000002ab0761c1d0_0;
    %assign/vec4 v000002ab0761c630_0, 0;
    %load/vec4 v000002ab0761c3b0_0;
    %assign/vec4 v000002ab0761de90_0, 0;
    %load/vec4 v000002ab0761c6d0_0;
    %assign/vec4 v000002ab0761c950_0, 0;
    %load/vec4 v000002ab0761f2c0_0;
    %assign/vec4 v000002ab0761e320_0, 0;
    %load/vec4 v000002ab0761ffe0_0;
    %assign/vec4 v000002ab0761e140_0, 0;
    %load/vec4 v000002ab0761f0e0_0;
    %assign/vec4 v000002ab0761f180_0, 0;
    %load/vec4 v000002ab0761f4a0_0;
    %assign/vec4 v000002ab0761f540_0, 0;
    %load/vec4 v000002ab0761ea00_0;
    %assign/vec4 v000002ab0761f5e0_0, 0;
    %load/vec4 v000002ab07621d70_0;
    %assign/vec4 v000002ab07620790_0, 0;
    %load/vec4 v000002ab0761e500_0;
    %assign/vec4 v000002ab0761fb80_0, 0;
    %load/vec4 v000002ab0761ee60_0;
    %assign/vec4 v000002ab0761f220_0, 0;
    %load/vec4 v000002ab0761ef00_0;
    %assign/vec4 v000002ab0761fa40_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002ab075bf950;
T_12 ;
    %wait E_000002ab075b4860;
    %load/vec4 v000002ab07621230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab0761df30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab076201f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab0761ff40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002ab07621cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ab0761eb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ab0761fd60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002ab0761f900_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002ab0761c450_0;
    %assign/vec4 v000002ab0761df30_0, 0;
    %load/vec4 v000002ab07620150_0;
    %assign/vec4 v000002ab076201f0_0, 0;
    %load/vec4 v000002ab0761fa40_0;
    %assign/vec4 v000002ab0761ff40_0, 0;
    %load/vec4 v000002ab07620790_0;
    %assign/vec4 v000002ab07621cd0_0, 0;
    %load/vec4 v000002ab0761f680_0;
    %assign/vec4 v000002ab0761eb40_0, 0;
    %load/vec4 v000002ab0761f360_0;
    %assign/vec4 v000002ab0761fd60_0, 0;
    %load/vec4 v000002ab0761f7c0_0;
    %assign/vec4 v000002ab0761f900_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002ab075bf950;
T_13 ;
    %wait E_000002ab075b4860;
    %load/vec4 v000002ab07621230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab0761dfd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab0761e1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab0761e5a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002ab07621550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ab0761ec80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002ab0761ebe0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002ab0761df30_0;
    %assign/vec4 v000002ab0761dfd0_0, 0;
    %load/vec4 v000002ab0761ed20_0;
    %assign/vec4 v000002ab0761e1e0_0, 0;
    %load/vec4 v000002ab0761ff40_0;
    %assign/vec4 v000002ab0761e5a0_0, 0;
    %load/vec4 v000002ab07621cd0_0;
    %assign/vec4 v000002ab07621550_0, 0;
    %load/vec4 v000002ab0761eb40_0;
    %assign/vec4 v000002ab0761ec80_0, 0;
    %load/vec4 v000002ab0761f900_0;
    %assign/vec4 v000002ab0761ebe0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002ab075bf430;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab07621f50_0, 0, 1;
T_14.0 ;
    %delay 5000, 0;
    %load/vec4 v000002ab07621f50_0;
    %inv;
    %store/vec4 v000002ab07621f50_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_000002ab075bf430;
T_15 ;
    %vpi_call 2 24 "$display", "-------------------------------------------------------------" {0 0 0};
    %vpi_call 2 25 "$display", "RISC-V Pipelined Processor Testbench Initiated" {0 0 0};
    %vpi_call 2 26 "$display", "-------------------------------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab07620330_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab07620330_0, 0, 1;
    %vpi_call 2 31 "$display", "[Time %0t] Reset released. Processor starting...", $time {0 0 0};
    %delay 200000, 0;
    %vpi_call 2 38 "$display", "-------------------------------------------------------------" {0 0 0};
    %vpi_call 2 39 "$display", "Simulation Finished." {0 0 0};
    %vpi_call 2 40 "$display", "-------------------------------------------------------------" {0 0 0};
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_000002ab075bf430;
T_16 ;
    %wait E_000002ab075b42e0;
    %load/vec4 v000002ab07620330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call 2 48 "$display", "Time: %0t | PC: %h | Instr: %h", $time, v000002ab0761e780_0, v000002ab0761f720_0 {0 0 0};
    %load/vec4 v000002ab0761ec80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v000002ab07621550_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %vpi_call 2 52 "$display", "\011[WB] Writing %h to Register x%0d", v000002ab0761f9a0_0, v000002ab07621550_0 {0 0 0};
T_16.2 ;
    %load/vec4 v000002ab0761ec80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_16.8, 10;
    %load/vec4 v000002ab07621550_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.7, 9;
    %load/vec4 v000002ab0761f9a0_0;
    %pushi/vec4 30, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.5, 8;
    %vpi_call 2 58 "$display", "\011[SUCCESS] Result 30 found in x3!" {0 0 0};
T_16.5 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "RISCV_top_tb.v";
    "./RISCV_top.v";
    "./ALUDecoder.v";
    "./dmem.v";
    "./ForwardingUnit.v";
    "./HazardDetectionUnit.v";
    "./imem.v";
    "./mainDecoder.v";
    "./regfile.v";
    "./extend.v";
    "./ALU.v";
