# A simple RISC-V CPU Implementation in Verilog by Mohamed Amer and Aly Youssef

![Block Diagram for a Single-Cycle RISC-V CPU](https://raw.githubusercontent.com/bobelmasry/RISC-V-single-cycle-cpu/refs/heads/main/Pipelined%20RISC-V%20CPU%20Block%20Diagram.drawio.png)

- As far as we know all 42/42 instructions work perfectly and the only assumption we made is that the final instruction is an ECALL though that is pretty standard. More info can be found in the project report and in the commits

- repo link: https://github.com/bobelmasry/RISC-V-single-cycle-cpu