<stg><name>export_output_buffer_c1_Pipeline_BW</name>


<trans_list>

<trans id="137" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %bw = alloca i32 1

]]></Node>
<StgValue><ssdm name="bw"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %tmp_10_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_10_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:2 %tmp_11_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_11_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %bitcast_ln124_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln124

]]></Node>
<StgValue><ssdm name="bitcast_ln124_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i9 0, i9 %bw

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.body8.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body8.0:0 %bw_1 = load i9 %bw

]]></Node>
<StgValue><ssdm name="bw_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body8.0:1 %icmp_ln126 = icmp_ult  i9 %bw_1, i9 255

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.0:2 %br_ln126 = br i1 %icmp_ln126, void %for.body8.0.for.inc35_crit_edge.exitStub, void %for.body8.0.split

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="9">
<![CDATA[
for.body8.0.split:0 %trunc_ln126 = trunc i9 %bw_1

]]></Node>
<StgValue><ssdm name="trunc_ln126"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.0.split:4 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %bw_1, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="8">
<![CDATA[
for.body8.0.split:5 %zext_ln130 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body8.0.split:6 %add_ln130 = add i14 %tmp_11_read, i14 %zext_ln130

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="14">
<![CDATA[
for.body8.0.split:7 %zext_ln130_1 = zext i14 %add_ln130

]]></Node>
<StgValue><ssdm name="zext_ln130_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.split:8 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln130_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.split:9 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln130_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.0.split:10 %trunc_ln126_1 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %bw_1, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln126_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="14">
<![CDATA[
for.body8.0.split:11 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="14">
<![CDATA[
for.body8.0.split:23 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body8.0.split:35 %or_ln130 = or i7 %trunc_ln126_1, i7 1

]]></Node>
<StgValue><ssdm name="or_ln130"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body8.0.split:36 %tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_10_read, i7 %or_ln130

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="14">
<![CDATA[
for.body8.0.split:37 %zext_ln130_2 = zext i14 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln130_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.split:38 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln130_2

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.split:39 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln130_2

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="14">
<![CDATA[
for.body8.0.split:40 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0.split:52 %or_ln126 = or i8 %trunc_ln126, i8 3

]]></Node>
<StgValue><ssdm name="or_ln126"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0.split:53 %icmp_ln126_1 = icmp_eq  i8 %or_ln126, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln126_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.0.split:54 %br_ln126 = br i1 %icmp_ln126_1, void %for.body8.3, void %for.body8.0.for.inc35_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="14">
<![CDATA[
for.body8.3:0 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body8.3:12 %add_ln126 = add i9 %bw_1, i9 4

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body8.3:13 %store_ln126 = store i9 %add_ln126, i9 %bw

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="14">
<![CDATA[
for.body8.0.split:11 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="14">
<![CDATA[
for.body8.0.split:23 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="14">
<![CDATA[
for.body8.0.split:40 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="14">
<![CDATA[
for.body8.3:0 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="48" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:12 %add = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %bitcast_ln124_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:24 %add15_1 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %bitcast_ln124_read

]]></Node>
<StgValue><ssdm name="add15_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="50" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:12 %add = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %bitcast_ln124_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:24 %add15_1 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %bitcast_ln124_read

]]></Node>
<StgValue><ssdm name="add15_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:41 %add15_2 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9, i32 %bitcast_ln124_read

]]></Node>
<StgValue><ssdm name="add15_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.3:1 %add15_3 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %bitcast_ln124_read

]]></Node>
<StgValue><ssdm name="add15_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="54" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:12 %add = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %bitcast_ln124_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:24 %add15_1 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %bitcast_ln124_read

]]></Node>
<StgValue><ssdm name="add15_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:41 %add15_2 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9, i32 %bitcast_ln124_read

]]></Node>
<StgValue><ssdm name="add15_2"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.3:1 %add15_3 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %bitcast_ln124_read

]]></Node>
<StgValue><ssdm name="add15_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="58" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:12 %add = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %bitcast_ln124_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:24 %add15_1 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %bitcast_ln124_read

]]></Node>
<StgValue><ssdm name="add15_1"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:41 %add15_2 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9, i32 %bitcast_ln124_read

]]></Node>
<StgValue><ssdm name="add15_2"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.3:1 %add15_3 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %bitcast_ln124_read

]]></Node>
<StgValue><ssdm name="add15_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="62" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:19 %tmp_2 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:31 %tmp_4 = fcmp_olt  i32 %add15_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:41 %add15_2 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9, i32 %bitcast_ln124_read

]]></Node>
<StgValue><ssdm name="add15_2"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.3:1 %add15_3 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %bitcast_ln124_read

]]></Node>
<StgValue><ssdm name="add15_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
for.body8.0.split:13 %bitcast_ln132 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln132"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.0.split:14 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln132, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="23" op_0_bw="32">
<![CDATA[
for.body8.0.split:15 %trunc_ln132 = trunc i32 %bitcast_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln132"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0.split:16 %icmp_ln132 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body8.0.split:17 %icmp_ln132_1 = icmp_eq  i23 %trunc_ln132, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln132_1"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.0.split:18 %or_ln132 = or i1 %icmp_ln132_1, i1 %icmp_ln132

]]></Node>
<StgValue><ssdm name="or_ln132"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:19 %tmp_2 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.0.split:20 %and_ln132 = and i1 %or_ln132, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln132"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.split:21 %select_ln132 = select i1 %and_ln132, i32 0, i32 %add

]]></Node>
<StgValue><ssdm name="select_ln132"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
for.body8.0.split:22 %store_ln130 = store i32 %select_ln132, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.body8.0.split:25 %bitcast_ln132_1 = bitcast i32 %add15_1

]]></Node>
<StgValue><ssdm name="bitcast_ln132_1"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.0.split:26 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln132_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="23" op_0_bw="32">
<![CDATA[
for.body8.0.split:27 %trunc_ln132_1 = trunc i32 %bitcast_ln132_1

]]></Node>
<StgValue><ssdm name="trunc_ln132_1"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0.split:28 %icmp_ln132_2 = icmp_ne  i8 %tmp_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln132_2"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body8.0.split:29 %icmp_ln132_3 = icmp_eq  i23 %trunc_ln132_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln132_3"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.0.split:30 %or_ln132_1 = or i1 %icmp_ln132_3, i1 %icmp_ln132_2

]]></Node>
<StgValue><ssdm name="or_ln132_1"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:31 %tmp_4 = fcmp_olt  i32 %add15_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.0.split:32 %and_ln132_1 = and i1 %or_ln132_1, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln132_1"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.split:33 %select_ln132_1 = select i1 %and_ln132_1, i32 0, i32 %add15_1

]]></Node>
<StgValue><ssdm name="select_ln132_1"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
for.body8.0.split:34 %store_ln130 = store i32 %select_ln132_1, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:48 %tmp_6 = fcmp_olt  i32 %add15_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.3:8 %tmp_8 = fcmp_olt  i32 %add15_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
for.body8.0.split:42 %bitcast_ln132_2 = bitcast i32 %add15_2

]]></Node>
<StgValue><ssdm name="bitcast_ln132_2"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.0.split:43 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln132_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="23" op_0_bw="32">
<![CDATA[
for.body8.0.split:44 %trunc_ln132_2 = trunc i32 %bitcast_ln132_2

]]></Node>
<StgValue><ssdm name="trunc_ln132_2"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0.split:45 %icmp_ln132_4 = icmp_ne  i8 %tmp_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln132_4"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body8.0.split:46 %icmp_ln132_5 = icmp_eq  i23 %trunc_ln132_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln132_5"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.0.split:47 %or_ln132_2 = or i1 %icmp_ln132_5, i1 %icmp_ln132_4

]]></Node>
<StgValue><ssdm name="or_ln132_2"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:48 %tmp_6 = fcmp_olt  i32 %add15_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.0.split:49 %and_ln132_2 = and i1 %or_ln132_2, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln132_2"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.split:50 %select_ln132_2 = select i1 %and_ln132_2, i32 0, i32 %add15_2

]]></Node>
<StgValue><ssdm name="select_ln132_2"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
for.body8.3:2 %bitcast_ln132_3 = bitcast i32 %add15_3

]]></Node>
<StgValue><ssdm name="bitcast_ln132_3"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.3:3 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln132_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="23" op_0_bw="32">
<![CDATA[
for.body8.3:4 %trunc_ln132_3 = trunc i32 %bitcast_ln132_3

]]></Node>
<StgValue><ssdm name="trunc_ln132_3"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.3:5 %icmp_ln132_6 = icmp_ne  i8 %tmp_7, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln132_6"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body8.3:6 %icmp_ln132_7 = icmp_eq  i23 %trunc_ln132_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln132_7"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.3:7 %or_ln132_3 = or i1 %icmp_ln132_7, i1 %icmp_ln132_6

]]></Node>
<StgValue><ssdm name="or_ln132_3"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.3:8 %tmp_8 = fcmp_olt  i32 %add15_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.3:9 %and_ln132_3 = and i1 %or_ln132_3, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln132_3"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.3:10 %select_ln132_3 = select i1 %and_ln132_3, i32 0, i32 %add15_3

]]></Node>
<StgValue><ssdm name="select_ln132_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body8.0.split:1 %specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_19

]]></Node>
<StgValue><ssdm name="specpipeline_ln128"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.0.split:2 %speclooptripcount_ln126 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln126"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.0.split:3 %specloopname_ln126 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
for.body8.0.split:51 %store_ln130 = store i32 %select_ln132_2, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
for.body8.3:11 %store_ln130 = store i32 %select_ln132_3, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
for.body8.3:14 %br_ln126 = br void %for.body8.0

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0">
<![CDATA[
for.body8.0.for.inc35_crit_edge.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
