#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jun 11 11:07:05 2021
# Process ID: 30196
# Current directory: /home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.runs/impl_1
# Command line: vivado -log xxv_ethernet_0_exdes.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source xxv_ethernet_0_exdes.tcl -notrace
# Log file: /home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.runs/impl_1/xxv_ethernet_0_exdes.vdi
# Journal file: /home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source xxv_ethernet_0_exdes.tcl -notrace
Command: link_design -top xxv_ethernet_0_exdes -part xczu19eg-ffvc1760-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Project 1-454] Reading design checkpoint '/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_axi32regs_0_0/design_1_axi32regs_0_0.dcp' for cell 'design_1_wrapper/design_1_i/axi32regs_0'
INFO: [Project 1-454] Reading design checkpoint '/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_clk_sync_0_0/design_1_clk_sync_0_0.dcp' for cell 'design_1_wrapper/design_1_i/clk_sync_0'
INFO: [Project 1-454] Reading design checkpoint '/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_wrapper/design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_wrapper/design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0.dcp' for cell 'design_1_wrapper/design_1_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_wrapper/design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/ip/sub_blk_mem_gen_0/sub_blk_mem_gen_0.dcp' for cell 'fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/ip/topic_blk_mem_gen_0/topic_blk_mem_gen_0.dcp' for cell 'fpga_core_inst/mqtt_top_inst/le_inst/topic_simple_ht/topic_bram_inst'
INFO: [Netlist 29-17] Analyzing 875 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_wrapper/design_1_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_wrapper/design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/ip/xxv_ethernet_0/synth/xxv_ethernet_0_board.xdc] for cell 'DUT/inst'
Finished Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/ip/xxv_ethernet_0/synth/xxv_ethernet_0_board.xdc] for cell 'DUT/inst'
Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/ip/xxv_ethernet_0/synth/xxv_ethernet_0.xdc] for cell 'DUT/inst'
Finished Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/ip/xxv_ethernet_0/synth/xxv_ethernet_0.xdc] for cell 'DUT/inst'
Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/ip/xxv_ethernet_0/ip_0/synth/xxv_ethernet_0_gt.xdc] for cell 'DUT/inst/i_xxv_ethernet_0_gt/inst'
Finished Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/ip/xxv_ethernet_0/ip_0/synth/xxv_ethernet_0_gt.xdc] for cell 'DUT/inst/i_xxv_ethernet_0_gt/inst'
Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_wrapper/design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_wrapper/design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_wrapper/design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3569.465 ; gain = 530.164 ; free physical = 93135 ; free virtual = 118678
Finished Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_wrapper/design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_wrapper/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_wrapper/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_wrapper/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_wrapper/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_wrapper/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_wrapper/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_wrapper/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_wrapper/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/constrs_1/imports/imports/xxv_ethernet_0_example_top.xdc]
Finished Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/constrs_1/imports/imports/xxv_ethernet_0_example_top.xdc]
Sourcing Tcl File [/home/koutarou/Desktop/mqtt/code/syn/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst
Inserting timing constraints for axis_async_fifo instance fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst
Inserting timing constraints for axis_async_fifo instance fpga_core_inst/fifo_rx_mqtt/fifo_inst
Inserting timing constraints for axis_async_fifo instance fpga_core_inst/fifo_tx_mqtt/fifo_inst
Finished Sourcing Tcl File [/home/koutarou/Desktop/mqtt/code/syn/axis_async_fifo.tcl]
Sourcing Tcl File [/home/koutarou/Desktop/mqtt/code/syn/eth_mac_fifo.tcl]
Inserting timing constraints for ethernet MAC with FIFO instance fpga_core_inst/eth_mac_10g_fifo_inst
Finished Sourcing Tcl File [/home/koutarou/Desktop/mqtt/code/syn/eth_mac_fifo.tcl]
Sourcing Tcl File [/home/koutarou/Desktop/mqtt/code/syn/sync_reset.tcl]
Inserting timing constraints for sync_reset instance sync_reset_156_inst
Finished Sourcing Tcl File [/home/koutarou/Desktop/mqtt/code/syn/sync_reset.tcl]
Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/ip/xxv_ethernet_0/synth/xxv_ethernet_0_exceptions.xdc] for cell 'DUT/inst'
Finished Parsing XDC File [/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.srcs/sources_1/ip/xxv_ethernet_0/synth/xxv_ethernet_0_exceptions.xdc] for cell 'DUT/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3705.531 ; gain = 0.000 ; free physical = 93189 ; free virtual = 118733
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 171 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM256X1D => RAM256X1D (RAMD64E, RAMD64E, RAMD64E, RAMD64E, MUXF7, MUXF7, MUXF7, MUXF7, MUXF8, MUXF8, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 155 instances

17 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 3705.531 ; gain = 2106.539 ; free physical = 93189 ; free virtual = 118733
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.10' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3705.531 ; gain = 0.000 ; free physical = 93185 ; free virtual = 118729

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2d950ee64

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3705.531 ; gain = 0.000 ; free physical = 93135 ; free virtual = 118680

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 27 inverter(s) to 170 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 203c6a81b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3705.531 ; gain = 0.000 ; free physical = 93074 ; free virtual = 118618
INFO: [Opt 31-389] Phase Retarget created 682 cells and removed 1075 cells
INFO: [Opt 31-1021] In phase Retarget, 229 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 273944483

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3705.531 ; gain = 0.000 ; free physical = 93074 ; free virtual = 118618
INFO: [Opt 31-389] Phase Constant propagation created 248 cells and removed 1441 cells
INFO: [Opt 31-1021] In phase Constant propagation, 406 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 24168f80e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3705.531 ; gain = 0.000 ; free physical = 93070 ; free virtual = 118615
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2609 cells
INFO: [Opt 31-1021] In phase Sweep, 1154 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 24168f80e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3705.531 ; gain = 0.000 ; free physical = 93073 ; free virtual = 118617
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 24168f80e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3705.531 ; gain = 0.000 ; free physical = 93073 ; free virtual = 118617
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 24168f80e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3705.531 ; gain = 0.000 ; free physical = 93073 ; free virtual = 118617
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 208 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             682  |            1075  |                                            229  |
|  Constant propagation         |             248  |            1441  |                                            406  |
|  Sweep                        |               0  |            2609  |                                           1154  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            208  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3705.531 ; gain = 0.000 ; free physical = 93073 ; free virtual = 118617
Ending Logic Optimization Task | Checksum: 19a14b698

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3705.531 ; gain = 0.000 ; free physical = 93075 ; free virtual = 118619

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.227 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 23 BRAM(s) out of a total of 283 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 29 newly gated: 2 Total Ports: 566
Ending PowerOpt Patch Enables Task | Checksum: 1f06ed824

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5351.496 ; gain = 0.000 ; free physical = 92366 ; free virtual = 117911
Ending Power Optimization Task | Checksum: 1f06ed824

Time (s): cpu = 00:01:13 ; elapsed = 00:00:39 . Memory (MB): peak = 5351.496 ; gain = 1645.965 ; free physical = 92427 ; free virtual = 117971

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1dae8e37f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 5351.496 ; gain = 0.000 ; free physical = 92429 ; free virtual = 117973
Ending Final Cleanup Task | Checksum: 1dae8e37f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 5351.496 ; gain = 0.000 ; free physical = 92428 ; free virtual = 117973

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5351.496 ; gain = 0.000 ; free physical = 92428 ; free virtual = 117973
Ending Netlist Obfuscation Task | Checksum: 1dae8e37f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5351.496 ; gain = 0.000 ; free physical = 92428 ; free virtual = 117973
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:45 ; elapsed = 00:00:56 . Memory (MB): peak = 5351.496 ; gain = 1645.965 ; free physical = 92428 ; free virtual = 117973
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5351.496 ; gain = 0.000 ; free physical = 92428 ; free virtual = 117973
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5351.496 ; gain = 0.000 ; free physical = 92422 ; free virtual = 117971
INFO: [Common 17-1381] The checkpoint '/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.runs/impl_1/xxv_ethernet_0_exdes_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5351.496 ; gain = 0.000 ; free physical = 92424 ; free virtual = 117979
INFO: [runtcl-4] Executing : report_drc -file xxv_ethernet_0_exdes_drc_opted.rpt -pb xxv_ethernet_0_exdes_drc_opted.pb -rpx xxv_ethernet_0_exdes_drc_opted.rpx
Command: report_drc -file xxv_ethernet_0_exdes_drc_opted.rpt -pb xxv_ethernet_0_exdes_drc_opted.pb -rpx xxv_ethernet_0_exdes_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.runs/impl_1/xxv_ethernet_0_exdes_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 5423.531 ; gain = 72.035 ; free physical = 92422 ; free virtual = 117976
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.10' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92420 ; free virtual = 117974
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18ad84f7d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92420 ; free virtual = 117974
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92420 ; free virtual = 117974

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e8d9bc94

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92350 ; free virtual = 117904

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21f3610f0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92267 ; free virtual = 117821

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21f3610f0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92269 ; free virtual = 117823
Phase 1 Placer Initialization | Checksum: 21f3610f0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92269 ; free virtual = 117823

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d65d09c7

Time (s): cpu = 00:01:15 ; elapsed = 00:00:32 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92123 ; free virtual = 117677

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1022] Very high fanout net 'fpga_core_inst/fifo_tx_mqtt/fifo_inst/p_0_in1_out' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1383 to 94 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_reg_reg_n_0_[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1382 to 93 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_reg_reg_n_0_[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1382 to 93 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_reg_reg_n_0_[2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1380 to 91 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92123 ; free virtual = 117677

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 2185e688c

Time (s): cpu = 00:02:53 ; elapsed = 00:01:11 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92122 ; free virtual = 117676
Phase 2.2 Global Placement Core | Checksum: 17c5b662d

Time (s): cpu = 00:03:06 ; elapsed = 00:01:16 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92106 ; free virtual = 117660
Phase 2 Global Placement | Checksum: 17c5b662d

Time (s): cpu = 00:03:06 ; elapsed = 00:01:16 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92140 ; free virtual = 117694

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 238ef72a1

Time (s): cpu = 00:03:10 ; elapsed = 00:01:18 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92134 ; free virtual = 117688

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 172f84871

Time (s): cpu = 00:03:15 ; elapsed = 00:01:20 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92133 ; free virtual = 117687

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18e3156e1

Time (s): cpu = 00:03:16 ; elapsed = 00:01:21 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92132 ; free virtual = 117686

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 19a29ef3c

Time (s): cpu = 00:03:18 ; elapsed = 00:01:22 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92102 ; free virtual = 117656

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 23d51fc7f

Time (s): cpu = 00:03:19 ; elapsed = 00:01:22 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92101 ; free virtual = 117655

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 1c48aa174

Time (s): cpu = 00:03:22 ; elapsed = 00:01:24 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92057 ; free virtual = 117611

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 20f2ebf26

Time (s): cpu = 00:03:29 ; elapsed = 00:01:27 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92072 ; free virtual = 117626

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 25a168214

Time (s): cpu = 00:03:32 ; elapsed = 00:01:29 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92071 ; free virtual = 117625

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1d8260d1a

Time (s): cpu = 00:03:32 ; elapsed = 00:01:29 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92082 ; free virtual = 117636
Phase 3 Detail Placement | Checksum: 1d8260d1a

Time (s): cpu = 00:03:32 ; elapsed = 00:01:29 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92082 ; free virtual = 117636

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18359f540

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp, inserted BUFG to drive 1891 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_wrapper/design_1_i/axi32regs_0/inst/Wport_sys_resetp_reg_bufg_rep
INFO: [Place 46-35] Processed net fpga_core_inst/fifo_rx_mqtt/adapter_inst/store_axis_int_to_temp, inserted BUFG to drive 1297 loads.
INFO: [Place 46-35] Processed net fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0, inserted BUFG to drive 1297 loads.
INFO: [Place 46-35] Processed net fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg[0][1200]_i_1_n_0, inserted BUFG to drive 1201 loads.
INFO: [Place 46-35] Processed net fpga_core_inst/fifo_tx_mqtt/adapter_inst/E[0], inserted BUFG to drive 1201 loads.
INFO: [Place 46-35] Processed net fpga_core_inst/fifo_tx_mqtt/adapter_inst/temp_tkeep_reg[127]_i_1_n_0, inserted BUFG to drive 1153 loads.
INFO: [Place 46-35] Processed net fpga_core_inst/mqtt_top_inst/le_inst/le_execute/E[0], inserted BUFG to drive 1024 loads.
INFO: [Place 46-56] BUFG insertion identified 7 candidate nets. Inserted BUFG: 7, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 127d58cbb

Time (s): cpu = 00:03:53 ; elapsed = 00:01:36 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92080 ; free virtual = 117634
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.365. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16a2e0613

Time (s): cpu = 00:03:53 ; elapsed = 00:01:37 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92082 ; free virtual = 117636
Phase 4.1 Post Commit Optimization | Checksum: 16a2e0613

Time (s): cpu = 00:03:53 ; elapsed = 00:01:37 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92082 ; free virtual = 117636

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16a2e0613

Time (s): cpu = 00:03:54 ; elapsed = 00:01:37 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92102 ; free virtual = 117656
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92101 ; free virtual = 117655

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 180e0a5d0

Time (s): cpu = 00:04:04 ; elapsed = 00:01:47 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92110 ; free virtual = 117664

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92110 ; free virtual = 117664
Phase 4.4 Final Placement Cleanup | Checksum: 2355b49f5

Time (s): cpu = 00:04:04 ; elapsed = 00:01:47 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92110 ; free virtual = 117664
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2355b49f5

Time (s): cpu = 00:04:04 ; elapsed = 00:01:48 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92110 ; free virtual = 117664
Ending Placer Task | Checksum: 16fb7c432

Time (s): cpu = 00:04:04 ; elapsed = 00:01:48 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92110 ; free virtual = 117664
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:11 ; elapsed = 00:01:53 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92274 ; free virtual = 117828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92274 ; free virtual = 117828
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92189 ; free virtual = 117806
INFO: [Common 17-1381] The checkpoint '/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.runs/impl_1/xxv_ethernet_0_exdes_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92257 ; free virtual = 117828
INFO: [runtcl-4] Executing : report_io -file xxv_ethernet_0_exdes_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.35 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92214 ; free virtual = 117785
INFO: [runtcl-4] Executing : report_utilization -file xxv_ethernet_0_exdes_utilization_placed.rpt -pb xxv_ethernet_0_exdes_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file xxv_ethernet_0_exdes_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.61 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 92254 ; free virtual = 117825
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.10' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9b3c1a18 ConstDB: 0 ShapeSum: bdc90a5d RouteDB: 16b29fbd

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19e9cfbad

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91920 ; free virtual = 117492
Post Restoration Checksum: NetGraph: ff3f1618 NumContArr: 8d09bf9 Constraints: ba1441e0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c223f3f1

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91888 ; free virtual = 117459

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c223f3f1

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91797 ; free virtual = 117368

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c223f3f1

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91797 ; free virtual = 117368

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 6ce7aeeb

Time (s): cpu = 00:01:12 ; elapsed = 00:00:51 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91776 ; free virtual = 117348

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 21be7fd5f

Time (s): cpu = 00:01:38 ; elapsed = 00:01:01 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91767 ; free virtual = 117338
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.506  | TNS=0.000  | WHS=-0.083 | THS=-12.824|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1827bc80a

Time (s): cpu = 00:02:06 ; elapsed = 00:01:08 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91743 ; free virtual = 117314
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.506  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1fbee17a4

Time (s): cpu = 00:02:06 ; elapsed = 00:01:09 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91742 ; free virtual = 117314
Phase 2 Router Initialization | Checksum: 1c9dbe820

Time (s): cpu = 00:02:06 ; elapsed = 00:01:09 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91742 ; free virtual = 117314

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0148752 %
  Global Horizontal Routing Utilization  = 0.0135787 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 45098
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 36590
  Number of Partially Routed Nets     = 8508
  Number of Node Overlaps             = 338


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 282391b9e

Time (s): cpu = 00:02:36 ; elapsed = 00:01:19 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91695 ; free virtual = 117267

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8145
 Number of Nodes with overlaps = 549
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.355  | TNS=0.000  | WHS=-0.025 | THS=-0.122 |

Phase 4.1 Global Iteration 0 | Checksum: 162f99a9b

Time (s): cpu = 00:04:29 ; elapsed = 00:02:02 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91708 ; free virtual = 117280

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 14457be12

Time (s): cpu = 00:04:30 ; elapsed = 00:02:02 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91708 ; free virtual = 117280
Phase 4 Rip-up And Reroute | Checksum: 14457be12

Time (s): cpu = 00:04:30 ; elapsed = 00:02:02 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91708 ; free virtual = 117280

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: c935948b

Time (s): cpu = 00:04:42 ; elapsed = 00:02:06 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91714 ; free virtual = 117285
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.355  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1617d2ca6

Time (s): cpu = 00:04:42 ; elapsed = 00:02:06 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91708 ; free virtual = 117279

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1617d2ca6

Time (s): cpu = 00:04:42 ; elapsed = 00:02:06 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91708 ; free virtual = 117279
Phase 5 Delay and Skew Optimization | Checksum: 1617d2ca6

Time (s): cpu = 00:04:42 ; elapsed = 00:02:07 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91708 ; free virtual = 117280

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13a82fa61

Time (s): cpu = 00:04:51 ; elapsed = 00:02:10 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91706 ; free virtual = 117277
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.355  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18c75f4d4

Time (s): cpu = 00:04:51 ; elapsed = 00:02:10 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91705 ; free virtual = 117277
Phase 6 Post Hold Fix | Checksum: 18c75f4d4

Time (s): cpu = 00:04:52 ; elapsed = 00:02:10 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91705 ; free virtual = 117277

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.46728 %
  Global Horizontal Routing Utilization  = 1.53784 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19f0f5267

Time (s): cpu = 00:04:53 ; elapsed = 00:02:11 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91698 ; free virtual = 117270

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19f0f5267

Time (s): cpu = 00:04:53 ; elapsed = 00:02:11 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91697 ; free virtual = 117269

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19f0f5267

Time (s): cpu = 00:04:56 ; elapsed = 00:02:14 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91697 ; free virtual = 117268

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.355  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19f0f5267

Time (s): cpu = 00:04:56 ; elapsed = 00:02:14 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91704 ; free virtual = 117276
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:56 ; elapsed = 00:02:14 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91840 ; free virtual = 117411

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:04 ; elapsed = 00:02:19 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91840 ; free virtual = 117411
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91840 ; free virtual = 117411
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91736 ; free virtual = 117391
INFO: [Common 17-1381] The checkpoint '/home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.runs/impl_1/xxv_ethernet_0_exdes_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 5423.531 ; gain = 0.000 ; free physical = 91816 ; free virtual = 117409
INFO: [runtcl-4] Executing : report_drc -file xxv_ethernet_0_exdes_drc_routed.rpt -pb xxv_ethernet_0_exdes_drc_routed.pb -rpx xxv_ethernet_0_exdes_drc_routed.rpx
Command: report_drc -file xxv_ethernet_0_exdes_drc_routed.rpt -pb xxv_ethernet_0_exdes_drc_routed.pb -rpx xxv_ethernet_0_exdes_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.runs/impl_1/xxv_ethernet_0_exdes_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 5439.535 ; gain = 16.004 ; free physical = 91806 ; free virtual = 117399
INFO: [runtcl-4] Executing : report_methodology -file xxv_ethernet_0_exdes_methodology_drc_routed.rpt -pb xxv_ethernet_0_exdes_methodology_drc_routed.pb -rpx xxv_ethernet_0_exdes_methodology_drc_routed.rpx
Command: report_methodology -file xxv_ethernet_0_exdes_methodology_drc_routed.rpt -pb xxv_ethernet_0_exdes_methodology_drc_routed.pb -rpx xxv_ethernet_0_exdes_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/koutarou/Desktop/mqtt/mqtt_mcube10fpga/MKUBOS-10GbE/MKUBOS-10GbE.runs/impl_1/xxv_ethernet_0_exdes_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 5439.535 ; gain = 0.000 ; free physical = 91794 ; free virtual = 117388
INFO: [runtcl-4] Executing : report_power -file xxv_ethernet_0_exdes_power_routed.rpt -pb xxv_ethernet_0_exdes_power_summary_routed.pb -rpx xxv_ethernet_0_exdes_power_routed.rpx
Command: report_power -file xxv_ethernet_0_exdes_power_routed.rpt -pb xxv_ethernet_0_exdes_power_summary_routed.pb -rpx xxv_ethernet_0_exdes_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
118 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 5439.535 ; gain = 0.000 ; free physical = 91680 ; free virtual = 117286
INFO: [runtcl-4] Executing : report_route_status -file xxv_ethernet_0_exdes_route_status.rpt -pb xxv_ethernet_0_exdes_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xxv_ethernet_0_exdes_timing_summary_routed.rpt -pb xxv_ethernet_0_exdes_timing_summary_routed.pb -rpx xxv_ethernet_0_exdes_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file xxv_ethernet_0_exdes_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file xxv_ethernet_0_exdes_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5439.535 ; gain = 0.000 ; free physical = 91664 ; free virtual = 117272
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file xxv_ethernet_0_exdes_bus_skew_routed.rpt -pb xxv_ethernet_0_exdes_bus_skew_routed.pb -rpx xxv_ethernet_0_exdes_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 11:14:42 2021...
