                   SYNTHESIS REPORT
====================Information====================
commit date: Mon_Jan_3_16:11:31_2022_+0800
top_name: ysyx_210448
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
1. Error:  /home/CICD/asic_data/ysyx3_test/cpu/ysyx_210448.v:1441: continuous assignment output interrupt must be a net. (VER-261)
Warnings
1. Warning:  /home/CICD/asic_data/ysyx3_test/cpu/ysyx_210448.v:383: Parameter keyword used in local parameter declaration. (VER-329)
2. Warning: Cannot find the design 'ysyx_210448_if_stage' in the library 'WORK'. (LBR-1)
3. Warning: Cannot find the design 'ysyx_210448_IF_ID' in the library 'WORK'. (LBR-1)
4. Warning: Cannot find the design 'ysyx_210448_id_stage' in the library 'WORK'. (LBR-1)
5. Warning: Cannot find the design 'ysyx_210448_pause' in the library 'WORK'. (LBR-1)
6. Warning: Cannot find the design 'ysyx_210448_ID_EXE' in the library 'WORK'. (LBR-1)
7. Warning: Cannot find the design 'ysyx_210448_exe_stage' in the library 'WORK'. (LBR-1)
8. Warning: Cannot find the design 'ysyx_210448_EXE_MEM' in the library 'WORK'. (LBR-1)
9. Warning: Cannot find the design 'ysyx_210448_mem_stage' in the library 'WORK'. (LBR-1)
10. Warning: Cannot find the design 'ysyx_210448_MEM_WB' in the library 'WORK'. (LBR-1)
11. Warning: Cannot find the design 'ysyx_210448_wb_stage' in the library 'WORK'. (LBR-1)
12. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
13. Warning: Cannot find the design 'ysyx_210448_if_stage' in the library 'WORK'. (LBR-1)
14. Warning: Cannot find the design 'ysyx_210448_IF_ID' in the library 'WORK'. (LBR-1)
15. Warning: Cannot find the design 'ysyx_210448_id_stage' in the library 'WORK'. (LBR-1)
16. Warning: Cannot find the design 'ysyx_210448_pause' in the library 'WORK'. (LBR-1)
17. Warning: Cannot find the design 'ysyx_210448_ID_EXE' in the library 'WORK'. (LBR-1)
18. Warning: Cannot find the design 'ysyx_210448_exe_stage' in the library 'WORK'. (LBR-1)
19. Warning: Cannot find the design 'ysyx_210448_EXE_MEM' in the library 'WORK'. (LBR-1)
20. Warning: Cannot find the design 'ysyx_210448_mem_stage' in the library 'WORK'. (LBR-1)
21. Warning: Cannot find the design 'ysyx_210448_MEM_WB' in the library 'WORK'. (LBR-1)
22. Warning: Cannot find the design 'ysyx_210448_wb_stage' in the library 'WORK'. (LBR-1)
23. Warning: Unable to resolve reference 'ysyx_210448_if_stage' in 'ysyx_210448_cpu'. (LINK-5)
24. Warning: Unable to resolve reference 'ysyx_210448_IF_ID' in 'ysyx_210448_cpu'. (LINK-5)
25. Warning: Unable to resolve reference 'ysyx_210448_id_stage' in 'ysyx_210448_cpu'. (LINK-5)
26. Warning: Unable to resolve reference 'ysyx_210448_pause' in 'ysyx_210448_cpu'. (LINK-5)
27. Warning: Unable to resolve reference 'ysyx_210448_ID_EXE' in 'ysyx_210448_cpu'. (LINK-5)
28. Warning: Unable to resolve reference 'ysyx_210448_exe_stage' in 'ysyx_210448_cpu'. (LINK-5)
29. Warning: Unable to resolve reference 'ysyx_210448_EXE_MEM' in 'ysyx_210448_cpu'. (LINK-5)
30. Warning: Unable to resolve reference 'ysyx_210448_mem_stage' in 'ysyx_210448_cpu'. (LINK-5)
31. Warning: Unable to resolve reference 'ysyx_210448_MEM_WB' in 'ysyx_210448_cpu'. (LINK-5)
32. Warning: Unable to resolve reference 'ysyx_210448_wb_stage' in 'ysyx_210448_cpu'. (LINK-5)
33. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
34. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
35. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
36. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
37. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
38. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
39. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
40. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
41. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
42. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
43. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
44. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
45. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
46. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
47. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
48. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
49. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
50. Warning: Cannot find the design 'ysyx_210448_if_stage' in the library 'WORK'. (LBR-1)
51. Warning: Cannot find the design 'ysyx_210448_IF_ID' in the library 'WORK'. (LBR-1)
52. Warning: Cannot find the design 'ysyx_210448_id_stage' in the library 'WORK'. (LBR-1)
53. Warning: Cannot find the design 'ysyx_210448_pause' in the library 'WORK'. (LBR-1)
54. Warning: Cannot find the design 'ysyx_210448_ID_EXE' in the library 'WORK'. (LBR-1)
55. Warning: Cannot find the design 'ysyx_210448_exe_stage' in the library 'WORK'. (LBR-1)
56. Warning: Cannot find the design 'ysyx_210448_EXE_MEM' in the library 'WORK'. (LBR-1)
57. Warning: Cannot find the design 'ysyx_210448_mem_stage' in the library 'WORK'. (LBR-1)
58. Warning: Cannot find the design 'ysyx_210448_MEM_WB' in the library 'WORK'. (LBR-1)
59. Warning: Cannot find the design 'ysyx_210448_wb_stage' in the library 'WORK'. (LBR-1)
60. Warning: Unable to resolve reference 'ysyx_210448_if_stage' in 'ysyx_210448_cpu'. (LINK-5)
61. Warning: Unable to resolve reference 'ysyx_210448_IF_ID' in 'ysyx_210448_cpu'. (LINK-5)
62. Warning: Unable to resolve reference 'ysyx_210448_id_stage' in 'ysyx_210448_cpu'. (LINK-5)
63. Warning: Unable to resolve reference 'ysyx_210448_pause' in 'ysyx_210448_cpu'. (LINK-5)
64. Warning: Unable to resolve reference 'ysyx_210448_ID_EXE' in 'ysyx_210448_cpu'. (LINK-5)
65. Warning: Unable to resolve reference 'ysyx_210448_exe_stage' in 'ysyx_210448_cpu'. (LINK-5)
66. Warning: Unable to resolve reference 'ysyx_210448_EXE_MEM' in 'ysyx_210448_cpu'. (LINK-5)
67. Warning: Unable to resolve reference 'ysyx_210448_mem_stage' in 'ysyx_210448_cpu'. (LINK-5)
68. Warning: Unable to resolve reference 'ysyx_210448_MEM_WB' in 'ysyx_210448_cpu'. (LINK-5)
69. Warning: Unable to resolve reference 'ysyx_210448_wb_stage' in 'ysyx_210448_cpu'. (LINK-5)
70. Warning: Cannot find the design 'ysyx_210448_if_stage' in the library 'WORK'. (LBR-1)
71. Warning: Cannot find the design 'ysyx_210448_IF_ID' in the library 'WORK'. (LBR-1)
72. Warning: Cannot find the design 'ysyx_210448_id_stage' in the library 'WORK'. (LBR-1)
73. Warning: Cannot find the design 'ysyx_210448_pause' in the library 'WORK'. (LBR-1)
74. Warning: Cannot find the design 'ysyx_210448_ID_EXE' in the library 'WORK'. (LBR-1)
75. Warning: Cannot find the design 'ysyx_210448_exe_stage' in the library 'WORK'. (LBR-1)
76. Warning: Cannot find the design 'ysyx_210448_EXE_MEM' in the library 'WORK'. (LBR-1)
77. Warning: Cannot find the design 'ysyx_210448_mem_stage' in the library 'WORK'. (LBR-1)
78. Warning: Cannot find the design 'ysyx_210448_MEM_WB' in the library 'WORK'. (LBR-1)
79. Warning: Cannot find the design 'ysyx_210448_wb_stage' in the library 'WORK'. (LBR-1)
80. Warning: Unable to resolve reference 'ysyx_210448_if_stage' in 'ysyx_210448_cpu'. (LINK-5)
81. Warning: Unable to resolve reference 'ysyx_210448_IF_ID' in 'ysyx_210448_cpu'. (LINK-5)
82. Warning: Unable to resolve reference 'ysyx_210448_id_stage' in 'ysyx_210448_cpu'. (LINK-5)
83. Warning: Unable to resolve reference 'ysyx_210448_pause' in 'ysyx_210448_cpu'. (LINK-5)
84. Warning: Unable to resolve reference 'ysyx_210448_ID_EXE' in 'ysyx_210448_cpu'. (LINK-5)
85. Warning: Unable to resolve reference 'ysyx_210448_exe_stage' in 'ysyx_210448_cpu'. (LINK-5)
86. Warning: Unable to resolve reference 'ysyx_210448_EXE_MEM' in 'ysyx_210448_cpu'. (LINK-5)
87. Warning: Unable to resolve reference 'ysyx_210448_mem_stage' in 'ysyx_210448_cpu'. (LINK-5)
88. Warning: Unable to resolve reference 'ysyx_210448_MEM_WB' in 'ysyx_210448_cpu'. (LINK-5)
89. Warning: Unable to resolve reference 'ysyx_210448_wb_stage' in 'ysyx_210448_cpu'. (LINK-5)
90. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
91. Warning: Cannot find the design 'ysyx_210448_if_stage' in the library 'WORK'. (LBR-1)
92. Warning: Cannot find the design 'ysyx_210448_IF_ID' in the library 'WORK'. (LBR-1)
93. Warning: Cannot find the design 'ysyx_210448_id_stage' in the library 'WORK'. (LBR-1)
94. Warning: Cannot find the design 'ysyx_210448_pause' in the library 'WORK'. (LBR-1)
95. Warning: Cannot find the design 'ysyx_210448_ID_EXE' in the library 'WORK'. (LBR-1)
96. Warning: Cannot find the design 'ysyx_210448_exe_stage' in the library 'WORK'. (LBR-1)
97. Warning: Cannot find the design 'ysyx_210448_EXE_MEM' in the library 'WORK'. (LBR-1)
98. Warning: Cannot find the design 'ysyx_210448_mem_stage' in the library 'WORK'. (LBR-1)
99. Warning: Cannot find the design 'ysyx_210448_MEM_WB' in the library 'WORK'. (LBR-1)
100. Warning: Cannot find the design 'ysyx_210448_wb_stage' in the library 'WORK'. (LBR-1)
101. Warning: Unable to resolve reference 'ysyx_210448_if_stage' in 'ysyx_210448_cpu'. (LINK-5)
102. Warning: Unable to resolve reference 'ysyx_210448_IF_ID' in 'ysyx_210448_cpu'. (LINK-5)
103. Warning: Unable to resolve reference 'ysyx_210448_id_stage' in 'ysyx_210448_cpu'. (LINK-5)
104. Warning: Unable to resolve reference 'ysyx_210448_pause' in 'ysyx_210448_cpu'. (LINK-5)
105. Warning: Unable to resolve reference 'ysyx_210448_ID_EXE' in 'ysyx_210448_cpu'. (LINK-5)
106. Warning: Unable to resolve reference 'ysyx_210448_exe_stage' in 'ysyx_210448_cpu'. (LINK-5)
107. Warning: Unable to resolve reference 'ysyx_210448_EXE_MEM' in 'ysyx_210448_cpu'. (LINK-5)
108. Warning: Unable to resolve reference 'ysyx_210448_mem_stage' in 'ysyx_210448_cpu'. (LINK-5)
109. Warning: Unable to resolve reference 'ysyx_210448_MEM_WB' in 'ysyx_210448_cpu'. (LINK-5)
110. Warning: Unable to resolve reference 'ysyx_210448_wb_stage' in 'ysyx_210448_cpu'. (LINK-5)
111. Warning: Cannot find the design 'ysyx_210448_if_stage' in the library 'WORK'. (LBR-1)
112. Warning: Cannot find the design 'ysyx_210448_IF_ID' in the library 'WORK'. (LBR-1)
113. Warning: Cannot find the design 'ysyx_210448_id_stage' in the library 'WORK'. (LBR-1)
114. Warning: Cannot find the design 'ysyx_210448_pause' in the library 'WORK'. (LBR-1)
115. Warning: Cannot find the design 'ysyx_210448_ID_EXE' in the library 'WORK'. (LBR-1)
116. Warning: Cannot find the design 'ysyx_210448_exe_stage' in the library 'WORK'. (LBR-1)
117. Warning: Cannot find the design 'ysyx_210448_EXE_MEM' in the library 'WORK'. (LBR-1)
118. Warning: Cannot find the design 'ysyx_210448_mem_stage' in the library 'WORK'. (LBR-1)
119. Warning: Cannot find the design 'ysyx_210448_MEM_WB' in the library 'WORK'. (LBR-1)
120. Warning: Cannot find the design 'ysyx_210448_wb_stage' in the library 'WORK'. (LBR-1)
121. Warning: Unable to resolve reference 'ysyx_210448_if_stage' in 'ysyx_210448_cpu'. (LINK-5)
122. Warning: Unable to resolve reference 'ysyx_210448_IF_ID' in 'ysyx_210448_cpu'. (LINK-5)
123. Warning: Unable to resolve reference 'ysyx_210448_id_stage' in 'ysyx_210448_cpu'. (LINK-5)
124. Warning: Unable to resolve reference 'ysyx_210448_pause' in 'ysyx_210448_cpu'. (LINK-5)
125. Warning: Unable to resolve reference 'ysyx_210448_ID_EXE' in 'ysyx_210448_cpu'. (LINK-5)
126. Warning: Unable to resolve reference 'ysyx_210448_exe_stage' in 'ysyx_210448_cpu'. (LINK-5)
127. Warning: Unable to resolve reference 'ysyx_210448_EXE_MEM' in 'ysyx_210448_cpu'. (LINK-5)
128. Warning: Unable to resolve reference 'ysyx_210448_mem_stage' in 'ysyx_210448_cpu'. (LINK-5)
129. Warning: Unable to resolve reference 'ysyx_210448_MEM_WB' in 'ysyx_210448_cpu'. (LINK-5)
130. Warning: Unable to resolve reference 'ysyx_210448_wb_stage' in 'ysyx_210448_cpu'. (LINK-5)
131. Warning: Cannot find the design 'ysyx_210448_if_stage' in the library 'WORK'. (LBR-1)
132. Warning: Cannot find the design 'ysyx_210448_IF_ID' in the library 'WORK'. (LBR-1)
133. Warning: Cannot find the design 'ysyx_210448_id_stage' in the library 'WORK'. (LBR-1)
134. Warning: Cannot find the design 'ysyx_210448_pause' in the library 'WORK'. (LBR-1)
135. Warning: Cannot find the design 'ysyx_210448_ID_EXE' in the library 'WORK'. (LBR-1)
136. Warning: Cannot find the design 'ysyx_210448_exe_stage' in the library 'WORK'. (LBR-1)
137. Warning: Cannot find the design 'ysyx_210448_EXE_MEM' in the library 'WORK'. (LBR-1)
138. Warning: Cannot find the design 'ysyx_210448_mem_stage' in the library 'WORK'. (LBR-1)
139. Warning: Cannot find the design 'ysyx_210448_MEM_WB' in the library 'WORK'. (LBR-1)
140. Warning: Cannot find the design 'ysyx_210448_wb_stage' in the library 'WORK'. (LBR-1)
141. Warning: Unable to resolve reference 'ysyx_210448_if_stage' in 'ysyx_210448_cpu'. (LINK-5)
142. Warning: Unable to resolve reference 'ysyx_210448_IF_ID' in 'ysyx_210448_cpu'. (LINK-5)
143. Warning: Unable to resolve reference 'ysyx_210448_id_stage' in 'ysyx_210448_cpu'. (LINK-5)
144. Warning: Unable to resolve reference 'ysyx_210448_pause' in 'ysyx_210448_cpu'. (LINK-5)
145. Warning: Unable to resolve reference 'ysyx_210448_ID_EXE' in 'ysyx_210448_cpu'. (LINK-5)
146. Warning: Unable to resolve reference 'ysyx_210448_exe_stage' in 'ysyx_210448_cpu'. (LINK-5)
147. Warning: Unable to resolve reference 'ysyx_210448_EXE_MEM' in 'ysyx_210448_cpu'. (LINK-5)
148. Warning: Unable to resolve reference 'ysyx_210448_mem_stage' in 'ysyx_210448_cpu'. (LINK-5)
149. Warning: Unable to resolve reference 'ysyx_210448_MEM_WB' in 'ysyx_210448_cpu'. (LINK-5)
150. Warning: Unable to resolve reference 'ysyx_210448_wb_stage' in 'ysyx_210448_cpu'. (LINK-5)
151. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
152. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
153. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
154. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
155. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
156. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
157. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
158. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
159. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
160. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
161. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
162. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
163. Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
****** Message Summary: 1 Error(s), 163 Warning(s) ******
#========================================================================
# Area
#========================================================================
total    std      mem  ipio  sub_harden
14526.5  14526.5  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std   mem  ipio  sub_harden
1371   1381  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : ysyx_210448
Date   : Mon Jan  3 16:15:34 2022
****************************************
    
Number of ports:                         2834
Number of nets:                          6135
Number of cells:                         1527
Number of combinational cells:           1201
Number of sequential cells:               180
Number of macros/black boxes:               0
Number of buf/inv:                        356
Number of references:                       3
Combinational area:              10180.135965
Buf/Inv area:                     2493.259192
Noncombinational area:            4346.393747
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                 14526.529713
Total area:                 undefined
Information: This design contains black box (unknown) components. (RPT-8)
Hierarchical area distribution
------------------------------
                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  -------------------------
ysyx_210448                       14526.5297    100.0   1149.8040     0.0000  0.0000  ysyx_210448
ysyx_210448_CPU                    3056.7304     21.0      0.0000     0.0000  0.0000  ysyx_210448_cpu_0
ysyx_210448_CPU/ysyx_210448_cpu_abtiter
                                   3056.7304     21.0   3056.7304     0.0000  0.0000  ysyx_210448_cpu_abtiter_0
ysyx_210448_u_axi_rw              10319.9953     71.0   5973.6016  4346.3937  0.0000  ysyx_210448_axi_rw_0
--------------------------------  ----------  -------  ----------  ---------  ------  -------------------------
Total                                                  10180.1360  4346.3937  0.0000
=====================TIMING REPORT====================
Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210448
Date   : Mon Jan  3 16:15:33 2022
****************************************
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: ysyx_210448_u_axi_rw/axi_r_id_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ysyx_210448_u_axi_rw/mem_data_read_reg_44_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  ysyx_210448_u_axi_rw/axi_r_id_o_reg_3_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000     0.0000 r
  ysyx_210448_u_axi_rw/axi_r_id_o_reg_3_/Q (LVT_DQHDV1)
                                                        0.0854    0.2442     0.2442 r
  ysyx_210448_u_axi_rw/axi_r_id_o[3] (net)      3                 0.0000     0.2442 r
  ysyx_210448_u_axi_rw/axi_r_id_o[3] (ysyx_210448_axi_rw_0)       0.0000     0.2442 r
  top_axi_r_id_o[3] (net)                                         0.0000     0.2442 r
  ysyx_210448_CPU/axi_r_id_i[3] (ysyx_210448_cpu_0)               0.0000     0.2442 r
  ysyx_210448_CPU/axi_r_id_i[3] (net)                             0.0000     0.2442 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/axi_r_id_i[3] (ysyx_210448_cpu_abtiter_0)
                                                                  0.0000     0.2442 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/axi_r_id_i[3] (net)     0.0000     0.2442 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U126/A2 (LVT_NOR2HDV1)
                                                        0.0854    0.0000     0.2442 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U126/ZN (LVT_NOR2HDV1)
                                                        0.0681    0.0628     0.3070 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n114 (net)
                                                2                 0.0000     0.3070 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U10/B2 (LVT_INAND3HDV2)
                                                        0.0681    0.0000     0.3070 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U10/ZN (LVT_INAND3HDV2)
                                                        0.2638    0.1635     0.4705 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n163 (net)
                                               11                 0.0000     0.4705 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U3/I (LVT_BUFHDV6)
                                                        0.2638    0.0000     0.4705 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U3/Z (LVT_BUFHDV6)
                                                        0.3527    0.2772     0.7477 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n164 (net)
                                               56                 0.0000     0.7477 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U5/A2 (LVT_NAND2HDV1)
                                                        0.3527    0.0000     0.7477 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U5/ZN (LVT_NAND2HDV1)
                                                        0.4073    0.3055     1.0532 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n131 (net)
                                               15                 0.0000     1.0532 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U101/I (LVT_INHDV1)
                                                        0.4073    0.0000     1.0532 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U101/ZN (LVT_INHDV1)
                                                        0.3842    0.3166     1.3698 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n132 (net)
                                               14                 0.0000     1.3698 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U7/A2 (LVT_NOR2HDV2)
                                                        0.3842    0.0000     1.3698 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U7/ZN (LVT_NOR2HDV2)
                                                        0.2064    0.1775     1.5473 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n113 (net)
                                               17                 0.0000     1.5473 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U6/I (LVT_BUFHDV2)
                                                        0.2064    0.0000     1.5473 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U6/Z (LVT_BUFHDV2)
                                                        0.2977    0.3066     1.8539 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n111 (net)
                                               40                 0.0000     1.8539 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U78/B1 (LVT_AO22HDV1)
                                                        0.2977    0.0000     1.8539 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U78/Z (LVT_AO22HDV1)
                                                        0.0714    0.2504     2.1043 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/axi_addr[46] (net)
                                                1                 0.0000     2.1043 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/axi_addr[46] (ysyx_210448_cpu_abtiter_0)
                                                                  0.0000     2.1043 f
  ysyx_210448_CPU/axi_read_addr[46] (net)                         0.0000     2.1043 f
  ysyx_210448_CPU/axi_read_addr[46] (ysyx_210448_cpu_0)           0.0000     2.1043 f
  top_axi_read_addr[46] (net)                                     0.0000     2.1043 f
  ysyx_210448_u_axi_rw/rw_addr_i[46] (ysyx_210448_axi_rw_0)       0.0000     2.1043 f
  ysyx_210448_u_axi_rw/rw_addr_i[46] (net)                        0.0000     2.1043 f
  ysyx_210448_u_axi_rw/U25/A3 (LVT_OR4HDV1)             0.0714    0.0000     2.1043 f
  ysyx_210448_u_axi_rw/U25/Z (LVT_OR4HDV1)              0.1056    0.3701     2.4744 f
  ysyx_210448_u_axi_rw/n45 (net)                1                 0.0000     2.4744 f
  ysyx_210448_u_axi_rw/U32/A3 (LVT_OR4HDV1)             0.1056    0.0000     2.4744 f
  ysyx_210448_u_axi_rw/U32/Z (LVT_OR4HDV1)              0.1146    0.3837     2.8581 f
  ysyx_210448_u_axi_rw/n48 (net)                1                 0.0000     2.8581 f
  ysyx_210448_u_axi_rw/U29/A3 (LVT_NOR3HDV1)            0.1146    0.0000     2.8581 f
  ysyx_210448_u_axi_rw/U29/ZN (LVT_NOR3HDV1)            0.1966    0.1517     3.0098 r
  ysyx_210448_u_axi_rw/n51 (net)                1                 0.0000     3.0098 r
  ysyx_210448_u_axi_rw/U41/B3 (LVT_INAND4HDV1)          0.1966    0.0000     3.0098 r
  ysyx_210448_u_axi_rw/U41/ZN (LVT_INAND4HDV1)          0.1482    0.1302     3.1400 f
  ysyx_210448_u_axi_rw/n54 (net)                1                 0.0000     3.1400 f
  ysyx_210448_u_axi_rw/U38/A3 (LVT_NOR3HDV1)            0.1482    0.0000     3.1400 f
  ysyx_210448_u_axi_rw/U38/ZN (LVT_NOR3HDV1)            0.2653    0.1943     3.3343 r
  ysyx_210448_u_axi_rw/n63 (net)                2                 0.0000     3.3343 r
  ysyx_210448_u_axi_rw/U23/B1 (LVT_INAND4HDV1)          0.2653    0.0000     3.3343 r
  ysyx_210448_u_axi_rw/U23/ZN (LVT_INAND4HDV1)          0.1586    0.1329     3.4672 f
  ysyx_210448_u_axi_rw/n64 (net)                1                 0.0000     3.4672 f
  ysyx_210448_u_axi_rw/U20/A3 (LVT_NOR3HDV1)            0.1586    0.0000     3.4672 f
  ysyx_210448_u_axi_rw/U20/ZN (LVT_NOR3HDV1)            0.4412    0.2908     3.7580 r
  ysyx_210448_u_axi_rw/n471 (net)               4                 0.0000     3.7580 r
  ysyx_210448_u_axi_rw/U399/A1 (LVT_INOR2HDV2)          0.4412    0.0000     3.7580 r
  ysyx_210448_u_axi_rw/U399/ZN (LVT_INOR2HDV2)          0.5000    0.3720     4.1300 r
  ysyx_210448_u_axi_rw/n68 (net)               13                 0.0000     4.1300 r
  ysyx_210448_u_axi_rw/U400/I (LVT_BUFHDV4)             0.5000    0.0000     4.1300 r
  ysyx_210448_u_axi_rw/U400/Z (LVT_BUFHDV4)             0.4507    0.3546     4.4846 r
  ysyx_210448_u_axi_rw/n195 (net)              52                 0.0000     4.4846 r
  ysyx_210448_u_axi_rw/U443/B1 (LVT_AOI22HDV1)          0.4507    0.0000     4.4846 r
  ysyx_210448_u_axi_rw/U443/ZN (LVT_AOI22HDV1)          0.1956    0.0974     4.5821 f
  ysyx_210448_u_axi_rw/n111 (net)               1                 0.0000     4.5821 f
  ysyx_210448_u_axi_rw/U102/A2 (LVT_NAND2HDV1)          0.1956    0.0000     4.5821 f
  ysyx_210448_u_axi_rw/U102/ZN (LVT_NAND2HDV1)          0.0849    0.0757     4.6577 r
  ysyx_210448_u_axi_rw/n372 (net)               1                 0.0000     4.6577 r
  ysyx_210448_u_axi_rw/mem_data_read_reg_44_/D (LVT_DQHDV1)
                                                        0.0849    0.0000     4.6577 r
  data arrival time                                                          4.6577
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ysyx_210448_u_axi_rw/mem_data_read_reg_44_/CK (LVT_DQHDV1)      0.0000     6.3500 r
  library setup time                                             -0.0842     6.2658
  data required time                                                         6.2658
  ------------------------------------------------------------------------------------
  data required time                                                         6.2658
  data arrival time                                                         -4.6577
  ------------------------------------------------------------------------------------
  slack (MET)                                                                1.6081
  Startpoint: ysyx_210448_u_axi_rw/axi_r_id_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ysyx_210448_u_axi_rw/mem_data_read_reg_41_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  ysyx_210448_u_axi_rw/axi_r_id_o_reg_3_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000     0.0000 r
  ysyx_210448_u_axi_rw/axi_r_id_o_reg_3_/Q (LVT_DQHDV1)
                                                        0.0854    0.2442     0.2442 r
  ysyx_210448_u_axi_rw/axi_r_id_o[3] (net)      3                 0.0000     0.2442 r
  ysyx_210448_u_axi_rw/axi_r_id_o[3] (ysyx_210448_axi_rw_0)       0.0000     0.2442 r
  top_axi_r_id_o[3] (net)                                         0.0000     0.2442 r
  ysyx_210448_CPU/axi_r_id_i[3] (ysyx_210448_cpu_0)               0.0000     0.2442 r
  ysyx_210448_CPU/axi_r_id_i[3] (net)                             0.0000     0.2442 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/axi_r_id_i[3] (ysyx_210448_cpu_abtiter_0)
                                                                  0.0000     0.2442 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/axi_r_id_i[3] (net)     0.0000     0.2442 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U126/A2 (LVT_NOR2HDV1)
                                                        0.0854    0.0000     0.2442 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U126/ZN (LVT_NOR2HDV1)
                                                        0.0681    0.0628     0.3070 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n114 (net)
                                                2                 0.0000     0.3070 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U10/B2 (LVT_INAND3HDV2)
                                                        0.0681    0.0000     0.3070 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U10/ZN (LVT_INAND3HDV2)
                                                        0.2638    0.1635     0.4705 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n163 (net)
                                               11                 0.0000     0.4705 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U3/I (LVT_BUFHDV6)
                                                        0.2638    0.0000     0.4705 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U3/Z (LVT_BUFHDV6)
                                                        0.3527    0.2772     0.7477 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n164 (net)
                                               56                 0.0000     0.7477 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U5/A2 (LVT_NAND2HDV1)
                                                        0.3527    0.0000     0.7477 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U5/ZN (LVT_NAND2HDV1)
                                                        0.4073    0.3055     1.0532 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n131 (net)
                                               15                 0.0000     1.0532 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U101/I (LVT_INHDV1)
                                                        0.4073    0.0000     1.0532 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U101/ZN (LVT_INHDV1)
                                                        0.3842    0.3166     1.3698 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n132 (net)
                                               14                 0.0000     1.3698 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U7/A2 (LVT_NOR2HDV2)
                                                        0.3842    0.0000     1.3698 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U7/ZN (LVT_NOR2HDV2)
                                                        0.2064    0.1775     1.5473 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n113 (net)
                                               17                 0.0000     1.5473 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U6/I (LVT_BUFHDV2)
                                                        0.2064    0.0000     1.5473 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U6/Z (LVT_BUFHDV2)
                                                        0.2977    0.3066     1.8539 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n111 (net)
                                               40                 0.0000     1.8539 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U78/B1 (LVT_AO22HDV1)
                                                        0.2977    0.0000     1.8539 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U78/Z (LVT_AO22HDV1)
                                                        0.0714    0.2504     2.1043 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/axi_addr[46] (net)
                                                1                 0.0000     2.1043 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/axi_addr[46] (ysyx_210448_cpu_abtiter_0)
                                                                  0.0000     2.1043 f
  ysyx_210448_CPU/axi_read_addr[46] (net)                         0.0000     2.1043 f
  ysyx_210448_CPU/axi_read_addr[46] (ysyx_210448_cpu_0)           0.0000     2.1043 f
  top_axi_read_addr[46] (net)                                     0.0000     2.1043 f
  ysyx_210448_u_axi_rw/rw_addr_i[46] (ysyx_210448_axi_rw_0)       0.0000     2.1043 f
  ysyx_210448_u_axi_rw/rw_addr_i[46] (net)                        0.0000     2.1043 f
  ysyx_210448_u_axi_rw/U25/A3 (LVT_OR4HDV1)             0.0714    0.0000     2.1043 f
  ysyx_210448_u_axi_rw/U25/Z (LVT_OR4HDV1)              0.1056    0.3701     2.4744 f
  ysyx_210448_u_axi_rw/n45 (net)                1                 0.0000     2.4744 f
  ysyx_210448_u_axi_rw/U32/A3 (LVT_OR4HDV1)             0.1056    0.0000     2.4744 f
  ysyx_210448_u_axi_rw/U32/Z (LVT_OR4HDV1)              0.1146    0.3837     2.8581 f
  ysyx_210448_u_axi_rw/n48 (net)                1                 0.0000     2.8581 f
  ysyx_210448_u_axi_rw/U29/A3 (LVT_NOR3HDV1)            0.1146    0.0000     2.8581 f
  ysyx_210448_u_axi_rw/U29/ZN (LVT_NOR3HDV1)            0.1966    0.1517     3.0098 r
  ysyx_210448_u_axi_rw/n51 (net)                1                 0.0000     3.0098 r
  ysyx_210448_u_axi_rw/U41/B3 (LVT_INAND4HDV1)          0.1966    0.0000     3.0098 r
  ysyx_210448_u_axi_rw/U41/ZN (LVT_INAND4HDV1)          0.1482    0.1302     3.1400 f
  ysyx_210448_u_axi_rw/n54 (net)                1                 0.0000     3.1400 f
  ysyx_210448_u_axi_rw/U38/A3 (LVT_NOR3HDV1)            0.1482    0.0000     3.1400 f
  ysyx_210448_u_axi_rw/U38/ZN (LVT_NOR3HDV1)            0.2653    0.1943     3.3343 r
  ysyx_210448_u_axi_rw/n63 (net)                2                 0.0000     3.3343 r
  ysyx_210448_u_axi_rw/U23/B1 (LVT_INAND4HDV1)          0.2653    0.0000     3.3343 r
  ysyx_210448_u_axi_rw/U23/ZN (LVT_INAND4HDV1)          0.1586    0.1329     3.4672 f
  ysyx_210448_u_axi_rw/n64 (net)                1                 0.0000     3.4672 f
  ysyx_210448_u_axi_rw/U20/A3 (LVT_NOR3HDV1)            0.1586    0.0000     3.4672 f
  ysyx_210448_u_axi_rw/U20/ZN (LVT_NOR3HDV1)            0.4412    0.2908     3.7580 r
  ysyx_210448_u_axi_rw/n471 (net)               4                 0.0000     3.7580 r
  ysyx_210448_u_axi_rw/U399/A1 (LVT_INOR2HDV2)          0.4412    0.0000     3.7580 r
  ysyx_210448_u_axi_rw/U399/ZN (LVT_INOR2HDV2)          0.5000    0.3720     4.1300 r
  ysyx_210448_u_axi_rw/n68 (net)               13                 0.0000     4.1300 r
  ysyx_210448_u_axi_rw/U400/I (LVT_BUFHDV4)             0.5000    0.0000     4.1300 r
  ysyx_210448_u_axi_rw/U400/Z (LVT_BUFHDV4)             0.4507    0.3546     4.4846 r
  ysyx_210448_u_axi_rw/n195 (net)              52                 0.0000     4.4846 r
  ysyx_210448_u_axi_rw/U441/B1 (LVT_AOI22HDV1)          0.4507    0.0000     4.4846 r
  ysyx_210448_u_axi_rw/U441/ZN (LVT_AOI22HDV1)          0.1956    0.0974     4.5821 f
  ysyx_210448_u_axi_rw/n109 (net)               1                 0.0000     4.5821 f
  ysyx_210448_u_axi_rw/U100/A2 (LVT_NAND2HDV1)          0.1956    0.0000     4.5821 f
  ysyx_210448_u_axi_rw/U100/ZN (LVT_NAND2HDV1)          0.0849    0.0757     4.6577 r
  ysyx_210448_u_axi_rw/n369 (net)               1                 0.0000     4.6577 r
  ysyx_210448_u_axi_rw/mem_data_read_reg_41_/D (LVT_DQHDV1)
                                                        0.0849    0.0000     4.6577 r
  data arrival time                                                          4.6577
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ysyx_210448_u_axi_rw/mem_data_read_reg_41_/CK (LVT_DQHDV1)      0.0000     6.3500 r
  library setup time                                             -0.0842     6.2658
  data required time                                                         6.2658
  ------------------------------------------------------------------------------------
  data required time                                                         6.2658
  data arrival time                                                         -4.6577
  ------------------------------------------------------------------------------------
  slack (MET)                                                                1.6081
  Startpoint: ysyx_210448_u_axi_rw/axi_r_id_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ysyx_210448_u_axi_rw/mem_data_read_reg_38_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  ysyx_210448_u_axi_rw/axi_r_id_o_reg_3_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000     0.0000 r
  ysyx_210448_u_axi_rw/axi_r_id_o_reg_3_/Q (LVT_DQHDV1)
                                                        0.0854    0.2442     0.2442 r
  ysyx_210448_u_axi_rw/axi_r_id_o[3] (net)      3                 0.0000     0.2442 r
  ysyx_210448_u_axi_rw/axi_r_id_o[3] (ysyx_210448_axi_rw_0)       0.0000     0.2442 r
  top_axi_r_id_o[3] (net)                                         0.0000     0.2442 r
  ysyx_210448_CPU/axi_r_id_i[3] (ysyx_210448_cpu_0)               0.0000     0.2442 r
  ysyx_210448_CPU/axi_r_id_i[3] (net)                             0.0000     0.2442 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/axi_r_id_i[3] (ysyx_210448_cpu_abtiter_0)
                                                                  0.0000     0.2442 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/axi_r_id_i[3] (net)     0.0000     0.2442 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U126/A2 (LVT_NOR2HDV1)
                                                        0.0854    0.0000     0.2442 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U126/ZN (LVT_NOR2HDV1)
                                                        0.0681    0.0628     0.3070 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n114 (net)
                                                2                 0.0000     0.3070 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U10/B2 (LVT_INAND3HDV2)
                                                        0.0681    0.0000     0.3070 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U10/ZN (LVT_INAND3HDV2)
                                                        0.2638    0.1635     0.4705 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n163 (net)
                                               11                 0.0000     0.4705 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U3/I (LVT_BUFHDV6)
                                                        0.2638    0.0000     0.4705 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U3/Z (LVT_BUFHDV6)
                                                        0.3527    0.2772     0.7477 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n164 (net)
                                               56                 0.0000     0.7477 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U5/A2 (LVT_NAND2HDV1)
                                                        0.3527    0.0000     0.7477 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U5/ZN (LVT_NAND2HDV1)
                                                        0.4073    0.3055     1.0532 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n131 (net)
                                               15                 0.0000     1.0532 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U101/I (LVT_INHDV1)
                                                        0.4073    0.0000     1.0532 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U101/ZN (LVT_INHDV1)
                                                        0.3842    0.3166     1.3698 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n132 (net)
                                               14                 0.0000     1.3698 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U7/A2 (LVT_NOR2HDV2)
                                                        0.3842    0.0000     1.3698 r
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U7/ZN (LVT_NOR2HDV2)
                                                        0.2064    0.1775     1.5473 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n113 (net)
                                               17                 0.0000     1.5473 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U6/I (LVT_BUFHDV2)
                                                        0.2064    0.0000     1.5473 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U6/Z (LVT_BUFHDV2)
                                                        0.2977    0.3066     1.8539 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/n111 (net)
                                               40                 0.0000     1.8539 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U78/B1 (LVT_AO22HDV1)
                                                        0.2977    0.0000     1.8539 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/U78/Z (LVT_AO22HDV1)
                                                        0.0714    0.2504     2.1043 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/axi_addr[46] (net)
                                                1                 0.0000     2.1043 f
  ysyx_210448_CPU/ysyx_210448_cpu_abtiter/axi_addr[46] (ysyx_210448_cpu_abtiter_0)
                                                                  0.0000     2.1043 f
  ysyx_210448_CPU/axi_read_addr[46] (net)                         0.0000     2.1043 f
  ysyx_210448_CPU/axi_read_addr[46] (ysyx_210448_cpu_0)           0.0000     2.1043 f
  top_axi_read_addr[46] (net)                                     0.0000     2.1043 f
  ysyx_210448_u_axi_rw/rw_addr_i[46] (ysyx_210448_axi_rw_0)       0.0000     2.1043 f
  ysyx_210448_u_axi_rw/rw_addr_i[46] (net)                        0.0000     2.1043 f
  ysyx_210448_u_axi_rw/U25/A3 (LVT_OR4HDV1)             0.0714    0.0000     2.1043 f
  ysyx_210448_u_axi_rw/U25/Z (LVT_OR4HDV1)              0.1056    0.3701     2.4744 f
  ysyx_210448_u_axi_rw/n45 (net)                1                 0.0000     2.4744 f
  ysyx_210448_u_axi_rw/U32/A3 (LVT_OR4HDV1)             0.1056    0.0000     2.4744 f
  ysyx_210448_u_axi_rw/U32/Z (LVT_OR4HDV1)              0.1146    0.3837     2.8581 f
  ysyx_210448_u_axi_rw/n48 (net)                1                 0.0000     2.8581 f
  ysyx_210448_u_axi_rw/U29/A3 (LVT_NOR3HDV1)            0.1146    0.0000     2.8581 f
  ysyx_210448_u_axi_rw/U29/ZN (LVT_NOR3HDV1)            0.1966    0.1517     3.0098 r
  ysyx_210448_u_axi_rw/n51 (net)                1                 0.0000     3.0098 r
  ysyx_210448_u_axi_rw/U41/B3 (LVT_INAND4HDV1)          0.1966    0.0000     3.0098 r
  ysyx_210448_u_axi_rw/U41/ZN (LVT_INAND4HDV1)          0.1482    0.1302     3.1400 f
  ysyx_210448_u_axi_rw/n54 (net)                1                 0.0000     3.1400 f
  ysyx_210448_u_axi_rw/U38/A3 (LVT_NOR3HDV1)            0.1482    0.0000     3.1400 f
  ysyx_210448_u_axi_rw/U38/ZN (LVT_NOR3HDV1)            0.2653    0.1943     3.3343 r
  ysyx_210448_u_axi_rw/n63 (net)                2                 0.0000     3.3343 r
  ysyx_210448_u_axi_rw/U23/B1 (LVT_INAND4HDV1)          0.2653    0.0000     3.3343 r
  ysyx_210448_u_axi_rw/U23/ZN (LVT_INAND4HDV1)          0.1586    0.1329     3.4672 f
  ysyx_210448_u_axi_rw/n64 (net)                1                 0.0000     3.4672 f
  ysyx_210448_u_axi_rw/U20/A3 (LVT_NOR3HDV1)            0.1586    0.0000     3.4672 f
  ysyx_210448_u_axi_rw/U20/ZN (LVT_NOR3HDV1)            0.4412    0.2908     3.7580 r
  ysyx_210448_u_axi_rw/n471 (net)               4                 0.0000     3.7580 r
  ysyx_210448_u_axi_rw/U399/A1 (LVT_INOR2HDV2)          0.4412    0.0000     3.7580 r
  ysyx_210448_u_axi_rw/U399/ZN (LVT_INOR2HDV2)          0.5000    0.3720     4.1300 r
  ysyx_210448_u_axi_rw/n68 (net)               13                 0.0000     4.1300 r
  ysyx_210448_u_axi_rw/U400/I (LVT_BUFHDV4)             0.5000    0.0000     4.1300 r
  ysyx_210448_u_axi_rw/U400/Z (LVT_BUFHDV4)             0.4507    0.3546     4.4846 r
  ysyx_210448_u_axi_rw/n195 (net)              52                 0.0000     4.4846 r
  ysyx_210448_u_axi_rw/U445/B1 (LVT_AOI22HDV1)          0.4507    0.0000     4.4846 r
  ysyx_210448_u_axi_rw/U445/ZN (LVT_AOI22HDV1)          0.1956    0.0974     4.5821 f
  ysyx_210448_u_axi_rw/n113 (net)               1                 0.0000     4.5821 f
  ysyx_210448_u_axi_rw/U97/A2 (LVT_NAND2HDV1)           0.1956    0.0000     4.5821 f
  ysyx_210448_u_axi_rw/U97/ZN (LVT_NAND2HDV1)           0.0849    0.0757     4.6577 r
  ysyx_210448_u_axi_rw/n366 (net)               1                 0.0000     4.6577 r
  ysyx_210448_u_axi_rw/mem_data_read_reg_38_/D (LVT_DQHDV1)
                                                        0.0849    0.0000     4.6577 r
  data arrival time                                                          4.6577
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ysyx_210448_u_axi_rw/mem_data_read_reg_38_/CK (LVT_DQHDV1)      0.0000     6.3500 r
  library setup time                                             -0.0842     6.2658
  data required time                                                         6.2658
  ------------------------------------------------------------------------------------
  data required time                                                         6.2658
  data arrival time                                                         -4.6577
  ------------------------------------------------------------------------------------
  slack (MET)                                                                1.6081
=====================CHECK DESIGN REPORT====================
Warning: Design 'ysyx_210448' has '10' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    688
    Multiply driven inputs (LINT-6)                               139
    Unconnected ports (LINT-28)                                   193
    Feedthrough (LINT-29)                                         144
    Shorted outputs (LINT-31)                                     105
    Constant outputs (LINT-52)                                    107
Cells                                                               1
    Connected to power or ground (LINT-32)                          1
Nets                                                               64
    Unloaded nets (LINT-2)                                         64
Tristate                                                          334
    A tristate bus has a non tri-state driver (LINT-34)           334
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[32]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[33]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[34]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[35]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[36]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[37]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[38]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[39]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[40]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[41]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[42]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[43]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[44]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[45]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[46]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[47]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[48]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[49]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[50]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[51]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[52]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[53]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[54]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[55]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[56]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[57]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[58]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[59]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[60]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[61]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[62]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[63]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[32]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[33]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[34]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[35]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[36]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[37]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[38]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[39]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[40]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[41]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[42]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[43]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[44]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[45]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[46]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[47]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[48]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[49]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[50]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[51]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[52]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[53]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[54]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[55]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[56]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[57]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[58]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[59]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[60]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[61]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[62]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[63]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448_cpu', input port 'clock' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'reset' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'axi_r_id_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'axi_r_id_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'axi_r_id_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'axi_r_id_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'axi_read_ready' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[63]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[62]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[61]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[60]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[59]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[58]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[57]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[56]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[55]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[54]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[53]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[52]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[51]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[50]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[49]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[48]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[47]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[46]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[45]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[44]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[43]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[42]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[41]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[40]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[39]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[38]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[37]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[36]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[35]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[34]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[33]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[32]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_data[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtimecmp_open' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[63]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[62]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[61]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[60]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[59]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[58]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[57]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[56]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[55]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[54]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[53]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[52]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[51]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[50]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[49]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[48]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[47]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[46]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[45]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[44]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[43]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[42]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[41]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[40]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[39]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[38]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[37]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[36]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[35]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[34]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[33]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[32]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_data[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'mtime_open' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'r_hs' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448_cpu', input port 'b_hs' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ysyx_210448', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'exe_s1[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'exe_s1[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'exe_s1[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'mem_read' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_b_resp_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_b_resp_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_b_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_b_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_b_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_b_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_r_resp_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_r_resp_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_cpu_abtiter', port 'mem_s1[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_cpu_abtiter', port 'mem_s1[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_cpu_abtiter', port 'mem_s1[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_cpu_abtiter', port 'axi_read_ready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', input port 'axi_read_id[3]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'axi_read_id[2]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'axi_read_id[1]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'axi_read_id[0]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[63]' is connected directly to output port 'axi_ar_addr_o[63]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[62]' is connected directly to output port 'axi_ar_addr_o[62]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[61]' is connected directly to output port 'axi_ar_addr_o[61]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[60]' is connected directly to output port 'axi_ar_addr_o[60]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[59]' is connected directly to output port 'axi_ar_addr_o[59]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[58]' is connected directly to output port 'axi_ar_addr_o[58]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[57]' is connected directly to output port 'axi_ar_addr_o[57]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[56]' is connected directly to output port 'axi_ar_addr_o[56]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[55]' is connected directly to output port 'axi_ar_addr_o[55]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[54]' is connected directly to output port 'axi_ar_addr_o[54]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[53]' is connected directly to output port 'axi_ar_addr_o[53]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[52]' is connected directly to output port 'axi_ar_addr_o[52]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[51]' is connected directly to output port 'axi_ar_addr_o[51]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[50]' is connected directly to output port 'axi_ar_addr_o[50]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[49]' is connected directly to output port 'axi_ar_addr_o[49]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[48]' is connected directly to output port 'axi_ar_addr_o[48]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[47]' is connected directly to output port 'axi_ar_addr_o[47]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[46]' is connected directly to output port 'axi_ar_addr_o[46]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[45]' is connected directly to output port 'axi_ar_addr_o[45]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[44]' is connected directly to output port 'axi_ar_addr_o[44]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[43]' is connected directly to output port 'axi_ar_addr_o[43]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[42]' is connected directly to output port 'axi_ar_addr_o[42]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[41]' is connected directly to output port 'axi_ar_addr_o[41]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[40]' is connected directly to output port 'axi_ar_addr_o[40]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[39]' is connected directly to output port 'axi_ar_addr_o[39]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[38]' is connected directly to output port 'axi_ar_addr_o[38]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[37]' is connected directly to output port 'axi_ar_addr_o[37]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[36]' is connected directly to output port 'axi_ar_addr_o[36]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[35]' is connected directly to output port 'axi_ar_addr_o[35]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[34]' is connected directly to output port 'axi_ar_addr_o[34]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[33]' is connected directly to output port 'axi_ar_addr_o[33]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[32]' is connected directly to output port 'axi_ar_addr_o[32]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[2]' is connected directly to output port 'axi_ar_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[1]' is connected directly to output port 'axi_ar_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[0]' is connected directly to output port 'axi_ar_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_size_i[1]' is connected directly to output port 'axi_ar_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_size_i[0]' is connected directly to output port 'axi_ar_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_axi_size[1]' is connected directly to output port 'axi_aw_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_axi_size[0]' is connected directly to output port 'axi_aw_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[7]' is connected directly to output port 'axi_w_strb_o[7]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[6]' is connected directly to output port 'axi_w_strb_o[6]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[5]' is connected directly to output port 'axi_w_strb_o[5]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[4]' is connected directly to output port 'axi_w_strb_o[4]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[3]' is connected directly to output port 'axi_w_strb_o[3]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[2]' is connected directly to output port 'axi_w_strb_o[2]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[1]' is connected directly to output port 'axi_w_strb_o[1]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[0]' is connected directly to output port 'axi_w_strb_o[0]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[63]' is connected directly to output port 'axi_aw_addr_o[63]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[62]' is connected directly to output port 'axi_aw_addr_o[62]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[61]' is connected directly to output port 'axi_aw_addr_o[61]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[60]' is connected directly to output port 'axi_aw_addr_o[60]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[59]' is connected directly to output port 'axi_aw_addr_o[59]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[58]' is connected directly to output port 'axi_aw_addr_o[58]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[57]' is connected directly to output port 'axi_aw_addr_o[57]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[56]' is connected directly to output port 'axi_aw_addr_o[56]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[55]' is connected directly to output port 'axi_aw_addr_o[55]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[54]' is connected directly to output port 'axi_aw_addr_o[54]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[53]' is connected directly to output port 'axi_aw_addr_o[53]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[52]' is connected directly to output port 'axi_aw_addr_o[52]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[51]' is connected directly to output port 'axi_aw_addr_o[51]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[50]' is connected directly to output port 'axi_aw_addr_o[50]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[49]' is connected directly to output port 'axi_aw_addr_o[49]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[48]' is connected directly to output port 'axi_aw_addr_o[48]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[47]' is connected directly to output port 'axi_aw_addr_o[47]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[46]' is connected directly to output port 'axi_aw_addr_o[46]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[45]' is connected directly to output port 'axi_aw_addr_o[45]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[44]' is connected directly to output port 'axi_aw_addr_o[44]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[43]' is connected directly to output port 'axi_aw_addr_o[43]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[42]' is connected directly to output port 'axi_aw_addr_o[42]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[41]' is connected directly to output port 'axi_aw_addr_o[41]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[40]' is connected directly to output port 'axi_aw_addr_o[40]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[39]' is connected directly to output port 'axi_aw_addr_o[39]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[38]' is connected directly to output port 'axi_aw_addr_o[38]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[37]' is connected directly to output port 'axi_aw_addr_o[37]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[36]' is connected directly to output port 'axi_aw_addr_o[36]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[35]' is connected directly to output port 'axi_aw_addr_o[35]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[34]' is connected directly to output port 'axi_aw_addr_o[34]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[33]' is connected directly to output port 'axi_aw_addr_o[33]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[32]' is connected directly to output port 'axi_aw_addr_o[32]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[31]' is connected directly to output port 'axi_aw_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[30]' is connected directly to output port 'axi_aw_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[29]' is connected directly to output port 'axi_aw_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[28]' is connected directly to output port 'axi_aw_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[27]' is connected directly to output port 'axi_aw_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[26]' is connected directly to output port 'axi_aw_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[25]' is connected directly to output port 'axi_aw_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[24]' is connected directly to output port 'axi_aw_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[23]' is connected directly to output port 'axi_aw_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[22]' is connected directly to output port 'axi_aw_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[21]' is connected directly to output port 'axi_aw_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[20]' is connected directly to output port 'axi_aw_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[19]' is connected directly to output port 'axi_aw_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[18]' is connected directly to output port 'axi_aw_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[17]' is connected directly to output port 'axi_aw_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[16]' is connected directly to output port 'axi_aw_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[15]' is connected directly to output port 'axi_aw_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[14]' is connected directly to output port 'axi_aw_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[13]' is connected directly to output port 'axi_aw_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[12]' is connected directly to output port 'axi_aw_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[11]' is connected directly to output port 'axi_aw_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[10]' is connected directly to output port 'axi_aw_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[9]' is connected directly to output port 'axi_aw_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[8]' is connected directly to output port 'axi_aw_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[7]' is connected directly to output port 'axi_aw_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[6]' is connected directly to output port 'axi_aw_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[5]' is connected directly to output port 'axi_aw_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[4]' is connected directly to output port 'axi_aw_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[3]' is connected directly to output port 'axi_aw_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[2]' is connected directly to output port 'axi_aw_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[1]' is connected directly to output port 'axi_aw_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[0]' is connected directly to output port 'axi_aw_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_ar_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_w_last_o'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_aw_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_aw_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[0]' is connected directly to output port 'axi_ar_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210448', a pin on submodule 'ysyx_210448_u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'r_req_i' is connected to logic 0. 
Warning: In design 'ysyx_210448', three-state bus 'top_axi_r_hs_o' has non three-state driver 'ysyx_210448_u_axi_rw/axi_r_hs_o_reg/Q'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_b_hs' has non three-state driver 'ysyx_210448_u_axi_rw/C1828/Z'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_axi_r_id_o[0]' has non three-state driver 'ysyx_210448_u_axi_rw/axi_r_id_o_reg[0]/Q'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_axi_r_id_o[1]' has non three-state driver 'ysyx_210448_u_axi_rw/axi_r_id_o_reg[1]/Q'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_axi_r_id_o[2]' has non three-state driver 'ysyx_210448_u_axi_rw/axi_r_id_o_reg[2]/Q'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_axi_r_id_o[3]' has non three-state driver 'ysyx_210448_u_axi_rw/axi_r_id_o_reg[3]/Q'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_open' has non three-state driver 'ysyx_210448_u_axi_rw/B_18/Z'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[0]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_0'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[1]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_1'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[2]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_2'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[3]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_3'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[4]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_4'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[5]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_5'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[6]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_6'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[7]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_7'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[8]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_8'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[9]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_9'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[10]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_10'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[11]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_11'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[12]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_12'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[13]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_13'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[14]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_14'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[15]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_15'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[16]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_16'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[17]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_17'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[18]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_18'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[19]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_19'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[20]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_20'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[21]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_21'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[22]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_22'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[23]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_23'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[24]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_24'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[25]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_25'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[26]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_26'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[27]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_27'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[28]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_28'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[29]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_29'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[30]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_30'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[31]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_31'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[32]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_32'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[33]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_33'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[34]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_34'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[35]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_35'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[36]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_36'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[37]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_37'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[38]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_38'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[39]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_39'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[40]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_40'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[41]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_41'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[42]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_42'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[43]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_43'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[44]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_44'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[45]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_45'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[46]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_46'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[47]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_47'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[48]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_48'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[49]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_49'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[50]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_50'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[51]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_51'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[52]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_52'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[53]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_53'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[54]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_54'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[55]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_55'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[56]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_56'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[57]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_57'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[58]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_58'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[59]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_59'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[60]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_60'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[61]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_61'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[62]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_62'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtime_data[63]' has non three-state driver 'ysyx_210448_u_axi_rw/C1817/Z_63'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_open' has non three-state driver 'ysyx_210448_u_axi_rw/B_17/Z'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[0]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_0'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[1]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_1'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[2]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_2'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[3]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_3'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[4]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_4'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[5]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_5'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[6]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_6'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[7]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_7'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[8]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_8'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[9]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_9'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[10]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_10'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[11]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_11'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[12]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_12'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[13]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_13'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[14]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_14'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[15]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_15'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[16]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_16'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[17]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_17'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[18]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_18'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[19]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_19'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[20]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_20'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[21]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_21'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[22]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_22'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[23]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_23'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[24]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_24'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[25]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_25'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[26]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_26'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[27]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_27'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[28]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_28'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[29]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_29'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[30]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_30'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[31]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_31'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[32]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_32'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[33]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_33'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[34]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_34'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[35]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_35'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[36]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_36'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[37]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_37'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[38]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_38'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[39]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_39'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[40]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_40'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[41]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_41'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[42]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_42'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[43]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_43'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[44]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_44'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[45]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_45'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[46]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_46'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[47]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_47'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[48]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_48'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[49]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_49'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[50]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_50'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[51]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_51'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[52]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_52'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[53]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_53'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[54]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_54'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[55]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_55'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[56]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_56'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[57]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_57'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[58]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_58'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[59]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_59'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[60]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_60'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[61]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_61'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[62]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_62'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_mtimecmp_data[63]' has non three-state driver 'ysyx_210448_u_axi_rw/C1816/Z_63'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_axi_size[0]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C796/Z_0'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_axi_size[1]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C796/Z_1'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'top_axi_read_ready' has non three-state driver 'ysyx_210448_u_axi_rw/rw_ready_reg/Q'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/mem_wb_en' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C785/Z_0'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_stop' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C784/Z_0'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[0]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_0'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[1]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_1'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[2]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_2'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[3]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_3'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[4]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_4'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[5]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_5'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[6]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_6'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[7]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_7'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[8]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_8'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[9]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_9'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[10]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_10'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[11]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_11'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[12]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_12'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[13]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_13'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[14]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_14'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[15]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_15'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[16]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_16'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[17]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_17'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[18]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_18'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[19]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_19'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[20]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_20'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[21]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_21'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[22]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_22'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[23]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_23'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[24]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_24'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[25]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_25'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[26]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_26'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[27]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_27'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[28]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_28'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[29]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_29'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[30]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_30'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[31]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_31'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[32]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_32'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[33]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_33'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[34]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_34'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[35]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_35'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[36]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_36'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[37]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_37'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[38]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_38'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[39]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_39'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[40]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_40'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[41]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_41'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[42]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_42'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[43]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_43'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[44]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_44'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[45]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_45'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[46]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_46'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[47]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_47'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[48]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_48'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[49]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_49'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[50]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_50'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[51]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_51'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[52]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_52'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[53]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_53'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[54]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_54'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[55]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_55'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[56]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_56'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[57]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_57'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[58]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_58'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[59]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_59'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[60]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_60'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[61]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_61'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[62]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_62'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/rdata[63]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C787/Z_63'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[0]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_0'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[1]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_1'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[2]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_2'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[3]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_3'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[4]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_4'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[5]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_5'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[6]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_6'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[7]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_7'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[8]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_8'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[9]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_9'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[10]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_10'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[11]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_11'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[12]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_12'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[13]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_13'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[14]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_14'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[15]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_15'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[16]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_16'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[17]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_17'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[18]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_18'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[19]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_19'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[20]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_20'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[21]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_21'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[22]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_22'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[23]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_23'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[24]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_24'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[25]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_25'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[26]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_26'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[27]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_27'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[28]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_28'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[29]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_29'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[30]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_30'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[31]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_31'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[32]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_32'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[33]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_33'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[34]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_34'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[35]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_35'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[36]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_36'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[37]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_37'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[38]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_38'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[39]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_39'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[40]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_40'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[41]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_41'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[42]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_42'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[43]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_43'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[44]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_44'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[45]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_45'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[46]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_46'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[47]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_47'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[48]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_48'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[49]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_49'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[50]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_50'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[51]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_51'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[52]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_52'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[53]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_53'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[54]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_54'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[55]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_55'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[56]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_56'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[57]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_57'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[58]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_58'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[59]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_59'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[60]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_60'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[61]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_61'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[62]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_62'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/if_data_read[63]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C786/Z_63'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[0]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_0'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[1]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_1'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[2]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_2'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[3]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_3'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[4]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_4'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[5]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_5'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[6]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_6'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[7]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_7'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[8]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_8'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[9]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_9'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[10]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_10'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[11]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_11'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[12]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_12'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[13]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_13'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[14]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_14'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[15]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_15'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[16]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_16'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[17]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_17'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[18]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_18'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[19]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_19'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[20]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_20'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[21]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_21'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[22]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_22'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[23]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_23'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[24]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_24'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[25]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_25'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[26]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_26'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[27]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_27'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[28]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_28'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[29]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_29'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[30]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_30'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[31]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_31'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[32]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_32'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[33]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_33'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[34]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_34'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[35]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_35'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[36]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_36'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[37]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_37'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[38]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_38'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[39]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_39'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[40]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_40'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[41]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_41'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[42]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_42'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[43]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_43'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[44]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_44'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[45]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_45'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[46]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_46'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[47]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_47'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[48]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_48'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[49]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_49'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[50]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_50'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[51]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_51'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[52]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_52'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[53]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_53'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[54]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_54'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[55]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_55'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[56]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_56'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[57]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_57'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[58]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_58'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[59]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_59'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[60]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_60'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[61]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_61'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[62]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_62'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_add[63]' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C799/Z_63'. (LINT-34)
Warning: In design 'ysyx_210448', three-state bus 'ysyx_210448_CPU/pc_write' has non three-state driver 'ysyx_210448_CPU/ysyx_210448_cpu_abtiter/C798/Z_0'. (LINT-34)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_w_last_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
1
