// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Fri Nov 20 09:45:41 2020
// Host        : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_resizeTry_0_0_sim_netlist.v
// Design      : design_1_resizeTry_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu5ev-sfvc784-1-i
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_resizeTry_0_0,resizeTry,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "resizeTry,Vivado 2020.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (src_TVALID,
    src_TREADY,
    src_TDATA,
    src_TKEEP,
    src_TSTRB,
    src_TUSER,
    src_TLAST,
    src_TID,
    src_TDEST,
    dst_TVALID,
    dst_TREADY,
    dst_TDATA,
    dst_TKEEP,
    dst_TSTRB,
    dst_TUSER,
    dst_TLAST,
    dst_TID,
    dst_TDEST,
    ap_clk,
    ap_rst_n);
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TVALID" *) input src_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TREADY" *) output src_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TDATA" *) input [23:0]src_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TKEEP" *) input [2:0]src_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TSTRB" *) input [2:0]src_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TUSER" *) input [0:0]src_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TLAST" *) input [0:0]src_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TID" *) input [0:0]src_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME src, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) input [0:0]src_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TVALID" *) output dst_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TREADY" *) input dst_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TDATA" *) output [23:0]dst_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TKEEP" *) output [2:0]dst_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TSTRB" *) output [2:0]dst_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TUSER" *) output [0:0]dst_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TLAST" *) output [0:0]dst_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TID" *) output [0:0]dst_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dst, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) output [0:0]dst_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF src:dst, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148146667, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]dst_TDATA;
  wire [0:0]dst_TDEST;
  wire [0:0]dst_TID;
  wire [2:0]dst_TKEEP;
  wire [0:0]dst_TLAST;
  wire dst_TREADY;
  wire [2:0]dst_TSTRB;
  wire [0:0]dst_TUSER;
  wire dst_TVALID;
  wire [23:0]src_TDATA;
  wire [0:0]src_TDEST;
  wire [0:0]src_TID;
  wire [2:0]src_TKEEP;
  wire [0:0]src_TLAST;
  wire src_TREADY;
  wire [2:0]src_TSTRB;
  wire [0:0]src_TUSER;
  wire src_TVALID;

  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_TDATA(dst_TDATA),
        .dst_TDEST(dst_TDEST),
        .dst_TID(dst_TID),
        .dst_TKEEP(dst_TKEEP),
        .dst_TLAST(dst_TLAST),
        .dst_TREADY(dst_TREADY),
        .dst_TSTRB(dst_TSTRB),
        .dst_TUSER(dst_TUSER),
        .dst_TVALID(dst_TVALID),
        .src_TDATA(src_TDATA),
        .src_TDEST(src_TDEST),
        .src_TID(src_TID),
        .src_TKEEP(src_TKEEP),
        .src_TLAST(src_TLAST),
        .src_TREADY(src_TREADY),
        .src_TSTRB(src_TSTRB),
        .src_TUSER(src_TUSER),
        .src_TVALID(src_TVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    \icmp_ln122_reg_265_reg[0] ,
    ack_out117_out,
    src_TREADY_int_regslice,
    D,
    WEA,
    ap_enable_reg_pp0_iter0_reg_0,
    E,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    \eol_2_reg_158_reg[0] ,
    \eol_2_reg_158_reg[0]_0 ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    SR,
    ap_clk,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg,
    ap_rst_n,
    CO,
    p_1_in,
    icmp_ln122_reg_265,
    axi_last_V_1_reg_274,
    \eol_reg_104_reg[0] ,
    eol_2_reg_158,
    Q,
    src_TVALID,
    or_ln131_reg_279,
    or_ln134_reg_283,
    ap_predicate_op47_write_state4,
    img_src_data_full_n,
    B_V_data_1_sel_rd_reg_0,
    B_V_data_1_sel,
    B_V_data_1_sel_rd_reg_1,
    B_V_data_1_sel_0,
    icmp_ln119_fu_177_p2__1,
    src_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_enable_reg_pp0_iter0_reg;
  output \icmp_ln122_reg_265_reg[0] ;
  output ack_out117_out;
  output src_TREADY_int_regslice;
  output [1:0]D;
  output [0:0]WEA;
  output ap_enable_reg_pp0_iter0_reg_0;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[2] ;
  output \eol_2_reg_158_reg[0] ;
  output \eol_2_reg_158_reg[0]_0 ;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_rst_n;
  input [0:0]CO;
  input p_1_in;
  input icmp_ln122_reg_265;
  input axi_last_V_1_reg_274;
  input \eol_reg_104_reg[0] ;
  input eol_2_reg_158;
  input [2:0]Q;
  input src_TVALID;
  input or_ln131_reg_279;
  input or_ln134_reg_283;
  input ap_predicate_op47_write_state4;
  input img_src_data_full_n;
  input B_V_data_1_sel_rd_reg_0;
  input B_V_data_1_sel;
  input B_V_data_1_sel_rd_reg_1;
  input B_V_data_1_sel_0;
  input icmp_ln119_fu_177_p2__1;
  input [23:0]src_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_4_[0] ;
  wire \B_V_data_1_payload_A_reg_n_4_[10] ;
  wire \B_V_data_1_payload_A_reg_n_4_[11] ;
  wire \B_V_data_1_payload_A_reg_n_4_[12] ;
  wire \B_V_data_1_payload_A_reg_n_4_[13] ;
  wire \B_V_data_1_payload_A_reg_n_4_[14] ;
  wire \B_V_data_1_payload_A_reg_n_4_[15] ;
  wire \B_V_data_1_payload_A_reg_n_4_[16] ;
  wire \B_V_data_1_payload_A_reg_n_4_[17] ;
  wire \B_V_data_1_payload_A_reg_n_4_[18] ;
  wire \B_V_data_1_payload_A_reg_n_4_[19] ;
  wire \B_V_data_1_payload_A_reg_n_4_[1] ;
  wire \B_V_data_1_payload_A_reg_n_4_[20] ;
  wire \B_V_data_1_payload_A_reg_n_4_[21] ;
  wire \B_V_data_1_payload_A_reg_n_4_[22] ;
  wire \B_V_data_1_payload_A_reg_n_4_[23] ;
  wire \B_V_data_1_payload_A_reg_n_4_[2] ;
  wire \B_V_data_1_payload_A_reg_n_4_[3] ;
  wire \B_V_data_1_payload_A_reg_n_4_[4] ;
  wire \B_V_data_1_payload_A_reg_n_4_[5] ;
  wire \B_V_data_1_payload_A_reg_n_4_[6] ;
  wire \B_V_data_1_payload_A_reg_n_4_[7] ;
  wire \B_V_data_1_payload_A_reg_n_4_[8] ;
  wire \B_V_data_1_payload_A_reg_n_4_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_4_[0] ;
  wire \B_V_data_1_payload_B_reg_n_4_[10] ;
  wire \B_V_data_1_payload_B_reg_n_4_[11] ;
  wire \B_V_data_1_payload_B_reg_n_4_[12] ;
  wire \B_V_data_1_payload_B_reg_n_4_[13] ;
  wire \B_V_data_1_payload_B_reg_n_4_[14] ;
  wire \B_V_data_1_payload_B_reg_n_4_[15] ;
  wire \B_V_data_1_payload_B_reg_n_4_[16] ;
  wire \B_V_data_1_payload_B_reg_n_4_[17] ;
  wire \B_V_data_1_payload_B_reg_n_4_[18] ;
  wire \B_V_data_1_payload_B_reg_n_4_[19] ;
  wire \B_V_data_1_payload_B_reg_n_4_[1] ;
  wire \B_V_data_1_payload_B_reg_n_4_[20] ;
  wire \B_V_data_1_payload_B_reg_n_4_[21] ;
  wire \B_V_data_1_payload_B_reg_n_4_[22] ;
  wire \B_V_data_1_payload_B_reg_n_4_[23] ;
  wire \B_V_data_1_payload_B_reg_n_4_[2] ;
  wire \B_V_data_1_payload_B_reg_n_4_[3] ;
  wire \B_V_data_1_payload_B_reg_n_4_[4] ;
  wire \B_V_data_1_payload_B_reg_n_4_[5] ;
  wire \B_V_data_1_payload_B_reg_n_4_[6] ;
  wire \B_V_data_1_payload_B_reg_n_4_[7] ;
  wire \B_V_data_1_payload_B_reg_n_4_[8] ;
  wire \B_V_data_1_payload_B_reg_n_4_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire B_V_data_1_sel__0;
  wire B_V_data_1_sel_rd_i_1__1_n_4;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_4 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire ack_out117_out;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_predicate_op47_write_state4;
  wire ap_rst_n;
  wire axi_last_V_1_reg_274;
  wire eol_2_reg_158;
  wire \eol_2_reg_158_reg[0] ;
  wire \eol_2_reg_158_reg[0]_0 ;
  wire \eol_reg_104_reg[0] ;
  wire icmp_ln119_fu_177_p2__1;
  wire icmp_ln122_reg_265;
  wire \icmp_ln122_reg_265_reg[0] ;
  wire img_src_data_full_n;
  wire or_ln131_reg_279;
  wire or_ln134_reg_283;
  wire p_1_in;
  wire p_8_in;
  wire [23:0]src_TDATA;
  wire src_TREADY_int_regslice;
  wire src_TVALID;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4555FFFFBAAA0000)) 
    B_V_data_1_sel_rd_i_1
       (.I0(ack_out117_out),
        .I1(eol_2_reg_158),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(B_V_data_1_sel_rd_reg_0),
        .I5(B_V_data_1_sel),
        .O(\eol_2_reg_158_reg[0] ));
  LUT6 #(
    .INIT(64'h4555FFFFBAAA0000)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(ack_out117_out),
        .I1(eol_2_reg_158),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(B_V_data_1_sel_rd_reg_1),
        .I5(B_V_data_1_sel_0),
        .O(\eol_2_reg_158_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h4F5FB0A0)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(ack_out117_out),
        .I1(eol_2_reg_158),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(B_V_data_1_sel__0),
        .O(B_V_data_1_sel_rd_i_1__1_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_4),
        .Q(B_V_data_1_sel__0),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(src_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(src_TREADY_int_regslice),
        .I2(src_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hBAFFBABAFFFFFFFF)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(ack_out117_out),
        .I1(eol_2_reg_158),
        .I2(Q[2]),
        .I3(src_TVALID),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \B_V_data_1_state[1]_i_2__0 
       (.I0(ack_out117_out),
        .I1(eol_2_reg_158),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .O(src_TREADY_int_regslice));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_4 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFF2FF22222222)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(Q[0]),
        .I1(icmp_ln119_fu_177_p2__1),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[1]),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(CO),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hE0E0E0E0E000E0E0)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(p_1_in),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  LUT6 #(
    .INIT(64'h00A00000C0A0C000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(CO),
        .I5(p_1_in),
        .O(ap_enable_reg_pp0_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
  LUT6 #(
    .INIT(64'hD5551555C0000000)) 
    \eol_reg_104[0]_i_1 
       (.I0(p_1_in),
        .I1(icmp_ln122_reg_265),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(p_8_in),
        .I4(axi_last_V_1_reg_274),
        .I5(\eol_reg_104_reg[0] ),
        .O(\icmp_ln122_reg_265_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \eol_reg_104[0]_i_2 
       (.I0(Q[1]),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln122_reg_265[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(icmp_ln122_reg_265),
        .O(\ap_CS_fsm_reg[2] ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_116[31]_i_1 
       (.I0(p_1_in),
        .I1(ack_out117_out),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \j_reg_116[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(Q[1]),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(ack_out117_out));
  LUT6 #(
    .INIT(64'h0000A02000000000)) 
    mem_reg_bram_0_i_12
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(or_ln131_reg_279),
        .I2(icmp_ln122_reg_265),
        .I3(or_ln134_reg_283),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(Q[1]),
        .O(WEA));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    mem_reg_bram_0_i_18
       (.I0(ap_predicate_op47_write_state4),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(img_src_data_full_n),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(CO),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(ap_block_pp0_stage0_11001__0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \or_ln131_reg_279[0]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(E));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_18
   (\B_V_data_1_state_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    \icmp_ln190_reg_190_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_0,
    D,
    \ap_CS_fsm_reg[1] ,
    icmp_ln190_reg_1900,
    E,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    dst_TDATA,
    SR,
    ap_clk,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    ap_enable_reg_pp0_iter2_reg_1,
    icmp_ln190_reg_190_pp0_iter1_reg,
    sof_reg_100,
    sof_2_reg_136,
    dst_TREADY,
    B_V_data_1_sel_wr_reg_0,
    Q,
    icmp_ln190_fu_163_p2,
    img_dst_data_empty_n,
    Loop_loop_height_proc1113_U0_ap_start,
    icmp_ln188_fu_151_p2__1,
    \tmp_last_V_reg_199_reg[0] ,
    \tmp_last_V_reg_199_reg[0]_0 ,
    \tmp_last_V_reg_199_reg[0]_1 ,
    \B_V_data_1_payload_A_reg[23]_0 );
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_enable_reg_pp0_iter2_reg_0;
  output \icmp_ln190_reg_190_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg_0;
  output [3:0]D;
  output \ap_CS_fsm_reg[1] ;
  output icmp_ln190_reg_1900;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  output [23:0]dst_TDATA;
  input [0:0]SR;
  input ap_clk;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter2_reg_1;
  input icmp_ln190_reg_190_pp0_iter1_reg;
  input sof_reg_100;
  input sof_2_reg_136;
  input dst_TREADY;
  input B_V_data_1_sel_wr_reg_0;
  input [3:0]Q;
  input icmp_ln190_fu_163_p2;
  input img_dst_data_empty_n;
  input Loop_loop_height_proc1113_U0_ap_start;
  input icmp_ln188_fu_151_p2__1;
  input \tmp_last_V_reg_199_reg[0] ;
  input \tmp_last_V_reg_199_reg[0]_0 ;
  input \tmp_last_V_reg_199_reg[0]_1 ;
  input [23:0]\B_V_data_1_payload_A_reg[23]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [23:0]\B_V_data_1_payload_A_reg[23]_0 ;
  wire \B_V_data_1_payload_A_reg_n_4_[0] ;
  wire \B_V_data_1_payload_A_reg_n_4_[10] ;
  wire \B_V_data_1_payload_A_reg_n_4_[11] ;
  wire \B_V_data_1_payload_A_reg_n_4_[12] ;
  wire \B_V_data_1_payload_A_reg_n_4_[13] ;
  wire \B_V_data_1_payload_A_reg_n_4_[14] ;
  wire \B_V_data_1_payload_A_reg_n_4_[15] ;
  wire \B_V_data_1_payload_A_reg_n_4_[16] ;
  wire \B_V_data_1_payload_A_reg_n_4_[17] ;
  wire \B_V_data_1_payload_A_reg_n_4_[18] ;
  wire \B_V_data_1_payload_A_reg_n_4_[19] ;
  wire \B_V_data_1_payload_A_reg_n_4_[1] ;
  wire \B_V_data_1_payload_A_reg_n_4_[20] ;
  wire \B_V_data_1_payload_A_reg_n_4_[21] ;
  wire \B_V_data_1_payload_A_reg_n_4_[22] ;
  wire \B_V_data_1_payload_A_reg_n_4_[23] ;
  wire \B_V_data_1_payload_A_reg_n_4_[2] ;
  wire \B_V_data_1_payload_A_reg_n_4_[3] ;
  wire \B_V_data_1_payload_A_reg_n_4_[4] ;
  wire \B_V_data_1_payload_A_reg_n_4_[5] ;
  wire \B_V_data_1_payload_A_reg_n_4_[6] ;
  wire \B_V_data_1_payload_A_reg_n_4_[7] ;
  wire \B_V_data_1_payload_A_reg_n_4_[8] ;
  wire \B_V_data_1_payload_A_reg_n_4_[9] ;
  wire \B_V_data_1_payload_B_reg_n_4_[0] ;
  wire \B_V_data_1_payload_B_reg_n_4_[10] ;
  wire \B_V_data_1_payload_B_reg_n_4_[11] ;
  wire \B_V_data_1_payload_B_reg_n_4_[12] ;
  wire \B_V_data_1_payload_B_reg_n_4_[13] ;
  wire \B_V_data_1_payload_B_reg_n_4_[14] ;
  wire \B_V_data_1_payload_B_reg_n_4_[15] ;
  wire \B_V_data_1_payload_B_reg_n_4_[16] ;
  wire \B_V_data_1_payload_B_reg_n_4_[17] ;
  wire \B_V_data_1_payload_B_reg_n_4_[18] ;
  wire \B_V_data_1_payload_B_reg_n_4_[19] ;
  wire \B_V_data_1_payload_B_reg_n_4_[1] ;
  wire \B_V_data_1_payload_B_reg_n_4_[20] ;
  wire \B_V_data_1_payload_B_reg_n_4_[21] ;
  wire \B_V_data_1_payload_B_reg_n_4_[22] ;
  wire \B_V_data_1_payload_B_reg_n_4_[23] ;
  wire \B_V_data_1_payload_B_reg_n_4_[2] ;
  wire \B_V_data_1_payload_B_reg_n_4_[3] ;
  wire \B_V_data_1_payload_B_reg_n_4_[4] ;
  wire \B_V_data_1_payload_B_reg_n_4_[5] ;
  wire \B_V_data_1_payload_B_reg_n_4_[6] ;
  wire \B_V_data_1_payload_B_reg_n_4_[7] ;
  wire \B_V_data_1_payload_B_reg_n_4_[8] ;
  wire \B_V_data_1_payload_B_reg_n_4_[9] ;
  wire B_V_data_1_sel_rd_i_1__2_n_4;
  wire B_V_data_1_sel_rd_reg_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_4;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_4 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [3:0]D;
  wire [0:0]E;
  wire Loop_loop_height_proc1113_U0_ap_start;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire ap_NS_fsm18_out;
  wire ap_NS_fsm1__1;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_1;
  wire ap_rst_n;
  wire [23:0]dst_TDATA;
  wire dst_TREADY;
  wire dst_TREADY_int_regslice;
  wire icmp_ln188_fu_151_p2__1;
  wire icmp_ln190_fu_163_p2;
  wire icmp_ln190_reg_1900;
  wire icmp_ln190_reg_190_pp0_iter1_reg;
  wire \icmp_ln190_reg_190_reg[0] ;
  wire img_dst_data_empty_n;
  wire sof_2_reg_136;
  wire sof_reg_100;
  wire \tmp_last_V_reg_199_reg[0] ;
  wire \tmp_last_V_reg_199_reg[0]_0 ;
  wire \tmp_last_V_reg_199_reg[0]_1 ;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(dst_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[23]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(dst_TREADY_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(dst_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(B_V_data_1_sel_rd_i_1__2_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_4),
        .Q(B_V_data_1_sel_rd_reg_n_4),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(\icmp_ln190_reg_190_reg[0] ),
        .I1(dst_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(dst_TREADY),
        .I2(\icmp_ln190_reg_190_reg[0] ),
        .I3(dst_TREADY_int_regslice),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(Q[2]),
        .O(\icmp_ln190_reg_190_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(dst_TREADY),
        .I1(\icmp_ln190_reg_190_reg[0] ),
        .I2(dst_TREADY_int_regslice),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_4 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(dst_TREADY_int_regslice),
        .R(SR));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[0]),
        .I1(Loop_loop_height_proc1113_U0_ap_start),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAFFEAEA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Q[3]),
        .I1(Loop_loop_height_proc1113_U0_ap_start),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(Q[1]),
        .I5(ap_NS_fsm18_out),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(ap_NS_fsm18_out),
        .I2(Q[1]),
        .I3(ap_NS_fsm1__1),
        .I4(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h8A0A0000)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(Q[1]),
        .I1(dst_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(dst_TREADY_int_regslice),
        .I4(icmp_ln188_fu_151_p2__1),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00008A0A)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(Q[1]),
        .I1(dst_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(dst_TREADY_int_regslice),
        .I4(icmp_ln188_fu_151_p2__1),
        .O(ap_NS_fsm18_out));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(Q[2]),
        .O(ap_NS_fsm1__1));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_NS_fsm18_out),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(Q[2]),
        .I5(icmp_ln190_fu_163_p2),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm18_out),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'h08CC080008000800)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_1),
        .I1(ap_rst_n),
        .I2(ap_NS_fsm18_out),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .I2(B_V_data_1_sel_rd_reg_n_4),
        .O(dst_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8A0A)) 
    \i_reg_185[9]_i_1 
       (.I0(Q[1]),
        .I1(dst_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(dst_TREADY),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln190_reg_190[0]_i_1 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(icmp_ln190_reg_1900));
  LUT6 #(
    .INIT(64'h0444044404FF0444)) 
    \icmp_ln190_reg_190[0]_i_3 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(img_dst_data_empty_n),
        .I3(dst_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter2_reg_1),
        .I5(icmp_ln190_reg_190_pp0_iter1_reg),
        .O(ap_block_pp0_stage0_11001__0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \j_1_reg_125[9]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(Q[2]),
        .I2(icmp_ln190_fu_163_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_NS_fsm18_out),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \j_1_reg_125[9]_i_2 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(Q[2]),
        .I2(icmp_ln190_fu_163_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFB00FBFBFB000000)) 
    \sof_2_reg_136[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_enable_reg_pp0_iter2_reg_1),
        .I2(icmp_ln190_reg_190_pp0_iter1_reg),
        .I3(sof_reg_100),
        .I4(ap_NS_fsm18_out),
        .I5(sof_2_reg_136),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT6 #(
    .INIT(64'hFFFBFBFB04000000)) 
    \tmp_last_V_reg_199[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(Q[2]),
        .I2(icmp_ln190_fu_163_p2),
        .I3(\tmp_last_V_reg_199_reg[0] ),
        .I4(\tmp_last_V_reg_199_reg[0]_0 ),
        .I5(\tmp_last_V_reg_199_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[2]_1 ));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1
   (\B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \eol_reg_104_reg[0] ,
    \B_V_data_1_payload_B_reg[0]_0 ,
    SR,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    ap_rst_n,
    src_TREADY_int_regslice,
    src_TVALID,
    src_TLAST,
    \eol_2_reg_158_reg[0] ,
    Q,
    eol_2_reg_158,
    \eol_2_reg_158_reg[0]_0 ,
    E,
    axi_last_V_1_reg_274);
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \eol_reg_104_reg[0] ;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  input [0:0]SR;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input ap_rst_n;
  input src_TREADY_int_regslice;
  input src_TVALID;
  input [0:0]src_TLAST;
  input \eol_2_reg_158_reg[0] ;
  input [1:0]Q;
  input eol_2_reg_158;
  input \eol_2_reg_158_reg[0]_0 ;
  input [0:0]E;
  input axi_last_V_1_reg_274;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_4 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_4 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire axi_last_V_1_reg_274;
  wire eol_2_reg_158;
  wire \eol_2_reg_158_reg[0] ;
  wire \eol_2_reg_158_reg[0]_0 ;
  wire \eol_reg_104_reg[0] ;
  wire [0:0]src_TLAST;
  wire src_TLAST_int_regslice;
  wire src_TREADY_int_regslice;
  wire src_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(src_TLAST),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(src_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(src_TVALID),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(src_TREADY_int_regslice),
        .I2(src_TVALID),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(src_TREADY_int_regslice),
        .I1(src_TVALID),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_4 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_last_V_1_reg_274[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(E),
        .I4(axi_last_V_1_reg_274),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFACAFA0AFA0AFA0)) 
    \eol_2_reg_158[0]_i_1 
       (.I0(\eol_2_reg_158_reg[0] ),
        .I1(src_TLAST_int_regslice),
        .I2(Q[0]),
        .I3(eol_2_reg_158),
        .I4(\eol_2_reg_158_reg[0]_0 ),
        .I5(Q[1]),
        .O(\eol_reg_104_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \eol_2_reg_158[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(src_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_17
   (\B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \start_fu_64_reg[0] ,
    ap_predicate_op47_write_state4,
    or_ln131_fu_219_p2,
    \B_V_data_1_payload_B_reg[0]_0 ,
    S,
    SR,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    CO,
    start_fu_64,
    ap_NS_fsm110_out__0,
    E,
    ap_rst_n,
    src_TREADY_int_regslice,
    src_TVALID,
    or_ln131_reg_279,
    icmp_ln122_reg_265,
    or_ln134_reg_283,
    src_TUSER,
    \or_ln134_reg_283_reg[0] ,
    Q);
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \start_fu_64_reg[0] ;
  output ap_predicate_op47_write_state4;
  output or_ln131_fu_219_p2;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output [0:0]S;
  input [0:0]SR;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input [0:0]CO;
  input [0:0]start_fu_64;
  input ap_NS_fsm110_out__0;
  input [0:0]E;
  input ap_rst_n;
  input src_TREADY_int_regslice;
  input src_TVALID;
  input or_ln131_reg_279;
  input icmp_ln122_reg_265;
  input or_ln134_reg_283;
  input [0:0]src_TUSER;
  input [0:0]\or_ln134_reg_283_reg[0] ;
  input [0:0]Q;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_4 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_4 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_NS_fsm110_out__0;
  wire ap_clk;
  wire ap_predicate_op47_write_state4;
  wire ap_rst_n;
  wire icmp_ln122_reg_265;
  wire or_ln131_fu_219_p2;
  wire or_ln131_reg_279;
  wire or_ln134_reg_283;
  wire [0:0]\or_ln134_reg_283_reg[0] ;
  wire src_TREADY_int_regslice;
  wire [0:0]src_TUSER;
  wire src_TUSER_int_regslice;
  wire src_TVALID;
  wire [0:0]start_fu_64;
  wire \start_fu_64_reg[0] ;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(src_TUSER),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(src_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(src_TVALID),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(src_TREADY_int_regslice),
        .I2(src_TVALID),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(src_TREADY_int_regslice),
        .I1(src_TVALID),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_4 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h5556665655555555)) 
    j_4_fu_238_p2_carry_i_1
       (.I0(Q),
        .I1(start_fu_64),
        .I2(B_V_data_1_payload_A),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_B),
        .I5(CO),
        .O(S));
  LUT3 #(
    .INIT(8'hC4)) 
    mem_reg_bram_0_i_20
       (.I0(or_ln131_reg_279),
        .I1(icmp_ln122_reg_265),
        .I2(or_ln134_reg_283),
        .O(ap_predicate_op47_write_state4));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \or_ln131_reg_279[0]_i_2 
       (.I0(start_fu_64),
        .I1(B_V_data_1_payload_A),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_B),
        .O(or_ln131_fu_219_p2));
  LUT6 #(
    .INIT(64'hFFFFDFD5AAAA0000)) 
    \or_ln134_reg_283[0]_i_1 
       (.I0(\or_ln134_reg_283_reg[0] ),
        .I1(B_V_data_1_payload_B),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A),
        .I4(start_fu_64),
        .I5(or_ln134_reg_283),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFDFD00F0)) 
    \start_fu_64[0]_i_1 
       (.I0(CO),
        .I1(src_TUSER_int_regslice),
        .I2(start_fu_64),
        .I3(ap_NS_fsm110_out__0),
        .I4(E),
        .O(\start_fu_64_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \start_fu_64[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(src_TUSER_int_regslice));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_19
   (dst_TLAST,
    SR,
    ap_clk,
    dst_TREADY,
    B_V_data_1_sel_wr_reg_0,
    ap_rst_n,
    \B_V_data_1_payload_A_reg[0]_0 );
  output [0:0]dst_TLAST;
  input [0:0]SR;
  input ap_clk;
  input dst_TREADY;
  input B_V_data_1_sel_wr_reg_0;
  input ap_rst_n;
  input \B_V_data_1_payload_A_reg[0]_0 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_4 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_4;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_4 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]dst_TLAST;
  wire dst_TREADY;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(dst_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_4),
        .Q(B_V_data_1_sel),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(dst_TREADY),
        .I2(B_V_data_1_sel_wr_reg_0),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(dst_TREADY),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(dst_TLAST));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_20
   (dst_TUSER,
    SR,
    ap_clk,
    dst_TREADY,
    B_V_data_1_sel_wr_reg_0,
    ap_rst_n,
    sof_2_reg_136,
    icmp_ln190_reg_190_pp0_iter1_reg,
    \B_V_data_1_payload_A_reg[0]_0 );
  output [0:0]dst_TUSER;
  input [0:0]SR;
  input ap_clk;
  input dst_TREADY;
  input B_V_data_1_sel_wr_reg_0;
  input ap_rst_n;
  input sof_2_reg_136;
  input icmp_ln190_reg_190_pp0_iter1_reg;
  input \B_V_data_1_payload_A_reg[0]_0 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_4 ;
  wire \B_V_data_1_payload_A[0]_i_2_n_4 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_4;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_4 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dst_TREADY;
  wire [0:0]dst_TUSER;
  wire icmp_ln190_reg_190_pp0_iter1_reg;
  wire sof_2_reg_136;

  LUT6 #(
    .INIT(64'hFFFF8AFF00008A00)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(sof_2_reg_136),
        .I1(icmp_ln190_reg_190_pp0_iter1_reg),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\B_V_data_1_payload_A[0]_i_2_n_4 ),
        .I4(B_V_data_1_sel_wr),
        .I5(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \B_V_data_1_payload_A[0]_i_2 
       (.I0(\B_V_data_1_state_reg_n_4_[1] ),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_payload_A[0]_i_2_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8AFFFFFF8A000000)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(sof_2_reg_136),
        .I1(icmp_ln190_reg_190_pp0_iter1_reg),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(B_V_data_1_sel_wr),
        .I4(\B_V_data_1_payload_A[0]_i_2_n_4 ),
        .I5(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(dst_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_4),
        .Q(B_V_data_1_sel),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(dst_TREADY),
        .I2(B_V_data_1_sel_wr_reg_0),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(dst_TREADY),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(dst_TUSER));
endmodule

(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry
   (src_TDATA,
    src_TKEEP,
    src_TSTRB,
    src_TUSER,
    src_TLAST,
    src_TID,
    src_TDEST,
    dst_TDATA,
    dst_TKEEP,
    dst_TSTRB,
    dst_TUSER,
    dst_TLAST,
    dst_TID,
    dst_TDEST,
    ap_clk,
    ap_rst_n,
    src_TVALID,
    src_TREADY,
    dst_TVALID,
    dst_TREADY);
  input [23:0]src_TDATA;
  input [2:0]src_TKEEP;
  input [2:0]src_TSTRB;
  input [0:0]src_TUSER;
  input [0:0]src_TLAST;
  input [0:0]src_TID;
  input [0:0]src_TDEST;
  output [23:0]dst_TDATA;
  output [2:0]dst_TKEEP;
  output [2:0]dst_TSTRB;
  output [0:0]dst_TUSER;
  output [0:0]dst_TLAST;
  output [0:0]dst_TID;
  output [0:0]dst_TDEST;
  input ap_clk;
  input ap_rst_n;
  input src_TVALID;
  output src_TREADY;
  output dst_TVALID;
  input dst_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire Loop_loop_height_proc1113_U0_ap_ready;
  wire Loop_loop_height_proc1113_U0_ap_start;
  wire Loop_loop_height_proc1113_U0_img_dst_data_read;
  wire [23:0]Loop_loop_height_proc12_U0_img_src_data_din;
  wire Loop_loop_height_proc12_U0_img_src_data_write;
  wire ap_CS_fsm_state7;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]dst_TDATA;
  wire [0:0]dst_TLAST;
  wire dst_TREADY;
  wire [0:0]dst_TUSER;
  wire dst_TVALID;
  wire empty_n;
  wire img_dst_data_U_n_10;
  wire img_dst_data_U_n_11;
  wire img_dst_data_U_n_12;
  wire img_dst_data_U_n_13;
  wire img_dst_data_U_n_14;
  wire img_dst_data_U_n_15;
  wire img_dst_data_U_n_16;
  wire img_dst_data_U_n_17;
  wire img_dst_data_U_n_18;
  wire img_dst_data_U_n_19;
  wire img_dst_data_U_n_20;
  wire img_dst_data_U_n_21;
  wire img_dst_data_U_n_22;
  wire img_dst_data_U_n_23;
  wire img_dst_data_U_n_24;
  wire img_dst_data_U_n_25;
  wire img_dst_data_U_n_26;
  wire img_dst_data_U_n_27;
  wire img_dst_data_U_n_28;
  wire img_dst_data_U_n_29;
  wire img_dst_data_U_n_30;
  wire img_dst_data_U_n_31;
  wire img_dst_data_U_n_8;
  wire img_dst_data_U_n_9;
  wire img_dst_data_empty_n;
  wire img_dst_data_full_n;
  wire [23:0]img_src_data_dout;
  wire img_src_data_empty_n;
  wire img_src_data_full_n;
  wire pop;
  wire pop_0;
  wire push;
  wire resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start;
  wire [23:0]resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_img_dst_4181_din;
  wire resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_img_dst_4181_write;
  wire resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_n_13;
  wire resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_n_5;
  wire resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_n_7;
  wire resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_n_9;
  wire [23:0]src_TDATA;
  wire [0:0]src_TLAST;
  wire src_TREADY;
  wire [0:0]src_TUSER;
  wire src_TVALID;
  wire start_for_Loop_loop_height_proc1113_U0_full_n;
  wire start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_1;
  wire usedw15_out;

  assign dst_TDEST[0] = \<const0> ;
  assign dst_TID[0] = \<const0> ;
  assign dst_TKEEP[2] = \<const1> ;
  assign dst_TKEEP[1] = \<const1> ;
  assign dst_TKEEP[0] = \<const1> ;
  assign dst_TSTRB[2] = \<const0> ;
  assign dst_TSTRB[1] = \<const0> ;
  assign dst_TSTRB[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_Loop_loop_height_proc1113 Loop_loop_height_proc1113_U0
       (.\B_V_data_1_state_reg[0] (dst_TVALID),
        .Loop_loop_height_proc1113_U0_ap_ready(Loop_loop_height_proc1113_U0_ap_ready),
        .Loop_loop_height_proc1113_U0_ap_start(Loop_loop_height_proc1113_U0_ap_start),
        .Loop_loop_height_proc1113_U0_img_dst_data_read(Loop_loop_height_proc1113_U0_img_dst_data_read),
        .Q({img_dst_data_U_n_8,img_dst_data_U_n_9,img_dst_data_U_n_10,img_dst_data_U_n_11,img_dst_data_U_n_12,img_dst_data_U_n_13,img_dst_data_U_n_14,img_dst_data_U_n_15,img_dst_data_U_n_16,img_dst_data_U_n_17,img_dst_data_U_n_18,img_dst_data_U_n_19,img_dst_data_U_n_20,img_dst_data_U_n_21,img_dst_data_U_n_22,img_dst_data_U_n_23,img_dst_data_U_n_24,img_dst_data_U_n_25,img_dst_data_U_n_26,img_dst_data_U_n_27,img_dst_data_U_n_28,img_dst_data_U_n_29,img_dst_data_U_n_30,img_dst_data_U_n_31}),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_TDATA(dst_TDATA),
        .dst_TLAST(dst_TLAST),
        .dst_TREADY(dst_TREADY),
        .dst_TUSER(dst_TUSER),
        .img_dst_data_empty_n(img_dst_data_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_Loop_loop_height_proc12 Loop_loop_height_proc12_U0
       (.\B_V_data_1_state_reg[1] (src_TREADY),
        .Q(Loop_loop_height_proc12_U0_img_src_data_din),
        .SR(ap_rst_n_inv),
        .WEA(Loop_loop_height_proc12_U0_img_src_data_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_src_data_full_n(img_src_data_full_n),
        .src_TDATA(src_TDATA),
        .src_TLAST(src_TLAST),
        .src_TUSER(src_TUSER),
        .src_TVALID(src_TVALID),
        .start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n(start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_fifo_w24_d1920_A img_dst_data_U
       (.DI(usedw15_out),
        .E(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_n_9),
        .Loop_loop_height_proc1113_U0_img_dst_data_read(Loop_loop_height_proc1113_U0_img_dst_data_read),
        .Q({img_dst_data_U_n_8,img_dst_data_U_n_9,img_dst_data_U_n_10,img_dst_data_U_n_11,img_dst_data_U_n_12,img_dst_data_U_n_13,img_dst_data_U_n_14,img_dst_data_U_n_15,img_dst_data_U_n_16,img_dst_data_U_n_17,img_dst_data_U_n_18,img_dst_data_U_n_19,img_dst_data_U_n_20,img_dst_data_U_n_21,img_dst_data_U_n_22,img_dst_data_U_n_23,img_dst_data_U_n_24,img_dst_data_U_n_25,img_dst_data_U_n_26,img_dst_data_U_n_27,img_dst_data_U_n_28,img_dst_data_U_n_29,img_dst_data_U_n_30,img_dst_data_U_n_31}),
        .SR(ap_rst_n_inv),
        .WEA(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_img_dst_4181_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .if_din(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_img_dst_4181_din),
        .img_dst_data_empty_n(img_dst_data_empty_n),
        .img_dst_data_full_n(img_dst_data_full_n),
        .pop(pop),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_fifo_w24_d1920_A_0 img_src_data_U
       (.Q(img_src_data_dout),
        .SR(ap_rst_n_inv),
        .WEA(Loop_loop_height_proc12_U0_img_src_data_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_valid_reg_0(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_n_13),
        .empty_n(empty_n),
        .if_din(Loop_loop_height_proc12_U0_img_src_data_din),
        .img_src_data_empty_n(img_src_data_empty_n),
        .img_src_data_full_n(img_src_data_full_n),
        .pop(pop_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0
       (.D(img_src_data_dout),
        .DI(usedw15_out),
        .E(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_n_9),
        .Q(ap_CS_fsm_state7),
        .SR(ap_rst_n_inv),
        .WEA(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_img_dst_4181_write),
        .\ap_CS_fsm_reg[5]_0 (resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_valid_reg(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_n_13),
        .empty_n(empty_n),
        .\icmp_ln381_reg_1933_reg[0]_0 (resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_n_5),
        .if_din(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_img_dst_4181_din),
        .img_dst_data_full_n(img_dst_data_full_n),
        .img_src_data_empty_n(img_src_data_empty_n),
        .pop(pop_0),
        .pop_0(pop),
        .push(push),
        .resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start),
        .start_for_Loop_loop_height_proc1113_U0_full_n(start_for_Loop_loop_height_proc1113_U0_full_n),
        .start_once_reg(start_once_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_start_for_Loop_loop_height_proc1113_U0 start_for_Loop_loop_height_proc1113_U0_U
       (.Loop_loop_height_proc1113_U0_ap_ready(Loop_loop_height_proc1113_U0_ap_ready),
        .Loop_loop_height_proc1113_U0_ap_start(Loop_loop_height_proc1113_U0_ap_start),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start),
        .start_for_Loop_loop_height_proc1113_U0_full_n(start_for_Loop_loop_height_proc1113_U0_full_n),
        .start_once_reg(start_once_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0 start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_U
       (.Q(ap_CS_fsm_state7),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_n_7),
        .\mOutPtr_reg[0]_0 (resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_n_5),
        .resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start),
        .start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n(start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_Loop_loop_height_proc1113
   (\B_V_data_1_state_reg[0] ,
    Loop_loop_height_proc1113_U0_img_dst_data_read,
    Loop_loop_height_proc1113_U0_ap_ready,
    dst_TUSER,
    dst_TLAST,
    dst_TDATA,
    SR,
    ap_clk,
    ap_rst_n,
    dst_TREADY,
    img_dst_data_empty_n,
    Loop_loop_height_proc1113_U0_ap_start,
    Q);
  output \B_V_data_1_state_reg[0] ;
  output Loop_loop_height_proc1113_U0_img_dst_data_read;
  output Loop_loop_height_proc1113_U0_ap_ready;
  output [0:0]dst_TUSER;
  output [0:0]dst_TLAST;
  output [23:0]dst_TDATA;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input dst_TREADY;
  input img_dst_data_empty_n;
  input Loop_loop_height_proc1113_U0_ap_start;
  input [23:0]Q;

  wire \B_V_data_1_state_reg[0] ;
  wire Loop_loop_height_proc1113_U0_ap_ready;
  wire Loop_loop_height_proc1113_U0_ap_start;
  wire Loop_loop_height_proc1113_U0_img_dst_data_read;
  wire [23:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_6_n_4 ;
  wire \ap_CS_fsm[2]_i_7_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg_n_4;
  wire ap_rst_n;
  wire [23:0]dst_TDATA;
  wire [0:0]dst_TLAST;
  wire dst_TREADY;
  wire [0:0]dst_TUSER;
  wire [9:0]i_1_reg_114;
  wire i_1_reg_114_0;
  wire [9:0]i_fu_157_p2;
  wire [9:0]i_reg_185;
  wire i_reg_1850;
  wire \i_reg_185[9]_i_3_n_4 ;
  wire icmp_ln188_fu_151_p2__1;
  wire icmp_ln190_fu_163_p2;
  wire icmp_ln190_reg_1900;
  wire \icmp_ln190_reg_190[0]_i_4_n_4 ;
  wire \icmp_ln190_reg_190[0]_i_5_n_4 ;
  wire icmp_ln190_reg_190_pp0_iter1_reg;
  wire \icmp_ln190_reg_190_reg_n_4_[0] ;
  wire img_dst_data_empty_n;
  wire j_1_reg_125;
  wire j_1_reg_1250;
  wire \j_1_reg_125[6]_i_2_n_4 ;
  wire \j_1_reg_125[9]_i_4_n_4 ;
  wire [9:0]j_1_reg_125_reg;
  wire [9:0]j_fu_169_p2;
  wire regslice_both_dst_V_data_V_U_n_19;
  wire regslice_both_dst_V_data_V_U_n_5;
  wire regslice_both_dst_V_data_V_U_n_6;
  wire regslice_both_dst_V_data_V_U_n_7;
  wire regslice_both_dst_V_data_V_U_n_9;
  wire sof_2_reg_136;
  wire sof_reg_100;
  wire \sof_reg_100[0]_i_1_n_4 ;
  wire \tmp_last_V_reg_199[0]_i_2_n_4 ;
  wire \tmp_last_V_reg_199[0]_i_3_n_4 ;
  wire \tmp_last_V_reg_199[0]_i_4_n_4 ;
  wire \tmp_last_V_reg_199_reg_n_4_[0] ;

  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\ap_CS_fsm[2]_i_6_n_4 ),
        .I1(i_1_reg_114[8]),
        .I2(i_1_reg_114[9]),
        .I3(i_1_reg_114[5]),
        .I4(i_1_reg_114[7]),
        .I5(\ap_CS_fsm[2]_i_7_n_4 ),
        .O(icmp_ln188_fu_151_p2__1));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(i_1_reg_114[1]),
        .I1(i_1_reg_114[0]),
        .I2(i_1_reg_114[4]),
        .I3(i_1_reg_114[2]),
        .O(\ap_CS_fsm[2]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h0000004500450045)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(i_1_reg_114[5]),
        .I1(i_1_reg_114[4]),
        .I2(i_1_reg_114[3]),
        .I3(i_1_reg_114[8]),
        .I4(i_1_reg_114[6]),
        .I5(i_1_reg_114[7]),
        .O(\ap_CS_fsm[2]_i_7_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_9),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_6),
        .Q(ap_enable_reg_pp0_iter2_reg_n_4),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \i_1_reg_114[9]_i_1 
       (.I0(Loop_loop_height_proc1113_U0_ap_start),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(ap_CS_fsm_state6),
        .O(i_1_reg_114_0));
  FDRE \i_1_reg_114_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_185[0]),
        .Q(i_1_reg_114[0]),
        .R(i_1_reg_114_0));
  FDRE \i_1_reg_114_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_185[1]),
        .Q(i_1_reg_114[1]),
        .R(i_1_reg_114_0));
  FDRE \i_1_reg_114_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_185[2]),
        .Q(i_1_reg_114[2]),
        .R(i_1_reg_114_0));
  FDRE \i_1_reg_114_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_185[3]),
        .Q(i_1_reg_114[3]),
        .R(i_1_reg_114_0));
  FDRE \i_1_reg_114_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_185[4]),
        .Q(i_1_reg_114[4]),
        .R(i_1_reg_114_0));
  FDRE \i_1_reg_114_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_185[5]),
        .Q(i_1_reg_114[5]),
        .R(i_1_reg_114_0));
  FDRE \i_1_reg_114_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_185[6]),
        .Q(i_1_reg_114[6]),
        .R(i_1_reg_114_0));
  FDRE \i_1_reg_114_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_185[7]),
        .Q(i_1_reg_114[7]),
        .R(i_1_reg_114_0));
  FDRE \i_1_reg_114_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_185[8]),
        .Q(i_1_reg_114[8]),
        .R(i_1_reg_114_0));
  FDRE \i_1_reg_114_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_185[9]),
        .Q(i_1_reg_114[9]),
        .R(i_1_reg_114_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_185[0]_i_1 
       (.I0(i_1_reg_114[0]),
        .O(i_fu_157_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_185[1]_i_1 
       (.I0(i_1_reg_114[0]),
        .I1(i_1_reg_114[1]),
        .O(i_fu_157_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_185[2]_i_1 
       (.I0(i_1_reg_114[0]),
        .I1(i_1_reg_114[1]),
        .I2(i_1_reg_114[2]),
        .O(i_fu_157_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_185[3]_i_1 
       (.I0(i_1_reg_114[1]),
        .I1(i_1_reg_114[0]),
        .I2(i_1_reg_114[2]),
        .I3(i_1_reg_114[3]),
        .O(i_fu_157_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_185[4]_i_1 
       (.I0(i_1_reg_114[2]),
        .I1(i_1_reg_114[0]),
        .I2(i_1_reg_114[1]),
        .I3(i_1_reg_114[3]),
        .I4(i_1_reg_114[4]),
        .O(i_fu_157_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_185[5]_i_1 
       (.I0(i_1_reg_114[3]),
        .I1(i_1_reg_114[1]),
        .I2(i_1_reg_114[0]),
        .I3(i_1_reg_114[2]),
        .I4(i_1_reg_114[4]),
        .I5(i_1_reg_114[5]),
        .O(i_fu_157_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_185[6]_i_1 
       (.I0(\i_reg_185[9]_i_3_n_4 ),
        .I1(i_1_reg_114[6]),
        .O(i_fu_157_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_185[7]_i_1 
       (.I0(\i_reg_185[9]_i_3_n_4 ),
        .I1(i_1_reg_114[6]),
        .I2(i_1_reg_114[7]),
        .O(i_fu_157_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_185[8]_i_1 
       (.I0(i_1_reg_114[6]),
        .I1(\i_reg_185[9]_i_3_n_4 ),
        .I2(i_1_reg_114[7]),
        .I3(i_1_reg_114[8]),
        .O(i_fu_157_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_185[9]_i_2 
       (.I0(i_1_reg_114[7]),
        .I1(\i_reg_185[9]_i_3_n_4 ),
        .I2(i_1_reg_114[6]),
        .I3(i_1_reg_114[8]),
        .I4(i_1_reg_114[9]),
        .O(i_fu_157_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_reg_185[9]_i_3 
       (.I0(i_1_reg_114[5]),
        .I1(i_1_reg_114[3]),
        .I2(i_1_reg_114[1]),
        .I3(i_1_reg_114[0]),
        .I4(i_1_reg_114[2]),
        .I5(i_1_reg_114[4]),
        .O(\i_reg_185[9]_i_3_n_4 ));
  FDRE \i_reg_185_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1850),
        .D(i_fu_157_p2[0]),
        .Q(i_reg_185[0]),
        .R(1'b0));
  FDRE \i_reg_185_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1850),
        .D(i_fu_157_p2[1]),
        .Q(i_reg_185[1]),
        .R(1'b0));
  FDRE \i_reg_185_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1850),
        .D(i_fu_157_p2[2]),
        .Q(i_reg_185[2]),
        .R(1'b0));
  FDRE \i_reg_185_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1850),
        .D(i_fu_157_p2[3]),
        .Q(i_reg_185[3]),
        .R(1'b0));
  FDRE \i_reg_185_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1850),
        .D(i_fu_157_p2[4]),
        .Q(i_reg_185[4]),
        .R(1'b0));
  FDRE \i_reg_185_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1850),
        .D(i_fu_157_p2[5]),
        .Q(i_reg_185[5]),
        .R(1'b0));
  FDRE \i_reg_185_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1850),
        .D(i_fu_157_p2[6]),
        .Q(i_reg_185[6]),
        .R(1'b0));
  FDRE \i_reg_185_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1850),
        .D(i_fu_157_p2[7]),
        .Q(i_reg_185[7]),
        .R(1'b0));
  FDRE \i_reg_185_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1850),
        .D(i_fu_157_p2[8]),
        .Q(i_reg_185[8]),
        .R(1'b0));
  FDRE \i_reg_185_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1850),
        .D(i_fu_157_p2[9]),
        .Q(i_reg_185[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \icmp_ln190_reg_190[0]_i_2 
       (.I0(\icmp_ln190_reg_190[0]_i_4_n_4 ),
        .I1(j_1_reg_125_reg[8]),
        .I2(j_1_reg_125_reg[9]),
        .I3(j_1_reg_125_reg[5]),
        .I4(j_1_reg_125_reg[7]),
        .I5(\icmp_ln190_reg_190[0]_i_5_n_4 ),
        .O(icmp_ln190_fu_163_p2));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln190_reg_190[0]_i_4 
       (.I0(j_1_reg_125_reg[1]),
        .I1(j_1_reg_125_reg[0]),
        .I2(j_1_reg_125_reg[4]),
        .I3(j_1_reg_125_reg[2]),
        .O(\icmp_ln190_reg_190[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h0000004500450045)) 
    \icmp_ln190_reg_190[0]_i_5 
       (.I0(j_1_reg_125_reg[5]),
        .I1(j_1_reg_125_reg[4]),
        .I2(j_1_reg_125_reg[3]),
        .I3(j_1_reg_125_reg[8]),
        .I4(j_1_reg_125_reg[6]),
        .I5(j_1_reg_125_reg[7]),
        .O(\icmp_ln190_reg_190[0]_i_5_n_4 ));
  FDRE \icmp_ln190_reg_190_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln190_reg_1900),
        .D(\icmp_ln190_reg_190_reg_n_4_[0] ),
        .Q(icmp_ln190_reg_190_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln190_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln190_reg_1900),
        .D(icmp_ln190_fu_163_p2),
        .Q(\icmp_ln190_reg_190_reg_n_4_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_1_reg_125[0]_i_1 
       (.I0(j_1_reg_125_reg[0]),
        .O(j_fu_169_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_1_reg_125[1]_i_1 
       (.I0(j_1_reg_125_reg[0]),
        .I1(j_1_reg_125_reg[1]),
        .O(j_fu_169_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_1_reg_125[2]_i_1 
       (.I0(j_1_reg_125_reg[1]),
        .I1(j_1_reg_125_reg[0]),
        .I2(j_1_reg_125_reg[2]),
        .O(j_fu_169_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_1_reg_125[3]_i_1 
       (.I0(j_1_reg_125_reg[0]),
        .I1(j_1_reg_125_reg[1]),
        .I2(j_1_reg_125_reg[2]),
        .I3(j_1_reg_125_reg[3]),
        .O(j_fu_169_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_1_reg_125[4]_i_1 
       (.I0(j_1_reg_125_reg[2]),
        .I1(j_1_reg_125_reg[1]),
        .I2(j_1_reg_125_reg[0]),
        .I3(j_1_reg_125_reg[3]),
        .I4(j_1_reg_125_reg[4]),
        .O(j_fu_169_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_1_reg_125[5]_i_1 
       (.I0(j_1_reg_125_reg[3]),
        .I1(j_1_reg_125_reg[0]),
        .I2(j_1_reg_125_reg[1]),
        .I3(j_1_reg_125_reg[2]),
        .I4(j_1_reg_125_reg[4]),
        .I5(j_1_reg_125_reg[5]),
        .O(j_fu_169_p2[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_1_reg_125[6]_i_1 
       (.I0(j_1_reg_125_reg[4]),
        .I1(j_1_reg_125_reg[2]),
        .I2(\j_1_reg_125[6]_i_2_n_4 ),
        .I3(j_1_reg_125_reg[3]),
        .I4(j_1_reg_125_reg[5]),
        .I5(j_1_reg_125_reg[6]),
        .O(j_fu_169_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_1_reg_125[6]_i_2 
       (.I0(j_1_reg_125_reg[0]),
        .I1(j_1_reg_125_reg[1]),
        .O(\j_1_reg_125[6]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \j_1_reg_125[7]_i_1 
       (.I0(\j_1_reg_125[9]_i_4_n_4 ),
        .I1(j_1_reg_125_reg[6]),
        .I2(j_1_reg_125_reg[7]),
        .O(j_fu_169_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_1_reg_125[8]_i_1 
       (.I0(j_1_reg_125_reg[6]),
        .I1(\j_1_reg_125[9]_i_4_n_4 ),
        .I2(j_1_reg_125_reg[7]),
        .I3(j_1_reg_125_reg[8]),
        .O(j_fu_169_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_1_reg_125[9]_i_3 
       (.I0(j_1_reg_125_reg[7]),
        .I1(\j_1_reg_125[9]_i_4_n_4 ),
        .I2(j_1_reg_125_reg[6]),
        .I3(j_1_reg_125_reg[8]),
        .I4(j_1_reg_125_reg[9]),
        .O(j_fu_169_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_1_reg_125[9]_i_4 
       (.I0(j_1_reg_125_reg[5]),
        .I1(j_1_reg_125_reg[3]),
        .I2(j_1_reg_125_reg[0]),
        .I3(j_1_reg_125_reg[1]),
        .I4(j_1_reg_125_reg[2]),
        .I5(j_1_reg_125_reg[4]),
        .O(\j_1_reg_125[9]_i_4_n_4 ));
  FDRE \j_1_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(j_1_reg_1250),
        .D(j_fu_169_p2[0]),
        .Q(j_1_reg_125_reg[0]),
        .R(j_1_reg_125));
  FDRE \j_1_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(j_1_reg_1250),
        .D(j_fu_169_p2[1]),
        .Q(j_1_reg_125_reg[1]),
        .R(j_1_reg_125));
  FDRE \j_1_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(j_1_reg_1250),
        .D(j_fu_169_p2[2]),
        .Q(j_1_reg_125_reg[2]),
        .R(j_1_reg_125));
  FDRE \j_1_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(j_1_reg_1250),
        .D(j_fu_169_p2[3]),
        .Q(j_1_reg_125_reg[3]),
        .R(j_1_reg_125));
  FDRE \j_1_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(j_1_reg_1250),
        .D(j_fu_169_p2[4]),
        .Q(j_1_reg_125_reg[4]),
        .R(j_1_reg_125));
  FDRE \j_1_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(j_1_reg_1250),
        .D(j_fu_169_p2[5]),
        .Q(j_1_reg_125_reg[5]),
        .R(j_1_reg_125));
  FDRE \j_1_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(j_1_reg_1250),
        .D(j_fu_169_p2[6]),
        .Q(j_1_reg_125_reg[6]),
        .R(j_1_reg_125));
  FDRE \j_1_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(j_1_reg_1250),
        .D(j_fu_169_p2[7]),
        .Q(j_1_reg_125_reg[7]),
        .R(j_1_reg_125));
  FDRE \j_1_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(j_1_reg_1250),
        .D(j_fu_169_p2[8]),
        .Q(j_1_reg_125_reg[8]),
        .R(j_1_reg_125));
  FDRE \j_1_reg_125_reg[9] 
       (.C(ap_clk),
        .CE(j_1_reg_1250),
        .D(j_fu_169_p2[9]),
        .Q(j_1_reg_125_reg[9]),
        .R(j_1_reg_125));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_18 regslice_both_dst_V_data_V_U
       (.\B_V_data_1_payload_A_reg[23]_0 (Q),
        .B_V_data_1_sel_wr_reg_0(\icmp_ln190_reg_190_reg_n_4_[0] ),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .D(ap_NS_fsm),
        .E(i_reg_1850),
        .Loop_loop_height_proc1113_U0_ap_start(Loop_loop_height_proc1113_U0_ap_start),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_4_[0] }),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (Loop_loop_height_proc1113_U0_ap_ready),
        .\ap_CS_fsm_reg[2] (j_1_reg_125),
        .\ap_CS_fsm_reg[2]_0 (j_1_reg_1250),
        .\ap_CS_fsm_reg[2]_1 (regslice_both_dst_V_data_V_U_n_19),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_dst_V_data_V_U_n_5),
        .ap_enable_reg_pp0_iter0_reg_0(regslice_both_dst_V_data_V_U_n_9),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2_reg(regslice_both_dst_V_data_V_U_n_6),
        .ap_enable_reg_pp0_iter2_reg_0(regslice_both_dst_V_data_V_U_n_7),
        .ap_enable_reg_pp0_iter2_reg_1(ap_enable_reg_pp0_iter2_reg_n_4),
        .ap_rst_n(ap_rst_n),
        .dst_TDATA(dst_TDATA),
        .dst_TREADY(dst_TREADY),
        .icmp_ln188_fu_151_p2__1(icmp_ln188_fu_151_p2__1),
        .icmp_ln190_fu_163_p2(icmp_ln190_fu_163_p2),
        .icmp_ln190_reg_1900(icmp_ln190_reg_1900),
        .icmp_ln190_reg_190_pp0_iter1_reg(icmp_ln190_reg_190_pp0_iter1_reg),
        .\icmp_ln190_reg_190_reg[0] (Loop_loop_height_proc1113_U0_img_dst_data_read),
        .img_dst_data_empty_n(img_dst_data_empty_n),
        .sof_2_reg_136(sof_2_reg_136),
        .sof_reg_100(sof_reg_100),
        .\tmp_last_V_reg_199_reg[0] (\tmp_last_V_reg_199[0]_i_2_n_4 ),
        .\tmp_last_V_reg_199_reg[0]_0 (\tmp_last_V_reg_199[0]_i_3_n_4 ),
        .\tmp_last_V_reg_199_reg[0]_1 (\tmp_last_V_reg_199_reg_n_4_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_19 regslice_both_dst_V_last_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (\tmp_last_V_reg_199_reg_n_4_[0] ),
        .B_V_data_1_sel_wr_reg_0(Loop_loop_height_proc1113_U0_img_dst_data_read),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_TLAST(dst_TLAST),
        .dst_TREADY(dst_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_20 regslice_both_dst_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (ap_enable_reg_pp0_iter2_reg_n_4),
        .B_V_data_1_sel_wr_reg_0(Loop_loop_height_proc1113_U0_img_dst_data_read),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_TREADY(dst_TREADY),
        .dst_TUSER(dst_TUSER),
        .icmp_ln190_reg_190_pp0_iter1_reg(icmp_ln190_reg_190_pp0_iter1_reg),
        .sof_2_reg_136(sof_2_reg_136));
  FDRE \sof_2_reg_136_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_7),
        .Q(sof_2_reg_136),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00EA)) 
    \sof_reg_100[0]_i_1 
       (.I0(sof_reg_100),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(Loop_loop_height_proc1113_U0_ap_start),
        .I3(ap_CS_fsm_state6),
        .O(\sof_reg_100[0]_i_1_n_4 ));
  FDRE \sof_reg_100_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_reg_100[0]_i_1_n_4 ),
        .Q(sof_reg_100),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8F8F8F8F008F0000)) 
    \tmp_last_V_reg_199[0]_i_2 
       (.I0(j_1_reg_125_reg[3]),
        .I1(j_1_reg_125_reg[4]),
        .I2(j_1_reg_125_reg[5]),
        .I3(j_1_reg_125_reg[7]),
        .I4(j_1_reg_125_reg[6]),
        .I5(j_1_reg_125_reg[8]),
        .O(\tmp_last_V_reg_199[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \tmp_last_V_reg_199[0]_i_3 
       (.I0(\tmp_last_V_reg_199[0]_i_4_n_4 ),
        .I1(\j_1_reg_125[6]_i_2_n_4 ),
        .I2(j_1_reg_125_reg[5]),
        .I3(j_1_reg_125_reg[7]),
        .I4(j_1_reg_125_reg[2]),
        .I5(j_1_reg_125_reg[4]),
        .O(\tmp_last_V_reg_199[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_last_V_reg_199[0]_i_4 
       (.I0(j_1_reg_125_reg[9]),
        .I1(j_1_reg_125_reg[8]),
        .O(\tmp_last_V_reg_199[0]_i_4_n_4 ));
  FDRE \tmp_last_V_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_19),
        .Q(\tmp_last_V_reg_199_reg_n_4_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_Loop_loop_height_proc12
   (\B_V_data_1_state_reg[1] ,
    start_once_reg,
    WEA,
    Q,
    SR,
    ap_clk,
    ap_rst_n,
    src_TVALID,
    img_src_data_full_n,
    start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n,
    src_TUSER,
    src_TLAST,
    src_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output start_once_reg;
  output [0:0]WEA;
  output [23:0]Q;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input src_TVALID;
  input img_src_data_full_n;
  input start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n;
  input [0:0]src_TUSER;
  input [0:0]src_TLAST;
  input [23:0]src_TDATA;

  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire \B_V_data_1_state_reg[1] ;
  wire [23:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire ack_out117_out;
  wire \ap_CS_fsm[2]_i_3_n_4 ;
  wire \ap_CS_fsm[2]_i_4_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm110_out__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_predicate_op47_write_state4;
  wire ap_rst_n;
  wire axi_data_V_reg_2690;
  wire axi_last_V_1_reg_274;
  wire eol_2_reg_158;
  wire \eol_reg_104_reg_n_4_[0] ;
  wire [10:0]i_3_fu_183_p2;
  wire [10:0]i_3_reg_260;
  wire \i_3_reg_260[10]_i_2_n_4 ;
  wire [10:0]i_reg_93;
  wire i_reg_93_1;
  wire icmp_ln119_fu_177_p2__1;
  wire icmp_ln122_fu_193_p2;
  wire icmp_ln122_fu_193_p2_carry__0_i_1_n_4;
  wire icmp_ln122_fu_193_p2_carry__0_i_2_n_4;
  wire icmp_ln122_fu_193_p2_carry__0_i_3_n_4;
  wire icmp_ln122_fu_193_p2_carry__0_i_4_n_4;
  wire icmp_ln122_fu_193_p2_carry__0_i_5_n_4;
  wire icmp_ln122_fu_193_p2_carry__0_n_10;
  wire icmp_ln122_fu_193_p2_carry__0_n_11;
  wire icmp_ln122_fu_193_p2_carry__0_n_8;
  wire icmp_ln122_fu_193_p2_carry__0_n_9;
  wire icmp_ln122_fu_193_p2_carry_i_10_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_11_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_1_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_2_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_3_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_4_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_5_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_6_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_7_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_8_n_4;
  wire icmp_ln122_fu_193_p2_carry_i_9_n_4;
  wire icmp_ln122_fu_193_p2_carry_n_10;
  wire icmp_ln122_fu_193_p2_carry_n_11;
  wire icmp_ln122_fu_193_p2_carry_n_4;
  wire icmp_ln122_fu_193_p2_carry_n_5;
  wire icmp_ln122_fu_193_p2_carry_n_6;
  wire icmp_ln122_fu_193_p2_carry_n_7;
  wire icmp_ln122_fu_193_p2_carry_n_8;
  wire icmp_ln122_fu_193_p2_carry_n_9;
  wire icmp_ln122_reg_265;
  wire img_src_data_full_n;
  wire [31:0]j_4_fu_238_p2;
  wire j_4_fu_238_p2_carry__0_n_10;
  wire j_4_fu_238_p2_carry__0_n_11;
  wire j_4_fu_238_p2_carry__0_n_4;
  wire j_4_fu_238_p2_carry__0_n_5;
  wire j_4_fu_238_p2_carry__0_n_6;
  wire j_4_fu_238_p2_carry__0_n_7;
  wire j_4_fu_238_p2_carry__0_n_8;
  wire j_4_fu_238_p2_carry__0_n_9;
  wire j_4_fu_238_p2_carry__1_n_10;
  wire j_4_fu_238_p2_carry__1_n_11;
  wire j_4_fu_238_p2_carry__1_n_4;
  wire j_4_fu_238_p2_carry__1_n_5;
  wire j_4_fu_238_p2_carry__1_n_6;
  wire j_4_fu_238_p2_carry__1_n_7;
  wire j_4_fu_238_p2_carry__1_n_8;
  wire j_4_fu_238_p2_carry__1_n_9;
  wire j_4_fu_238_p2_carry__2_n_10;
  wire j_4_fu_238_p2_carry__2_n_11;
  wire j_4_fu_238_p2_carry__2_n_5;
  wire j_4_fu_238_p2_carry__2_n_6;
  wire j_4_fu_238_p2_carry__2_n_7;
  wire j_4_fu_238_p2_carry__2_n_8;
  wire j_4_fu_238_p2_carry__2_n_9;
  wire j_4_fu_238_p2_carry_n_10;
  wire j_4_fu_238_p2_carry_n_11;
  wire j_4_fu_238_p2_carry_n_4;
  wire j_4_fu_238_p2_carry_n_5;
  wire j_4_fu_238_p2_carry_n_6;
  wire j_4_fu_238_p2_carry_n_7;
  wire j_4_fu_238_p2_carry_n_8;
  wire j_4_fu_238_p2_carry_n_9;
  wire [31:0]j_reg_116;
  wire j_reg_116_0;
  wire or_ln131_fu_219_p2;
  wire or_ln131_reg_279;
  wire or_ln134_reg_283;
  wire p_1_in;
  wire regslice_both_src_V_data_V_U_n_13;
  wire regslice_both_src_V_data_V_U_n_16;
  wire regslice_both_src_V_data_V_U_n_17;
  wire regslice_both_src_V_data_V_U_n_18;
  wire regslice_both_src_V_data_V_U_n_5;
  wire regslice_both_src_V_data_V_U_n_6;
  wire regslice_both_src_V_data_V_U_n_7;
  wire regslice_both_src_V_last_V_U_n_4;
  wire regslice_both_src_V_last_V_U_n_6;
  wire regslice_both_src_V_last_V_U_n_7;
  wire regslice_both_src_V_user_V_U_n_10;
  wire regslice_both_src_V_user_V_U_n_4;
  wire regslice_both_src_V_user_V_U_n_6;
  wire regslice_both_src_V_user_V_U_n_9;
  wire [23:0]src_TDATA;
  wire [23:0]src_TDATA_int_regslice;
  wire [0:0]src_TLAST;
  wire src_TREADY_int_regslice;
  wire [0:0]src_TUSER;
  wire src_TVALID;
  wire start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n;
  wire [0:0]start_fu_64;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_4;
  wire [7:0]NLW_icmp_ln122_fu_193_p2_carry_O_UNCONNECTED;
  wire [7:5]NLW_icmp_ln122_fu_193_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln122_fu_193_p2_carry__0_O_UNCONNECTED;
  wire [7:7]NLW_j_4_fu_238_p2_carry__2_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h888888F8)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln119_fu_177_p2__1),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(start_once_reg),
        .I4(start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hFFA8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(start_once_reg),
        .I2(start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n),
        .I3(ap_CS_fsm_state7),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h00008808)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_3_n_4 ),
        .I1(\ap_CS_fsm[2]_i_4_n_4 ),
        .I2(i_reg_93[6]),
        .I3(i_reg_93[7]),
        .I4(i_reg_93[8]),
        .O(icmp_ln119_fu_177_p2__1));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(i_reg_93[7]),
        .I1(i_reg_93[8]),
        .I2(i_reg_93[4]),
        .I3(i_reg_93[5]),
        .I4(i_reg_93[9]),
        .I5(i_reg_93[10]),
        .O(\ap_CS_fsm[2]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0101000100010001)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(i_reg_93[0]),
        .I1(i_reg_93[1]),
        .I2(i_reg_93[2]),
        .I3(i_reg_93[5]),
        .I4(i_reg_93[3]),
        .I5(i_reg_93[4]),
        .O(\ap_CS_fsm[2]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(eol_2_reg_158),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state5),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(eol_2_reg_158),
        .I1(ap_CS_fsm_state6),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_src_V_data_V_U_n_13),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_src_V_data_V_U_n_6),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[10] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[11] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[12] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[13] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[14] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[15] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[16] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[17] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[18] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[19] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[1] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[20] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[21] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[22] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[23] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[2] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[3] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[4] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[5] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[6] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[7] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[8] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[9] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(src_TDATA_int_regslice[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \axi_last_V_1_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_src_V_last_V_U_n_7),
        .Q(axi_last_V_1_reg_274),
        .R(1'b0));
  FDRE \eol_2_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_src_V_last_V_U_n_6),
        .Q(eol_2_reg_158),
        .R(1'b0));
  FDRE \eol_reg_104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_src_V_data_V_U_n_7),
        .Q(\eol_reg_104_reg_n_4_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_3_reg_260[0]_i_1 
       (.I0(i_reg_93[0]),
        .O(i_3_fu_183_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_3_reg_260[10]_i_1 
       (.I0(i_reg_93[8]),
        .I1(i_reg_93[6]),
        .I2(\i_3_reg_260[10]_i_2_n_4 ),
        .I3(i_reg_93[7]),
        .I4(i_reg_93[9]),
        .I5(i_reg_93[10]),
        .O(i_3_fu_183_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_3_reg_260[10]_i_2 
       (.I0(i_reg_93[5]),
        .I1(i_reg_93[3]),
        .I2(i_reg_93[1]),
        .I3(i_reg_93[0]),
        .I4(i_reg_93[2]),
        .I5(i_reg_93[4]),
        .O(\i_3_reg_260[10]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_3_reg_260[1]_i_1 
       (.I0(i_reg_93[0]),
        .I1(i_reg_93[1]),
        .O(i_3_fu_183_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_3_reg_260[2]_i_1 
       (.I0(i_reg_93[0]),
        .I1(i_reg_93[1]),
        .I2(i_reg_93[2]),
        .O(i_3_fu_183_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_3_reg_260[3]_i_1 
       (.I0(i_reg_93[1]),
        .I1(i_reg_93[0]),
        .I2(i_reg_93[2]),
        .I3(i_reg_93[3]),
        .O(i_3_fu_183_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_3_reg_260[4]_i_1 
       (.I0(i_reg_93[2]),
        .I1(i_reg_93[0]),
        .I2(i_reg_93[1]),
        .I3(i_reg_93[3]),
        .I4(i_reg_93[4]),
        .O(i_3_fu_183_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_3_reg_260[5]_i_1 
       (.I0(i_reg_93[3]),
        .I1(i_reg_93[1]),
        .I2(i_reg_93[0]),
        .I3(i_reg_93[2]),
        .I4(i_reg_93[4]),
        .I5(i_reg_93[5]),
        .O(i_3_fu_183_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_3_reg_260[6]_i_1 
       (.I0(\i_3_reg_260[10]_i_2_n_4 ),
        .I1(i_reg_93[6]),
        .O(i_3_fu_183_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_3_reg_260[7]_i_1 
       (.I0(\i_3_reg_260[10]_i_2_n_4 ),
        .I1(i_reg_93[6]),
        .I2(i_reg_93[7]),
        .O(i_3_fu_183_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_3_reg_260[8]_i_1 
       (.I0(i_reg_93[6]),
        .I1(\i_3_reg_260[10]_i_2_n_4 ),
        .I2(i_reg_93[7]),
        .I3(i_reg_93[8]),
        .O(i_3_fu_183_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_3_reg_260[9]_i_1 
       (.I0(i_reg_93[7]),
        .I1(\i_3_reg_260[10]_i_2_n_4 ),
        .I2(i_reg_93[6]),
        .I3(i_reg_93[8]),
        .I4(i_reg_93[9]),
        .O(i_3_fu_183_p2[9]));
  FDRE \i_3_reg_260_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_183_p2[0]),
        .Q(i_3_reg_260[0]),
        .R(1'b0));
  FDRE \i_3_reg_260_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_183_p2[10]),
        .Q(i_3_reg_260[10]),
        .R(1'b0));
  FDRE \i_3_reg_260_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_183_p2[1]),
        .Q(i_3_reg_260[1]),
        .R(1'b0));
  FDRE \i_3_reg_260_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_183_p2[2]),
        .Q(i_3_reg_260[2]),
        .R(1'b0));
  FDRE \i_3_reg_260_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_183_p2[3]),
        .Q(i_3_reg_260[3]),
        .R(1'b0));
  FDRE \i_3_reg_260_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_183_p2[4]),
        .Q(i_3_reg_260[4]),
        .R(1'b0));
  FDRE \i_3_reg_260_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_183_p2[5]),
        .Q(i_3_reg_260[5]),
        .R(1'b0));
  FDRE \i_3_reg_260_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_183_p2[6]),
        .Q(i_3_reg_260[6]),
        .R(1'b0));
  FDRE \i_3_reg_260_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_183_p2[7]),
        .Q(i_3_reg_260[7]),
        .R(1'b0));
  FDRE \i_3_reg_260_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_183_p2[8]),
        .Q(i_3_reg_260[8]),
        .R(1'b0));
  FDRE \i_3_reg_260_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_183_p2[9]),
        .Q(i_3_reg_260[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E0)) 
    \i_reg_93[10]_i_1 
       (.I0(start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n),
        .I1(start_once_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ap_CS_fsm_state7),
        .O(i_reg_93_1));
  FDRE \i_reg_93_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_260[0]),
        .Q(i_reg_93[0]),
        .R(i_reg_93_1));
  FDRE \i_reg_93_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_260[10]),
        .Q(i_reg_93[10]),
        .R(i_reg_93_1));
  FDRE \i_reg_93_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_260[1]),
        .Q(i_reg_93[1]),
        .R(i_reg_93_1));
  FDRE \i_reg_93_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_260[2]),
        .Q(i_reg_93[2]),
        .R(i_reg_93_1));
  FDRE \i_reg_93_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_260[3]),
        .Q(i_reg_93[3]),
        .R(i_reg_93_1));
  FDRE \i_reg_93_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_260[4]),
        .Q(i_reg_93[4]),
        .R(i_reg_93_1));
  FDRE \i_reg_93_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_260[5]),
        .Q(i_reg_93[5]),
        .R(i_reg_93_1));
  FDRE \i_reg_93_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_260[6]),
        .Q(i_reg_93[6]),
        .R(i_reg_93_1));
  FDRE \i_reg_93_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_260[7]),
        .Q(i_reg_93[7]),
        .R(i_reg_93_1));
  FDRE \i_reg_93_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_260[8]),
        .Q(i_reg_93[8]),
        .R(i_reg_93_1));
  FDRE \i_reg_93_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_260[9]),
        .Q(i_reg_93[9]),
        .R(i_reg_93_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln122_fu_193_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln122_fu_193_p2_carry_n_4,icmp_ln122_fu_193_p2_carry_n_5,icmp_ln122_fu_193_p2_carry_n_6,icmp_ln122_fu_193_p2_carry_n_7,icmp_ln122_fu_193_p2_carry_n_8,icmp_ln122_fu_193_p2_carry_n_9,icmp_ln122_fu_193_p2_carry_n_10,icmp_ln122_fu_193_p2_carry_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln122_fu_193_p2_carry_i_1_n_4,icmp_ln122_fu_193_p2_carry_i_2_n_4,icmp_ln122_fu_193_p2_carry_i_3_n_4}),
        .O(NLW_icmp_ln122_fu_193_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln122_fu_193_p2_carry_i_4_n_4,icmp_ln122_fu_193_p2_carry_i_5_n_4,icmp_ln122_fu_193_p2_carry_i_6_n_4,icmp_ln122_fu_193_p2_carry_i_7_n_4,icmp_ln122_fu_193_p2_carry_i_8_n_4,icmp_ln122_fu_193_p2_carry_i_9_n_4,icmp_ln122_fu_193_p2_carry_i_10_n_4,icmp_ln122_fu_193_p2_carry_i_11_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln122_fu_193_p2_carry__0
       (.CI(icmp_ln122_fu_193_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln122_fu_193_p2_carry__0_CO_UNCONNECTED[7:5],icmp_ln122_fu_193_p2,icmp_ln122_fu_193_p2_carry__0_n_8,icmp_ln122_fu_193_p2_carry__0_n_9,icmp_ln122_fu_193_p2_carry__0_n_10,icmp_ln122_fu_193_p2_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b0,j_reg_116[31],1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln122_fu_193_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln122_fu_193_p2_carry__0_i_1_n_4,icmp_ln122_fu_193_p2_carry__0_i_2_n_4,icmp_ln122_fu_193_p2_carry__0_i_3_n_4,icmp_ln122_fu_193_p2_carry__0_i_4_n_4,icmp_ln122_fu_193_p2_carry__0_i_5_n_4}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry__0_i_1
       (.I0(j_reg_116[31]),
        .I1(j_reg_116[30]),
        .O(icmp_ln122_fu_193_p2_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry__0_i_2
       (.I0(j_reg_116[29]),
        .I1(j_reg_116[28]),
        .O(icmp_ln122_fu_193_p2_carry__0_i_2_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry__0_i_3
       (.I0(j_reg_116[27]),
        .I1(j_reg_116[26]),
        .O(icmp_ln122_fu_193_p2_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry__0_i_4
       (.I0(j_reg_116[25]),
        .I1(j_reg_116[24]),
        .O(icmp_ln122_fu_193_p2_carry__0_i_4_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry__0_i_5
       (.I0(j_reg_116[23]),
        .I1(j_reg_116[22]),
        .O(icmp_ln122_fu_193_p2_carry__0_i_5_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry_i_1
       (.I0(j_reg_116[11]),
        .I1(j_reg_116[10]),
        .O(icmp_ln122_fu_193_p2_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln122_fu_193_p2_carry_i_10
       (.I0(j_reg_116[9]),
        .I1(j_reg_116[8]),
        .O(icmp_ln122_fu_193_p2_carry_i_10_n_4));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln122_fu_193_p2_carry_i_11
       (.I0(j_reg_116[7]),
        .I1(j_reg_116[6]),
        .O(icmp_ln122_fu_193_p2_carry_i_11_n_4));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln122_fu_193_p2_carry_i_2
       (.I0(j_reg_116[8]),
        .I1(j_reg_116[9]),
        .O(icmp_ln122_fu_193_p2_carry_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln122_fu_193_p2_carry_i_3
       (.I0(j_reg_116[7]),
        .O(icmp_ln122_fu_193_p2_carry_i_3_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry_i_4
       (.I0(j_reg_116[21]),
        .I1(j_reg_116[20]),
        .O(icmp_ln122_fu_193_p2_carry_i_4_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry_i_5
       (.I0(j_reg_116[19]),
        .I1(j_reg_116[18]),
        .O(icmp_ln122_fu_193_p2_carry_i_5_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry_i_6
       (.I0(j_reg_116[17]),
        .I1(j_reg_116[16]),
        .O(icmp_ln122_fu_193_p2_carry_i_6_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry_i_7
       (.I0(j_reg_116[15]),
        .I1(j_reg_116[14]),
        .O(icmp_ln122_fu_193_p2_carry_i_7_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_193_p2_carry_i_8
       (.I0(j_reg_116[13]),
        .I1(j_reg_116[12]),
        .O(icmp_ln122_fu_193_p2_carry_i_8_n_4));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln122_fu_193_p2_carry_i_9
       (.I0(j_reg_116[10]),
        .I1(j_reg_116[11]),
        .O(icmp_ln122_fu_193_p2_carry_i_9_n_4));
  FDRE \icmp_ln122_reg_265_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_src_V_data_V_U_n_16),
        .Q(icmp_ln122_reg_265),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_4_fu_238_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({j_4_fu_238_p2_carry_n_4,j_4_fu_238_p2_carry_n_5,j_4_fu_238_p2_carry_n_6,j_4_fu_238_p2_carry_n_7,j_4_fu_238_p2_carry_n_8,j_4_fu_238_p2_carry_n_9,j_4_fu_238_p2_carry_n_10,j_4_fu_238_p2_carry_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,j_reg_116[0]}),
        .O(j_4_fu_238_p2[7:0]),
        .S({j_reg_116[7:1],regslice_both_src_V_user_V_U_n_10}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_4_fu_238_p2_carry__0
       (.CI(j_4_fu_238_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({j_4_fu_238_p2_carry__0_n_4,j_4_fu_238_p2_carry__0_n_5,j_4_fu_238_p2_carry__0_n_6,j_4_fu_238_p2_carry__0_n_7,j_4_fu_238_p2_carry__0_n_8,j_4_fu_238_p2_carry__0_n_9,j_4_fu_238_p2_carry__0_n_10,j_4_fu_238_p2_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_4_fu_238_p2[15:8]),
        .S(j_reg_116[15:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_4_fu_238_p2_carry__1
       (.CI(j_4_fu_238_p2_carry__0_n_4),
        .CI_TOP(1'b0),
        .CO({j_4_fu_238_p2_carry__1_n_4,j_4_fu_238_p2_carry__1_n_5,j_4_fu_238_p2_carry__1_n_6,j_4_fu_238_p2_carry__1_n_7,j_4_fu_238_p2_carry__1_n_8,j_4_fu_238_p2_carry__1_n_9,j_4_fu_238_p2_carry__1_n_10,j_4_fu_238_p2_carry__1_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_4_fu_238_p2[23:16]),
        .S(j_reg_116[23:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_4_fu_238_p2_carry__2
       (.CI(j_4_fu_238_p2_carry__1_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_j_4_fu_238_p2_carry__2_CO_UNCONNECTED[7],j_4_fu_238_p2_carry__2_n_5,j_4_fu_238_p2_carry__2_n_6,j_4_fu_238_p2_carry__2_n_7,j_4_fu_238_p2_carry__2_n_8,j_4_fu_238_p2_carry__2_n_9,j_4_fu_238_p2_carry__2_n_10,j_4_fu_238_p2_carry__2_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_4_fu_238_p2[31:24]),
        .S(j_reg_116[31:24]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_116[31]_i_3 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln119_fu_177_p2__1),
        .O(p_1_in));
  FDRE \j_reg_116_reg[0] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[0]),
        .Q(j_reg_116[0]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[10] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[10]),
        .Q(j_reg_116[10]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[11] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[11]),
        .Q(j_reg_116[11]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[12] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[12]),
        .Q(j_reg_116[12]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[13] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[13]),
        .Q(j_reg_116[13]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[14] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[14]),
        .Q(j_reg_116[14]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[15] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[15]),
        .Q(j_reg_116[15]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[16] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[16]),
        .Q(j_reg_116[16]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[17] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[17]),
        .Q(j_reg_116[17]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[18] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[18]),
        .Q(j_reg_116[18]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[19] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[19]),
        .Q(j_reg_116[19]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[1] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[1]),
        .Q(j_reg_116[1]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[20] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[20]),
        .Q(j_reg_116[20]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[21] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[21]),
        .Q(j_reg_116[21]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[22] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[22]),
        .Q(j_reg_116[22]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[23] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[23]),
        .Q(j_reg_116[23]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[24] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[24]),
        .Q(j_reg_116[24]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[25] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[25]),
        .Q(j_reg_116[25]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[26] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[26]),
        .Q(j_reg_116[26]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[27] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[27]),
        .Q(j_reg_116[27]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[28] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[28]),
        .Q(j_reg_116[28]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[29] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[29]),
        .Q(j_reg_116[29]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[2] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[2]),
        .Q(j_reg_116[2]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[30] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[30]),
        .Q(j_reg_116[30]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[31] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[31]),
        .Q(j_reg_116[31]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[3] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[3]),
        .Q(j_reg_116[3]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[4] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[4]),
        .Q(j_reg_116[4]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[5] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[5]),
        .Q(j_reg_116[5]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[6] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[6]),
        .Q(j_reg_116[6]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[7] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[7]),
        .Q(j_reg_116[7]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[8] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[8]),
        .Q(j_reg_116[8]),
        .R(j_reg_116_0));
  FDRE \j_reg_116_reg[9] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_4_fu_238_p2[9]),
        .Q(j_reg_116[9]),
        .R(j_reg_116_0));
  FDRE \or_ln131_reg_279_reg[0] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(or_ln131_fu_219_p2),
        .Q(or_ln131_reg_279),
        .R(1'b0));
  FDRE \or_ln134_reg_283_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_src_V_user_V_U_n_9),
        .Q(or_ln134_reg_283),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both regslice_both_src_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (src_TDATA_int_regslice),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_0(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_src_V_last_V_U_n_4),
        .B_V_data_1_sel_rd_reg_1(regslice_both_src_V_user_V_U_n_4),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_src_V_data_V_U_n_5),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .CO(icmp_ln122_fu_193_p2),
        .D(ap_NS_fsm[3:2]),
        .E(axi_data_V_reg_2690),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2}),
        .SR(SR),
        .WEA(WEA),
        .ack_out117_out(ack_out117_out),
        .\ap_CS_fsm_reg[1] (j_reg_116_0),
        .\ap_CS_fsm_reg[2] (regslice_both_src_V_data_V_U_n_16),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_src_V_data_V_U_n_6),
        .ap_enable_reg_pp0_iter0_reg_0(regslice_both_src_V_data_V_U_n_13),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_4),
        .ap_predicate_op47_write_state4(ap_predicate_op47_write_state4),
        .ap_rst_n(ap_rst_n),
        .axi_last_V_1_reg_274(axi_last_V_1_reg_274),
        .eol_2_reg_158(eol_2_reg_158),
        .\eol_2_reg_158_reg[0] (regslice_both_src_V_data_V_U_n_17),
        .\eol_2_reg_158_reg[0]_0 (regslice_both_src_V_data_V_U_n_18),
        .\eol_reg_104_reg[0] (\eol_reg_104_reg_n_4_[0] ),
        .icmp_ln119_fu_177_p2__1(icmp_ln119_fu_177_p2__1),
        .icmp_ln122_reg_265(icmp_ln122_reg_265),
        .\icmp_ln122_reg_265_reg[0] (regslice_both_src_V_data_V_U_n_7),
        .img_src_data_full_n(img_src_data_full_n),
        .or_ln131_reg_279(or_ln131_reg_279),
        .or_ln134_reg_283(or_ln134_reg_283),
        .p_1_in(p_1_in),
        .src_TDATA(src_TDATA),
        .src_TREADY_int_regslice(src_TREADY_int_regslice),
        .src_TVALID(src_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1 regslice_both_src_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_src_V_last_V_U_n_7),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(regslice_both_src_V_data_V_U_n_17),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_src_V_last_V_U_n_4),
        .E(ack_out117_out),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .axi_last_V_1_reg_274(axi_last_V_1_reg_274),
        .eol_2_reg_158(eol_2_reg_158),
        .\eol_2_reg_158_reg[0] (\eol_reg_104_reg_n_4_[0] ),
        .\eol_2_reg_158_reg[0]_0 (regslice_both_src_V_data_V_U_n_5),
        .\eol_reg_104_reg[0] (regslice_both_src_V_last_V_U_n_6),
        .src_TLAST(src_TLAST),
        .src_TREADY_int_regslice(src_TREADY_int_regslice),
        .src_TVALID(src_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_17 regslice_both_src_V_user_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_src_V_user_V_U_n_9),
        .B_V_data_1_sel(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_src_V_data_V_U_n_18),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_src_V_user_V_U_n_4),
        .CO(icmp_ln122_fu_193_p2),
        .E(ack_out117_out),
        .Q(j_reg_116[0]),
        .S(regslice_both_src_V_user_V_U_n_10),
        .SR(SR),
        .ap_NS_fsm110_out__0(ap_NS_fsm110_out__0),
        .ap_clk(ap_clk),
        .ap_predicate_op47_write_state4(ap_predicate_op47_write_state4),
        .ap_rst_n(ap_rst_n),
        .icmp_ln122_reg_265(icmp_ln122_reg_265),
        .or_ln131_fu_219_p2(or_ln131_fu_219_p2),
        .or_ln131_reg_279(or_ln131_reg_279),
        .or_ln134_reg_283(or_ln134_reg_283),
        .\or_ln134_reg_283_reg[0] (axi_data_V_reg_2690),
        .src_TREADY_int_regslice(src_TREADY_int_regslice),
        .src_TUSER(src_TUSER),
        .src_TVALID(src_TVALID),
        .start_fu_64(start_fu_64),
        .\start_fu_64_reg[0] (regslice_both_src_V_user_V_U_n_6));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \start_fu_64[0]_i_3 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(start_once_reg),
        .I2(start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n),
        .O(ap_NS_fsm110_out__0));
  FDRE \start_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_src_V_user_V_U_n_6),
        .Q(start_fu_64),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h7770)) 
    start_once_reg_i_1__0
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln119_fu_177_p2__1),
        .I2(start_once_reg),
        .I3(start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n),
        .O(start_once_reg_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_4),
        .Q(start_once_reg),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_fifo_w24_d1920_A
   (SR,
    img_dst_data_empty_n,
    img_dst_data_full_n,
    pop,
    Q,
    ap_clk,
    DI,
    ap_rst_n,
    push,
    Loop_loop_height_proc1113_U0_img_dst_data_read,
    if_din,
    WEA,
    E);
  output [0:0]SR;
  output img_dst_data_empty_n;
  output img_dst_data_full_n;
  output pop;
  output [23:0]Q;
  input ap_clk;
  input [0:0]DI;
  input ap_rst_n;
  input push;
  input Loop_loop_height_proc1113_U0_img_dst_data_read;
  input [23:0]if_din;
  input [0:0]WEA;
  input [0:0]E;

  wire [0:0]DI;
  wire [0:0]E;
  wire Loop_loop_height_proc1113_U0_img_dst_data_read;
  wire [23:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_buf[0]_i_1_n_4 ;
  wire \dout_buf[10]_i_1_n_4 ;
  wire \dout_buf[11]_i_1_n_4 ;
  wire \dout_buf[12]_i_1_n_4 ;
  wire \dout_buf[13]_i_1_n_4 ;
  wire \dout_buf[14]_i_1_n_4 ;
  wire \dout_buf[15]_i_1_n_4 ;
  wire \dout_buf[16]_i_1_n_4 ;
  wire \dout_buf[17]_i_1_n_4 ;
  wire \dout_buf[18]_i_1_n_4 ;
  wire \dout_buf[19]_i_1_n_4 ;
  wire \dout_buf[1]_i_1_n_4 ;
  wire \dout_buf[20]_i_1_n_4 ;
  wire \dout_buf[21]_i_1_n_4 ;
  wire \dout_buf[22]_i_1_n_4 ;
  wire \dout_buf[23]_i_2_n_4 ;
  wire \dout_buf[2]_i_1_n_4 ;
  wire \dout_buf[3]_i_1_n_4 ;
  wire \dout_buf[4]_i_1_n_4 ;
  wire \dout_buf[5]_i_1_n_4 ;
  wire \dout_buf[6]_i_1_n_4 ;
  wire \dout_buf[7]_i_1_n_4 ;
  wire \dout_buf[8]_i_1_n_4 ;
  wire \dout_buf[9]_i_1_n_4 ;
  wire dout_valid_i_1__0_n_4;
  wire empty_n;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__0_n_4;
  wire empty_n_i_3__0_n_4;
  wire full_n_i_1__0_n_4;
  wire full_n_i_2__0_n_4;
  wire full_n_i_3__0_n_4;
  wire full_n_i_4__0_n_4;
  wire [23:0]if_din;
  wire img_dst_data_empty_n;
  wire img_dst_data_full_n;
  wire mem_reg_bram_0_i_31_n_4;
  wire mem_reg_bram_0_i_32_n_4;
  wire mem_reg_bram_0_i_33_n_4;
  wire mem_reg_bram_0_i_34_n_4;
  wire mem_reg_bram_0_i_35_n_4;
  wire mem_reg_bram_0_i_43_n_4;
  wire mem_reg_bram_0_i_47_n_4;
  wire pop;
  wire push;
  wire [23:0]q_buf;
  wire \q_tmp_reg_n_4_[0] ;
  wire \q_tmp_reg_n_4_[10] ;
  wire \q_tmp_reg_n_4_[11] ;
  wire \q_tmp_reg_n_4_[12] ;
  wire \q_tmp_reg_n_4_[13] ;
  wire \q_tmp_reg_n_4_[14] ;
  wire \q_tmp_reg_n_4_[15] ;
  wire \q_tmp_reg_n_4_[16] ;
  wire \q_tmp_reg_n_4_[17] ;
  wire \q_tmp_reg_n_4_[18] ;
  wire \q_tmp_reg_n_4_[19] ;
  wire \q_tmp_reg_n_4_[1] ;
  wire \q_tmp_reg_n_4_[20] ;
  wire \q_tmp_reg_n_4_[21] ;
  wire \q_tmp_reg_n_4_[22] ;
  wire \q_tmp_reg_n_4_[23] ;
  wire \q_tmp_reg_n_4_[2] ;
  wire \q_tmp_reg_n_4_[3] ;
  wire \q_tmp_reg_n_4_[4] ;
  wire \q_tmp_reg_n_4_[5] ;
  wire \q_tmp_reg_n_4_[6] ;
  wire \q_tmp_reg_n_4_[7] ;
  wire \q_tmp_reg_n_4_[8] ;
  wire \q_tmp_reg_n_4_[9] ;
  wire \raddr_reg_n_4_[0] ;
  wire \raddr_reg_n_4_[10] ;
  wire \raddr_reg_n_4_[1] ;
  wire \raddr_reg_n_4_[2] ;
  wire \raddr_reg_n_4_[3] ;
  wire \raddr_reg_n_4_[4] ;
  wire \raddr_reg_n_4_[5] ;
  wire \raddr_reg_n_4_[6] ;
  wire \raddr_reg_n_4_[7] ;
  wire \raddr_reg_n_4_[8] ;
  wire \raddr_reg_n_4_[9] ;
  wire [10:0]rnext;
  wire show_ahead0;
  wire show_ahead_i_2__0_n_4;
  wire show_ahead_i_3__0_n_4;
  wire show_ahead_reg_n_4;
  wire \usedw[0]_i_1__0_n_4 ;
  wire \usedw[10]_i_3__0_n_4 ;
  wire \usedw[10]_i_4_n_4 ;
  wire \usedw[8]_i_10__0_n_4 ;
  wire \usedw[8]_i_3_n_4 ;
  wire \usedw[8]_i_4_n_4 ;
  wire \usedw[8]_i_5_n_4 ;
  wire \usedw[8]_i_6_n_4 ;
  wire \usedw[8]_i_7_n_4 ;
  wire \usedw[8]_i_8_n_4 ;
  wire \usedw[8]_i_9_n_4 ;
  wire [10:0]usedw_reg;
  wire \usedw_reg[10]_i_2__0_n_11 ;
  wire \usedw_reg[10]_i_2__0_n_18 ;
  wire \usedw_reg[10]_i_2__0_n_19 ;
  wire \usedw_reg[8]_i_1__0_n_10 ;
  wire \usedw_reg[8]_i_1__0_n_11 ;
  wire \usedw_reg[8]_i_1__0_n_12 ;
  wire \usedw_reg[8]_i_1__0_n_13 ;
  wire \usedw_reg[8]_i_1__0_n_14 ;
  wire \usedw_reg[8]_i_1__0_n_15 ;
  wire \usedw_reg[8]_i_1__0_n_16 ;
  wire \usedw_reg[8]_i_1__0_n_17 ;
  wire \usedw_reg[8]_i_1__0_n_18 ;
  wire \usedw_reg[8]_i_1__0_n_19 ;
  wire \usedw_reg[8]_i_1__0_n_4 ;
  wire \usedw_reg[8]_i_1__0_n_5 ;
  wire \usedw_reg[8]_i_1__0_n_6 ;
  wire \usedw_reg[8]_i_1__0_n_7 ;
  wire \usedw_reg[8]_i_1__0_n_8 ;
  wire \usedw_reg[8]_i_1__0_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__0_n_4 ;
  wire \waddr[10]_i_2__0_n_4 ;
  wire \waddr[10]_i_3__0_n_4 ;
  wire \waddr[1]_i_1__0_n_4 ;
  wire \waddr[2]_i_1__0_n_4 ;
  wire \waddr[2]_i_2__0_n_4 ;
  wire \waddr[2]_i_3__0_n_4 ;
  wire \waddr[3]_i_1__0_n_4 ;
  wire \waddr[4]_i_1__0_n_4 ;
  wire \waddr[4]_i_2__0_n_4 ;
  wire \waddr[5]_i_1__0_n_4 ;
  wire \waddr[5]_i_2__0_n_4 ;
  wire \waddr[5]_i_3__0_n_4 ;
  wire \waddr[5]_i_4__0_n_4 ;
  wire \waddr[6]_i_1__0_n_4 ;
  wire \waddr[6]_i_2__0_n_4 ;
  wire \waddr[6]_i_3__0_n_4 ;
  wire \waddr[7]_i_1__0_n_4 ;
  wire \waddr[7]_i_2__0_n_4 ;
  wire \waddr[8]_i_1__0_n_4 ;
  wire \waddr[9]_i_1__0_n_4 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2__0_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2__0_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_4_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(\q_tmp_reg_n_4_[10] ),
        .I1(q_buf[10]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(\q_tmp_reg_n_4_[11] ),
        .I1(q_buf[11]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(\q_tmp_reg_n_4_[12] ),
        .I1(q_buf[12]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(\q_tmp_reg_n_4_[13] ),
        .I1(q_buf[13]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(\q_tmp_reg_n_4_[14] ),
        .I1(q_buf[14]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(\q_tmp_reg_n_4_[15] ),
        .I1(q_buf[15]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(\q_tmp_reg_n_4_[16] ),
        .I1(q_buf[16]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(\q_tmp_reg_n_4_[17] ),
        .I1(q_buf[17]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(\q_tmp_reg_n_4_[18] ),
        .I1(q_buf[18]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(\q_tmp_reg_n_4_[19] ),
        .I1(q_buf[19]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_4_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(\q_tmp_reg_n_4_[20] ),
        .I1(q_buf[20]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(\q_tmp_reg_n_4_[21] ),
        .I1(q_buf[21]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(\q_tmp_reg_n_4_[22] ),
        .I1(q_buf[22]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[22]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout_buf[23]_i_1__0 
       (.I0(Loop_loop_height_proc1113_U0_img_dst_data_read),
        .I1(img_dst_data_empty_n),
        .I2(empty_n),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_2 
       (.I0(\q_tmp_reg_n_4_[23] ),
        .I1(q_buf[23]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[23]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_4_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_4_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_4_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_4_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_4_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(\q_tmp_reg_n_4_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(\q_tmp_reg_n_4_[8] ),
        .I1(q_buf[8]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(\q_tmp_reg_n_4_[9] ),
        .I1(q_buf[9]),
        .I2(show_ahead_reg_n_4),
        .O(\dout_buf[9]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_4 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_4 ),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_4 ),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_4 ),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_4 ),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_4 ),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_4 ),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_4 ),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_4 ),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_4 ),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_4 ),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_4 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_4 ),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_4 ),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_4 ),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_2_n_4 ),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_4 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_4 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_4 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_4 ),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_4 ),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_4 ),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_4 ),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_4 ),
        .Q(Q[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_valid_i_1__0
       (.I0(empty_n),
        .I1(img_dst_data_empty_n),
        .I2(Loop_loop_height_proc1113_U0_img_dst_data_read),
        .O(dout_valid_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_4),
        .Q(img_dst_data_empty_n),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_4),
        .I1(pop),
        .I2(push),
        .I3(empty_n),
        .O(empty_n_i_1_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_2__0
       (.I0(empty_n_i_3__0_n_4),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[9]),
        .I3(usedw_reg[10]),
        .I4(usedw_reg[8]),
        .I5(usedw_reg[6]),
        .O(empty_n_i_2__0_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    empty_n_i_3__0
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[4]),
        .I4(usedw_reg[0]),
        .I5(usedw_reg[2]),
        .O(empty_n_i_3__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_4),
        .I2(img_dst_data_full_n),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    full_n_i_2__0
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[0]),
        .I3(full_n_i_3__0_n_4),
        .I4(full_n_i_4__0_n_4),
        .O(full_n_i_2__0_n_4));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[2]),
        .O(full_n_i_3__0_n_4));
  LUT4 #(
    .INIT(16'hDFFF)) 
    full_n_i_4__0
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[9]),
        .I3(usedw_reg[10]),
        .O(full_n_i_4__0_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_4),
        .Q(img_dst_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_dst_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_dst_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_bram_0_i_10__0
       (.I0(pop),
        .I1(mem_reg_bram_0_i_32_n_4),
        .I2(\raddr_reg_n_4_[1] ),
        .I3(\raddr_reg_n_4_[0] ),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h47)) 
    mem_reg_bram_0_i_11__0
       (.I0(pop),
        .I1(\raddr_reg_n_4_[0] ),
        .I2(mem_reg_bram_0_i_32_n_4),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h55007FC0)) 
    mem_reg_bram_0_i_1__0
       (.I0(pop),
        .I1(\raddr_reg_n_4_[9] ),
        .I2(mem_reg_bram_0_i_31_n_4),
        .I3(\raddr_reg_n_4_[10] ),
        .I4(mem_reg_bram_0_i_32_n_4),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h507C)) 
    mem_reg_bram_0_i_2__0
       (.I0(pop),
        .I1(mem_reg_bram_0_i_31_n_4),
        .I2(\raddr_reg_n_4_[9] ),
        .I3(mem_reg_bram_0_i_32_n_4),
        .O(rnext[9]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_31
       (.I0(\raddr_reg_n_4_[8] ),
        .I1(\raddr_reg_n_4_[6] ),
        .I2(mem_reg_bram_0_i_33_n_4),
        .I3(\raddr_reg_n_4_[7] ),
        .O(mem_reg_bram_0_i_31_n_4));
  LUT5 #(
    .INIT(32'h0800FFFF)) 
    mem_reg_bram_0_i_32
       (.I0(\raddr_reg_n_4_[2] ),
        .I1(\raddr_reg_n_4_[1] ),
        .I2(\raddr_reg_n_4_[0] ),
        .I3(mem_reg_bram_0_i_43_n_4),
        .I4(pop),
        .O(mem_reg_bram_0_i_32_n_4));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_33
       (.I0(\raddr_reg_n_4_[5] ),
        .I1(\raddr_reg_n_4_[3] ),
        .I2(\raddr_reg_n_4_[1] ),
        .I3(\raddr_reg_n_4_[0] ),
        .I4(\raddr_reg_n_4_[2] ),
        .I5(\raddr_reg_n_4_[4] ),
        .O(mem_reg_bram_0_i_33_n_4));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_bram_0_i_34
       (.I0(\raddr_reg_n_4_[4] ),
        .I1(\raddr_reg_n_4_[2] ),
        .I2(\raddr_reg_n_4_[0] ),
        .I3(\raddr_reg_n_4_[1] ),
        .I4(\raddr_reg_n_4_[3] ),
        .O(mem_reg_bram_0_i_34_n_4));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_35
       (.I0(\raddr_reg_n_4_[3] ),
        .I1(\raddr_reg_n_4_[1] ),
        .I2(\raddr_reg_n_4_[0] ),
        .I3(\raddr_reg_n_4_[2] ),
        .O(mem_reg_bram_0_i_35_n_4));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    mem_reg_bram_0_i_3__0
       (.I0(pop),
        .I1(mem_reg_bram_0_i_32_n_4),
        .I2(\raddr_reg_n_4_[8] ),
        .I3(\raddr_reg_n_4_[6] ),
        .I4(mem_reg_bram_0_i_33_n_4),
        .I5(\raddr_reg_n_4_[7] ),
        .O(rnext[8]));
  LUT5 #(
    .INIT(32'h20000000)) 
    mem_reg_bram_0_i_43
       (.I0(\raddr_reg_n_4_[8] ),
        .I1(\raddr_reg_n_4_[7] ),
        .I2(\raddr_reg_n_4_[9] ),
        .I3(\raddr_reg_n_4_[10] ),
        .I4(mem_reg_bram_0_i_47_n_4),
        .O(mem_reg_bram_0_i_43_n_4));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_47
       (.I0(\raddr_reg_n_4_[6] ),
        .I1(\raddr_reg_n_4_[5] ),
        .I2(\raddr_reg_n_4_[4] ),
        .I3(\raddr_reg_n_4_[3] ),
        .O(mem_reg_bram_0_i_47_n_4));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h53707070)) 
    mem_reg_bram_0_i_4__0
       (.I0(pop),
        .I1(mem_reg_bram_0_i_32_n_4),
        .I2(\raddr_reg_n_4_[7] ),
        .I3(mem_reg_bram_0_i_33_n_4),
        .I4(\raddr_reg_n_4_[6] ),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_bram_0_i_5__0
       (.I0(pop),
        .I1(mem_reg_bram_0_i_32_n_4),
        .I2(\raddr_reg_n_4_[6] ),
        .I3(mem_reg_bram_0_i_33_n_4),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_bram_0_i_6__0
       (.I0(pop),
        .I1(mem_reg_bram_0_i_32_n_4),
        .I2(\raddr_reg_n_4_[5] ),
        .I3(mem_reg_bram_0_i_34_n_4),
        .O(rnext[5]));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_bram_0_i_7__0
       (.I0(pop),
        .I1(mem_reg_bram_0_i_32_n_4),
        .I2(\raddr_reg_n_4_[4] ),
        .I3(mem_reg_bram_0_i_35_n_4),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    mem_reg_bram_0_i_8__0
       (.I0(pop),
        .I1(mem_reg_bram_0_i_32_n_4),
        .I2(\raddr_reg_n_4_[3] ),
        .I3(\raddr_reg_n_4_[1] ),
        .I4(\raddr_reg_n_4_[0] ),
        .I5(\raddr_reg_n_4_[2] ),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h53707070)) 
    mem_reg_bram_0_i_9__0
       (.I0(pop),
        .I1(mem_reg_bram_0_i_32_n_4),
        .I2(\raddr_reg_n_4_[2] ),
        .I3(\raddr_reg_n_4_[0] ),
        .I4(\raddr_reg_n_4_[1] ),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_dst_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_dst_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\q_tmp_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\q_tmp_reg_n_4_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\q_tmp_reg_n_4_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(\q_tmp_reg_n_4_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(\q_tmp_reg_n_4_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(\q_tmp_reg_n_4_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(\q_tmp_reg_n_4_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(\q_tmp_reg_n_4_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(\q_tmp_reg_n_4_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(\q_tmp_reg_n_4_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(\q_tmp_reg_n_4_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\q_tmp_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(\q_tmp_reg_n_4_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(\q_tmp_reg_n_4_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(\q_tmp_reg_n_4_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(\q_tmp_reg_n_4_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\q_tmp_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\q_tmp_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\q_tmp_reg_n_4_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\q_tmp_reg_n_4_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\q_tmp_reg_n_4_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\q_tmp_reg_n_4_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\q_tmp_reg_n_4_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\q_tmp_reg_n_4_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(\raddr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(\raddr_reg_n_4_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_4_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_4_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_4_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_4_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(\raddr_reg_n_4_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(\raddr_reg_n_4_[9] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h84)) 
    show_ahead_i_1__0
       (.I0(pop),
        .I1(show_ahead_i_2__0_n_4),
        .I2(usedw_reg[0]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    show_ahead_i_2__0
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[1]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[3]),
        .I4(show_ahead_i_3__0_n_4),
        .I5(push),
        .O(show_ahead_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    show_ahead_i_3__0
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .I2(usedw_reg[7]),
        .I3(usedw_reg[8]),
        .I4(usedw_reg[9]),
        .I5(usedw_reg[10]),
        .O(show_ahead_i_3__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_4),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3__0 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[8]_i_10__0 
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(push),
        .O(\usedw[8]_i_10__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw[0]_i_1__0_n_4 ),
        .Q(usedw_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2__0_n_18 ),
        .Q(usedw_reg[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2__0 
       (.CI(\usedw_reg[8]_i_1__0_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2__0_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2__0_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2__0_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2__0_n_18 ,\usedw_reg[10]_i_2__0_n_19 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3__0_n_4 ,\usedw[10]_i_4_n_4 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__0_n_19 ),
        .Q(usedw_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__0_n_18 ),
        .Q(usedw_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__0_n_17 ),
        .Q(usedw_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__0_n_16 ),
        .Q(usedw_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__0_n_15 ),
        .Q(usedw_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__0_n_14 ),
        .Q(usedw_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__0_n_13 ),
        .Q(usedw_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__0_n_12 ),
        .Q(usedw_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1__0 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1__0_n_4 ,\usedw_reg[8]_i_1__0_n_5 ,\usedw_reg[8]_i_1__0_n_6 ,\usedw_reg[8]_i_1__0_n_7 ,\usedw_reg[8]_i_1__0_n_8 ,\usedw_reg[8]_i_1__0_n_9 ,\usedw_reg[8]_i_1__0_n_10 ,\usedw_reg[8]_i_1__0_n_11 }),
        .DI({usedw_reg[7:1],DI}),
        .O({\usedw_reg[8]_i_1__0_n_12 ,\usedw_reg[8]_i_1__0_n_13 ,\usedw_reg[8]_i_1__0_n_14 ,\usedw_reg[8]_i_1__0_n_15 ,\usedw_reg[8]_i_1__0_n_16 ,\usedw_reg[8]_i_1__0_n_17 ,\usedw_reg[8]_i_1__0_n_18 ,\usedw_reg[8]_i_1__0_n_19 }),
        .S({\usedw[8]_i_3_n_4 ,\usedw[8]_i_4_n_4 ,\usedw[8]_i_5_n_4 ,\usedw[8]_i_6_n_4 ,\usedw[8]_i_7_n_4 ,\usedw[8]_i_8_n_4 ,\usedw[8]_i_9_n_4 ,\usedw[8]_i_10__0_n_4 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2__0_n_19 ),
        .Q(usedw_reg[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr[10]_i_3__0_n_4 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_2__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3__0_n_4 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_2__0_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_3__0 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_3__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__0 
       (.I0(\waddr[2]_i_2__0_n_4 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__0_n_4 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__0_n_4 ),
        .O(\waddr[2]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__0_n_4 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__0 
       (.I0(\waddr[4]_i_2__0_n_4 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__0 
       (.I0(\waddr[4]_i_2__0_n_4 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__0 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__0_n_4 ),
        .O(\waddr[4]_i_2__0_n_4 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__0_n_4 ),
        .I4(\waddr[5]_i_3__0_n_4 ),
        .I5(\waddr[5]_i_4__0_n_4 ),
        .O(\waddr[5]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__0_n_4 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__0 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__0_n_4 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__0_n_4 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__0_n_4 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__0 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__0_n_4 ),
        .O(\waddr[6]_i_3__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__0 
       (.I0(\waddr[7]_i_2__0_n_4 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__0_n_4 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__0_n_4 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_3__0_n_4 ),
        .O(\waddr[8]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__0 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3__0_n_4 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__0_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_4 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_2__0_n_4 ),
        .Q(waddr[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_4 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_4 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_4 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_4 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_4 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_4 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__0_n_4 ),
        .Q(waddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__0_n_4 ),
        .Q(waddr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__0_n_4 ),
        .Q(waddr[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "resizeTry_fifo_w24_d1920_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_fifo_w24_d1920_A_0
   (img_src_data_empty_n,
    img_src_data_full_n,
    empty_n,
    Q,
    SR,
    ap_clk,
    dout_valid_reg_0,
    ap_rst_n,
    pop,
    WEA,
    if_din);
  output img_src_data_empty_n;
  output img_src_data_full_n;
  output empty_n;
  output [23:0]Q;
  input [0:0]SR;
  input ap_clk;
  input dout_valid_reg_0;
  input ap_rst_n;
  input pop;
  input [0:0]WEA;
  input [23:0]if_din;

  wire [23:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_buf[0]_i_1_n_4 ;
  wire \dout_buf[10]_i_1_n_4 ;
  wire \dout_buf[11]_i_1_n_4 ;
  wire \dout_buf[12]_i_1_n_4 ;
  wire \dout_buf[13]_i_1_n_4 ;
  wire \dout_buf[14]_i_1_n_4 ;
  wire \dout_buf[15]_i_1_n_4 ;
  wire \dout_buf[16]_i_1_n_4 ;
  wire \dout_buf[17]_i_1_n_4 ;
  wire \dout_buf[18]_i_1_n_4 ;
  wire \dout_buf[19]_i_1_n_4 ;
  wire \dout_buf[1]_i_1_n_4 ;
  wire \dout_buf[20]_i_1_n_4 ;
  wire \dout_buf[21]_i_1_n_4 ;
  wire \dout_buf[22]_i_1_n_4 ;
  wire \dout_buf[23]_i_2_n_4 ;
  wire \dout_buf[2]_i_1_n_4 ;
  wire \dout_buf[3]_i_1_n_4 ;
  wire \dout_buf[4]_i_1_n_4 ;
  wire \dout_buf[5]_i_1_n_4 ;
  wire \dout_buf[6]_i_1_n_4 ;
  wire \dout_buf[7]_i_1_n_4 ;
  wire \dout_buf[8]_i_1_n_4 ;
  wire \dout_buf[9]_i_1_n_4 ;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2_n_4;
  wire empty_n_i_3_n_4;
  wire full_n_i_1_n_4;
  wire full_n_i_2_n_4;
  wire full_n_i_3_n_4;
  wire full_n_i_4_n_4;
  wire [23:0]if_din;
  wire img_src_data_empty_n;
  wire img_src_data_full_n;
  wire mem_reg_bram_0_i_13_n_4;
  wire mem_reg_bram_0_i_14_n_4;
  wire mem_reg_bram_0_i_15_n_4;
  wire mem_reg_bram_0_i_16_n_4;
  wire mem_reg_bram_0_i_17_n_4;
  wire mem_reg_bram_0_i_19_n_4;
  wire mem_reg_bram_0_i_21_n_4;
  wire pop;
  wire push;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [10:0]raddr;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_4;
  wire show_ahead_i_3_n_4;
  wire usedw15_out;
  wire \usedw[0]_i_1_n_4 ;
  wire \usedw[10]_i_1_n_4 ;
  wire \usedw[10]_i_3_n_4 ;
  wire \usedw[10]_i_4__0_n_4 ;
  wire \usedw[8]_i_10_n_4 ;
  wire \usedw[8]_i_3__0_n_4 ;
  wire \usedw[8]_i_4__0_n_4 ;
  wire \usedw[8]_i_5__0_n_4 ;
  wire \usedw[8]_i_6__0_n_4 ;
  wire \usedw[8]_i_7__0_n_4 ;
  wire \usedw[8]_i_8__0_n_4 ;
  wire \usedw[8]_i_9__0_n_4 ;
  wire [10:0]usedw_reg;
  wire \usedw_reg[10]_i_2_n_11 ;
  wire \usedw_reg[10]_i_2_n_18 ;
  wire \usedw_reg[10]_i_2_n_19 ;
  wire \usedw_reg[8]_i_1_n_10 ;
  wire \usedw_reg[8]_i_1_n_11 ;
  wire \usedw_reg[8]_i_1_n_12 ;
  wire \usedw_reg[8]_i_1_n_13 ;
  wire \usedw_reg[8]_i_1_n_14 ;
  wire \usedw_reg[8]_i_1_n_15 ;
  wire \usedw_reg[8]_i_1_n_16 ;
  wire \usedw_reg[8]_i_1_n_17 ;
  wire \usedw_reg[8]_i_1_n_18 ;
  wire \usedw_reg[8]_i_1_n_19 ;
  wire \usedw_reg[8]_i_1_n_4 ;
  wire \usedw_reg[8]_i_1_n_5 ;
  wire \usedw_reg[8]_i_1_n_6 ;
  wire \usedw_reg[8]_i_1_n_7 ;
  wire \usedw_reg[8]_i_1_n_8 ;
  wire \usedw_reg[8]_i_1_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1_n_4 ;
  wire \waddr[10]_i_2_n_4 ;
  wire \waddr[10]_i_3_n_4 ;
  wire \waddr[1]_i_1_n_4 ;
  wire \waddr[2]_i_1_n_4 ;
  wire \waddr[2]_i_2_n_4 ;
  wire \waddr[2]_i_3_n_4 ;
  wire \waddr[3]_i_1_n_4 ;
  wire \waddr[4]_i_1_n_4 ;
  wire \waddr[4]_i_2_n_4 ;
  wire \waddr[5]_i_1_n_4 ;
  wire \waddr[5]_i_2_n_4 ;
  wire \waddr[5]_i_3_n_4 ;
  wire \waddr[5]_i_4_n_4 ;
  wire \waddr[6]_i_1_n_4 ;
  wire \waddr[6]_i_2_n_4 ;
  wire \waddr[6]_i_3_n_4 ;
  wire \waddr[7]_i_1_n_4 ;
  wire \waddr[7]_i_2_n_4 ;
  wire \waddr[8]_i_1_n_4 ;
  wire \waddr[9]_i_1_n_4 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_2 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_4 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_4 ),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_4 ),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_4 ),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_4 ),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_4 ),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_4 ),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_4 ),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_4 ),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_4 ),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_4 ),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_4 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_4 ),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_4 ),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_4 ),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_2_n_4 ),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_4 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_4 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_4 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_4 ),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_4 ),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_4 ),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_4 ),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_4 ),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(img_src_data_empty_n),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_4),
        .I1(pop),
        .I2(push),
        .I3(empty_n),
        .O(empty_n_i_1_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_2
       (.I0(empty_n_i_3_n_4),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[9]),
        .I3(usedw_reg[10]),
        .I4(usedw_reg[8]),
        .I5(usedw_reg[6]),
        .O(empty_n_i_2_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    empty_n_i_3
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[4]),
        .I4(usedw_reg[0]),
        .I5(usedw_reg[2]),
        .O(empty_n_i_3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2_n_4),
        .I2(img_src_data_full_n),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    full_n_i_2
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[0]),
        .I3(full_n_i_3_n_4),
        .I4(full_n_i_4_n_4),
        .O(full_n_i_2_n_4));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[2]),
        .O(full_n_i_3_n_4));
  LUT4 #(
    .INIT(16'hDFFF)) 
    full_n_i_4
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[9]),
        .I3(usedw_reg[10]),
        .O(full_n_i_4_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_4),
        .Q(img_src_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_src_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_src_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h55007FC0)) 
    mem_reg_bram_0_i_1
       (.I0(pop),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_13_n_4),
        .I3(raddr[10]),
        .I4(mem_reg_bram_0_i_14_n_4),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_bram_0_i_10
       (.I0(pop),
        .I1(mem_reg_bram_0_i_14_n_4),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h47)) 
    mem_reg_bram_0_i_11
       (.I0(pop),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_14_n_4),
        .O(rnext[0]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_13
       (.I0(raddr[8]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_15_n_4),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_13_n_4));
  LUT5 #(
    .INIT(32'h0800FFFF)) 
    mem_reg_bram_0_i_14
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_19_n_4),
        .I4(pop),
        .O(mem_reg_bram_0_i_14_n_4));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_15
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_bram_0_i_15_n_4));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_bram_0_i_16
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_bram_0_i_16_n_4));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_17
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .O(mem_reg_bram_0_i_17_n_4));
  LUT5 #(
    .INIT(32'h20000000)) 
    mem_reg_bram_0_i_19
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(raddr[9]),
        .I3(raddr[10]),
        .I4(mem_reg_bram_0_i_21_n_4),
        .O(mem_reg_bram_0_i_19_n_4));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h507C)) 
    mem_reg_bram_0_i_2
       (.I0(pop),
        .I1(mem_reg_bram_0_i_13_n_4),
        .I2(raddr[9]),
        .I3(mem_reg_bram_0_i_14_n_4),
        .O(rnext[9]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_21
       (.I0(raddr[6]),
        .I1(raddr[5]),
        .I2(raddr[4]),
        .I3(raddr[3]),
        .O(mem_reg_bram_0_i_21_n_4));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    mem_reg_bram_0_i_3
       (.I0(pop),
        .I1(mem_reg_bram_0_i_14_n_4),
        .I2(raddr[8]),
        .I3(raddr[6]),
        .I4(mem_reg_bram_0_i_15_n_4),
        .I5(raddr[7]),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h53707070)) 
    mem_reg_bram_0_i_4
       (.I0(pop),
        .I1(mem_reg_bram_0_i_14_n_4),
        .I2(raddr[7]),
        .I3(mem_reg_bram_0_i_15_n_4),
        .I4(raddr[6]),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_bram_0_i_5
       (.I0(pop),
        .I1(mem_reg_bram_0_i_14_n_4),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_15_n_4),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_bram_0_i_6
       (.I0(pop),
        .I1(mem_reg_bram_0_i_14_n_4),
        .I2(raddr[5]),
        .I3(mem_reg_bram_0_i_16_n_4),
        .O(rnext[5]));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_bram_0_i_7
       (.I0(pop),
        .I1(mem_reg_bram_0_i_14_n_4),
        .I2(raddr[4]),
        .I3(mem_reg_bram_0_i_17_n_4),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    mem_reg_bram_0_i_8
       (.I0(pop),
        .I1(mem_reg_bram_0_i_14_n_4),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h53707070)) 
    mem_reg_bram_0_i_9
       (.I0(pop),
        .I1(mem_reg_bram_0_i_14_n_4),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_src_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_src_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(raddr[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(raddr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(raddr[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h82)) 
    show_ahead_i_1
       (.I0(show_ahead_i_2_n_4),
        .I1(pop),
        .I2(usedw_reg[0]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    show_ahead_i_2
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[1]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[3]),
        .I4(show_ahead_i_3_n_4),
        .I5(push),
        .O(show_ahead_i_2_n_4));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    show_ahead_i_3
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .I2(usedw_reg[7]),
        .I3(usedw_reg[8]),
        .I4(usedw_reg[9]),
        .I5(usedw_reg[10]),
        .O(show_ahead_i_3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[10]_i_1 
       (.I0(push),
        .I1(pop),
        .O(\usedw[10]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4__0 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4__0_n_4 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[8]_i_10 
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(push),
        .O(\usedw[8]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \usedw[8]_i_2 
       (.I0(push),
        .I1(pop),
        .O(usedw15_out));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3__0 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4__0 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5__0 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6__0 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7__0 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8__0 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9__0 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9__0_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1_n_4 ),
        .D(\usedw[0]_i_1_n_4 ),
        .Q(usedw_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1_n_4 ),
        .D(\usedw_reg[10]_i_2_n_18 ),
        .Q(usedw_reg[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2 
       (.CI(\usedw_reg[8]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2_n_18 ,\usedw_reg[10]_i_2_n_19 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3_n_4 ,\usedw[10]_i_4__0_n_4 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1_n_4 ),
        .D(\usedw_reg[8]_i_1_n_19 ),
        .Q(usedw_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1_n_4 ),
        .D(\usedw_reg[8]_i_1_n_18 ),
        .Q(usedw_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1_n_4 ),
        .D(\usedw_reg[8]_i_1_n_17 ),
        .Q(usedw_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1_n_4 ),
        .D(\usedw_reg[8]_i_1_n_16 ),
        .Q(usedw_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1_n_4 ),
        .D(\usedw_reg[8]_i_1_n_15 ),
        .Q(usedw_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1_n_4 ),
        .D(\usedw_reg[8]_i_1_n_14 ),
        .Q(usedw_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1_n_4 ),
        .D(\usedw_reg[8]_i_1_n_13 ),
        .Q(usedw_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1_n_4 ),
        .D(\usedw_reg[8]_i_1_n_12 ),
        .Q(usedw_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1_n_4 ,\usedw_reg[8]_i_1_n_5 ,\usedw_reg[8]_i_1_n_6 ,\usedw_reg[8]_i_1_n_7 ,\usedw_reg[8]_i_1_n_8 ,\usedw_reg[8]_i_1_n_9 ,\usedw_reg[8]_i_1_n_10 ,\usedw_reg[8]_i_1_n_11 }),
        .DI({usedw_reg[7:1],usedw15_out}),
        .O({\usedw_reg[8]_i_1_n_12 ,\usedw_reg[8]_i_1_n_13 ,\usedw_reg[8]_i_1_n_14 ,\usedw_reg[8]_i_1_n_15 ,\usedw_reg[8]_i_1_n_16 ,\usedw_reg[8]_i_1_n_17 ,\usedw_reg[8]_i_1_n_18 ,\usedw_reg[8]_i_1_n_19 }),
        .S({\usedw[8]_i_3__0_n_4 ,\usedw[8]_i_4__0_n_4 ,\usedw[8]_i_5__0_n_4 ,\usedw[8]_i_6__0_n_4 ,\usedw[8]_i_7__0_n_4 ,\usedw[8]_i_8__0_n_4 ,\usedw[8]_i_9__0_n_4 ,\usedw[8]_i_10_n_4 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1_n_4 ),
        .D(\usedw_reg[10]_i_2_n_19 ),
        .Q(usedw_reg[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[10]_i_3_n_4 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[10]_i_1 
       (.I0(img_src_data_full_n),
        .I1(WEA),
        .O(push));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3_n_4 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_3 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1 
       (.I0(\waddr[2]_i_2_n_4 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2_n_4 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3_n_4 ),
        .O(\waddr[2]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1 
       (.I0(\waddr[4]_i_2_n_4 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1 
       (.I0(\waddr[4]_i_2_n_4 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3_n_4 ),
        .O(\waddr[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2_n_4 ),
        .I4(\waddr[5]_i_3_n_4 ),
        .I5(\waddr[5]_i_4_n_4 ),
        .O(\waddr[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2_n_4 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3_n_4 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2_n_4 ),
        .O(\waddr[6]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1 
       (.I0(\waddr[7]_i_2_n_4 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4_n_4 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_3_n_4 ),
        .O(\waddr[8]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3_n_4 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_4 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_2_n_4 ),
        .Q(waddr[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_4 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_4 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_4 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_4 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_4 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_4 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1_n_4 ),
        .Q(waddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1_n_4 ),
        .Q(waddr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1_n_4 ),
        .Q(waddr[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_10s_12ns_22s_23_4_1
   (P,
    if_din,
    S,
    \trunc_ln674_reg_2128_pp1_iter7_reg_reg[7]__0 ,
    ap_block_pp1_stage0_subdone,
    grp_fu_1793_ce,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    O,
    \q_tmp_reg[7] ,
    trunc_ln674_reg_2128_pp1_iter7_reg,
    CO);
  output [5:0]P;
  output [7:0]if_din;
  output [6:0]S;
  output [0:0]\trunc_ln674_reg_2128_pp1_iter7_reg_reg[7]__0 ;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1793_ce;
  input ap_clk;
  input [11:0]DSP_ALU_INST;
  input [9:0]Q;
  input [21:0]DSP_ALU_INST_0;
  input [7:0]O;
  input [0:0]\q_tmp_reg[7] ;
  input [7:0]trunc_ln674_reg_2128_pp1_iter7_reg;
  input [0:0]CO;

  wire [0:0]CO;
  wire [11:0]DSP_ALU_INST;
  wire [21:0]DSP_ALU_INST_0;
  wire [7:0]O;
  wire [5:0]P;
  wire [9:0]Q;
  wire [6:0]S;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1793_ce;
  wire [7:0]if_din;
  wire [0:0]\q_tmp_reg[7] ;
  wire [7:0]trunc_ln674_reg_2128_pp1_iter7_reg;
  wire [0:0]\trunc_ln674_reg_2128_pp1_iter7_reg_reg[7]__0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_10s_12ns_22s_23_4_1_DSP48_3_14 resizeTry_mac_muladd_10s_12ns_22s_23_4_1_DSP48_3_U
       (.CO(CO),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1793_ce(grp_fu_1793_ce),
        .if_din(if_din),
        .\q_tmp_reg[7] (\q_tmp_reg[7] ),
        .trunc_ln674_reg_2128_pp1_iter7_reg(trunc_ln674_reg_2128_pp1_iter7_reg),
        .\trunc_ln674_reg_2128_pp1_iter7_reg_reg[7]__0 (\trunc_ln674_reg_2128_pp1_iter7_reg_reg[7]__0 ));
endmodule

(* ORIG_REF_NAME = "resizeTry_mac_muladd_10s_12ns_22s_23_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_10s_12ns_22s_23_4_1_3
   (P,
    if_din,
    S,
    \p_Result_1_reg_2155_pp1_iter7_reg_reg[7]__0 ,
    ap_block_pp1_stage0_subdone,
    grp_fu_1793_ce,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    O,
    \q_tmp_reg[15] ,
    p_Result_1_reg_2155_pp1_iter7_reg,
    CO);
  output [5:0]P;
  output [7:0]if_din;
  output [6:0]S;
  output [0:0]\p_Result_1_reg_2155_pp1_iter7_reg_reg[7]__0 ;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1793_ce;
  input ap_clk;
  input [11:0]DSP_ALU_INST;
  input [9:0]Q;
  input [21:0]DSP_ALU_INST_0;
  input [7:0]O;
  input [0:0]\q_tmp_reg[15] ;
  input [7:0]p_Result_1_reg_2155_pp1_iter7_reg;
  input [0:0]CO;

  wire [0:0]CO;
  wire [11:0]DSP_ALU_INST;
  wire [21:0]DSP_ALU_INST_0;
  wire [7:0]O;
  wire [5:0]P;
  wire [9:0]Q;
  wire [6:0]S;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1793_ce;
  wire [7:0]if_din;
  wire [7:0]p_Result_1_reg_2155_pp1_iter7_reg;
  wire [0:0]\p_Result_1_reg_2155_pp1_iter7_reg_reg[7]__0 ;
  wire [0:0]\q_tmp_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_10s_12ns_22s_23_4_1_DSP48_3_13 resizeTry_mac_muladd_10s_12ns_22s_23_4_1_DSP48_3_U
       (.CO(CO),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1793_ce(grp_fu_1793_ce),
        .if_din(if_din),
        .p_Result_1_reg_2155_pp1_iter7_reg(p_Result_1_reg_2155_pp1_iter7_reg),
        .\p_Result_1_reg_2155_pp1_iter7_reg_reg[7]__0 (\p_Result_1_reg_2155_pp1_iter7_reg_reg[7]__0 ),
        .\q_tmp_reg[15] (\q_tmp_reg[15] ));
endmodule

(* ORIG_REF_NAME = "resizeTry_mac_muladd_10s_12ns_22s_23_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_10s_12ns_22s_23_4_1_4
   (P,
    ap_block_pp1_stage0_subdone,
    grp_fu_1793_ce,
    if_din,
    S,
    \p_Result_9_reg_2175_pp1_iter7_reg_reg[7]__0 ,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    ap_block_pp1_stage0_11001__4,
    \j_1_reg_439_pp1_iter1_reg_reg[0] ,
    O,
    \q_tmp_reg[23] ,
    p_Result_9_reg_2175_pp1_iter7_reg,
    CO);
  output [5:0]P;
  output ap_block_pp1_stage0_subdone;
  output grp_fu_1793_ce;
  output [7:0]if_din;
  output [6:0]S;
  output [0:0]\p_Result_9_reg_2175_pp1_iter7_reg_reg[7]__0 ;
  input ap_clk;
  input [11:0]DSP_ALU_INST;
  input [9:0]Q;
  input [21:0]DSP_ALU_INST_0;
  input ap_block_pp1_stage0_11001__4;
  input [0:0]\j_1_reg_439_pp1_iter1_reg_reg[0] ;
  input [7:0]O;
  input [0:0]\q_tmp_reg[23] ;
  input [7:0]p_Result_9_reg_2175_pp1_iter7_reg;
  input [0:0]CO;

  wire [0:0]CO;
  wire [11:0]DSP_ALU_INST;
  wire [21:0]DSP_ALU_INST_0;
  wire [7:0]O;
  wire [5:0]P;
  wire [9:0]Q;
  wire [6:0]S;
  wire ap_block_pp1_stage0_11001__4;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1793_ce;
  wire [7:0]if_din;
  wire [0:0]\j_1_reg_439_pp1_iter1_reg_reg[0] ;
  wire [7:0]p_Result_9_reg_2175_pp1_iter7_reg;
  wire [0:0]\p_Result_9_reg_2175_pp1_iter7_reg_reg[7]__0 ;
  wire [0:0]\q_tmp_reg[23] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_10s_12ns_22s_23_4_1_DSP48_3 resizeTry_mac_muladd_10s_12ns_22s_23_4_1_DSP48_3_U
       (.CEP(grp_fu_1793_ce),
        .CO(CO),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_block_pp1_stage0_11001__4(ap_block_pp1_stage0_11001__4),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .\j_1_reg_439_pp1_iter1_reg_reg[0] (\j_1_reg_439_pp1_iter1_reg_reg[0] ),
        .p_Result_9_reg_2175_pp1_iter7_reg(p_Result_9_reg_2175_pp1_iter7_reg),
        .\p_Result_9_reg_2175_pp1_iter7_reg_reg[7]__0 (\p_Result_9_reg_2175_pp1_iter7_reg_reg[7]__0 ),
        .\q_tmp_reg[23] (\q_tmp_reg[23] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_10s_12ns_22s_23_4_1_DSP48_3
   (P,
    ap_block_pp1_stage0_subdone,
    CEP,
    if_din,
    S,
    \p_Result_9_reg_2175_pp1_iter7_reg_reg[7]__0 ,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    ap_block_pp1_stage0_11001__4,
    \j_1_reg_439_pp1_iter1_reg_reg[0] ,
    O,
    \q_tmp_reg[23] ,
    p_Result_9_reg_2175_pp1_iter7_reg,
    CO);
  output [5:0]P;
  output ap_block_pp1_stage0_subdone;
  output CEP;
  output [7:0]if_din;
  output [6:0]S;
  output [0:0]\p_Result_9_reg_2175_pp1_iter7_reg_reg[7]__0 ;
  input ap_clk;
  input [11:0]DSP_ALU_INST;
  input [9:0]Q;
  input [21:0]DSP_ALU_INST_0;
  input ap_block_pp1_stage0_11001__4;
  input [0:0]\j_1_reg_439_pp1_iter1_reg_reg[0] ;
  input [7:0]O;
  input [0:0]\q_tmp_reg[23] ;
  input [7:0]p_Result_9_reg_2175_pp1_iter7_reg;
  input [0:0]CO;

  wire CEP;
  wire [0:0]CO;
  wire [11:0]DSP_ALU_INST;
  wire [21:0]DSP_ALU_INST_0;
  wire [7:0]O;
  wire [5:0]P;
  wire [9:0]Q;
  wire [6:0]S;
  wire ap_block_pp1_stage0_11001__4;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire [7:0]if_din;
  wire [0:0]\j_1_reg_439_pp1_iter1_reg_reg[0] ;
  wire mem_reg_bram_0_i_42_n_4;
  wire mem_reg_bram_0_i_46_n_4;
  wire mem_reg_bram_1_i_7_n_4;
  wire mem_reg_bram_1_i_8_n_4;
  wire [7:0]p_Result_9_reg_2175_pp1_iter7_reg;
  wire [0:0]\p_Result_9_reg_2175_pp1_iter7_reg_reg[7]__0 ;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [0:0]\q_tmp_reg[23] ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_8_fu_1604_p2_carry__0_i_1
       (.I0(p_Result_9_reg_2175_pp1_iter7_reg[7]),
        .I1(p_reg_reg_n_92),
        .O(\p_Result_9_reg_2175_pp1_iter7_reg_reg[7]__0 ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_8_fu_1604_p2_carry_i_1
       (.I0(p_Result_9_reg_2175_pp1_iter7_reg[6]),
        .I1(p_reg_reg_n_93),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_8_fu_1604_p2_carry_i_2
       (.I0(p_Result_9_reg_2175_pp1_iter7_reg[5]),
        .I1(p_reg_reg_n_94),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_8_fu_1604_p2_carry_i_3
       (.I0(p_Result_9_reg_2175_pp1_iter7_reg[4]),
        .I1(p_reg_reg_n_95),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_8_fu_1604_p2_carry_i_4
       (.I0(p_Result_9_reg_2175_pp1_iter7_reg[3]),
        .I1(p_reg_reg_n_96),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_8_fu_1604_p2_carry_i_5
       (.I0(p_Result_9_reg_2175_pp1_iter7_reg[2]),
        .I1(p_reg_reg_n_97),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_8_fu_1604_p2_carry_i_6
       (.I0(p_Result_9_reg_2175_pp1_iter7_reg[1]),
        .I1(p_reg_reg_n_98),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_8_fu_1604_p2_carry_i_7
       (.I0(p_Result_9_reg_2175_pp1_iter7_reg[0]),
        .I1(p_reg_reg_n_99),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp1_iter2_i_1
       (.I0(ap_block_pp1_stage0_11001__4),
        .O(ap_block_pp1_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln388_reg_2020[0]_i_1 
       (.I0(\j_1_reg_439_pp1_iter1_reg_reg[0] ),
        .I1(ap_block_pp1_stage0_11001__4),
        .O(CEP));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_bram_0_i_28
       (.I0(mem_reg_bram_0_i_42_n_4),
        .I1(CO),
        .I2(O[1]),
        .I3(O[2]),
        .O(if_din[1]));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_bram_0_i_29
       (.I0(mem_reg_bram_0_i_42_n_4),
        .I1(CO),
        .I2(O[1]),
        .O(if_din[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_bram_0_i_42
       (.I0(mem_reg_bram_0_i_46_n_4),
        .I1(p_reg_reg_n_105),
        .I2(p_reg_reg_n_104),
        .I3(p_reg_reg_n_107),
        .I4(p_reg_reg_n_106),
        .O(mem_reg_bram_0_i_42_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_bram_0_i_46
       (.I0(p_reg_reg_n_101),
        .I1(O[0]),
        .I2(p_reg_reg_n_103),
        .I3(p_reg_reg_n_102),
        .I4(p_reg_reg_n_108),
        .I5(p_reg_reg_n_109),
        .O(mem_reg_bram_0_i_46_n_4));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hBF40FF00)) 
    mem_reg_bram_1_i_1
       (.I0(mem_reg_bram_1_i_7_n_4),
        .I1(O[6]),
        .I2(O[7]),
        .I3(\q_tmp_reg[23] ),
        .I4(mem_reg_bram_0_i_42_n_4),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_bram_1_i_2
       (.I0(mem_reg_bram_1_i_7_n_4),
        .I1(O[6]),
        .I2(mem_reg_bram_0_i_42_n_4),
        .I3(O[7]),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_bram_1_i_3
       (.I0(mem_reg_bram_0_i_42_n_4),
        .I1(mem_reg_bram_1_i_7_n_4),
        .I2(O[6]),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_bram_1_i_4
       (.I0(mem_reg_bram_0_i_42_n_4),
        .I1(mem_reg_bram_1_i_8_n_4),
        .I2(O[5]),
        .O(if_din[4]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_bram_1_i_5
       (.I0(mem_reg_bram_0_i_42_n_4),
        .I1(O[2]),
        .I2(CO),
        .I3(O[1]),
        .I4(O[3]),
        .I5(O[4]),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    mem_reg_bram_1_i_6
       (.I0(mem_reg_bram_0_i_42_n_4),
        .I1(O[1]),
        .I2(CO),
        .I3(O[2]),
        .I4(O[3]),
        .O(if_din[2]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    mem_reg_bram_1_i_7
       (.I0(O[4]),
        .I1(O[2]),
        .I2(CO),
        .I3(O[1]),
        .I4(O[3]),
        .I5(O[5]),
        .O(mem_reg_bram_1_i_7_n_4));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    mem_reg_bram_1_i_8
       (.I0(O[3]),
        .I1(O[1]),
        .I2(CO),
        .I3(O[2]),
        .I4(O[4]),
        .O(mem_reg_bram_1_i_8_n_4));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp1_stage0_subdone),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,P[5:1],p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,P[0],p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "resizeTry_mac_muladd_10s_12ns_22s_23_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_10s_12ns_22s_23_4_1_DSP48_3_13
   (P,
    if_din,
    S,
    \p_Result_1_reg_2155_pp1_iter7_reg_reg[7]__0 ,
    ap_block_pp1_stage0_subdone,
    grp_fu_1793_ce,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    O,
    \q_tmp_reg[15] ,
    p_Result_1_reg_2155_pp1_iter7_reg,
    CO);
  output [5:0]P;
  output [7:0]if_din;
  output [6:0]S;
  output [0:0]\p_Result_1_reg_2155_pp1_iter7_reg_reg[7]__0 ;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1793_ce;
  input ap_clk;
  input [11:0]DSP_ALU_INST;
  input [9:0]Q;
  input [21:0]DSP_ALU_INST_0;
  input [7:0]O;
  input [0:0]\q_tmp_reg[15] ;
  input [7:0]p_Result_1_reg_2155_pp1_iter7_reg;
  input [0:0]CO;

  wire [0:0]CO;
  wire [11:0]DSP_ALU_INST;
  wire [21:0]DSP_ALU_INST_0;
  wire [7:0]O;
  wire [5:0]P;
  wire [9:0]Q;
  wire [6:0]S;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1793_ce;
  wire [7:0]if_din;
  wire mem_reg_bram_0_i_36_n_4;
  wire mem_reg_bram_0_i_37_n_4;
  wire mem_reg_bram_0_i_38_n_4;
  wire mem_reg_bram_0_i_44_n_4;
  wire [7:0]p_Result_1_reg_2155_pp1_iter7_reg;
  wire [0:0]\p_Result_1_reg_2155_pp1_iter7_reg_reg[7]__0 ;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [0:0]\q_tmp_reg[15] ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_5_fu_1534_p2_carry__0_i_1
       (.I0(p_Result_1_reg_2155_pp1_iter7_reg[7]),
        .I1(p_reg_reg_n_92),
        .O(\p_Result_1_reg_2155_pp1_iter7_reg_reg[7]__0 ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_5_fu_1534_p2_carry_i_1
       (.I0(p_Result_1_reg_2155_pp1_iter7_reg[6]),
        .I1(p_reg_reg_n_93),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_5_fu_1534_p2_carry_i_2
       (.I0(p_Result_1_reg_2155_pp1_iter7_reg[5]),
        .I1(p_reg_reg_n_94),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_5_fu_1534_p2_carry_i_3
       (.I0(p_Result_1_reg_2155_pp1_iter7_reg[4]),
        .I1(p_reg_reg_n_95),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_5_fu_1534_p2_carry_i_4
       (.I0(p_Result_1_reg_2155_pp1_iter7_reg[3]),
        .I1(p_reg_reg_n_96),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_5_fu_1534_p2_carry_i_5
       (.I0(p_Result_1_reg_2155_pp1_iter7_reg[2]),
        .I1(p_reg_reg_n_97),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_5_fu_1534_p2_carry_i_6
       (.I0(p_Result_1_reg_2155_pp1_iter7_reg[1]),
        .I1(p_reg_reg_n_98),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_5_fu_1534_p2_carry_i_7
       (.I0(p_Result_1_reg_2155_pp1_iter7_reg[0]),
        .I1(p_reg_reg_n_99),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hBF40FF00)) 
    mem_reg_bram_0_i_12__0
       (.I0(mem_reg_bram_0_i_36_n_4),
        .I1(O[6]),
        .I2(O[7]),
        .I3(\q_tmp_reg[15] ),
        .I4(mem_reg_bram_0_i_37_n_4),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_bram_0_i_13__0
       (.I0(mem_reg_bram_0_i_36_n_4),
        .I1(O[6]),
        .I2(mem_reg_bram_0_i_37_n_4),
        .I3(O[7]),
        .O(if_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_bram_0_i_14__0
       (.I0(mem_reg_bram_0_i_37_n_4),
        .I1(mem_reg_bram_0_i_36_n_4),
        .I2(O[6]),
        .O(if_din[5]));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_bram_0_i_15__0
       (.I0(mem_reg_bram_0_i_37_n_4),
        .I1(mem_reg_bram_0_i_38_n_4),
        .I2(O[5]),
        .O(if_din[4]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_bram_0_i_16__0
       (.I0(mem_reg_bram_0_i_37_n_4),
        .I1(O[2]),
        .I2(CO),
        .I3(O[1]),
        .I4(O[3]),
        .I5(O[4]),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    mem_reg_bram_0_i_17__0
       (.I0(mem_reg_bram_0_i_37_n_4),
        .I1(O[1]),
        .I2(CO),
        .I3(O[2]),
        .I4(O[3]),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_bram_0_i_18__0
       (.I0(mem_reg_bram_0_i_37_n_4),
        .I1(CO),
        .I2(O[1]),
        .I3(O[2]),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_bram_0_i_19__0
       (.I0(mem_reg_bram_0_i_37_n_4),
        .I1(CO),
        .I2(O[1]),
        .O(if_din[0]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    mem_reg_bram_0_i_36
       (.I0(O[4]),
        .I1(O[2]),
        .I2(CO),
        .I3(O[1]),
        .I4(O[3]),
        .I5(O[5]),
        .O(mem_reg_bram_0_i_36_n_4));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_bram_0_i_37
       (.I0(mem_reg_bram_0_i_44_n_4),
        .I1(p_reg_reg_n_105),
        .I2(p_reg_reg_n_104),
        .I3(p_reg_reg_n_107),
        .I4(p_reg_reg_n_106),
        .O(mem_reg_bram_0_i_37_n_4));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    mem_reg_bram_0_i_38
       (.I0(O[3]),
        .I1(O[1]),
        .I2(CO),
        .I3(O[2]),
        .I4(O[4]),
        .O(mem_reg_bram_0_i_38_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_bram_0_i_44
       (.I0(p_reg_reg_n_101),
        .I1(O[0]),
        .I2(p_reg_reg_n_103),
        .I3(p_reg_reg_n_102),
        .I4(p_reg_reg_n_108),
        .I5(p_reg_reg_n_109),
        .O(mem_reg_bram_0_i_44_n_4));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp1_stage0_subdone),
        .CEA2(grp_fu_1793_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1793_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1793_ce),
        .CEP(grp_fu_1793_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,P[5:1],p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,P[0],p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "resizeTry_mac_muladd_10s_12ns_22s_23_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_10s_12ns_22s_23_4_1_DSP48_3_14
   (P,
    if_din,
    S,
    \trunc_ln674_reg_2128_pp1_iter7_reg_reg[7]__0 ,
    ap_block_pp1_stage0_subdone,
    grp_fu_1793_ce,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    O,
    \q_tmp_reg[7] ,
    trunc_ln674_reg_2128_pp1_iter7_reg,
    CO);
  output [5:0]P;
  output [7:0]if_din;
  output [6:0]S;
  output [0:0]\trunc_ln674_reg_2128_pp1_iter7_reg_reg[7]__0 ;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1793_ce;
  input ap_clk;
  input [11:0]DSP_ALU_INST;
  input [9:0]Q;
  input [21:0]DSP_ALU_INST_0;
  input [7:0]O;
  input [0:0]\q_tmp_reg[7] ;
  input [7:0]trunc_ln674_reg_2128_pp1_iter7_reg;
  input [0:0]CO;

  wire [0:0]CO;
  wire [11:0]DSP_ALU_INST;
  wire [21:0]DSP_ALU_INST_0;
  wire [7:0]O;
  wire [5:0]P;
  wire [9:0]Q;
  wire [6:0]S;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1793_ce;
  wire [7:0]if_din;
  wire mem_reg_bram_0_i_39_n_4;
  wire mem_reg_bram_0_i_40_n_4;
  wire mem_reg_bram_0_i_41_n_4;
  wire mem_reg_bram_0_i_45_n_4;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [0:0]\q_tmp_reg[7] ;
  wire [7:0]trunc_ln674_reg_2128_pp1_iter7_reg;
  wire [0:0]\trunc_ln674_reg_2128_pp1_iter7_reg_reg[7]__0 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_2_fu_1464_p2_carry__0_i_1
       (.I0(trunc_ln674_reg_2128_pp1_iter7_reg[7]),
        .I1(p_reg_reg_n_92),
        .O(\trunc_ln674_reg_2128_pp1_iter7_reg_reg[7]__0 ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_2_fu_1464_p2_carry_i_1
       (.I0(trunc_ln674_reg_2128_pp1_iter7_reg[6]),
        .I1(p_reg_reg_n_93),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_2_fu_1464_p2_carry_i_2
       (.I0(trunc_ln674_reg_2128_pp1_iter7_reg[5]),
        .I1(p_reg_reg_n_94),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_2_fu_1464_p2_carry_i_3
       (.I0(trunc_ln674_reg_2128_pp1_iter7_reg[4]),
        .I1(p_reg_reg_n_95),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_2_fu_1464_p2_carry_i_4
       (.I0(trunc_ln674_reg_2128_pp1_iter7_reg[3]),
        .I1(p_reg_reg_n_96),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_2_fu_1464_p2_carry_i_5
       (.I0(trunc_ln674_reg_2128_pp1_iter7_reg[2]),
        .I1(p_reg_reg_n_97),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_2_fu_1464_p2_carry_i_6
       (.I0(trunc_ln674_reg_2128_pp1_iter7_reg[1]),
        .I1(p_reg_reg_n_98),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1192_2_fu_1464_p2_carry_i_7
       (.I0(trunc_ln674_reg_2128_pp1_iter7_reg[0]),
        .I1(p_reg_reg_n_99),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hBF40FF00)) 
    mem_reg_bram_0_i_20__0
       (.I0(mem_reg_bram_0_i_39_n_4),
        .I1(O[6]),
        .I2(O[7]),
        .I3(\q_tmp_reg[7] ),
        .I4(mem_reg_bram_0_i_40_n_4),
        .O(if_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_bram_0_i_21__0
       (.I0(mem_reg_bram_0_i_39_n_4),
        .I1(O[6]),
        .I2(mem_reg_bram_0_i_40_n_4),
        .I3(O[7]),
        .O(if_din[6]));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_bram_0_i_22
       (.I0(mem_reg_bram_0_i_40_n_4),
        .I1(mem_reg_bram_0_i_39_n_4),
        .I2(O[6]),
        .O(if_din[5]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_bram_0_i_23
       (.I0(mem_reg_bram_0_i_40_n_4),
        .I1(mem_reg_bram_0_i_41_n_4),
        .I2(O[5]),
        .O(if_din[4]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_bram_0_i_24
       (.I0(mem_reg_bram_0_i_40_n_4),
        .I1(O[2]),
        .I2(CO),
        .I3(O[1]),
        .I4(O[3]),
        .I5(O[4]),
        .O(if_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    mem_reg_bram_0_i_25
       (.I0(mem_reg_bram_0_i_40_n_4),
        .I1(O[1]),
        .I2(CO),
        .I3(O[2]),
        .I4(O[3]),
        .O(if_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_bram_0_i_26
       (.I0(mem_reg_bram_0_i_40_n_4),
        .I1(CO),
        .I2(O[1]),
        .I3(O[2]),
        .O(if_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_bram_0_i_27
       (.I0(mem_reg_bram_0_i_40_n_4),
        .I1(CO),
        .I2(O[1]),
        .O(if_din[0]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    mem_reg_bram_0_i_39
       (.I0(O[4]),
        .I1(O[2]),
        .I2(CO),
        .I3(O[1]),
        .I4(O[3]),
        .I5(O[5]),
        .O(mem_reg_bram_0_i_39_n_4));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_bram_0_i_40
       (.I0(mem_reg_bram_0_i_45_n_4),
        .I1(p_reg_reg_n_105),
        .I2(p_reg_reg_n_104),
        .I3(p_reg_reg_n_107),
        .I4(p_reg_reg_n_106),
        .O(mem_reg_bram_0_i_40_n_4));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    mem_reg_bram_0_i_41
       (.I0(O[3]),
        .I1(O[1]),
        .I2(CO),
        .I3(O[2]),
        .I4(O[4]),
        .O(mem_reg_bram_0_i_41_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_bram_0_i_45
       (.I0(p_reg_reg_n_101),
        .I1(O[0]),
        .I2(p_reg_reg_n_103),
        .I3(p_reg_reg_n_102),
        .I4(p_reg_reg_n_108),
        .I5(p_reg_reg_n_109),
        .O(mem_reg_bram_0_i_45_n_4));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp1_stage0_subdone),
        .CEA2(grp_fu_1793_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1793_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1793_ce),
        .CEP(grp_fu_1793_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,P[5:1],p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,P[0],p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_9s_12ns_21s_22_4_1
   (P,
    CEA1,
    grp_fu_1793_ce,
    ap_block_pp1_stage0_subdone,
    ap_clk,
    Q,
    A,
    DSP_ALU_INST);
  output [21:0]P;
  input CEA1;
  input grp_fu_1793_ce;
  input ap_block_pp1_stage0_subdone;
  input ap_clk;
  input [11:0]Q;
  input [8:0]A;
  input [20:0]DSP_ALU_INST;

  wire [8:0]A;
  wire CEA1;
  wire [20:0]DSP_ALU_INST;
  wire [21:0]P;
  wire [11:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1793_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_9s_12ns_21s_22_4_1_DSP48_2_12 resizeTry_mac_muladd_9s_12ns_21s_22_4_1_DSP48_2_U
       (.A(A),
        .CEA1(CEA1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1793_ce(grp_fu_1793_ce));
endmodule

(* ORIG_REF_NAME = "resizeTry_mac_muladd_9s_12ns_21s_22_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_9s_12ns_21s_22_4_1_5
   (P,
    CEA1,
    grp_fu_1793_ce,
    ap_block_pp1_stage0_subdone,
    ap_clk,
    Q,
    A,
    DSP_ALU_INST);
  output [21:0]P;
  input CEA1;
  input grp_fu_1793_ce;
  input ap_block_pp1_stage0_subdone;
  input ap_clk;
  input [11:0]Q;
  input [8:0]A;
  input [20:0]DSP_ALU_INST;

  wire [8:0]A;
  wire CEA1;
  wire [20:0]DSP_ALU_INST;
  wire [21:0]P;
  wire [11:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1793_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_9s_12ns_21s_22_4_1_DSP48_2_11 resizeTry_mac_muladd_9s_12ns_21s_22_4_1_DSP48_2_U
       (.A(A),
        .CEA1(CEA1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1793_ce(grp_fu_1793_ce));
endmodule

(* ORIG_REF_NAME = "resizeTry_mac_muladd_9s_12ns_21s_22_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_9s_12ns_21s_22_4_1_6
   (P,
    CEA1,
    grp_fu_1793_ce,
    ap_block_pp1_stage0_subdone,
    ap_clk,
    Q,
    A,
    DSP_ALU_INST,
    cmp282_reg_1988,
    and_ln486_1_reg_2044_pp1_iter2_reg,
    ap_block_pp1_stage0_11001__4);
  output [21:0]P;
  output CEA1;
  input grp_fu_1793_ce;
  input ap_block_pp1_stage0_subdone;
  input ap_clk;
  input [11:0]Q;
  input [8:0]A;
  input [20:0]DSP_ALU_INST;
  input cmp282_reg_1988;
  input and_ln486_1_reg_2044_pp1_iter2_reg;
  input ap_block_pp1_stage0_11001__4;

  wire [8:0]A;
  wire CEA1;
  wire [20:0]DSP_ALU_INST;
  wire [21:0]P;
  wire [11:0]Q;
  wire and_ln486_1_reg_2044_pp1_iter2_reg;
  wire ap_block_pp1_stage0_11001__4;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire cmp282_reg_1988;
  wire grp_fu_1793_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_9s_12ns_21s_22_4_1_DSP48_2 resizeTry_mac_muladd_9s_12ns_21s_22_4_1_DSP48_2_U
       (.A(A),
        .CEA1(CEA1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .and_ln486_1_reg_2044_pp1_iter2_reg(and_ln486_1_reg_2044_pp1_iter2_reg),
        .ap_block_pp1_stage0_11001__4(ap_block_pp1_stage0_11001__4),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .cmp282_reg_1988(cmp282_reg_1988),
        .grp_fu_1793_ce(grp_fu_1793_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_9s_12ns_21s_22_4_1_DSP48_2
   (P,
    CEA1,
    grp_fu_1793_ce,
    ap_block_pp1_stage0_subdone,
    ap_clk,
    Q,
    A,
    DSP_ALU_INST,
    cmp282_reg_1988,
    and_ln486_1_reg_2044_pp1_iter2_reg,
    ap_block_pp1_stage0_11001__4);
  output [21:0]P;
  output CEA1;
  input grp_fu_1793_ce;
  input ap_block_pp1_stage0_subdone;
  input ap_clk;
  input [11:0]Q;
  input [8:0]A;
  input [20:0]DSP_ALU_INST;
  input cmp282_reg_1988;
  input and_ln486_1_reg_2044_pp1_iter2_reg;
  input ap_block_pp1_stage0_11001__4;

  wire [8:0]A;
  wire CEA1;
  wire [20:0]DSP_ALU_INST;
  wire [21:0]P;
  wire [11:0]Q;
  wire and_ln486_1_reg_2044_pp1_iter2_reg;
  wire ap_block_pp1_stage0_11001__4;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire cmp282_reg_1988;
  wire grp_fu_1793_ce;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(grp_fu_1793_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp1_stage0_subdone),
        .CEB2(grp_fu_1793_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1793_ce),
        .CEP(grp_fu_1793_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_reg_reg_i_1__0
       (.I0(cmp282_reg_1988),
        .I1(and_ln486_1_reg_2044_pp1_iter2_reg),
        .I2(ap_block_pp1_stage0_11001__4),
        .O(CEA1));
endmodule

(* ORIG_REF_NAME = "resizeTry_mac_muladd_9s_12ns_21s_22_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_9s_12ns_21s_22_4_1_DSP48_2_11
   (P,
    CEA1,
    grp_fu_1793_ce,
    ap_block_pp1_stage0_subdone,
    ap_clk,
    Q,
    A,
    DSP_ALU_INST);
  output [21:0]P;
  input CEA1;
  input grp_fu_1793_ce;
  input ap_block_pp1_stage0_subdone;
  input ap_clk;
  input [11:0]Q;
  input [8:0]A;
  input [20:0]DSP_ALU_INST;

  wire [8:0]A;
  wire CEA1;
  wire [20:0]DSP_ALU_INST;
  wire [21:0]P;
  wire [11:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1793_ce;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(grp_fu_1793_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp1_stage0_subdone),
        .CEB2(grp_fu_1793_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1793_ce),
        .CEP(grp_fu_1793_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "resizeTry_mac_muladd_9s_12ns_21s_22_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_9s_12ns_21s_22_4_1_DSP48_2_12
   (P,
    CEA1,
    grp_fu_1793_ce,
    ap_block_pp1_stage0_subdone,
    ap_clk,
    Q,
    A,
    DSP_ALU_INST);
  output [21:0]P;
  input CEA1;
  input grp_fu_1793_ce;
  input ap_block_pp1_stage0_subdone;
  input ap_clk;
  input [11:0]Q;
  input [8:0]A;
  input [20:0]DSP_ALU_INST;

  wire [8:0]A;
  wire CEA1;
  wire [20:0]DSP_ALU_INST;
  wire [21:0]P;
  wire [11:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1793_ce;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST[20],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(grp_fu_1793_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp1_stage0_subdone),
        .CEB2(grp_fu_1793_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1793_ce),
        .CEP(grp_fu_1793_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_34ns_42s_74_1_1
   (O,
    p_carry__2_i_8,
    p_carry__6_i_2,
    p_carry__3_i_8,
    S,
    p_carry__5,
    p_carry__4,
    p_carry__3,
    p_carry__3_0,
    p_carry__3_1,
    p_carry__3_2,
    p_carry__1,
    \zext_ln703_reg_1928_reg[7] ,
    \zext_ln703_reg_1928_reg[15] ,
    \zext_ln703_reg_1928_reg[19] ,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    output_rows_count_reg_415_reg,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3,
    zext_ln703_reg_1928);
  output [7:0]O;
  output [7:0]p_carry__2_i_8;
  output [20:0]p_carry__6_i_2;
  output [3:0]p_carry__3_i_8;
  output [5:0]S;
  output [7:0]p_carry__5;
  output [6:0]p_carry__4;
  output [0:0]p_carry__3;
  output [0:0]p_carry__3_0;
  output [7:0]p_carry__3_1;
  output [7:0]p_carry__3_2;
  output p_carry__1;
  output [7:0]\zext_ln703_reg_1928_reg[7] ;
  output [7:0]\zext_ln703_reg_1928_reg[15] ;
  output [3:0]\zext_ln703_reg_1928_reg[19] ;
  input [10:0]Q;
  input DSP_A_B_DATA_INST;
  input [0:0]DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input [19:0]output_rows_count_reg_415_reg;
  input [33:0]DSP_A_B_DATA_INST_2;
  input [9:0]DSP_A_B_DATA_INST_3;
  input [23:0]zext_ln703_reg_1928;

  wire DSP_A_B_DATA_INST;
  wire [0:0]DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire [33:0]DSP_A_B_DATA_INST_2;
  wire [9:0]DSP_A_B_DATA_INST_3;
  wire [7:0]O;
  wire [10:0]Q;
  wire [5:0]S;
  wire [19:0]output_rows_count_reg_415_reg;
  wire p_carry__1;
  wire [7:0]p_carry__2_i_8;
  wire [0:0]p_carry__3;
  wire [0:0]p_carry__3_0;
  wire [7:0]p_carry__3_1;
  wire [7:0]p_carry__3_2;
  wire [3:0]p_carry__3_i_8;
  wire [6:0]p_carry__4;
  wire [7:0]p_carry__5;
  wire [20:0]p_carry__6_i_2;
  wire [23:0]zext_ln703_reg_1928;
  wire [7:0]\zext_ln703_reg_1928_reg[15] ;
  wire [3:0]\zext_ln703_reg_1928_reg[19] ;
  wire [7:0]\zext_ln703_reg_1928_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_34ns_42s_74_1_1_Multiplier_1 resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U
       (.DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_2),
        .DSP_A_B_DATA_INST_3(DSP_A_B_DATA_INST_3),
        .O(O),
        .Q(Q),
        .S(S),
        .output_rows_count_reg_415_reg(output_rows_count_reg_415_reg),
        .p_carry__1_0(p_carry__1),
        .p_carry__2_i_8_0(p_carry__2_i_8),
        .p_carry__3_0(p_carry__3),
        .p_carry__3_1(p_carry__3_0),
        .p_carry__3_2(p_carry__3_1),
        .p_carry__3_3(p_carry__3_2),
        .p_carry__3_i_8_0(p_carry__3_i_8),
        .p_carry__4_0(p_carry__4),
        .p_carry__5_0(p_carry__5),
        .p_carry__6_i_2_0(p_carry__6_i_2),
        .zext_ln703_reg_1928(zext_ln703_reg_1928),
        .\zext_ln703_reg_1928_reg[15] (\zext_ln703_reg_1928_reg[15] ),
        .\zext_ln703_reg_1928_reg[19] (\zext_ln703_reg_1928_reg[19] ),
        .\zext_ln703_reg_1928_reg[7] (\zext_ln703_reg_1928_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_34ns_42s_74_1_1_Multiplier_1
   (O,
    p_carry__2_i_8_0,
    p_carry__6_i_2_0,
    p_carry__3_i_8_0,
    S,
    p_carry__5_0,
    p_carry__4_0,
    p_carry__3_0,
    p_carry__3_1,
    p_carry__3_2,
    p_carry__3_3,
    p_carry__1_0,
    \zext_ln703_reg_1928_reg[7] ,
    \zext_ln703_reg_1928_reg[15] ,
    \zext_ln703_reg_1928_reg[19] ,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    output_rows_count_reg_415_reg,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3,
    zext_ln703_reg_1928);
  output [7:0]O;
  output [7:0]p_carry__2_i_8_0;
  output [20:0]p_carry__6_i_2_0;
  output [3:0]p_carry__3_i_8_0;
  output [5:0]S;
  output [7:0]p_carry__5_0;
  output [6:0]p_carry__4_0;
  output [0:0]p_carry__3_0;
  output [0:0]p_carry__3_1;
  output [7:0]p_carry__3_2;
  output [7:0]p_carry__3_3;
  output p_carry__1_0;
  output [7:0]\zext_ln703_reg_1928_reg[7] ;
  output [7:0]\zext_ln703_reg_1928_reg[15] ;
  output [3:0]\zext_ln703_reg_1928_reg[19] ;
  input [10:0]Q;
  input DSP_A_B_DATA_INST;
  input [0:0]DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input [19:0]output_rows_count_reg_415_reg;
  input [33:0]DSP_A_B_DATA_INST_2;
  input [9:0]DSP_A_B_DATA_INST_3;
  input [23:0]zext_ln703_reg_1928;

  wire DSP_A_B_DATA_INST;
  wire [0:0]DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire [33:0]DSP_A_B_DATA_INST_2;
  wire [9:0]DSP_A_B_DATA_INST_3;
  wire [7:0]O;
  wire [10:0]Q;
  wire [5:0]S;
  wire [41:22]b;
  wire [33:0]grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale;
  wire [19:0]output_rows_count_reg_415_reg;
  wire p__0_n_100;
  wire p__0_n_101;
  wire p__0_n_102;
  wire p__0_n_103;
  wire p__0_n_104;
  wire p__0_n_105;
  wire p__0_n_106;
  wire p__0_n_107;
  wire p__0_n_108;
  wire p__0_n_109;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p__0_n_85;
  wire p__0_n_86;
  wire p__0_n_87;
  wire p__0_n_88;
  wire p__0_n_89;
  wire p__0_n_90;
  wire p__0_n_91;
  wire p__0_n_92;
  wire p__0_n_93;
  wire p__0_n_94;
  wire p__0_n_95;
  wire p__0_n_96;
  wire p__0_n_97;
  wire p__0_n_98;
  wire p__0_n_99;
  wire p__1_n_100;
  wire p__1_n_101;
  wire p__1_n_102;
  wire p__1_n_103;
  wire p__1_n_104;
  wire p__1_n_105;
  wire p__1_n_106;
  wire p__1_n_107;
  wire p__1_n_108;
  wire p__1_n_109;
  wire p__1_n_110;
  wire p__1_n_111;
  wire p__1_n_112;
  wire p__1_n_113;
  wire p__1_n_114;
  wire p__1_n_115;
  wire p__1_n_116;
  wire p__1_n_117;
  wire p__1_n_118;
  wire p__1_n_119;
  wire p__1_n_120;
  wire p__1_n_121;
  wire p__1_n_122;
  wire p__1_n_123;
  wire p__1_n_124;
  wire p__1_n_125;
  wire p__1_n_126;
  wire p__1_n_127;
  wire p__1_n_128;
  wire p__1_n_129;
  wire p__1_n_130;
  wire p__1_n_131;
  wire p__1_n_132;
  wire p__1_n_133;
  wire p__1_n_134;
  wire p__1_n_135;
  wire p__1_n_136;
  wire p__1_n_137;
  wire p__1_n_138;
  wire p__1_n_139;
  wire p__1_n_140;
  wire p__1_n_141;
  wire p__1_n_142;
  wire p__1_n_143;
  wire p__1_n_144;
  wire p__1_n_145;
  wire p__1_n_146;
  wire p__1_n_147;
  wire p__1_n_148;
  wire p__1_n_149;
  wire p__1_n_150;
  wire p__1_n_151;
  wire p__1_n_152;
  wire p__1_n_153;
  wire p__1_n_154;
  wire p__1_n_155;
  wire p__1_n_156;
  wire p__1_n_157;
  wire p__1_n_62;
  wire p__1_n_63;
  wire p__1_n_64;
  wire p__1_n_65;
  wire p__1_n_66;
  wire p__1_n_67;
  wire p__1_n_68;
  wire p__1_n_69;
  wire p__1_n_70;
  wire p__1_n_71;
  wire p__1_n_72;
  wire p__1_n_73;
  wire p__1_n_74;
  wire p__1_n_75;
  wire p__1_n_76;
  wire p__1_n_77;
  wire p__1_n_78;
  wire p__1_n_79;
  wire p__1_n_80;
  wire p__1_n_81;
  wire p__1_n_82;
  wire p__1_n_83;
  wire p__1_n_84;
  wire p__1_n_85;
  wire p__1_n_86;
  wire p__1_n_87;
  wire p__1_n_88;
  wire p__1_n_89;
  wire p__1_n_90;
  wire p__1_n_91;
  wire p__1_n_92;
  wire p__1_n_93;
  wire p__1_n_94;
  wire p__1_n_95;
  wire p__1_n_96;
  wire p__1_n_97;
  wire p__1_n_98;
  wire p__1_n_99;
  wire p__2_n_100;
  wire p__2_n_101;
  wire p__2_n_102;
  wire p__2_n_103;
  wire p__2_n_104;
  wire p__2_n_105;
  wire p__2_n_106;
  wire p__2_n_107;
  wire p__2_n_108;
  wire p__2_n_109;
  wire p__2_n_62;
  wire p__2_n_63;
  wire p__2_n_64;
  wire p__2_n_65;
  wire p__2_n_66;
  wire p__2_n_67;
  wire p__2_n_68;
  wire p__2_n_69;
  wire p__2_n_70;
  wire p__2_n_71;
  wire p__2_n_72;
  wire p__2_n_73;
  wire p__2_n_74;
  wire p__2_n_75;
  wire p__2_n_76;
  wire p__2_n_77;
  wire p__2_n_78;
  wire p__2_n_79;
  wire p__2_n_80;
  wire p__2_n_81;
  wire p__2_n_82;
  wire p__2_n_83;
  wire p__2_n_84;
  wire p__2_n_85;
  wire p__2_n_86;
  wire p__2_n_87;
  wire p__2_n_88;
  wire p__2_n_89;
  wire p__2_n_90;
  wire p__2_n_91;
  wire p__2_n_92;
  wire p__2_n_93;
  wire p__2_n_94;
  wire p__2_n_95;
  wire p__2_n_96;
  wire p__2_n_97;
  wire p__2_n_98;
  wire p__2_n_99;
  wire [73:73]p__3__0;
  wire p_carry__0_i_1_n_4;
  wire p_carry__0_i_2_n_4;
  wire p_carry__0_i_3_n_4;
  wire p_carry__0_i_4_n_4;
  wire p_carry__0_i_5_n_4;
  wire p_carry__0_i_6_n_4;
  wire p_carry__0_i_7_n_4;
  wire p_carry__0_i_8_n_4;
  wire p_carry__0_n_10;
  wire p_carry__0_n_11;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__0_n_8;
  wire p_carry__0_n_9;
  wire p_carry__1_0;
  wire p_carry__1_i_1_n_4;
  wire p_carry__1_i_2_n_4;
  wire p_carry__1_i_3_n_4;
  wire p_carry__1_i_4_n_4;
  wire p_carry__1_i_5_n_4;
  wire p_carry__1_i_6_n_4;
  wire p_carry__1_i_7_n_4;
  wire p_carry__1_i_8_n_4;
  wire p_carry__1_n_10;
  wire p_carry__1_n_11;
  wire p_carry__1_n_4;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry__1_n_8;
  wire p_carry__1_n_9;
  wire p_carry__2_i_1_n_4;
  wire p_carry__2_i_2_n_4;
  wire p_carry__2_i_3_n_4;
  wire p_carry__2_i_4_n_4;
  wire p_carry__2_i_5_n_4;
  wire p_carry__2_i_6_n_4;
  wire p_carry__2_i_7_n_4;
  wire [7:0]p_carry__2_i_8_0;
  wire p_carry__2_i_8_n_4;
  wire p_carry__2_n_10;
  wire p_carry__2_n_11;
  wire p_carry__2_n_4;
  wire p_carry__2_n_5;
  wire p_carry__2_n_6;
  wire p_carry__2_n_7;
  wire p_carry__2_n_8;
  wire p_carry__2_n_9;
  wire [0:0]p_carry__3_0;
  wire [0:0]p_carry__3_1;
  wire [7:0]p_carry__3_2;
  wire [7:0]p_carry__3_3;
  wire p_carry__3_i_1_n_4;
  wire p_carry__3_i_2_n_4;
  wire p_carry__3_i_3_n_4;
  wire p_carry__3_i_4_n_4;
  wire p_carry__3_i_5_n_4;
  wire p_carry__3_i_6_n_4;
  wire p_carry__3_i_7_n_4;
  wire [3:0]p_carry__3_i_8_0;
  wire p_carry__3_i_8_n_4;
  wire p_carry__3_n_10;
  wire p_carry__3_n_11;
  wire p_carry__3_n_4;
  wire p_carry__3_n_5;
  wire p_carry__3_n_6;
  wire p_carry__3_n_7;
  wire p_carry__3_n_8;
  wire p_carry__3_n_9;
  wire [6:0]p_carry__4_0;
  wire p_carry__4_i_1_n_4;
  wire p_carry__4_i_2_n_4;
  wire p_carry__4_i_3_n_4;
  wire p_carry__4_i_4_n_4;
  wire p_carry__4_i_5_n_4;
  wire p_carry__4_i_6_n_4;
  wire p_carry__4_i_7_n_4;
  wire p_carry__4_i_8_n_4;
  wire p_carry__4_n_10;
  wire p_carry__4_n_11;
  wire p_carry__4_n_4;
  wire p_carry__4_n_5;
  wire p_carry__4_n_6;
  wire p_carry__4_n_7;
  wire p_carry__4_n_8;
  wire p_carry__4_n_9;
  wire [7:0]p_carry__5_0;
  wire p_carry__5_i_1_n_4;
  wire p_carry__5_i_2_n_4;
  wire p_carry__5_i_3_n_4;
  wire p_carry__5_i_4_n_4;
  wire p_carry__5_i_5_n_4;
  wire p_carry__5_i_6_n_4;
  wire p_carry__5_i_7_n_4;
  wire p_carry__5_i_8_n_4;
  wire p_carry__5_i_9_n_4;
  wire p_carry__5_n_10;
  wire p_carry__5_n_11;
  wire p_carry__5_n_4;
  wire p_carry__5_n_5;
  wire p_carry__5_n_6;
  wire p_carry__5_n_7;
  wire p_carry__5_n_8;
  wire p_carry__5_n_9;
  wire p_carry__6_i_1_n_4;
  wire [20:0]p_carry__6_i_2_0;
  wire p_carry__6_i_2_n_4;
  wire p_carry__6_n_11;
  wire p_carry_i_1_n_4;
  wire p_carry_i_2_n_4;
  wire p_carry_i_3_n_4;
  wire p_carry_i_4_n_4;
  wire p_carry_i_5_n_4;
  wire p_carry_i_6_n_4;
  wire p_carry_i_7_n_4;
  wire p_carry_n_10;
  wire p_carry_n_11;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire p_carry_n_8;
  wire p_carry_n_9;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_156;
  wire p_n_157;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [23:0]zext_ln703_reg_1928;
  wire [7:0]\zext_ln703_reg_1928_reg[15] ;
  wire [3:0]\zext_ln703_reg_1928_reg[19] ;
  wire [7:0]\zext_ln703_reg_1928_reg[7] ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;
  wire NLW_p__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__1_OVERFLOW_UNCONNECTED;
  wire NLW_p__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p__1_XOROUT_UNCONNECTED;
  wire NLW_p__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__2_OVERFLOW_UNCONNECTED;
  wire NLW_p__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__2_XOROUT_UNCONNECTED;
  wire [7:0]NLW_p_carry_O_UNCONNECTED;
  wire [7:0]NLW_p_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_p_carry__6_CO_UNCONNECTED;
  wire [7:2]NLW_p_carry__6_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_fu_748_p2_carry__0_i_12
       (.I0(p_carry__3_i_8_0[2]),
        .I1(p_carry__3_i_8_0[3]),
        .O(p_carry__3_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_fu_748_p2_carry__0_i_4
       (.I0(p_carry__3_i_8_0[3]),
        .I1(p_carry__3_i_8_0[2]),
        .O(p_carry__3_1));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_fu_748_p2_carry_i_1
       (.I0(O[1]),
        .I1(O[0]),
        .O(p_carry__1_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_fu_748_p2_carry_i_10
       (.I0(p_carry__3_i_8_0[0]),
        .I1(p_carry__3_i_8_0[1]),
        .O(p_carry__3_2[7]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_fu_748_p2_carry_i_11
       (.I0(p_carry__2_i_8_0[6]),
        .I1(p_carry__2_i_8_0[7]),
        .O(p_carry__3_2[6]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_fu_748_p2_carry_i_12
       (.I0(p_carry__2_i_8_0[4]),
        .I1(p_carry__2_i_8_0[5]),
        .O(p_carry__3_2[5]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_fu_748_p2_carry_i_13
       (.I0(p_carry__2_i_8_0[2]),
        .I1(p_carry__2_i_8_0[3]),
        .O(p_carry__3_2[4]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_fu_748_p2_carry_i_14
       (.I0(p_carry__2_i_8_0[0]),
        .I1(p_carry__2_i_8_0[1]),
        .O(p_carry__3_2[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_fu_748_p2_carry_i_15
       (.I0(O[6]),
        .I1(O[7]),
        .O(p_carry__3_2[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_fu_748_p2_carry_i_16
       (.I0(O[4]),
        .I1(O[5]),
        .O(p_carry__3_2[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_fu_748_p2_carry_i_17
       (.I0(O[2]),
        .I1(O[3]),
        .O(p_carry__3_2[0]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_fu_748_p2_carry_i_2
       (.I0(p_carry__3_i_8_0[1]),
        .I1(p_carry__3_i_8_0[0]),
        .O(p_carry__3_3[7]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_fu_748_p2_carry_i_3
       (.I0(p_carry__2_i_8_0[7]),
        .I1(p_carry__2_i_8_0[6]),
        .O(p_carry__3_3[6]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_fu_748_p2_carry_i_4
       (.I0(p_carry__2_i_8_0[5]),
        .I1(p_carry__2_i_8_0[4]),
        .O(p_carry__3_3[5]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_fu_748_p2_carry_i_5
       (.I0(p_carry__2_i_8_0[3]),
        .I1(p_carry__2_i_8_0[2]),
        .O(p_carry__3_3[4]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_fu_748_p2_carry_i_6
       (.I0(p_carry__2_i_8_0[1]),
        .I1(p_carry__2_i_8_0[0]),
        .O(p_carry__3_3[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_fu_748_p2_carry_i_7
       (.I0(O[7]),
        .I1(O[6]),
        .O(p_carry__3_3[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_fu_748_p2_carry_i_8
       (.I0(O[5]),
        .I1(O[4]),
        .O(p_carry__3_3[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_fu_748_p2_carry_i_9
       (.I0(O[3]),
        .I1(O[2]),
        .O(p_carry__3_3[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155,p_n_156,p_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x25 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({b[41],b[41],b[41],b[41],b[41],b,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__0_n_85,p__0_n_86,p__0_n_87,p__0_n_88,p__0_n_89,p__0_n_90,p__0_n_91,p__0_n_92,p__0_n_93,p__0_n_94,p__0_n_95,p__0_n_96,p__0_n_97,p__0_n_98,p__0_n_99,p__0_n_100,p__0_n_101,p__0_n_102,p__0_n_103,p__0_n_104,p__0_n_105,p__0_n_106,p__0_n_107,p__0_n_108,p__0_n_109}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155,p_n_156,p_n_157}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'hAA2A)) 
    p__0_i_1
       (.I0(output_rows_count_reg_415_reg[19]),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST),
        .O(b[41]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__0_i_10
       (.I0(Q[10]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(output_rows_count_reg_415_reg[10]),
        .O(b[32]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__0_i_11
       (.I0(Q[9]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(output_rows_count_reg_415_reg[9]),
        .O(b[31]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__0_i_12
       (.I0(Q[8]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(output_rows_count_reg_415_reg[8]),
        .O(b[30]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__0_i_13
       (.I0(Q[7]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(output_rows_count_reg_415_reg[7]),
        .O(b[29]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__0_i_14
       (.I0(Q[6]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(output_rows_count_reg_415_reg[6]),
        .O(b[28]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__0_i_15
       (.I0(Q[5]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(output_rows_count_reg_415_reg[5]),
        .O(b[27]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__0_i_16
       (.I0(Q[4]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(output_rows_count_reg_415_reg[4]),
        .O(b[26]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__0_i_17
       (.I0(Q[3]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(output_rows_count_reg_415_reg[3]),
        .O(b[25]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__0_i_18
       (.I0(Q[2]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(output_rows_count_reg_415_reg[2]),
        .O(b[24]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__0_i_19
       (.I0(Q[1]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(output_rows_count_reg_415_reg[1]),
        .O(b[23]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    p__0_i_2
       (.I0(output_rows_count_reg_415_reg[18]),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST),
        .O(b[40]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__0_i_20
       (.I0(Q[0]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(output_rows_count_reg_415_reg[0]),
        .O(b[22]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    p__0_i_3
       (.I0(output_rows_count_reg_415_reg[17]),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST),
        .O(b[39]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    p__0_i_4
       (.I0(output_rows_count_reg_415_reg[16]),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST),
        .O(b[38]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    p__0_i_5
       (.I0(output_rows_count_reg_415_reg[15]),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST),
        .O(b[37]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    p__0_i_6
       (.I0(output_rows_count_reg_415_reg[14]),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST),
        .O(b[36]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    p__0_i_7
       (.I0(output_rows_count_reg_415_reg[13]),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST),
        .O(b[35]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    p__0_i_8
       (.I0(output_rows_count_reg_415_reg[12]),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST),
        .O(b[34]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    p__0_i_9
       (.I0(output_rows_count_reg_415_reg[11]),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST),
        .O(b[33]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__1_OVERFLOW_UNCONNECTED),
        .P({p__1_n_62,p__1_n_63,p__1_n_64,p__1_n_65,p__1_n_66,p__1_n_67,p__1_n_68,p__1_n_69,p__1_n_70,p__1_n_71,p__1_n_72,p__1_n_73,p__1_n_74,p__1_n_75,p__1_n_76,p__1_n_77,p__1_n_78,p__1_n_79,p__1_n_80,p__1_n_81,p__1_n_82,p__1_n_83,p__1_n_84,p__1_n_85,p__1_n_86,p__1_n_87,p__1_n_88,p__1_n_89,p__1_n_90,p__1_n_91,p__1_n_92,p__1_n_93,p__1_n_94,p__1_n_95,p__1_n_96,p__1_n_97,p__1_n_98,p__1_n_99,p__1_n_100,p__1_n_101,p__1_n_102,p__1_n_103,p__1_n_104,p__1_n_105,p__1_n_106,p__1_n_107,p__1_n_108,p__1_n_109}),
        .PATTERNBDETECT(NLW_p__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p__1_n_110,p__1_n_111,p__1_n_112,p__1_n_113,p__1_n_114,p__1_n_115,p__1_n_116,p__1_n_117,p__1_n_118,p__1_n_119,p__1_n_120,p__1_n_121,p__1_n_122,p__1_n_123,p__1_n_124,p__1_n_125,p__1_n_126,p__1_n_127,p__1_n_128,p__1_n_129,p__1_n_130,p__1_n_131,p__1_n_132,p__1_n_133,p__1_n_134,p__1_n_135,p__1_n_136,p__1_n_137,p__1_n_138,p__1_n_139,p__1_n_140,p__1_n_141,p__1_n_142,p__1_n_143,p__1_n_144,p__1_n_145,p__1_n_146,p__1_n_147,p__1_n_148,p__1_n_149,p__1_n_150,p__1_n_151,p__1_n_152,p__1_n_153,p__1_n_154,p__1_n_155,p__1_n_156,p__1_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__1_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__1_i_1
       (.I0(DSP_A_B_DATA_INST_2[16]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[6]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[16]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__1_i_10
       (.I0(DSP_A_B_DATA_INST_2[7]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_3[7]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[7]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__1_i_11
       (.I0(DSP_A_B_DATA_INST_2[6]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_3[6]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[6]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__1_i_12
       (.I0(DSP_A_B_DATA_INST_2[5]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_3[5]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[5]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__1_i_13
       (.I0(DSP_A_B_DATA_INST_2[4]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_3[4]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[4]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__1_i_14
       (.I0(DSP_A_B_DATA_INST_2[3]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_3[3]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__1_i_15
       (.I0(DSP_A_B_DATA_INST_2[2]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_3[2]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[2]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__1_i_16
       (.I0(DSP_A_B_DATA_INST_2[1]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_3[1]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__1_i_17
       (.I0(DSP_A_B_DATA_INST_2[0]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_3[0]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[0]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__1_i_2
       (.I0(DSP_A_B_DATA_INST_2[15]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[5]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[15]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__1_i_3
       (.I0(DSP_A_B_DATA_INST_2[14]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[4]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[14]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__1_i_4
       (.I0(DSP_A_B_DATA_INST_2[13]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[3]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[13]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__1_i_5
       (.I0(DSP_A_B_DATA_INST_2[12]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[2]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[12]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__1_i_6
       (.I0(DSP_A_B_DATA_INST_2[11]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[1]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[11]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__1_i_7
       (.I0(DSP_A_B_DATA_INST_2[10]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[0]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[10]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__1_i_8
       (.I0(DSP_A_B_DATA_INST_2[9]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_3[9]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[9]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p__1_i_9
       (.I0(DSP_A_B_DATA_INST_2[8]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_3[8]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[8]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x25 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__2
       (.A({b[41],b[41],b[41],b[41],b[41],b,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__2_OVERFLOW_UNCONNECTED),
        .P({p__2_n_62,p__2_n_63,p__2_n_64,p__2_n_65,p__2_n_66,p__2_n_67,p__2_n_68,p__2_n_69,p__2_n_70,p__2_n_71,p__2_n_72,p__2_n_73,p__2_n_74,p__2_n_75,p__2_n_76,p__2_n_77,p__2_n_78,p__2_n_79,p__2_n_80,p__2_n_81,p__2_n_82,p__2_n_83,p__2_n_84,p__2_n_85,p__2_n_86,p__2_n_87,p__2_n_88,p__2_n_89,p__2_n_90,p__2_n_91,p__2_n_92,p__2_n_93,p__2_n_94,p__2_n_95,p__2_n_96,p__2_n_97,p__2_n_98,p__2_n_99,p__2_n_100,p__2_n_101,p__2_n_102,p__2_n_103,p__2_n_104,p__2_n_105,p__2_n_106,p__2_n_107,p__2_n_108,p__2_n_109}),
        .PATTERNBDETECT(NLW_p__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({p__1_n_110,p__1_n_111,p__1_n_112,p__1_n_113,p__1_n_114,p__1_n_115,p__1_n_116,p__1_n_117,p__1_n_118,p__1_n_119,p__1_n_120,p__1_n_121,p__1_n_122,p__1_n_123,p__1_n_124,p__1_n_125,p__1_n_126,p__1_n_127,p__1_n_128,p__1_n_129,p__1_n_130,p__1_n_131,p__1_n_132,p__1_n_133,p__1_n_134,p__1_n_135,p__1_n_136,p__1_n_137,p__1_n_138,p__1_n_139,p__1_n_140,p__1_n_141,p__1_n_142,p__1_n_143,p__1_n_144,p__1_n_145,p__1_n_146,p__1_n_147,p__1_n_148,p__1_n_149,p__1_n_150,p__1_n_151,p__1_n_152,p__1_n_153,p__1_n_154,p__1_n_155,p__1_n_156,p__1_n_157}),
        .PCOUT(NLW_p__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7,p_carry_n_8,p_carry_n_9,p_carry_n_10,p_carry_n_11}),
        .DI({p__2_n_103,p__2_n_104,p__2_n_105,p__2_n_106,p__2_n_107,p__2_n_108,p__2_n_109,1'b0}),
        .O(NLW_p_carry_O_UNCONNECTED[7:0]),
        .S({p_carry_i_1_n_4,p_carry_i_2_n_4,p_carry_i_3_n_4,p_carry_i_4_n_4,p_carry_i_5_n_4,p_carry_i_6_n_4,p_carry_i_7_n_4,p__1_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_carry__0
       (.CI(p_carry_n_4),
        .CI_TOP(1'b0),
        .CO({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7,p_carry__0_n_8,p_carry__0_n_9,p_carry__0_n_10,p_carry__0_n_11}),
        .DI({p__2_n_95,p__2_n_96,p__2_n_97,p__2_n_98,p__2_n_99,p__2_n_100,p__2_n_101,p__2_n_102}),
        .O(NLW_p_carry__0_O_UNCONNECTED[7:0]),
        .S({p_carry__0_i_1_n_4,p_carry__0_i_2_n_4,p_carry__0_i_3_n_4,p_carry__0_i_4_n_4,p_carry__0_i_5_n_4,p_carry__0_i_6_n_4,p_carry__0_i_7_n_4,p_carry__0_i_8_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1
       (.I0(p__2_n_95),
        .I1(p_n_95),
        .O(p_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2
       (.I0(p__2_n_96),
        .I1(p_n_96),
        .O(p_carry__0_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3
       (.I0(p__2_n_97),
        .I1(p_n_97),
        .O(p_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4
       (.I0(p__2_n_98),
        .I1(p_n_98),
        .O(p_carry__0_i_4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_5
       (.I0(p__2_n_99),
        .I1(p_n_99),
        .O(p_carry__0_i_5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_6
       (.I0(p__2_n_100),
        .I1(p_n_100),
        .O(p_carry__0_i_6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_7
       (.I0(p__2_n_101),
        .I1(p_n_101),
        .O(p_carry__0_i_7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_8
       (.I0(p__2_n_102),
        .I1(p_n_102),
        .O(p_carry__0_i_8_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_carry__1
       (.CI(p_carry__0_n_4),
        .CI_TOP(1'b0),
        .CO({p_carry__1_n_4,p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7,p_carry__1_n_8,p_carry__1_n_9,p_carry__1_n_10,p_carry__1_n_11}),
        .DI({p__2_n_87,p__2_n_88,p__2_n_89,p__2_n_90,p__2_n_91,p__2_n_92,p__2_n_93,p__2_n_94}),
        .O(O),
        .S({p_carry__1_i_1_n_4,p_carry__1_i_2_n_4,p_carry__1_i_3_n_4,p_carry__1_i_4_n_4,p_carry__1_i_5_n_4,p_carry__1_i_6_n_4,p_carry__1_i_7_n_4,p_carry__1_i_8_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_1
       (.I0(p__2_n_87),
        .I1(p__0_n_104),
        .O(p_carry__1_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_2
       (.I0(p__2_n_88),
        .I1(p__0_n_105),
        .O(p_carry__1_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3
       (.I0(p__2_n_89),
        .I1(p__0_n_106),
        .O(p_carry__1_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_4
       (.I0(p__2_n_90),
        .I1(p__0_n_107),
        .O(p_carry__1_i_4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_5
       (.I0(p__2_n_91),
        .I1(p__0_n_108),
        .O(p_carry__1_i_5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_6
       (.I0(p__2_n_92),
        .I1(p__0_n_109),
        .O(p_carry__1_i_6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_7
       (.I0(p__2_n_93),
        .I1(p_n_93),
        .O(p_carry__1_i_7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_8
       (.I0(p__2_n_94),
        .I1(p_n_94),
        .O(p_carry__1_i_8_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_carry__2
       (.CI(p_carry__1_n_4),
        .CI_TOP(1'b0),
        .CO({p_carry__2_n_4,p_carry__2_n_5,p_carry__2_n_6,p_carry__2_n_7,p_carry__2_n_8,p_carry__2_n_9,p_carry__2_n_10,p_carry__2_n_11}),
        .DI({p__2_n_79,p__2_n_80,p__2_n_81,p__2_n_82,p__2_n_83,p__2_n_84,p__2_n_85,p__2_n_86}),
        .O(p_carry__2_i_8_0),
        .S({p_carry__2_i_1_n_4,p_carry__2_i_2_n_4,p_carry__2_i_3_n_4,p_carry__2_i_4_n_4,p_carry__2_i_5_n_4,p_carry__2_i_6_n_4,p_carry__2_i_7_n_4,p_carry__2_i_8_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_1
       (.I0(p__2_n_79),
        .I1(p__0_n_96),
        .O(p_carry__2_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_2
       (.I0(p__2_n_80),
        .I1(p__0_n_97),
        .O(p_carry__2_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_3
       (.I0(p__2_n_81),
        .I1(p__0_n_98),
        .O(p_carry__2_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_4
       (.I0(p__2_n_82),
        .I1(p__0_n_99),
        .O(p_carry__2_i_4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_5
       (.I0(p__2_n_83),
        .I1(p__0_n_100),
        .O(p_carry__2_i_5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_6
       (.I0(p__2_n_84),
        .I1(p__0_n_101),
        .O(p_carry__2_i_6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_7
       (.I0(p__2_n_85),
        .I1(p__0_n_102),
        .O(p_carry__2_i_7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_8
       (.I0(p__2_n_86),
        .I1(p__0_n_103),
        .O(p_carry__2_i_8_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_carry__3
       (.CI(p_carry__2_n_4),
        .CI_TOP(1'b0),
        .CO({p_carry__3_n_4,p_carry__3_n_5,p_carry__3_n_6,p_carry__3_n_7,p_carry__3_n_8,p_carry__3_n_9,p_carry__3_n_10,p_carry__3_n_11}),
        .DI({p__2_n_71,p__2_n_72,p__2_n_73,p__2_n_74,p__2_n_75,p__2_n_76,p__2_n_77,p__2_n_78}),
        .O({p_carry__6_i_2_0[3:0],p_carry__3_i_8_0}),
        .S({p_carry__3_i_1_n_4,p_carry__3_i_2_n_4,p_carry__3_i_3_n_4,p_carry__3_i_4_n_4,p_carry__3_i_5_n_4,p_carry__3_i_6_n_4,p_carry__3_i_7_n_4,p_carry__3_i_8_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__3_i_1
       (.I0(p__2_n_71),
        .I1(p__0_n_88),
        .O(p_carry__3_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__3_i_2
       (.I0(p__2_n_72),
        .I1(p__0_n_89),
        .O(p_carry__3_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__3_i_3
       (.I0(p__2_n_73),
        .I1(p__0_n_90),
        .O(p_carry__3_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__3_i_4
       (.I0(p__2_n_74),
        .I1(p__0_n_91),
        .O(p_carry__3_i_4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__3_i_5
       (.I0(p__2_n_75),
        .I1(p__0_n_92),
        .O(p_carry__3_i_5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__3_i_6
       (.I0(p__2_n_76),
        .I1(p__0_n_93),
        .O(p_carry__3_i_6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__3_i_7
       (.I0(p__2_n_77),
        .I1(p__0_n_94),
        .O(p_carry__3_i_7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__3_i_8
       (.I0(p__2_n_78),
        .I1(p__0_n_95),
        .O(p_carry__3_i_8_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_carry__4
       (.CI(p_carry__3_n_4),
        .CI_TOP(1'b0),
        .CO({p_carry__4_n_4,p_carry__4_n_5,p_carry__4_n_6,p_carry__4_n_7,p_carry__4_n_8,p_carry__4_n_9,p_carry__4_n_10,p_carry__4_n_11}),
        .DI({p__2_n_63,p__2_n_64,p__2_n_65,p__2_n_66,p__2_n_67,p__2_n_68,p__2_n_69,p__2_n_70}),
        .O(p_carry__6_i_2_0[11:4]),
        .S({p_carry__4_i_1_n_4,p_carry__4_i_2_n_4,p_carry__4_i_3_n_4,p_carry__4_i_4_n_4,p_carry__4_i_5_n_4,p_carry__4_i_6_n_4,p_carry__4_i_7_n_4,p_carry__4_i_8_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__4_i_1
       (.I0(p__2_n_63),
        .I1(p__0_n_80),
        .O(p_carry__4_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__4_i_2
       (.I0(p__2_n_64),
        .I1(p__0_n_81),
        .O(p_carry__4_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__4_i_3
       (.I0(p__2_n_65),
        .I1(p__0_n_82),
        .O(p_carry__4_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__4_i_4
       (.I0(p__2_n_66),
        .I1(p__0_n_83),
        .O(p_carry__4_i_4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__4_i_5
       (.I0(p__2_n_67),
        .I1(p__0_n_84),
        .O(p_carry__4_i_5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__4_i_6
       (.I0(p__2_n_68),
        .I1(p__0_n_85),
        .O(p_carry__4_i_6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__4_i_7
       (.I0(p__2_n_69),
        .I1(p__0_n_86),
        .O(p_carry__4_i_7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__4_i_8
       (.I0(p__2_n_70),
        .I1(p__0_n_87),
        .O(p_carry__4_i_8_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_carry__5
       (.CI(p_carry__4_n_4),
        .CI_TOP(1'b0),
        .CO({p_carry__5_n_4,p_carry__5_n_5,p_carry__5_n_6,p_carry__5_n_7,p_carry__5_n_8,p_carry__5_n_9,p_carry__5_n_10,p_carry__5_n_11}),
        .DI({p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p_carry__5_i_1_n_4}),
        .O(p_carry__6_i_2_0[19:12]),
        .S({p_carry__5_i_2_n_4,p_carry__5_i_3_n_4,p_carry__5_i_4_n_4,p_carry__5_i_5_n_4,p_carry__5_i_6_n_4,p_carry__5_i_7_n_4,p_carry__5_i_8_n_4,p_carry__5_i_9_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    p_carry__5_i_1
       (.I0(p__0_n_79),
        .O(p_carry__5_i_1_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__5_i_2
       (.I0(p__0_n_73),
        .I1(p__0_n_72),
        .O(p_carry__5_i_2_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__5_i_3
       (.I0(p__0_n_74),
        .I1(p__0_n_73),
        .O(p_carry__5_i_3_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__5_i_4
       (.I0(p__0_n_75),
        .I1(p__0_n_74),
        .O(p_carry__5_i_4_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__5_i_5
       (.I0(p__0_n_76),
        .I1(p__0_n_75),
        .O(p_carry__5_i_5_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__5_i_6
       (.I0(p__0_n_77),
        .I1(p__0_n_76),
        .O(p_carry__5_i_6_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__5_i_7
       (.I0(p__0_n_78),
        .I1(p__0_n_77),
        .O(p_carry__5_i_7_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__5_i_8
       (.I0(p__0_n_79),
        .I1(p__0_n_78),
        .O(p_carry__5_i_8_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__5_i_9
       (.I0(p__0_n_79),
        .I1(p__2_n_62),
        .O(p_carry__5_i_9_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_carry__6
       (.CI(p_carry__5_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_p_carry__6_CO_UNCONNECTED[7:1],p_carry__6_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p__0_n_72}),
        .O({NLW_p_carry__6_O_UNCONNECTED[7:2],p__3__0,p_carry__6_i_2_0[20]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_carry__6_i_1_n_4,p_carry__6_i_2_n_4}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__6_i_1
       (.I0(p__0_n_71),
        .I1(p__0_n_70),
        .O(p_carry__6_i_1_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__6_i_2
       (.I0(p__0_n_72),
        .I1(p__0_n_71),
        .O(p_carry__6_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1
       (.I0(p__2_n_103),
        .I1(p_n_103),
        .O(p_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2
       (.I0(p__2_n_104),
        .I1(p_n_104),
        .O(p_carry_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3
       (.I0(p__2_n_105),
        .I1(p_n_105),
        .O(p_carry_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_4
       (.I0(p__2_n_106),
        .I1(p_n_106),
        .O(p_carry_i_4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_5
       (.I0(p__2_n_107),
        .I1(p_n_107),
        .O(p_carry_i_5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_6
       (.I0(p__2_n_108),
        .I1(p_n_108),
        .O(p_carry_i_6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_7
       (.I0(p__2_n_109),
        .I1(p_n_109),
        .O(p_carry_i_7_n_4));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p_i_1
       (.I0(DSP_A_B_DATA_INST_2[33]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[23]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[33]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p_i_10
       (.I0(DSP_A_B_DATA_INST_2[24]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[14]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[24]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p_i_11
       (.I0(DSP_A_B_DATA_INST_2[23]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[13]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[23]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p_i_12
       (.I0(DSP_A_B_DATA_INST_2[22]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[12]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[22]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p_i_13
       (.I0(DSP_A_B_DATA_INST_2[21]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[11]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[21]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p_i_14
       (.I0(DSP_A_B_DATA_INST_2[20]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[10]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[20]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p_i_15
       (.I0(DSP_A_B_DATA_INST_2[19]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[9]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[19]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p_i_16
       (.I0(DSP_A_B_DATA_INST_2[18]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[8]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[18]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p_i_17
       (.I0(DSP_A_B_DATA_INST_2[17]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[7]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[17]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p_i_2
       (.I0(DSP_A_B_DATA_INST_2[32]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[22]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[32]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p_i_3
       (.I0(DSP_A_B_DATA_INST_2[31]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[21]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[31]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p_i_4
       (.I0(DSP_A_B_DATA_INST_2[30]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[20]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[30]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p_i_5
       (.I0(DSP_A_B_DATA_INST_2[29]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[19]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[29]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p_i_6
       (.I0(DSP_A_B_DATA_INST_2[28]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[18]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[28]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p_i_7
       (.I0(DSP_A_B_DATA_INST_2[27]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[17]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[27]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p_i_8
       (.I0(DSP_A_B_DATA_INST_2[26]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[16]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[26]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    p_i_9
       (.I0(DSP_A_B_DATA_INST_2[25]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(zext_ln703_reg_1928[15]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale[25]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry__0_i_1
       (.I0(p_carry__6_i_2_0[15]),
        .O(p_carry__5_0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry__0_i_2
       (.I0(p_carry__6_i_2_0[14]),
        .O(p_carry__5_0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry__0_i_3
       (.I0(p_carry__6_i_2_0[13]),
        .O(p_carry__5_0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry__0_i_4
       (.I0(p_carry__6_i_2_0[12]),
        .O(p_carry__5_0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry__0_i_5
       (.I0(p_carry__6_i_2_0[11]),
        .O(p_carry__5_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry__0_i_6
       (.I0(p_carry__6_i_2_0[10]),
        .O(p_carry__5_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry__0_i_7
       (.I0(p_carry__6_i_2_0[9]),
        .O(p_carry__5_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry__0_i_8
       (.I0(p_carry__6_i_2_0[8]),
        .O(p_carry__5_0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry__1_i_1
       (.I0(p__3__0),
        .O(S[5]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry__1_i_2
       (.I0(p_carry__6_i_2_0[20]),
        .O(S[4]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry__1_i_3
       (.I0(p_carry__6_i_2_0[19]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry__1_i_4
       (.I0(p_carry__6_i_2_0[18]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry__1_i_5
       (.I0(p_carry__6_i_2_0[17]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry__1_i_6
       (.I0(p_carry__6_i_2_0[16]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry_i_1
       (.I0(p_carry__6_i_2_0[7]),
        .O(p_carry__4_0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry_i_2
       (.I0(p_carry__6_i_2_0[6]),
        .O(p_carry__4_0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry_i_3
       (.I0(p_carry__6_i_2_0[5]),
        .O(p_carry__4_0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry_i_4
       (.I0(p_carry__6_i_2_0[4]),
        .O(p_carry__4_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry_i_5
       (.I0(p_carry__6_i_2_0[3]),
        .O(p_carry__4_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry_i_6
       (.I0(p_carry__6_i_2_0[2]),
        .O(p_carry__4_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_1_fu_62_p2_carry_i_7
       (.I0(p_carry__6_i_2_0[1]),
        .O(p_carry__4_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry__0_i_1
       (.I0(p_carry__2_i_8_0[7]),
        .I1(zext_ln703_reg_1928[15]),
        .O(\zext_ln703_reg_1928_reg[15] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry__0_i_2
       (.I0(p_carry__2_i_8_0[6]),
        .I1(zext_ln703_reg_1928[14]),
        .O(\zext_ln703_reg_1928_reg[15] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry__0_i_3
       (.I0(p_carry__2_i_8_0[5]),
        .I1(zext_ln703_reg_1928[13]),
        .O(\zext_ln703_reg_1928_reg[15] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry__0_i_4
       (.I0(p_carry__2_i_8_0[4]),
        .I1(zext_ln703_reg_1928[12]),
        .O(\zext_ln703_reg_1928_reg[15] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry__0_i_5
       (.I0(p_carry__2_i_8_0[3]),
        .I1(zext_ln703_reg_1928[11]),
        .O(\zext_ln703_reg_1928_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry__0_i_6
       (.I0(p_carry__2_i_8_0[2]),
        .I1(zext_ln703_reg_1928[10]),
        .O(\zext_ln703_reg_1928_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry__0_i_7
       (.I0(p_carry__2_i_8_0[1]),
        .I1(zext_ln703_reg_1928[9]),
        .O(\zext_ln703_reg_1928_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry__0_i_8
       (.I0(p_carry__2_i_8_0[0]),
        .I1(zext_ln703_reg_1928[8]),
        .O(\zext_ln703_reg_1928_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry__1_i_5
       (.I0(p_carry__3_i_8_0[3]),
        .I1(zext_ln703_reg_1928[19]),
        .O(\zext_ln703_reg_1928_reg[19] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry__1_i_6
       (.I0(p_carry__3_i_8_0[2]),
        .I1(zext_ln703_reg_1928[18]),
        .O(\zext_ln703_reg_1928_reg[19] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry__1_i_7
       (.I0(p_carry__3_i_8_0[1]),
        .I1(zext_ln703_reg_1928[17]),
        .O(\zext_ln703_reg_1928_reg[19] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry__1_i_8
       (.I0(p_carry__3_i_8_0[0]),
        .I1(zext_ln703_reg_1928[16]),
        .O(\zext_ln703_reg_1928_reg[19] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry_i_1
       (.I0(O[7]),
        .I1(zext_ln703_reg_1928[7]),
        .O(\zext_ln703_reg_1928_reg[7] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry_i_2
       (.I0(O[6]),
        .I1(zext_ln703_reg_1928[6]),
        .O(\zext_ln703_reg_1928_reg[7] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry_i_3
       (.I0(O[5]),
        .I1(zext_ln703_reg_1928[5]),
        .O(\zext_ln703_reg_1928_reg[7] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry_i_4
       (.I0(O[4]),
        .I1(zext_ln703_reg_1928[4]),
        .O(\zext_ln703_reg_1928_reg[7] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry_i_5
       (.I0(O[3]),
        .I1(zext_ln703_reg_1928[3]),
        .O(\zext_ln703_reg_1928_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry_i_6
       (.I0(O[2]),
        .I1(zext_ln703_reg_1928[2]),
        .O(\zext_ln703_reg_1928_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry_i_7
       (.I0(O[1]),
        .I1(zext_ln703_reg_1928[1]),
        .O(\zext_ln703_reg_1928_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry_i_8
       (.I0(O[0]),
        .I1(zext_ln703_reg_1928[0]),
        .O(\zext_ln703_reg_1928_reg[7] [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_43ns_45ns_87_1_1
   (\Xscale64_reg_571[33]_i_11 ,
    Q);
  output [33:0]\Xscale64_reg_571[33]_i_11 ;
  input [0:0]Q;

  wire [0:0]Q;
  wire [33:0]\Xscale64_reg_571[33]_i_11 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_43ns_45ns_87_1_1_Multiplier_0 resizeTry_mul_43ns_45ns_87_1_1_Multiplier_0_U
       (.Q(Q),
        .\Xscale64_reg_571[33]_i_11_0 (\Xscale64_reg_571[33]_i_11 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_43ns_45ns_87_1_1_Multiplier_0
   (\Xscale64_reg_571[33]_i_11_0 ,
    Q);
  output [33:0]\Xscale64_reg_571[33]_i_11_0 ;
  input [0:0]Q;

  wire [0:0]Q;
  wire \Xscale64_reg_571[18]_i_10_n_4 ;
  wire \Xscale64_reg_571[18]_i_11_n_4 ;
  wire \Xscale64_reg_571[18]_i_12_n_4 ;
  wire \Xscale64_reg_571[18]_i_13_n_4 ;
  wire \Xscale64_reg_571[18]_i_14_n_4 ;
  wire \Xscale64_reg_571[18]_i_15_n_4 ;
  wire \Xscale64_reg_571[18]_i_16_n_4 ;
  wire \Xscale64_reg_571[18]_i_17_n_4 ;
  wire \Xscale64_reg_571[18]_i_2_n_4 ;
  wire \Xscale64_reg_571[18]_i_3_n_4 ;
  wire \Xscale64_reg_571[18]_i_4_n_4 ;
  wire \Xscale64_reg_571[18]_i_5_n_4 ;
  wire \Xscale64_reg_571[18]_i_6_n_4 ;
  wire \Xscale64_reg_571[18]_i_7_n_4 ;
  wire \Xscale64_reg_571[18]_i_8_n_4 ;
  wire \Xscale64_reg_571[18]_i_9_n_4 ;
  wire \Xscale64_reg_571[26]_i_10_n_4 ;
  wire \Xscale64_reg_571[26]_i_11_n_4 ;
  wire \Xscale64_reg_571[26]_i_12_n_4 ;
  wire \Xscale64_reg_571[26]_i_13_n_4 ;
  wire \Xscale64_reg_571[26]_i_14_n_4 ;
  wire \Xscale64_reg_571[26]_i_15_n_4 ;
  wire \Xscale64_reg_571[26]_i_16_n_4 ;
  wire \Xscale64_reg_571[26]_i_17_n_4 ;
  wire \Xscale64_reg_571[26]_i_2_n_4 ;
  wire \Xscale64_reg_571[26]_i_3_n_4 ;
  wire \Xscale64_reg_571[26]_i_4_n_4 ;
  wire \Xscale64_reg_571[26]_i_5_n_4 ;
  wire \Xscale64_reg_571[26]_i_6_n_4 ;
  wire \Xscale64_reg_571[26]_i_7_n_4 ;
  wire \Xscale64_reg_571[26]_i_8_n_4 ;
  wire \Xscale64_reg_571[26]_i_9_n_4 ;
  wire \Xscale64_reg_571[33]_i_10_n_4 ;
  wire [33:0]\Xscale64_reg_571[33]_i_11_0 ;
  wire \Xscale64_reg_571[33]_i_11_n_4 ;
  wire \Xscale64_reg_571[33]_i_2_n_4 ;
  wire \Xscale64_reg_571[33]_i_3_n_4 ;
  wire \Xscale64_reg_571[33]_i_4_n_4 ;
  wire \Xscale64_reg_571[33]_i_5_n_4 ;
  wire \Xscale64_reg_571[33]_i_6_n_4 ;
  wire \Xscale64_reg_571[33]_i_7_n_4 ;
  wire \Xscale64_reg_571[33]_i_8_n_4 ;
  wire \Xscale64_reg_571[33]_i_9_n_4 ;
  wire \Xscale64_reg_571_reg[18]_i_1_n_10 ;
  wire \Xscale64_reg_571_reg[18]_i_1_n_11 ;
  wire \Xscale64_reg_571_reg[18]_i_1_n_4 ;
  wire \Xscale64_reg_571_reg[18]_i_1_n_5 ;
  wire \Xscale64_reg_571_reg[18]_i_1_n_6 ;
  wire \Xscale64_reg_571_reg[18]_i_1_n_7 ;
  wire \Xscale64_reg_571_reg[18]_i_1_n_8 ;
  wire \Xscale64_reg_571_reg[18]_i_1_n_9 ;
  wire \Xscale64_reg_571_reg[26]_i_1_n_10 ;
  wire \Xscale64_reg_571_reg[26]_i_1_n_11 ;
  wire \Xscale64_reg_571_reg[26]_i_1_n_4 ;
  wire \Xscale64_reg_571_reg[26]_i_1_n_5 ;
  wire \Xscale64_reg_571_reg[26]_i_1_n_6 ;
  wire \Xscale64_reg_571_reg[26]_i_1_n_7 ;
  wire \Xscale64_reg_571_reg[26]_i_1_n_8 ;
  wire \Xscale64_reg_571_reg[26]_i_1_n_9 ;
  wire \Xscale64_reg_571_reg[33]_i_1_n_10 ;
  wire \Xscale64_reg_571_reg[33]_i_1_n_11 ;
  wire \Xscale64_reg_571_reg[33]_i_1_n_6 ;
  wire \Xscale64_reg_571_reg[33]_i_1_n_7 ;
  wire \Xscale64_reg_571_reg[33]_i_1_n_8 ;
  wire \Xscale64_reg_571_reg[33]_i_1_n_9 ;
  wire \Yscale64_reg_577[2]_i_10_n_4 ;
  wire \Yscale64_reg_577[2]_i_11_n_4 ;
  wire \Yscale64_reg_577[2]_i_12_n_4 ;
  wire \Yscale64_reg_577[2]_i_13_n_4 ;
  wire \Yscale64_reg_577[2]_i_14_n_4 ;
  wire \Yscale64_reg_577[2]_i_15_n_4 ;
  wire \Yscale64_reg_577[2]_i_16_n_4 ;
  wire \Yscale64_reg_577[2]_i_17_n_4 ;
  wire \Yscale64_reg_577[2]_i_18_n_4 ;
  wire \Yscale64_reg_577[2]_i_20_n_4 ;
  wire \Yscale64_reg_577[2]_i_21_n_4 ;
  wire \Yscale64_reg_577[2]_i_22_n_4 ;
  wire \Yscale64_reg_577[2]_i_23_n_4 ;
  wire \Yscale64_reg_577[2]_i_24_n_4 ;
  wire \Yscale64_reg_577[2]_i_25_n_4 ;
  wire \Yscale64_reg_577[2]_i_26_n_4 ;
  wire \Yscale64_reg_577[2]_i_27_n_4 ;
  wire \Yscale64_reg_577[2]_i_28_n_4 ;
  wire \Yscale64_reg_577[2]_i_29_n_4 ;
  wire \Yscale64_reg_577[2]_i_30_n_4 ;
  wire \Yscale64_reg_577[2]_i_31_n_4 ;
  wire \Yscale64_reg_577[2]_i_32_n_4 ;
  wire \Yscale64_reg_577[2]_i_33_n_4 ;
  wire \Yscale64_reg_577[2]_i_34_n_4 ;
  wire \Yscale64_reg_577[2]_i_35_n_4 ;
  wire \Yscale64_reg_577[2]_i_37_n_4 ;
  wire \Yscale64_reg_577[2]_i_38_n_4 ;
  wire \Yscale64_reg_577[2]_i_39_n_4 ;
  wire \Yscale64_reg_577[2]_i_3_n_4 ;
  wire \Yscale64_reg_577[2]_i_40_n_4 ;
  wire \Yscale64_reg_577[2]_i_41_n_4 ;
  wire \Yscale64_reg_577[2]_i_42_n_4 ;
  wire \Yscale64_reg_577[2]_i_43_n_4 ;
  wire \Yscale64_reg_577[2]_i_44_n_4 ;
  wire \Yscale64_reg_577[2]_i_45_n_4 ;
  wire \Yscale64_reg_577[2]_i_46_n_4 ;
  wire \Yscale64_reg_577[2]_i_47_n_4 ;
  wire \Yscale64_reg_577[2]_i_48_n_4 ;
  wire \Yscale64_reg_577[2]_i_49_n_4 ;
  wire \Yscale64_reg_577[2]_i_4_n_4 ;
  wire \Yscale64_reg_577[2]_i_51_n_4 ;
  wire \Yscale64_reg_577[2]_i_52_n_4 ;
  wire \Yscale64_reg_577[2]_i_53_n_4 ;
  wire \Yscale64_reg_577[2]_i_54_n_4 ;
  wire \Yscale64_reg_577[2]_i_55_n_4 ;
  wire \Yscale64_reg_577[2]_i_56_n_4 ;
  wire \Yscale64_reg_577[2]_i_57_n_4 ;
  wire \Yscale64_reg_577[2]_i_58_n_4 ;
  wire \Yscale64_reg_577[2]_i_59_n_4 ;
  wire \Yscale64_reg_577[2]_i_5_n_4 ;
  wire \Yscale64_reg_577[2]_i_60_n_4 ;
  wire \Yscale64_reg_577[2]_i_61_n_4 ;
  wire \Yscale64_reg_577[2]_i_62_n_4 ;
  wire \Yscale64_reg_577[2]_i_63_n_4 ;
  wire \Yscale64_reg_577[2]_i_64_n_4 ;
  wire \Yscale64_reg_577[2]_i_65_n_4 ;
  wire \Yscale64_reg_577[2]_i_6_n_4 ;
  wire \Yscale64_reg_577[2]_i_7_n_4 ;
  wire \Yscale64_reg_577[2]_i_8_n_4 ;
  wire \Yscale64_reg_577[2]_i_9_n_4 ;
  wire \Yscale64_reg_577[9]_i_10_n_4 ;
  wire \Yscale64_reg_577[9]_i_11_n_4 ;
  wire \Yscale64_reg_577[9]_i_12_n_4 ;
  wire \Yscale64_reg_577[9]_i_13_n_4 ;
  wire \Yscale64_reg_577[9]_i_14_n_4 ;
  wire \Yscale64_reg_577[9]_i_15_n_4 ;
  wire \Yscale64_reg_577[9]_i_16_n_4 ;
  wire \Yscale64_reg_577[9]_i_17_n_4 ;
  wire \Yscale64_reg_577[9]_i_2_n_4 ;
  wire \Yscale64_reg_577[9]_i_3_n_4 ;
  wire \Yscale64_reg_577[9]_i_4_n_4 ;
  wire \Yscale64_reg_577[9]_i_5_n_4 ;
  wire \Yscale64_reg_577[9]_i_6_n_4 ;
  wire \Yscale64_reg_577[9]_i_7_n_4 ;
  wire \Yscale64_reg_577[9]_i_8_n_4 ;
  wire \Yscale64_reg_577[9]_i_9_n_4 ;
  wire \Yscale64_reg_577_reg[2]_i_19_n_10 ;
  wire \Yscale64_reg_577_reg[2]_i_19_n_11 ;
  wire \Yscale64_reg_577_reg[2]_i_19_n_4 ;
  wire \Yscale64_reg_577_reg[2]_i_19_n_5 ;
  wire \Yscale64_reg_577_reg[2]_i_19_n_6 ;
  wire \Yscale64_reg_577_reg[2]_i_19_n_7 ;
  wire \Yscale64_reg_577_reg[2]_i_19_n_8 ;
  wire \Yscale64_reg_577_reg[2]_i_19_n_9 ;
  wire \Yscale64_reg_577_reg[2]_i_1_n_10 ;
  wire \Yscale64_reg_577_reg[2]_i_1_n_11 ;
  wire \Yscale64_reg_577_reg[2]_i_1_n_4 ;
  wire \Yscale64_reg_577_reg[2]_i_1_n_5 ;
  wire \Yscale64_reg_577_reg[2]_i_1_n_6 ;
  wire \Yscale64_reg_577_reg[2]_i_1_n_7 ;
  wire \Yscale64_reg_577_reg[2]_i_1_n_8 ;
  wire \Yscale64_reg_577_reg[2]_i_1_n_9 ;
  wire \Yscale64_reg_577_reg[2]_i_2_n_10 ;
  wire \Yscale64_reg_577_reg[2]_i_2_n_11 ;
  wire \Yscale64_reg_577_reg[2]_i_2_n_4 ;
  wire \Yscale64_reg_577_reg[2]_i_2_n_5 ;
  wire \Yscale64_reg_577_reg[2]_i_2_n_6 ;
  wire \Yscale64_reg_577_reg[2]_i_2_n_7 ;
  wire \Yscale64_reg_577_reg[2]_i_2_n_8 ;
  wire \Yscale64_reg_577_reg[2]_i_2_n_9 ;
  wire \Yscale64_reg_577_reg[2]_i_36_n_10 ;
  wire \Yscale64_reg_577_reg[2]_i_36_n_11 ;
  wire \Yscale64_reg_577_reg[2]_i_36_n_4 ;
  wire \Yscale64_reg_577_reg[2]_i_36_n_5 ;
  wire \Yscale64_reg_577_reg[2]_i_36_n_6 ;
  wire \Yscale64_reg_577_reg[2]_i_36_n_7 ;
  wire \Yscale64_reg_577_reg[2]_i_36_n_8 ;
  wire \Yscale64_reg_577_reg[2]_i_36_n_9 ;
  wire \Yscale64_reg_577_reg[2]_i_50_n_10 ;
  wire \Yscale64_reg_577_reg[2]_i_50_n_11 ;
  wire \Yscale64_reg_577_reg[2]_i_50_n_4 ;
  wire \Yscale64_reg_577_reg[2]_i_50_n_5 ;
  wire \Yscale64_reg_577_reg[2]_i_50_n_6 ;
  wire \Yscale64_reg_577_reg[2]_i_50_n_7 ;
  wire \Yscale64_reg_577_reg[2]_i_50_n_8 ;
  wire \Yscale64_reg_577_reg[2]_i_50_n_9 ;
  wire \Yscale64_reg_577_reg[9]_i_1_n_10 ;
  wire \Yscale64_reg_577_reg[9]_i_1_n_11 ;
  wire \Yscale64_reg_577_reg[9]_i_1_n_4 ;
  wire \Yscale64_reg_577_reg[9]_i_1_n_5 ;
  wire \Yscale64_reg_577_reg[9]_i_1_n_6 ;
  wire \Yscale64_reg_577_reg[9]_i_1_n_7 ;
  wire \Yscale64_reg_577_reg[9]_i_1_n_8 ;
  wire \Yscale64_reg_577_reg[9]_i_1_n_9 ;
  wire p__0_n_100;
  wire p__0_n_101;
  wire p__0_n_102;
  wire p__0_n_103;
  wire p__0_n_104;
  wire p__0_n_105;
  wire p__0_n_106;
  wire p__0_n_107;
  wire p__0_n_108;
  wire p__0_n_109;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p__0_n_85;
  wire p__0_n_86;
  wire p__0_n_87;
  wire p__0_n_88;
  wire p__0_n_89;
  wire p__0_n_90;
  wire p__0_n_91;
  wire p__0_n_92;
  wire p__0_n_93;
  wire p__0_n_94;
  wire p__0_n_95;
  wire p__0_n_96;
  wire p__0_n_97;
  wire p__0_n_98;
  wire p__0_n_99;
  wire p__1_n_100;
  wire p__1_n_101;
  wire p__1_n_102;
  wire p__1_n_103;
  wire p__1_n_104;
  wire p__1_n_105;
  wire p__1_n_106;
  wire p__1_n_107;
  wire p__1_n_108;
  wire p__1_n_109;
  wire p__1_n_110;
  wire p__1_n_111;
  wire p__1_n_112;
  wire p__1_n_113;
  wire p__1_n_114;
  wire p__1_n_115;
  wire p__1_n_116;
  wire p__1_n_117;
  wire p__1_n_118;
  wire p__1_n_119;
  wire p__1_n_120;
  wire p__1_n_121;
  wire p__1_n_122;
  wire p__1_n_123;
  wire p__1_n_124;
  wire p__1_n_125;
  wire p__1_n_126;
  wire p__1_n_127;
  wire p__1_n_128;
  wire p__1_n_129;
  wire p__1_n_130;
  wire p__1_n_131;
  wire p__1_n_132;
  wire p__1_n_133;
  wire p__1_n_134;
  wire p__1_n_135;
  wire p__1_n_136;
  wire p__1_n_137;
  wire p__1_n_138;
  wire p__1_n_139;
  wire p__1_n_140;
  wire p__1_n_141;
  wire p__1_n_142;
  wire p__1_n_143;
  wire p__1_n_144;
  wire p__1_n_145;
  wire p__1_n_146;
  wire p__1_n_147;
  wire p__1_n_148;
  wire p__1_n_149;
  wire p__1_n_150;
  wire p__1_n_151;
  wire p__1_n_152;
  wire p__1_n_153;
  wire p__1_n_154;
  wire p__1_n_155;
  wire p__1_n_156;
  wire p__1_n_157;
  wire p__1_n_62;
  wire p__1_n_63;
  wire p__1_n_64;
  wire p__1_n_65;
  wire p__1_n_66;
  wire p__1_n_67;
  wire p__1_n_68;
  wire p__1_n_69;
  wire p__1_n_70;
  wire p__1_n_71;
  wire p__1_n_72;
  wire p__1_n_73;
  wire p__1_n_74;
  wire p__1_n_75;
  wire p__1_n_76;
  wire p__1_n_77;
  wire p__1_n_78;
  wire p__1_n_79;
  wire p__1_n_80;
  wire p__1_n_81;
  wire p__1_n_82;
  wire p__1_n_83;
  wire p__1_n_84;
  wire p__1_n_85;
  wire p__1_n_86;
  wire p__1_n_87;
  wire p__1_n_88;
  wire p__1_n_89;
  wire p__1_n_90;
  wire p__1_n_91;
  wire p__1_n_92;
  wire p__1_n_93;
  wire p__1_n_94;
  wire p__1_n_95;
  wire p__1_n_96;
  wire p__1_n_97;
  wire p__1_n_98;
  wire p__1_n_99;
  wire p__2_n_100;
  wire p__2_n_101;
  wire p__2_n_102;
  wire p__2_n_103;
  wire p__2_n_104;
  wire p__2_n_105;
  wire p__2_n_106;
  wire p__2_n_107;
  wire p__2_n_108;
  wire p__2_n_109;
  wire p__2_n_62;
  wire p__2_n_63;
  wire p__2_n_64;
  wire p__2_n_65;
  wire p__2_n_66;
  wire p__2_n_67;
  wire p__2_n_68;
  wire p__2_n_69;
  wire p__2_n_70;
  wire p__2_n_71;
  wire p__2_n_72;
  wire p__2_n_73;
  wire p__2_n_74;
  wire p__2_n_75;
  wire p__2_n_76;
  wire p__2_n_77;
  wire p__2_n_78;
  wire p__2_n_79;
  wire p__2_n_80;
  wire p__2_n_81;
  wire p__2_n_82;
  wire p__2_n_83;
  wire p__2_n_84;
  wire p__2_n_85;
  wire p__2_n_86;
  wire p__2_n_87;
  wire p__2_n_88;
  wire p__2_n_89;
  wire p__2_n_90;
  wire p__2_n_91;
  wire p__2_n_92;
  wire p__2_n_93;
  wire p__2_n_94;
  wire p__2_n_95;
  wire p__2_n_96;
  wire p__2_n_97;
  wire p__2_n_98;
  wire p__2_n_99;
  wire p__3_n_100;
  wire p__3_n_101;
  wire p__3_n_102;
  wire p__3_n_103;
  wire p__3_n_104;
  wire p__3_n_105;
  wire p__3_n_106;
  wire p__3_n_107;
  wire p__3_n_108;
  wire p__3_n_109;
  wire p__3_n_110;
  wire p__3_n_111;
  wire p__3_n_112;
  wire p__3_n_113;
  wire p__3_n_114;
  wire p__3_n_115;
  wire p__3_n_116;
  wire p__3_n_117;
  wire p__3_n_118;
  wire p__3_n_119;
  wire p__3_n_120;
  wire p__3_n_121;
  wire p__3_n_122;
  wire p__3_n_123;
  wire p__3_n_124;
  wire p__3_n_125;
  wire p__3_n_126;
  wire p__3_n_127;
  wire p__3_n_128;
  wire p__3_n_129;
  wire p__3_n_130;
  wire p__3_n_131;
  wire p__3_n_132;
  wire p__3_n_133;
  wire p__3_n_134;
  wire p__3_n_135;
  wire p__3_n_136;
  wire p__3_n_137;
  wire p__3_n_138;
  wire p__3_n_139;
  wire p__3_n_140;
  wire p__3_n_141;
  wire p__3_n_142;
  wire p__3_n_143;
  wire p__3_n_144;
  wire p__3_n_145;
  wire p__3_n_146;
  wire p__3_n_147;
  wire p__3_n_148;
  wire p__3_n_149;
  wire p__3_n_150;
  wire p__3_n_151;
  wire p__3_n_152;
  wire p__3_n_153;
  wire p__3_n_154;
  wire p__3_n_155;
  wire p__3_n_156;
  wire p__3_n_157;
  wire p__3_n_28;
  wire p__3_n_29;
  wire p__3_n_30;
  wire p__3_n_31;
  wire p__3_n_32;
  wire p__3_n_33;
  wire p__3_n_34;
  wire p__3_n_35;
  wire p__3_n_36;
  wire p__3_n_37;
  wire p__3_n_38;
  wire p__3_n_39;
  wire p__3_n_40;
  wire p__3_n_41;
  wire p__3_n_42;
  wire p__3_n_43;
  wire p__3_n_44;
  wire p__3_n_45;
  wire p__3_n_46;
  wire p__3_n_47;
  wire p__3_n_48;
  wire p__3_n_49;
  wire p__3_n_50;
  wire p__3_n_51;
  wire p__3_n_52;
  wire p__3_n_53;
  wire p__3_n_54;
  wire p__3_n_55;
  wire p__3_n_56;
  wire p__3_n_57;
  wire p__3_n_62;
  wire p__3_n_63;
  wire p__3_n_64;
  wire p__3_n_65;
  wire p__3_n_66;
  wire p__3_n_67;
  wire p__3_n_68;
  wire p__3_n_69;
  wire p__3_n_70;
  wire p__3_n_71;
  wire p__3_n_72;
  wire p__3_n_73;
  wire p__3_n_74;
  wire p__3_n_75;
  wire p__3_n_76;
  wire p__3_n_77;
  wire p__3_n_78;
  wire p__3_n_79;
  wire p__3_n_80;
  wire p__3_n_81;
  wire p__3_n_82;
  wire p__3_n_83;
  wire p__3_n_84;
  wire p__3_n_85;
  wire p__3_n_86;
  wire p__3_n_87;
  wire p__3_n_88;
  wire p__3_n_89;
  wire p__3_n_90;
  wire p__3_n_91;
  wire p__3_n_92;
  wire p__3_n_93;
  wire p__3_n_94;
  wire p__3_n_95;
  wire p__3_n_96;
  wire p__3_n_97;
  wire p__3_n_98;
  wire p__3_n_99;
  wire p__4_n_100;
  wire p__4_n_101;
  wire p__4_n_102;
  wire p__4_n_103;
  wire p__4_n_104;
  wire p__4_n_105;
  wire p__4_n_106;
  wire p__4_n_107;
  wire p__4_n_108;
  wire p__4_n_109;
  wire p__4_n_62;
  wire p__4_n_63;
  wire p__4_n_64;
  wire p__4_n_65;
  wire p__4_n_66;
  wire p__4_n_67;
  wire p__4_n_68;
  wire p__4_n_69;
  wire p__4_n_70;
  wire p__4_n_71;
  wire p__4_n_72;
  wire p__4_n_73;
  wire p__4_n_74;
  wire p__4_n_75;
  wire p__4_n_76;
  wire p__4_n_77;
  wire p__4_n_78;
  wire p__4_n_79;
  wire p__4_n_80;
  wire p__4_n_81;
  wire p__4_n_82;
  wire p__4_n_83;
  wire p__4_n_84;
  wire p__4_n_85;
  wire p__4_n_86;
  wire p__4_n_87;
  wire p__4_n_88;
  wire p__4_n_89;
  wire p__4_n_90;
  wire p__4_n_91;
  wire p__4_n_92;
  wire p__4_n_93;
  wire p__4_n_94;
  wire p__4_n_95;
  wire p__4_n_96;
  wire p__4_n_97;
  wire p__4_n_98;
  wire p__4_n_99;
  wire p_i_1__0_n_4;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_156;
  wire p_n_157;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [7:6]\NLW_Xscale64_reg_571_reg[33]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_Xscale64_reg_571_reg[33]_i_1_O_UNCONNECTED ;
  wire [4:0]\NLW_Yscale64_reg_577_reg[2]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_Yscale64_reg_577_reg[2]_i_19_O_UNCONNECTED ;
  wire [7:0]\NLW_Yscale64_reg_577_reg[2]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_Yscale64_reg_577_reg[2]_i_36_O_UNCONNECTED ;
  wire [7:0]\NLW_Yscale64_reg_577_reg[2]_i_50_O_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;
  wire NLW_p__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__1_OVERFLOW_UNCONNECTED;
  wire NLW_p__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p__1_XOROUT_UNCONNECTED;
  wire NLW_p__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__2_OVERFLOW_UNCONNECTED;
  wire NLW_p__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__2_XOROUT_UNCONNECTED;
  wire NLW_p__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__3_OVERFLOW_UNCONNECTED;
  wire NLW_p__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__3_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_p__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__3_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p__3_XOROUT_UNCONNECTED;
  wire NLW_p__4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__4_OVERFLOW_UNCONNECTED;
  wire NLW_p__4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__4_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__4_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__4_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__4_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \Xscale64_reg_571[18]_i_10 
       (.I0(p__2_n_74),
        .I1(p__0_n_91),
        .I2(p__2_n_72),
        .I3(p__0_n_89),
        .I4(p__2_n_73),
        .I5(p__0_n_90),
        .O(\Xscale64_reg_571[18]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \Xscale64_reg_571[18]_i_11 
       (.I0(p__2_n_75),
        .I1(p__0_n_92),
        .I2(p__2_n_73),
        .I3(p__0_n_90),
        .I4(p__2_n_74),
        .I5(p__0_n_91),
        .O(\Xscale64_reg_571[18]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \Xscale64_reg_571[18]_i_12 
       (.I0(p__2_n_76),
        .I1(p__0_n_93),
        .I2(p__2_n_74),
        .I3(p__0_n_91),
        .I4(p__2_n_75),
        .I5(p__0_n_92),
        .O(\Xscale64_reg_571[18]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \Xscale64_reg_571[18]_i_13 
       (.I0(p__2_n_77),
        .I1(p__0_n_94),
        .I2(p__2_n_75),
        .I3(p__0_n_92),
        .I4(p__2_n_76),
        .I5(p__0_n_93),
        .O(\Xscale64_reg_571[18]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \Xscale64_reg_571[18]_i_14 
       (.I0(p__2_n_78),
        .I1(p__0_n_95),
        .I2(p__2_n_76),
        .I3(p__0_n_93),
        .I4(p__2_n_77),
        .I5(p__0_n_94),
        .O(\Xscale64_reg_571[18]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \Xscale64_reg_571[18]_i_15 
       (.I0(p__2_n_79),
        .I1(p__0_n_96),
        .I2(p__2_n_77),
        .I3(p__0_n_94),
        .I4(p__2_n_78),
        .I5(p__0_n_95),
        .O(\Xscale64_reg_571[18]_i_15_n_4 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \Xscale64_reg_571[18]_i_16 
       (.I0(p__4_n_62),
        .I1(p__2_n_78),
        .I2(p__0_n_95),
        .I3(p__2_n_79),
        .I4(p__0_n_96),
        .O(\Xscale64_reg_571[18]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Xscale64_reg_571[18]_i_17 
       (.I0(p__4_n_62),
        .I1(p__2_n_79),
        .I2(p__0_n_96),
        .I3(p__4_n_63),
        .I4(p__2_n_80),
        .I5(p__0_n_97),
        .O(\Xscale64_reg_571[18]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \Xscale64_reg_571[18]_i_2 
       (.I0(p__0_n_91),
        .I1(p__2_n_74),
        .I2(p__0_n_90),
        .I3(p__2_n_73),
        .O(\Xscale64_reg_571[18]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \Xscale64_reg_571[18]_i_3 
       (.I0(p__0_n_92),
        .I1(p__2_n_75),
        .I2(p__0_n_91),
        .I3(p__2_n_74),
        .O(\Xscale64_reg_571[18]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \Xscale64_reg_571[18]_i_4 
       (.I0(p__0_n_93),
        .I1(p__2_n_76),
        .I2(p__0_n_92),
        .I3(p__2_n_75),
        .O(\Xscale64_reg_571[18]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \Xscale64_reg_571[18]_i_5 
       (.I0(p__0_n_94),
        .I1(p__2_n_77),
        .I2(p__0_n_93),
        .I3(p__2_n_76),
        .O(\Xscale64_reg_571[18]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \Xscale64_reg_571[18]_i_6 
       (.I0(p__0_n_95),
        .I1(p__2_n_78),
        .I2(p__0_n_94),
        .I3(p__2_n_77),
        .O(\Xscale64_reg_571[18]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \Xscale64_reg_571[18]_i_7 
       (.I0(p__0_n_96),
        .I1(p__2_n_79),
        .I2(p__0_n_95),
        .I3(p__2_n_78),
        .O(\Xscale64_reg_571[18]_i_7_n_4 ));
  LUT3 #(
    .INIT(8'h09)) 
    \Xscale64_reg_571[18]_i_8 
       (.I0(p__0_n_96),
        .I1(p__2_n_79),
        .I2(p__4_n_62),
        .O(\Xscale64_reg_571[18]_i_8_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Xscale64_reg_571[18]_i_9 
       (.I0(p__4_n_62),
        .I1(p__2_n_79),
        .I2(p__0_n_96),
        .O(\Xscale64_reg_571[18]_i_9_n_4 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \Xscale64_reg_571[26]_i_10 
       (.I0(p__2_n_66),
        .I1(p__0_n_83),
        .I2(p__2_n_64),
        .I3(p__0_n_81),
        .I4(p__2_n_65),
        .I5(p__0_n_82),
        .O(\Xscale64_reg_571[26]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \Xscale64_reg_571[26]_i_11 
       (.I0(p__2_n_67),
        .I1(p__0_n_84),
        .I2(p__2_n_65),
        .I3(p__0_n_82),
        .I4(p__2_n_66),
        .I5(p__0_n_83),
        .O(\Xscale64_reg_571[26]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \Xscale64_reg_571[26]_i_12 
       (.I0(p__2_n_68),
        .I1(p__0_n_85),
        .I2(p__2_n_66),
        .I3(p__0_n_83),
        .I4(p__2_n_67),
        .I5(p__0_n_84),
        .O(\Xscale64_reg_571[26]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \Xscale64_reg_571[26]_i_13 
       (.I0(p__2_n_69),
        .I1(p__0_n_86),
        .I2(p__2_n_67),
        .I3(p__0_n_84),
        .I4(p__2_n_68),
        .I5(p__0_n_85),
        .O(\Xscale64_reg_571[26]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \Xscale64_reg_571[26]_i_14 
       (.I0(p__2_n_70),
        .I1(p__0_n_87),
        .I2(p__2_n_68),
        .I3(p__0_n_85),
        .I4(p__2_n_69),
        .I5(p__0_n_86),
        .O(\Xscale64_reg_571[26]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \Xscale64_reg_571[26]_i_15 
       (.I0(p__2_n_71),
        .I1(p__0_n_88),
        .I2(p__2_n_69),
        .I3(p__0_n_86),
        .I4(p__2_n_70),
        .I5(p__0_n_87),
        .O(\Xscale64_reg_571[26]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \Xscale64_reg_571[26]_i_16 
       (.I0(p__2_n_72),
        .I1(p__0_n_89),
        .I2(p__2_n_70),
        .I3(p__0_n_87),
        .I4(p__2_n_71),
        .I5(p__0_n_88),
        .O(\Xscale64_reg_571[26]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \Xscale64_reg_571[26]_i_17 
       (.I0(p__2_n_73),
        .I1(p__0_n_90),
        .I2(p__2_n_71),
        .I3(p__0_n_88),
        .I4(p__2_n_72),
        .I5(p__0_n_89),
        .O(\Xscale64_reg_571[26]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \Xscale64_reg_571[26]_i_2 
       (.I0(p__0_n_83),
        .I1(p__2_n_66),
        .I2(p__0_n_82),
        .I3(p__2_n_65),
        .O(\Xscale64_reg_571[26]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \Xscale64_reg_571[26]_i_3 
       (.I0(p__0_n_84),
        .I1(p__2_n_67),
        .I2(p__0_n_83),
        .I3(p__2_n_66),
        .O(\Xscale64_reg_571[26]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \Xscale64_reg_571[26]_i_4 
       (.I0(p__0_n_85),
        .I1(p__2_n_68),
        .I2(p__0_n_84),
        .I3(p__2_n_67),
        .O(\Xscale64_reg_571[26]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \Xscale64_reg_571[26]_i_5 
       (.I0(p__0_n_86),
        .I1(p__2_n_69),
        .I2(p__0_n_85),
        .I3(p__2_n_68),
        .O(\Xscale64_reg_571[26]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \Xscale64_reg_571[26]_i_6 
       (.I0(p__0_n_87),
        .I1(p__2_n_70),
        .I2(p__0_n_86),
        .I3(p__2_n_69),
        .O(\Xscale64_reg_571[26]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \Xscale64_reg_571[26]_i_7 
       (.I0(p__0_n_88),
        .I1(p__2_n_71),
        .I2(p__0_n_87),
        .I3(p__2_n_70),
        .O(\Xscale64_reg_571[26]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \Xscale64_reg_571[26]_i_8 
       (.I0(p__0_n_89),
        .I1(p__2_n_72),
        .I2(p__0_n_88),
        .I3(p__2_n_71),
        .O(\Xscale64_reg_571[26]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \Xscale64_reg_571[26]_i_9 
       (.I0(p__0_n_90),
        .I1(p__2_n_73),
        .I2(p__0_n_89),
        .I3(p__2_n_72),
        .O(\Xscale64_reg_571[26]_i_9_n_4 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \Xscale64_reg_571[33]_i_10 
       (.I0(p__2_n_64),
        .I1(p__0_n_81),
        .I2(p__2_n_62),
        .I3(p__0_n_79),
        .I4(p__2_n_63),
        .I5(p__0_n_80),
        .O(\Xscale64_reg_571[33]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \Xscale64_reg_571[33]_i_11 
       (.I0(p__2_n_65),
        .I1(p__0_n_82),
        .I2(p__2_n_63),
        .I3(p__0_n_80),
        .I4(p__2_n_64),
        .I5(p__0_n_81),
        .O(\Xscale64_reg_571[33]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \Xscale64_reg_571[33]_i_2 
       (.I0(p__2_n_62),
        .I1(p__0_n_79),
        .I2(p__0_n_80),
        .I3(p__2_n_63),
        .O(\Xscale64_reg_571[33]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \Xscale64_reg_571[33]_i_3 
       (.I0(p__0_n_81),
        .I1(p__2_n_64),
        .I2(p__0_n_80),
        .I3(p__2_n_63),
        .O(\Xscale64_reg_571[33]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \Xscale64_reg_571[33]_i_4 
       (.I0(p__0_n_82),
        .I1(p__2_n_65),
        .I2(p__0_n_81),
        .I3(p__2_n_64),
        .O(\Xscale64_reg_571[33]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Xscale64_reg_571[33]_i_5 
       (.I0(p__0_n_75),
        .I1(p__0_n_74),
        .O(\Xscale64_reg_571[33]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Xscale64_reg_571[33]_i_6 
       (.I0(p__0_n_76),
        .I1(p__0_n_75),
        .O(\Xscale64_reg_571[33]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Xscale64_reg_571[33]_i_7 
       (.I0(p__0_n_77),
        .I1(p__0_n_76),
        .O(\Xscale64_reg_571[33]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Xscale64_reg_571[33]_i_8 
       (.I0(p__0_n_78),
        .I1(p__0_n_77),
        .O(\Xscale64_reg_571[33]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \Xscale64_reg_571[33]_i_9 
       (.I0(p__2_n_63),
        .I1(p__0_n_80),
        .I2(p__0_n_79),
        .I3(p__2_n_62),
        .I4(p__0_n_78),
        .O(\Xscale64_reg_571[33]_i_9_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \Xscale64_reg_571_reg[18]_i_1 
       (.CI(\Yscale64_reg_577_reg[9]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\Xscale64_reg_571_reg[18]_i_1_n_4 ,\Xscale64_reg_571_reg[18]_i_1_n_5 ,\Xscale64_reg_571_reg[18]_i_1_n_6 ,\Xscale64_reg_571_reg[18]_i_1_n_7 ,\Xscale64_reg_571_reg[18]_i_1_n_8 ,\Xscale64_reg_571_reg[18]_i_1_n_9 ,\Xscale64_reg_571_reg[18]_i_1_n_10 ,\Xscale64_reg_571_reg[18]_i_1_n_11 }),
        .DI({\Xscale64_reg_571[18]_i_2_n_4 ,\Xscale64_reg_571[18]_i_3_n_4 ,\Xscale64_reg_571[18]_i_4_n_4 ,\Xscale64_reg_571[18]_i_5_n_4 ,\Xscale64_reg_571[18]_i_6_n_4 ,\Xscale64_reg_571[18]_i_7_n_4 ,\Xscale64_reg_571[18]_i_8_n_4 ,\Xscale64_reg_571[18]_i_9_n_4 }),
        .O(\Xscale64_reg_571[33]_i_11_0 [18:11]),
        .S({\Xscale64_reg_571[18]_i_10_n_4 ,\Xscale64_reg_571[18]_i_11_n_4 ,\Xscale64_reg_571[18]_i_12_n_4 ,\Xscale64_reg_571[18]_i_13_n_4 ,\Xscale64_reg_571[18]_i_14_n_4 ,\Xscale64_reg_571[18]_i_15_n_4 ,\Xscale64_reg_571[18]_i_16_n_4 ,\Xscale64_reg_571[18]_i_17_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \Xscale64_reg_571_reg[26]_i_1 
       (.CI(\Xscale64_reg_571_reg[18]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\Xscale64_reg_571_reg[26]_i_1_n_4 ,\Xscale64_reg_571_reg[26]_i_1_n_5 ,\Xscale64_reg_571_reg[26]_i_1_n_6 ,\Xscale64_reg_571_reg[26]_i_1_n_7 ,\Xscale64_reg_571_reg[26]_i_1_n_8 ,\Xscale64_reg_571_reg[26]_i_1_n_9 ,\Xscale64_reg_571_reg[26]_i_1_n_10 ,\Xscale64_reg_571_reg[26]_i_1_n_11 }),
        .DI({\Xscale64_reg_571[26]_i_2_n_4 ,\Xscale64_reg_571[26]_i_3_n_4 ,\Xscale64_reg_571[26]_i_4_n_4 ,\Xscale64_reg_571[26]_i_5_n_4 ,\Xscale64_reg_571[26]_i_6_n_4 ,\Xscale64_reg_571[26]_i_7_n_4 ,\Xscale64_reg_571[26]_i_8_n_4 ,\Xscale64_reg_571[26]_i_9_n_4 }),
        .O(\Xscale64_reg_571[33]_i_11_0 [26:19]),
        .S({\Xscale64_reg_571[26]_i_10_n_4 ,\Xscale64_reg_571[26]_i_11_n_4 ,\Xscale64_reg_571[26]_i_12_n_4 ,\Xscale64_reg_571[26]_i_13_n_4 ,\Xscale64_reg_571[26]_i_14_n_4 ,\Xscale64_reg_571[26]_i_15_n_4 ,\Xscale64_reg_571[26]_i_16_n_4 ,\Xscale64_reg_571[26]_i_17_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \Xscale64_reg_571_reg[33]_i_1 
       (.CI(\Xscale64_reg_571_reg[26]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Xscale64_reg_571_reg[33]_i_1_CO_UNCONNECTED [7:6],\Xscale64_reg_571_reg[33]_i_1_n_6 ,\Xscale64_reg_571_reg[33]_i_1_n_7 ,\Xscale64_reg_571_reg[33]_i_1_n_8 ,\Xscale64_reg_571_reg[33]_i_1_n_9 ,\Xscale64_reg_571_reg[33]_i_1_n_10 ,\Xscale64_reg_571_reg[33]_i_1_n_11 }),
        .DI({1'b0,1'b0,p__0_n_76,p__0_n_77,p__0_n_78,\Xscale64_reg_571[33]_i_2_n_4 ,\Xscale64_reg_571[33]_i_3_n_4 ,\Xscale64_reg_571[33]_i_4_n_4 }),
        .O({\NLW_Xscale64_reg_571_reg[33]_i_1_O_UNCONNECTED [7],\Xscale64_reg_571[33]_i_11_0 [33:27]}),
        .S({1'b0,\Xscale64_reg_571[33]_i_5_n_4 ,\Xscale64_reg_571[33]_i_6_n_4 ,\Xscale64_reg_571[33]_i_7_n_4 ,\Xscale64_reg_571[33]_i_8_n_4 ,\Xscale64_reg_571[33]_i_9_n_4 ,\Xscale64_reg_571[33]_i_10_n_4 ,\Xscale64_reg_571[33]_i_11_n_4 }));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_10 
       (.I0(p_n_96),
        .I1(p__2_n_96),
        .I2(p__4_n_79),
        .O(\Yscale64_reg_577[2]_i_10_n_4 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_11 
       (.I0(p__0_n_105),
        .I1(p__2_n_88),
        .I2(p__4_n_71),
        .I3(\Yscale64_reg_577[2]_i_3_n_4 ),
        .O(\Yscale64_reg_577[2]_i_11_n_4 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_12 
       (.I0(p__0_n_106),
        .I1(p__2_n_89),
        .I2(p__4_n_72),
        .I3(\Yscale64_reg_577[2]_i_4_n_4 ),
        .O(\Yscale64_reg_577[2]_i_12_n_4 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_13 
       (.I0(p__0_n_107),
        .I1(p__2_n_90),
        .I2(p__4_n_73),
        .I3(\Yscale64_reg_577[2]_i_5_n_4 ),
        .O(\Yscale64_reg_577[2]_i_13_n_4 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_14 
       (.I0(p__0_n_108),
        .I1(p__2_n_91),
        .I2(p__4_n_74),
        .I3(\Yscale64_reg_577[2]_i_6_n_4 ),
        .O(\Yscale64_reg_577[2]_i_14_n_4 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_15 
       (.I0(p__0_n_109),
        .I1(p__2_n_92),
        .I2(p__4_n_75),
        .I3(\Yscale64_reg_577[2]_i_7_n_4 ),
        .O(\Yscale64_reg_577[2]_i_15_n_4 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_16 
       (.I0(p_n_93),
        .I1(p__2_n_93),
        .I2(p__4_n_76),
        .I3(\Yscale64_reg_577[2]_i_8_n_4 ),
        .O(\Yscale64_reg_577[2]_i_16_n_4 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_17 
       (.I0(p_n_94),
        .I1(p__2_n_94),
        .I2(p__4_n_77),
        .I3(\Yscale64_reg_577[2]_i_9_n_4 ),
        .O(\Yscale64_reg_577[2]_i_17_n_4 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_18 
       (.I0(p_n_95),
        .I1(p__2_n_95),
        .I2(p__4_n_78),
        .I3(\Yscale64_reg_577[2]_i_10_n_4 ),
        .O(\Yscale64_reg_577[2]_i_18_n_4 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_20 
       (.I0(p_n_97),
        .I1(p__2_n_97),
        .I2(p__4_n_80),
        .O(\Yscale64_reg_577[2]_i_20_n_4 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_21 
       (.I0(p_n_98),
        .I1(p__2_n_98),
        .I2(p__4_n_81),
        .O(\Yscale64_reg_577[2]_i_21_n_4 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_22 
       (.I0(p_n_99),
        .I1(p__2_n_99),
        .I2(p__4_n_82),
        .O(\Yscale64_reg_577[2]_i_22_n_4 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_23 
       (.I0(p_n_100),
        .I1(p__2_n_100),
        .I2(p__4_n_83),
        .O(\Yscale64_reg_577[2]_i_23_n_4 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_24 
       (.I0(p_n_101),
        .I1(p__2_n_101),
        .I2(p__4_n_84),
        .O(\Yscale64_reg_577[2]_i_24_n_4 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_25 
       (.I0(p_n_102),
        .I1(p__2_n_102),
        .I2(p__4_n_85),
        .O(\Yscale64_reg_577[2]_i_25_n_4 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_26 
       (.I0(p_n_103),
        .I1(p__2_n_103),
        .I2(p__4_n_86),
        .O(\Yscale64_reg_577[2]_i_26_n_4 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_27 
       (.I0(p_n_104),
        .I1(p__2_n_104),
        .I2(p__4_n_87),
        .O(\Yscale64_reg_577[2]_i_27_n_4 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_28 
       (.I0(p_n_96),
        .I1(p__2_n_96),
        .I2(p__4_n_79),
        .I3(\Yscale64_reg_577[2]_i_20_n_4 ),
        .O(\Yscale64_reg_577[2]_i_28_n_4 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_29 
       (.I0(p_n_97),
        .I1(p__2_n_97),
        .I2(p__4_n_80),
        .I3(\Yscale64_reg_577[2]_i_21_n_4 ),
        .O(\Yscale64_reg_577[2]_i_29_n_4 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_3 
       (.I0(p__0_n_106),
        .I1(p__2_n_89),
        .I2(p__4_n_72),
        .O(\Yscale64_reg_577[2]_i_3_n_4 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_30 
       (.I0(p_n_98),
        .I1(p__2_n_98),
        .I2(p__4_n_81),
        .I3(\Yscale64_reg_577[2]_i_22_n_4 ),
        .O(\Yscale64_reg_577[2]_i_30_n_4 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_31 
       (.I0(p_n_99),
        .I1(p__2_n_99),
        .I2(p__4_n_82),
        .I3(\Yscale64_reg_577[2]_i_23_n_4 ),
        .O(\Yscale64_reg_577[2]_i_31_n_4 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_32 
       (.I0(p_n_100),
        .I1(p__2_n_100),
        .I2(p__4_n_83),
        .I3(\Yscale64_reg_577[2]_i_24_n_4 ),
        .O(\Yscale64_reg_577[2]_i_32_n_4 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_33 
       (.I0(p_n_101),
        .I1(p__2_n_101),
        .I2(p__4_n_84),
        .I3(\Yscale64_reg_577[2]_i_25_n_4 ),
        .O(\Yscale64_reg_577[2]_i_33_n_4 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_34 
       (.I0(p_n_102),
        .I1(p__2_n_102),
        .I2(p__4_n_85),
        .I3(\Yscale64_reg_577[2]_i_26_n_4 ),
        .O(\Yscale64_reg_577[2]_i_34_n_4 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_35 
       (.I0(p_n_103),
        .I1(p__2_n_103),
        .I2(p__4_n_86),
        .I3(\Yscale64_reg_577[2]_i_27_n_4 ),
        .O(\Yscale64_reg_577[2]_i_35_n_4 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_37 
       (.I0(p_n_105),
        .I1(p__2_n_105),
        .I2(p__4_n_88),
        .O(\Yscale64_reg_577[2]_i_37_n_4 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_38 
       (.I0(p_n_106),
        .I1(p__2_n_106),
        .I2(p__4_n_89),
        .O(\Yscale64_reg_577[2]_i_38_n_4 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_39 
       (.I0(p_n_107),
        .I1(p__2_n_107),
        .I2(p__4_n_90),
        .O(\Yscale64_reg_577[2]_i_39_n_4 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_4 
       (.I0(p__0_n_107),
        .I1(p__2_n_90),
        .I2(p__4_n_73),
        .O(\Yscale64_reg_577[2]_i_4_n_4 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_40 
       (.I0(p_n_108),
        .I1(p__2_n_108),
        .I2(p__4_n_91),
        .O(\Yscale64_reg_577[2]_i_40_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Yscale64_reg_577[2]_i_41 
       (.I0(p__4_n_91),
        .I1(p_n_108),
        .I2(p__2_n_108),
        .O(\Yscale64_reg_577[2]_i_41_n_4 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_42 
       (.I0(p_n_104),
        .I1(p__2_n_104),
        .I2(p__4_n_87),
        .I3(\Yscale64_reg_577[2]_i_37_n_4 ),
        .O(\Yscale64_reg_577[2]_i_42_n_4 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_43 
       (.I0(p_n_105),
        .I1(p__2_n_105),
        .I2(p__4_n_88),
        .I3(\Yscale64_reg_577[2]_i_38_n_4 ),
        .O(\Yscale64_reg_577[2]_i_43_n_4 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_44 
       (.I0(p_n_106),
        .I1(p__2_n_106),
        .I2(p__4_n_89),
        .I3(\Yscale64_reg_577[2]_i_39_n_4 ),
        .O(\Yscale64_reg_577[2]_i_44_n_4 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[2]_i_45 
       (.I0(p_n_107),
        .I1(p__2_n_107),
        .I2(p__4_n_90),
        .I3(\Yscale64_reg_577[2]_i_40_n_4 ),
        .O(\Yscale64_reg_577[2]_i_45_n_4 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \Yscale64_reg_577[2]_i_46 
       (.I0(p_n_108),
        .I1(p__2_n_108),
        .I2(p__4_n_91),
        .I3(p__2_n_109),
        .I4(p_n_109),
        .O(\Yscale64_reg_577[2]_i_46_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Yscale64_reg_577[2]_i_47 
       (.I0(p_n_109),
        .I1(p__2_n_109),
        .I2(p__4_n_92),
        .O(\Yscale64_reg_577[2]_i_47_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Yscale64_reg_577[2]_i_48 
       (.I0(p__4_n_93),
        .I1(p__1_n_93),
        .O(\Yscale64_reg_577[2]_i_48_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Yscale64_reg_577[2]_i_49 
       (.I0(p__4_n_94),
        .I1(p__1_n_94),
        .O(\Yscale64_reg_577[2]_i_49_n_4 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_5 
       (.I0(p__0_n_108),
        .I1(p__2_n_91),
        .I2(p__4_n_74),
        .O(\Yscale64_reg_577[2]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Yscale64_reg_577[2]_i_51 
       (.I0(p__4_n_95),
        .I1(p__1_n_95),
        .O(\Yscale64_reg_577[2]_i_51_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Yscale64_reg_577[2]_i_52 
       (.I0(p__4_n_96),
        .I1(p__1_n_96),
        .O(\Yscale64_reg_577[2]_i_52_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Yscale64_reg_577[2]_i_53 
       (.I0(p__4_n_97),
        .I1(p__1_n_97),
        .O(\Yscale64_reg_577[2]_i_53_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Yscale64_reg_577[2]_i_54 
       (.I0(p__4_n_98),
        .I1(p__1_n_98),
        .O(\Yscale64_reg_577[2]_i_54_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Yscale64_reg_577[2]_i_55 
       (.I0(p__4_n_99),
        .I1(p__1_n_99),
        .O(\Yscale64_reg_577[2]_i_55_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Yscale64_reg_577[2]_i_56 
       (.I0(p__4_n_100),
        .I1(p__1_n_100),
        .O(\Yscale64_reg_577[2]_i_56_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Yscale64_reg_577[2]_i_57 
       (.I0(p__4_n_101),
        .I1(p__1_n_101),
        .O(\Yscale64_reg_577[2]_i_57_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Yscale64_reg_577[2]_i_58 
       (.I0(p__4_n_102),
        .I1(p__1_n_102),
        .O(\Yscale64_reg_577[2]_i_58_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Yscale64_reg_577[2]_i_59 
       (.I0(p__4_n_103),
        .I1(p__1_n_103),
        .O(\Yscale64_reg_577[2]_i_59_n_4 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_6 
       (.I0(p__0_n_109),
        .I1(p__2_n_92),
        .I2(p__4_n_75),
        .O(\Yscale64_reg_577[2]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Yscale64_reg_577[2]_i_60 
       (.I0(p__4_n_104),
        .I1(p__1_n_104),
        .O(\Yscale64_reg_577[2]_i_60_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Yscale64_reg_577[2]_i_61 
       (.I0(p__4_n_105),
        .I1(p__1_n_105),
        .O(\Yscale64_reg_577[2]_i_61_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Yscale64_reg_577[2]_i_62 
       (.I0(p__4_n_106),
        .I1(p__1_n_106),
        .O(\Yscale64_reg_577[2]_i_62_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Yscale64_reg_577[2]_i_63 
       (.I0(p__4_n_107),
        .I1(p__1_n_107),
        .O(\Yscale64_reg_577[2]_i_63_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Yscale64_reg_577[2]_i_64 
       (.I0(p__4_n_108),
        .I1(p__1_n_108),
        .O(\Yscale64_reg_577[2]_i_64_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Yscale64_reg_577[2]_i_65 
       (.I0(p__4_n_109),
        .I1(p__1_n_109),
        .O(\Yscale64_reg_577[2]_i_65_n_4 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_7 
       (.I0(p_n_93),
        .I1(p__2_n_93),
        .I2(p__4_n_76),
        .O(\Yscale64_reg_577[2]_i_7_n_4 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_8 
       (.I0(p_n_94),
        .I1(p__2_n_94),
        .I2(p__4_n_77),
        .O(\Yscale64_reg_577[2]_i_8_n_4 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[2]_i_9 
       (.I0(p_n_95),
        .I1(p__2_n_95),
        .I2(p__4_n_78),
        .O(\Yscale64_reg_577[2]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[9]_i_10 
       (.I0(\Yscale64_reg_577[9]_i_2_n_4 ),
        .I1(p__2_n_80),
        .I2(p__0_n_97),
        .I3(p__4_n_63),
        .O(\Yscale64_reg_577[9]_i_10_n_4 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[9]_i_11 
       (.I0(p__0_n_98),
        .I1(p__2_n_81),
        .I2(p__4_n_64),
        .I3(\Yscale64_reg_577[9]_i_3_n_4 ),
        .O(\Yscale64_reg_577[9]_i_11_n_4 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[9]_i_12 
       (.I0(p__0_n_99),
        .I1(p__2_n_82),
        .I2(p__4_n_65),
        .I3(\Yscale64_reg_577[9]_i_4_n_4 ),
        .O(\Yscale64_reg_577[9]_i_12_n_4 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[9]_i_13 
       (.I0(p__0_n_100),
        .I1(p__2_n_83),
        .I2(p__4_n_66),
        .I3(\Yscale64_reg_577[9]_i_5_n_4 ),
        .O(\Yscale64_reg_577[9]_i_13_n_4 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[9]_i_14 
       (.I0(p__0_n_101),
        .I1(p__2_n_84),
        .I2(p__4_n_67),
        .I3(\Yscale64_reg_577[9]_i_6_n_4 ),
        .O(\Yscale64_reg_577[9]_i_14_n_4 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[9]_i_15 
       (.I0(p__0_n_102),
        .I1(p__2_n_85),
        .I2(p__4_n_68),
        .I3(\Yscale64_reg_577[9]_i_7_n_4 ),
        .O(\Yscale64_reg_577[9]_i_15_n_4 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[9]_i_16 
       (.I0(p__0_n_103),
        .I1(p__2_n_86),
        .I2(p__4_n_69),
        .I3(\Yscale64_reg_577[9]_i_8_n_4 ),
        .O(\Yscale64_reg_577[9]_i_16_n_4 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Yscale64_reg_577[9]_i_17 
       (.I0(p__0_n_104),
        .I1(p__2_n_87),
        .I2(p__4_n_70),
        .I3(\Yscale64_reg_577[9]_i_9_n_4 ),
        .O(\Yscale64_reg_577[9]_i_17_n_4 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[9]_i_2 
       (.I0(p__0_n_98),
        .I1(p__2_n_81),
        .I2(p__4_n_64),
        .O(\Yscale64_reg_577[9]_i_2_n_4 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[9]_i_3 
       (.I0(p__0_n_99),
        .I1(p__2_n_82),
        .I2(p__4_n_65),
        .O(\Yscale64_reg_577[9]_i_3_n_4 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[9]_i_4 
       (.I0(p__0_n_100),
        .I1(p__2_n_83),
        .I2(p__4_n_66),
        .O(\Yscale64_reg_577[9]_i_4_n_4 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[9]_i_5 
       (.I0(p__0_n_101),
        .I1(p__2_n_84),
        .I2(p__4_n_67),
        .O(\Yscale64_reg_577[9]_i_5_n_4 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[9]_i_6 
       (.I0(p__0_n_102),
        .I1(p__2_n_85),
        .I2(p__4_n_68),
        .O(\Yscale64_reg_577[9]_i_6_n_4 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[9]_i_7 
       (.I0(p__0_n_103),
        .I1(p__2_n_86),
        .I2(p__4_n_69),
        .O(\Yscale64_reg_577[9]_i_7_n_4 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[9]_i_8 
       (.I0(p__0_n_104),
        .I1(p__2_n_87),
        .I2(p__4_n_70),
        .O(\Yscale64_reg_577[9]_i_8_n_4 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Yscale64_reg_577[9]_i_9 
       (.I0(p__0_n_105),
        .I1(p__2_n_88),
        .I2(p__4_n_71),
        .O(\Yscale64_reg_577[9]_i_9_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \Yscale64_reg_577_reg[2]_i_1 
       (.CI(\Yscale64_reg_577_reg[2]_i_2_n_4 ),
        .CI_TOP(1'b0),
        .CO({\Yscale64_reg_577_reg[2]_i_1_n_4 ,\Yscale64_reg_577_reg[2]_i_1_n_5 ,\Yscale64_reg_577_reg[2]_i_1_n_6 ,\Yscale64_reg_577_reg[2]_i_1_n_7 ,\Yscale64_reg_577_reg[2]_i_1_n_8 ,\Yscale64_reg_577_reg[2]_i_1_n_9 ,\Yscale64_reg_577_reg[2]_i_1_n_10 ,\Yscale64_reg_577_reg[2]_i_1_n_11 }),
        .DI({\Yscale64_reg_577[2]_i_3_n_4 ,\Yscale64_reg_577[2]_i_4_n_4 ,\Yscale64_reg_577[2]_i_5_n_4 ,\Yscale64_reg_577[2]_i_6_n_4 ,\Yscale64_reg_577[2]_i_7_n_4 ,\Yscale64_reg_577[2]_i_8_n_4 ,\Yscale64_reg_577[2]_i_9_n_4 ,\Yscale64_reg_577[2]_i_10_n_4 }),
        .O({\Xscale64_reg_571[33]_i_11_0 [2:0],\NLW_Yscale64_reg_577_reg[2]_i_1_O_UNCONNECTED [4:0]}),
        .S({\Yscale64_reg_577[2]_i_11_n_4 ,\Yscale64_reg_577[2]_i_12_n_4 ,\Yscale64_reg_577[2]_i_13_n_4 ,\Yscale64_reg_577[2]_i_14_n_4 ,\Yscale64_reg_577[2]_i_15_n_4 ,\Yscale64_reg_577[2]_i_16_n_4 ,\Yscale64_reg_577[2]_i_17_n_4 ,\Yscale64_reg_577[2]_i_18_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \Yscale64_reg_577_reg[2]_i_19 
       (.CI(\Yscale64_reg_577_reg[2]_i_36_n_4 ),
        .CI_TOP(1'b0),
        .CO({\Yscale64_reg_577_reg[2]_i_19_n_4 ,\Yscale64_reg_577_reg[2]_i_19_n_5 ,\Yscale64_reg_577_reg[2]_i_19_n_6 ,\Yscale64_reg_577_reg[2]_i_19_n_7 ,\Yscale64_reg_577_reg[2]_i_19_n_8 ,\Yscale64_reg_577_reg[2]_i_19_n_9 ,\Yscale64_reg_577_reg[2]_i_19_n_10 ,\Yscale64_reg_577_reg[2]_i_19_n_11 }),
        .DI({\Yscale64_reg_577[2]_i_37_n_4 ,\Yscale64_reg_577[2]_i_38_n_4 ,\Yscale64_reg_577[2]_i_39_n_4 ,\Yscale64_reg_577[2]_i_40_n_4 ,\Yscale64_reg_577[2]_i_41_n_4 ,p__4_n_92,p__4_n_93,p__4_n_94}),
        .O(\NLW_Yscale64_reg_577_reg[2]_i_19_O_UNCONNECTED [7:0]),
        .S({\Yscale64_reg_577[2]_i_42_n_4 ,\Yscale64_reg_577[2]_i_43_n_4 ,\Yscale64_reg_577[2]_i_44_n_4 ,\Yscale64_reg_577[2]_i_45_n_4 ,\Yscale64_reg_577[2]_i_46_n_4 ,\Yscale64_reg_577[2]_i_47_n_4 ,\Yscale64_reg_577[2]_i_48_n_4 ,\Yscale64_reg_577[2]_i_49_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \Yscale64_reg_577_reg[2]_i_2 
       (.CI(\Yscale64_reg_577_reg[2]_i_19_n_4 ),
        .CI_TOP(1'b0),
        .CO({\Yscale64_reg_577_reg[2]_i_2_n_4 ,\Yscale64_reg_577_reg[2]_i_2_n_5 ,\Yscale64_reg_577_reg[2]_i_2_n_6 ,\Yscale64_reg_577_reg[2]_i_2_n_7 ,\Yscale64_reg_577_reg[2]_i_2_n_8 ,\Yscale64_reg_577_reg[2]_i_2_n_9 ,\Yscale64_reg_577_reg[2]_i_2_n_10 ,\Yscale64_reg_577_reg[2]_i_2_n_11 }),
        .DI({\Yscale64_reg_577[2]_i_20_n_4 ,\Yscale64_reg_577[2]_i_21_n_4 ,\Yscale64_reg_577[2]_i_22_n_4 ,\Yscale64_reg_577[2]_i_23_n_4 ,\Yscale64_reg_577[2]_i_24_n_4 ,\Yscale64_reg_577[2]_i_25_n_4 ,\Yscale64_reg_577[2]_i_26_n_4 ,\Yscale64_reg_577[2]_i_27_n_4 }),
        .O(\NLW_Yscale64_reg_577_reg[2]_i_2_O_UNCONNECTED [7:0]),
        .S({\Yscale64_reg_577[2]_i_28_n_4 ,\Yscale64_reg_577[2]_i_29_n_4 ,\Yscale64_reg_577[2]_i_30_n_4 ,\Yscale64_reg_577[2]_i_31_n_4 ,\Yscale64_reg_577[2]_i_32_n_4 ,\Yscale64_reg_577[2]_i_33_n_4 ,\Yscale64_reg_577[2]_i_34_n_4 ,\Yscale64_reg_577[2]_i_35_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \Yscale64_reg_577_reg[2]_i_36 
       (.CI(\Yscale64_reg_577_reg[2]_i_50_n_4 ),
        .CI_TOP(1'b0),
        .CO({\Yscale64_reg_577_reg[2]_i_36_n_4 ,\Yscale64_reg_577_reg[2]_i_36_n_5 ,\Yscale64_reg_577_reg[2]_i_36_n_6 ,\Yscale64_reg_577_reg[2]_i_36_n_7 ,\Yscale64_reg_577_reg[2]_i_36_n_8 ,\Yscale64_reg_577_reg[2]_i_36_n_9 ,\Yscale64_reg_577_reg[2]_i_36_n_10 ,\Yscale64_reg_577_reg[2]_i_36_n_11 }),
        .DI({p__4_n_95,p__4_n_96,p__4_n_97,p__4_n_98,p__4_n_99,p__4_n_100,p__4_n_101,p__4_n_102}),
        .O(\NLW_Yscale64_reg_577_reg[2]_i_36_O_UNCONNECTED [7:0]),
        .S({\Yscale64_reg_577[2]_i_51_n_4 ,\Yscale64_reg_577[2]_i_52_n_4 ,\Yscale64_reg_577[2]_i_53_n_4 ,\Yscale64_reg_577[2]_i_54_n_4 ,\Yscale64_reg_577[2]_i_55_n_4 ,\Yscale64_reg_577[2]_i_56_n_4 ,\Yscale64_reg_577[2]_i_57_n_4 ,\Yscale64_reg_577[2]_i_58_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \Yscale64_reg_577_reg[2]_i_50 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Yscale64_reg_577_reg[2]_i_50_n_4 ,\Yscale64_reg_577_reg[2]_i_50_n_5 ,\Yscale64_reg_577_reg[2]_i_50_n_6 ,\Yscale64_reg_577_reg[2]_i_50_n_7 ,\Yscale64_reg_577_reg[2]_i_50_n_8 ,\Yscale64_reg_577_reg[2]_i_50_n_9 ,\Yscale64_reg_577_reg[2]_i_50_n_10 ,\Yscale64_reg_577_reg[2]_i_50_n_11 }),
        .DI({p__4_n_103,p__4_n_104,p__4_n_105,p__4_n_106,p__4_n_107,p__4_n_108,p__4_n_109,1'b0}),
        .O(\NLW_Yscale64_reg_577_reg[2]_i_50_O_UNCONNECTED [7:0]),
        .S({\Yscale64_reg_577[2]_i_59_n_4 ,\Yscale64_reg_577[2]_i_60_n_4 ,\Yscale64_reg_577[2]_i_61_n_4 ,\Yscale64_reg_577[2]_i_62_n_4 ,\Yscale64_reg_577[2]_i_63_n_4 ,\Yscale64_reg_577[2]_i_64_n_4 ,\Yscale64_reg_577[2]_i_65_n_4 ,p__3_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \Yscale64_reg_577_reg[9]_i_1 
       (.CI(\Yscale64_reg_577_reg[2]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\Yscale64_reg_577_reg[9]_i_1_n_4 ,\Yscale64_reg_577_reg[9]_i_1_n_5 ,\Yscale64_reg_577_reg[9]_i_1_n_6 ,\Yscale64_reg_577_reg[9]_i_1_n_7 ,\Yscale64_reg_577_reg[9]_i_1_n_8 ,\Yscale64_reg_577_reg[9]_i_1_n_9 ,\Yscale64_reg_577_reg[9]_i_1_n_10 ,\Yscale64_reg_577_reg[9]_i_1_n_11 }),
        .DI({\Yscale64_reg_577[9]_i_2_n_4 ,\Yscale64_reg_577[9]_i_3_n_4 ,\Yscale64_reg_577[9]_i_4_n_4 ,\Yscale64_reg_577[9]_i_5_n_4 ,\Yscale64_reg_577[9]_i_6_n_4 ,\Yscale64_reg_577[9]_i_7_n_4 ,\Yscale64_reg_577[9]_i_8_n_4 ,\Yscale64_reg_577[9]_i_9_n_4 }),
        .O(\Xscale64_reg_571[33]_i_11_0 [10:3]),
        .S({\Yscale64_reg_577[9]_i_10_n_4 ,\Yscale64_reg_577[9]_i_11_n_4 ,\Yscale64_reg_577[9]_i_12_n_4 ,\Yscale64_reg_577[9]_i_13_n_4 ,\Yscale64_reg_577[9]_i_14_n_4 ,\Yscale64_reg_577[9]_i_15_n_4 ,\Yscale64_reg_577[9]_i_16_n_4 ,\Yscale64_reg_577[9]_i_17_n_4 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 27x18 6}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1,p_i_1__0_n_4,p_i_1__0_n_4,p_i_1__0_n_4,1'b0,Q,Q,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155,p_n_156,p_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 27x11 6}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1,p_i_1__0_n_4,p_i_1__0_n_4,p_i_1__0_n_4,1'b0,Q,Q,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__0_n_85,p__0_n_86,p__0_n_87,p__0_n_88,p__0_n_89,p__0_n_90,p__0_n_91,p__0_n_92,p__0_n_93,p__0_n_94,p__0_n_95,p__0_n_96,p__0_n_97,p__0_n_98,p__0_n_99,p__0_n_100,p__0_n_101,p__0_n_102,p__0_n_103,p__0_n_104,p__0_n_105,p__0_n_106,p__0_n_107,p__0_n_108,p__0_n_109}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155,p_n_156,p_n_157}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 27x18 6}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1,p_i_1__0_n_4,p_i_1__0_n_4,p_i_1__0_n_4,1'b0,Q,Q,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__1_OVERFLOW_UNCONNECTED),
        .P({p__1_n_62,p__1_n_63,p__1_n_64,p__1_n_65,p__1_n_66,p__1_n_67,p__1_n_68,p__1_n_69,p__1_n_70,p__1_n_71,p__1_n_72,p__1_n_73,p__1_n_74,p__1_n_75,p__1_n_76,p__1_n_77,p__1_n_78,p__1_n_79,p__1_n_80,p__1_n_81,p__1_n_82,p__1_n_83,p__1_n_84,p__1_n_85,p__1_n_86,p__1_n_87,p__1_n_88,p__1_n_89,p__1_n_90,p__1_n_91,p__1_n_92,p__1_n_93,p__1_n_94,p__1_n_95,p__1_n_96,p__1_n_97,p__1_n_98,p__1_n_99,p__1_n_100,p__1_n_101,p__1_n_102,p__1_n_103,p__1_n_104,p__1_n_105,p__1_n_106,p__1_n_107,p__1_n_108,p__1_n_109}),
        .PATTERNBDETECT(NLW_p__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p__1_n_110,p__1_n_111,p__1_n_112,p__1_n_113,p__1_n_114,p__1_n_115,p__1_n_116,p__1_n_117,p__1_n_118,p__1_n_119,p__1_n_120,p__1_n_121,p__1_n_122,p__1_n_123,p__1_n_124,p__1_n_125,p__1_n_126,p__1_n_127,p__1_n_128,p__1_n_129,p__1_n_130,p__1_n_131,p__1_n_132,p__1_n_133,p__1_n_134,p__1_n_135,p__1_n_136,p__1_n_137,p__1_n_138,p__1_n_139,p__1_n_140,p__1_n_141,p__1_n_142,p__1_n_143,p__1_n_144,p__1_n_145,p__1_n_146,p__1_n_147,p__1_n_148,p__1_n_149,p__1_n_150,p__1_n_151,p__1_n_152,p__1_n_153,p__1_n_154,p__1_n_155,p__1_n_156,p__1_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 6}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__2_OVERFLOW_UNCONNECTED),
        .P({p__2_n_62,p__2_n_63,p__2_n_64,p__2_n_65,p__2_n_66,p__2_n_67,p__2_n_68,p__2_n_69,p__2_n_70,p__2_n_71,p__2_n_72,p__2_n_73,p__2_n_74,p__2_n_75,p__2_n_76,p__2_n_77,p__2_n_78,p__2_n_79,p__2_n_80,p__2_n_81,p__2_n_82,p__2_n_83,p__2_n_84,p__2_n_85,p__2_n_86,p__2_n_87,p__2_n_88,p__2_n_89,p__2_n_90,p__2_n_91,p__2_n_92,p__2_n_93,p__2_n_94,p__2_n_95,p__2_n_96,p__2_n_97,p__2_n_98,p__2_n_99,p__2_n_100,p__2_n_101,p__2_n_102,p__2_n_103,p__2_n_104,p__2_n_105,p__2_n_106,p__2_n_107,p__2_n_108,p__2_n_109}),
        .PATTERNBDETECT(NLW_p__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({p__1_n_110,p__1_n_111,p__1_n_112,p__1_n_113,p__1_n_114,p__1_n_115,p__1_n_116,p__1_n_117,p__1_n_118,p__1_n_119,p__1_n_120,p__1_n_121,p__1_n_122,p__1_n_123,p__1_n_124,p__1_n_125,p__1_n_126,p__1_n_127,p__1_n_128,p__1_n_129,p__1_n_130,p__1_n_131,p__1_n_132,p__1_n_133,p__1_n_134,p__1_n_135,p__1_n_136,p__1_n_137,p__1_n_138,p__1_n_139,p__1_n_140,p__1_n_141,p__1_n_142,p__1_n_143,p__1_n_144,p__1_n_145,p__1_n_146,p__1_n_147,p__1_n_148,p__1_n_149,p__1_n_150,p__1_n_151,p__1_n_152,p__1_n_153,p__1_n_154,p__1_n_155,p__1_n_156,p__1_n_157}),
        .PCOUT(NLW_p__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__2_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 6}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({p__3_n_28,p__3_n_29,p__3_n_30,p__3_n_31,p__3_n_32,p__3_n_33,p__3_n_34,p__3_n_35,p__3_n_36,p__3_n_37,p__3_n_38,p__3_n_39,p__3_n_40,p__3_n_41,p__3_n_42,p__3_n_43,p__3_n_44,p__3_n_45,p__3_n_46,p__3_n_47,p__3_n_48,p__3_n_49,p__3_n_50,p__3_n_51,p__3_n_52,p__3_n_53,p__3_n_54,p__3_n_55,p__3_n_56,p__3_n_57}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__3_OVERFLOW_UNCONNECTED),
        .P({p__3_n_62,p__3_n_63,p__3_n_64,p__3_n_65,p__3_n_66,p__3_n_67,p__3_n_68,p__3_n_69,p__3_n_70,p__3_n_71,p__3_n_72,p__3_n_73,p__3_n_74,p__3_n_75,p__3_n_76,p__3_n_77,p__3_n_78,p__3_n_79,p__3_n_80,p__3_n_81,p__3_n_82,p__3_n_83,p__3_n_84,p__3_n_85,p__3_n_86,p__3_n_87,p__3_n_88,p__3_n_89,p__3_n_90,p__3_n_91,p__3_n_92,p__3_n_93,p__3_n_94,p__3_n_95,p__3_n_96,p__3_n_97,p__3_n_98,p__3_n_99,p__3_n_100,p__3_n_101,p__3_n_102,p__3_n_103,p__3_n_104,p__3_n_105,p__3_n_106,p__3_n_107,p__3_n_108,p__3_n_109}),
        .PATTERNBDETECT(NLW_p__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p__3_n_110,p__3_n_111,p__3_n_112,p__3_n_113,p__3_n_114,p__3_n_115,p__3_n_116,p__3_n_117,p__3_n_118,p__3_n_119,p__3_n_120,p__3_n_121,p__3_n_122,p__3_n_123,p__3_n_124,p__3_n_125,p__3_n_126,p__3_n_127,p__3_n_128,p__3_n_129,p__3_n_130,p__3_n_131,p__3_n_132,p__3_n_133,p__3_n_134,p__3_n_135,p__3_n_136,p__3_n_137,p__3_n_138,p__3_n_139,p__3_n_140,p__3_n_141,p__3_n_142,p__3_n_143,p__3_n_144,p__3_n_145,p__3_n_146,p__3_n_147,p__3_n_148,p__3_n_149,p__3_n_150,p__3_n_151,p__3_n_152,p__3_n_153,p__3_n_154,p__3_n_155,p__3_n_156,p__3_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__3_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__3_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 6}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__4
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({p__3_n_28,p__3_n_29,p__3_n_30,p__3_n_31,p__3_n_32,p__3_n_33,p__3_n_34,p__3_n_35,p__3_n_36,p__3_n_37,p__3_n_38,p__3_n_39,p__3_n_40,p__3_n_41,p__3_n_42,p__3_n_43,p__3_n_44,p__3_n_45,p__3_n_46,p__3_n_47,p__3_n_48,p__3_n_49,p__3_n_50,p__3_n_51,p__3_n_52,p__3_n_53,p__3_n_54,p__3_n_55,p__3_n_56,p__3_n_57}),
        .ACOUT(NLW_p__4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__4_OVERFLOW_UNCONNECTED),
        .P({p__4_n_62,p__4_n_63,p__4_n_64,p__4_n_65,p__4_n_66,p__4_n_67,p__4_n_68,p__4_n_69,p__4_n_70,p__4_n_71,p__4_n_72,p__4_n_73,p__4_n_74,p__4_n_75,p__4_n_76,p__4_n_77,p__4_n_78,p__4_n_79,p__4_n_80,p__4_n_81,p__4_n_82,p__4_n_83,p__4_n_84,p__4_n_85,p__4_n_86,p__4_n_87,p__4_n_88,p__4_n_89,p__4_n_90,p__4_n_91,p__4_n_92,p__4_n_93,p__4_n_94,p__4_n_95,p__4_n_96,p__4_n_97,p__4_n_98,p__4_n_99,p__4_n_100,p__4_n_101,p__4_n_102,p__4_n_103,p__4_n_104,p__4_n_105,p__4_n_106,p__4_n_107,p__4_n_108,p__4_n_109}),
        .PATTERNBDETECT(NLW_p__4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__4_PATTERNDETECT_UNCONNECTED),
        .PCIN({p__3_n_110,p__3_n_111,p__3_n_112,p__3_n_113,p__3_n_114,p__3_n_115,p__3_n_116,p__3_n_117,p__3_n_118,p__3_n_119,p__3_n_120,p__3_n_121,p__3_n_122,p__3_n_123,p__3_n_124,p__3_n_125,p__3_n_126,p__3_n_127,p__3_n_128,p__3_n_129,p__3_n_130,p__3_n_131,p__3_n_132,p__3_n_133,p__3_n_134,p__3_n_135,p__3_n_136,p__3_n_137,p__3_n_138,p__3_n_139,p__3_n_140,p__3_n_141,p__3_n_142,p__3_n_143,p__3_n_144,p__3_n_145,p__3_n_146,p__3_n_147,p__3_n_148,p__3_n_149,p__3_n_150,p__3_n_151,p__3_n_152,p__3_n_153,p__3_n_154,p__3_n_155,p__3_n_156,p__3_n_157}),
        .PCOUT(NLW_p__4_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__4_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__4_XOROUT_UNCONNECTED[7:0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_1__0
       (.I0(Q),
        .O(p_i_1__0_n_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_mul_12ns_12ns_22_4_1
   (P,
    D,
    grp_fu_1793_ce,
    ap_clk,
    A,
    Q,
    \tmp_4_reg_2118_reg[11] );
  output [11:0]P;
  output [1:0]D;
  input grp_fu_1793_ce;
  input ap_clk;
  input [9:0]A;
  input [11:0]Q;
  input [1:0]\tmp_4_reg_2118_reg[11] ;

  wire [9:0]A;
  wire [1:0]D;
  wire [11:0]P;
  wire [11:0]Q;
  wire ap_clk;
  wire grp_fu_1793_ce;
  wire [1:0]\tmp_4_reg_2118_reg[11] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_mul_12ns_12ns_22_4_1_DSP48_0 resizeTry_mul_mul_12ns_12ns_22_4_1_DSP48_0_U
       (.A(A),
        .D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_1793_ce(grp_fu_1793_ce),
        .\tmp_4_reg_2118_reg[11] (\tmp_4_reg_2118_reg[11] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_mul_12ns_12ns_22_4_1_DSP48_0
   (P,
    D,
    grp_fu_1793_ce,
    ap_clk,
    A,
    Q,
    \tmp_4_reg_2118_reg[11] );
  output [11:0]P;
  output [1:0]D;
  input grp_fu_1793_ce;
  input ap_clk;
  input [9:0]A;
  input [11:0]Q;
  input [1:0]\tmp_4_reg_2118_reg[11] ;

  wire [9:0]A;
  wire [1:0]D;
  wire [11:0]P;
  wire [11:0]Q;
  wire ap_clk;
  wire grp_fu_1793_ce;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire [1:0]\tmp_4_reg_2118_reg[11] ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,Q[9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_1793_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1793_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1793_ce),
        .CEP(grp_fu_1793_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:22],P,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_2118[10]_i_1 
       (.I0(Q[10]),
        .I1(\tmp_4_reg_2118_reg[11] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \tmp_4_reg_2118[11]_i_1 
       (.I0(\tmp_4_reg_2118_reg[11] [0]),
        .I1(Q[10]),
        .I2(\tmp_4_reg_2118_reg[11] [1]),
        .I3(Q[11]),
        .O(D[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_mul_9s_12ns_21_4_1
   (P,
    CEA1,
    grp_fu_1793_ce,
    ap_clk,
    B,
    A);
  output [20:0]P;
  input CEA1;
  input grp_fu_1793_ce;
  input ap_clk;
  input [8:0]B;
  input [9:0]A;

  wire [9:0]A;
  wire [8:0]B;
  wire CEA1;
  wire [20:0]P;
  wire ap_clk;
  wire grp_fu_1793_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_mul_9s_12ns_21_4_1_DSP48_1_10 resizeTry_mul_mul_9s_12ns_21_4_1_DSP48_1_U
       (.A(A),
        .B(B),
        .CEA1(CEA1),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_1793_ce(grp_fu_1793_ce));
endmodule

(* ORIG_REF_NAME = "resizeTry_mul_mul_9s_12ns_21_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_mul_9s_12ns_21_4_1_7
   (P,
    CEA1,
    grp_fu_1793_ce,
    ap_clk,
    B,
    A);
  output [20:0]P;
  input CEA1;
  input grp_fu_1793_ce;
  input ap_clk;
  input [8:0]B;
  input [9:0]A;

  wire [9:0]A;
  wire [8:0]B;
  wire CEA1;
  wire [20:0]P;
  wire ap_clk;
  wire grp_fu_1793_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_mul_9s_12ns_21_4_1_DSP48_1_9 resizeTry_mul_mul_9s_12ns_21_4_1_DSP48_1_U
       (.A(A),
        .B(B),
        .CEA1(CEA1),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_1793_ce(grp_fu_1793_ce));
endmodule

(* ORIG_REF_NAME = "resizeTry_mul_mul_9s_12ns_21_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_mul_9s_12ns_21_4_1_8
   (P,
    CEA1,
    A,
    grp_fu_1793_ce,
    ap_clk,
    B,
    cmp282_reg_1988,
    and_ln486_1_reg_2044,
    ap_block_pp1_stage0_11001__4,
    Q,
    CO);
  output [20:0]P;
  output CEA1;
  output [9:0]A;
  input grp_fu_1793_ce;
  input ap_clk;
  input [8:0]B;
  input cmp282_reg_1988;
  input and_ln486_1_reg_2044;
  input ap_block_pp1_stage0_11001__4;
  input [10:0]Q;
  input [0:0]CO;

  wire [9:0]A;
  wire [8:0]B;
  wire CEA1;
  wire [0:0]CO;
  wire [20:0]P;
  wire [10:0]Q;
  wire and_ln486_1_reg_2044;
  wire ap_block_pp1_stage0_11001__4;
  wire ap_clk;
  wire cmp282_reg_1988;
  wire grp_fu_1793_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_mul_9s_12ns_21_4_1_DSP48_1 resizeTry_mul_mul_9s_12ns_21_4_1_DSP48_1_U
       (.A(A),
        .B(B),
        .CEA1(CEA1),
        .CO(CO),
        .P(P),
        .Q(Q),
        .and_ln486_1_reg_2044(and_ln486_1_reg_2044),
        .ap_block_pp1_stage0_11001__4(ap_block_pp1_stage0_11001__4),
        .ap_clk(ap_clk),
        .cmp282_reg_1988(cmp282_reg_1988),
        .grp_fu_1793_ce(grp_fu_1793_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_mul_9s_12ns_21_4_1_DSP48_1
   (P,
    CEA1,
    A,
    grp_fu_1793_ce,
    ap_clk,
    B,
    cmp282_reg_1988,
    and_ln486_1_reg_2044,
    ap_block_pp1_stage0_11001__4,
    Q,
    CO);
  output [20:0]P;
  output CEA1;
  output [9:0]A;
  input grp_fu_1793_ce;
  input ap_clk;
  input [8:0]B;
  input cmp282_reg_1988;
  input and_ln486_1_reg_2044;
  input ap_block_pp1_stage0_11001__4;
  input [10:0]Q;
  input [0:0]CO;

  wire [9:0]A;
  wire [8:0]B;
  wire CEA1;
  wire [0:0]CO;
  wire [20:0]P;
  wire [10:0]Q;
  wire and_ln486_1_reg_2044;
  wire ap_block_pp1_stage0_11001__4;
  wire ap_clk;
  wire cmp282_reg_1988;
  wire grp_fu_1793_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(grp_fu_1793_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1793_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1793_ce),
        .CEP(grp_fu_1793_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:21],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_reg_reg_i_1
       (.I0(cmp282_reg_1988),
        .I1(and_ln486_1_reg_2044),
        .I2(ap_block_pp1_stage0_11001__4),
        .O(CEA1));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h02)) 
    p_reg_reg_i_10
       (.I0(Q[1]),
        .I1(CO),
        .I2(Q[10]),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h02)) 
    p_reg_reg_i_11
       (.I0(Q[0]),
        .I1(CO),
        .I2(Q[10]),
        .O(A[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h02)) 
    p_reg_reg_i_2
       (.I0(Q[9]),
        .I1(CO),
        .I2(Q[10]),
        .O(A[9]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h02)) 
    p_reg_reg_i_3
       (.I0(Q[8]),
        .I1(CO),
        .I2(Q[10]),
        .O(A[8]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h02)) 
    p_reg_reg_i_4
       (.I0(Q[7]),
        .I1(CO),
        .I2(Q[10]),
        .O(A[7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h02)) 
    p_reg_reg_i_5
       (.I0(Q[6]),
        .I1(CO),
        .I2(Q[10]),
        .O(A[6]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h02)) 
    p_reg_reg_i_6
       (.I0(Q[5]),
        .I1(CO),
        .I2(Q[10]),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h02)) 
    p_reg_reg_i_7
       (.I0(Q[4]),
        .I1(CO),
        .I2(Q[10]),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h02)) 
    p_reg_reg_i_8
       (.I0(Q[3]),
        .I1(CO),
        .I2(Q[10]),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h02)) 
    p_reg_reg_i_9
       (.I0(Q[2]),
        .I1(CO),
        .I2(Q[10]),
        .O(A[2]));
endmodule

(* ORIG_REF_NAME = "resizeTry_mul_mul_9s_12ns_21_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_mul_9s_12ns_21_4_1_DSP48_1_10
   (P,
    CEA1,
    grp_fu_1793_ce,
    ap_clk,
    B,
    A);
  output [20:0]P;
  input CEA1;
  input grp_fu_1793_ce;
  input ap_clk;
  input [8:0]B;
  input [9:0]A;

  wire [9:0]A;
  wire [8:0]B;
  wire CEA1;
  wire [20:0]P;
  wire ap_clk;
  wire grp_fu_1793_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(grp_fu_1793_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1793_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1793_ce),
        .CEP(grp_fu_1793_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:21],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "resizeTry_mul_mul_9s_12ns_21_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_mul_9s_12ns_21_4_1_DSP48_1_9
   (P,
    CEA1,
    grp_fu_1793_ce,
    ap_clk,
    B,
    A);
  output [20:0]P;
  input CEA1;
  input grp_fu_1793_ce;
  input ap_clk;
  input [8:0]B;
  input [9:0]A;

  wire [9:0]A;
  wire [8:0]B;
  wire CEA1;
  wire [20:0]P;
  wire ap_clk;
  wire grp_fu_1793_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(grp_fu_1793_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1793_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1793_ce),
        .CEP(grp_fu_1793_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:21],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s
   (start_once_reg,
    \icmp_ln381_reg_1933_reg[0]_0 ,
    Q,
    \ap_CS_fsm_reg[5]_0 ,
    pop,
    E,
    push,
    DI,
    WEA,
    dout_valid_reg,
    if_din,
    ap_clk,
    SR,
    ap_rst_n,
    D,
    img_src_data_empty_n,
    resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start,
    start_for_Loop_loop_height_proc1113_U0_full_n,
    empty_n,
    pop_0,
    img_dst_data_full_n);
  output start_once_reg;
  output \icmp_ln381_reg_1933_reg[0]_0 ;
  output [0:0]Q;
  output \ap_CS_fsm_reg[5]_0 ;
  output pop;
  output [0:0]E;
  output push;
  output [0:0]DI;
  output [0:0]WEA;
  output dout_valid_reg;
  output [23:0]if_din;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input [23:0]D;
  input img_src_data_empty_n;
  input resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start;
  input start_for_Loop_loop_height_proc1113_U0_full_n;
  input empty_n;
  input pop_0;
  input img_dst_data_full_n;

  wire [23:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [33:0]Xscale64_reg_571;
  wire [9:0]Yscale64_reg_577;
  wire add_ln1192_2_fu_1464_p2_carry__0_n_10;
  wire add_ln1192_2_fu_1464_p2_carry__0_n_11;
  wire add_ln1192_2_fu_1464_p2_carry__0_n_6;
  wire add_ln1192_2_fu_1464_p2_carry__0_n_7;
  wire add_ln1192_2_fu_1464_p2_carry__0_n_8;
  wire add_ln1192_2_fu_1464_p2_carry__0_n_9;
  wire add_ln1192_2_fu_1464_p2_carry_n_10;
  wire add_ln1192_2_fu_1464_p2_carry_n_11;
  wire add_ln1192_2_fu_1464_p2_carry_n_19;
  wire add_ln1192_2_fu_1464_p2_carry_n_4;
  wire add_ln1192_2_fu_1464_p2_carry_n_5;
  wire add_ln1192_2_fu_1464_p2_carry_n_6;
  wire add_ln1192_2_fu_1464_p2_carry_n_7;
  wire add_ln1192_2_fu_1464_p2_carry_n_8;
  wire add_ln1192_2_fu_1464_p2_carry_n_9;
  wire add_ln1192_5_fu_1534_p2_carry__0_n_10;
  wire add_ln1192_5_fu_1534_p2_carry__0_n_11;
  wire add_ln1192_5_fu_1534_p2_carry__0_n_6;
  wire add_ln1192_5_fu_1534_p2_carry__0_n_7;
  wire add_ln1192_5_fu_1534_p2_carry__0_n_8;
  wire add_ln1192_5_fu_1534_p2_carry__0_n_9;
  wire add_ln1192_5_fu_1534_p2_carry_n_10;
  wire add_ln1192_5_fu_1534_p2_carry_n_11;
  wire add_ln1192_5_fu_1534_p2_carry_n_19;
  wire add_ln1192_5_fu_1534_p2_carry_n_4;
  wire add_ln1192_5_fu_1534_p2_carry_n_5;
  wire add_ln1192_5_fu_1534_p2_carry_n_6;
  wire add_ln1192_5_fu_1534_p2_carry_n_7;
  wire add_ln1192_5_fu_1534_p2_carry_n_8;
  wire add_ln1192_5_fu_1534_p2_carry_n_9;
  wire add_ln1192_8_fu_1604_p2_carry__0_n_10;
  wire add_ln1192_8_fu_1604_p2_carry__0_n_11;
  wire add_ln1192_8_fu_1604_p2_carry__0_n_6;
  wire add_ln1192_8_fu_1604_p2_carry__0_n_7;
  wire add_ln1192_8_fu_1604_p2_carry__0_n_8;
  wire add_ln1192_8_fu_1604_p2_carry__0_n_9;
  wire add_ln1192_8_fu_1604_p2_carry_n_10;
  wire add_ln1192_8_fu_1604_p2_carry_n_11;
  wire add_ln1192_8_fu_1604_p2_carry_n_19;
  wire add_ln1192_8_fu_1604_p2_carry_n_4;
  wire add_ln1192_8_fu_1604_p2_carry_n_5;
  wire add_ln1192_8_fu_1604_p2_carry_n_6;
  wire add_ln1192_8_fu_1604_p2_carry_n_7;
  wire add_ln1192_8_fu_1604_p2_carry_n_8;
  wire add_ln1192_8_fu_1604_p2_carry_n_9;
  wire [11:0]add_ln331_fu_615_p2;
  wire add_ln331_fu_615_p2_carry__0_n_10;
  wire add_ln331_fu_615_p2_carry__0_n_11;
  wire add_ln331_fu_615_p2_carry_n_10;
  wire add_ln331_fu_615_p2_carry_n_11;
  wire add_ln331_fu_615_p2_carry_n_4;
  wire add_ln331_fu_615_p2_carry_n_5;
  wire add_ln331_fu_615_p2_carry_n_6;
  wire add_ln331_fu_615_p2_carry_n_7;
  wire add_ln331_fu_615_p2_carry_n_8;
  wire add_ln331_fu_615_p2_carry_n_9;
  wire [10:0]add_ln336_fu_653_p2;
  wire [10:1]add_ln388_fu_817_p2;
  wire add_ln388_reg_20240;
  wire \add_ln388_reg_2024[0]_i_1_n_4 ;
  wire \add_ln388_reg_2024[10]_i_3_n_4 ;
  wire \add_ln388_reg_2024[3]_i_2_n_4 ;
  wire \add_ln388_reg_2024[4]_i_2_n_4 ;
  wire \add_ln388_reg_2024[5]_i_2_n_4 ;
  wire \add_ln388_reg_2024[6]_i_2_n_4 ;
  wire \add_ln388_reg_2024[7]_i_2_n_4 ;
  wire \add_ln388_reg_2024[8]_i_2_n_4 ;
  wire \add_ln388_reg_2024[9]_i_2_n_4 ;
  wire [10:0]add_ln388_reg_2024_reg;
  wire and_ln486_1_fu_931_p2;
  wire and_ln486_1_reg_2044;
  wire and_ln486_1_reg_20440;
  wire \and_ln486_1_reg_2044[0]_i_3_n_4 ;
  wire and_ln486_1_reg_2044_pp1_iter2_reg;
  wire \and_ln486_1_reg_2044_pp1_iter6_reg_reg[0]_srl4_n_4 ;
  wire and_ln486_1_reg_2044_pp1_iter7_reg;
  wire \ap_CS_fsm[1]_i_2_n_4 ;
  wire \ap_CS_fsm[1]_i_3_n_4 ;
  wire \ap_CS_fsm[8]_i_2_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm134_out;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp1_stage0_11001__4;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter11__0;
  wire ap_enable_reg_pp0_iter1_i_1_n_4;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_4;
  wire ap_enable_reg_pp1_iter1_i_1_n_4;
  wire ap_enable_reg_pp1_iter1_reg_n_4;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter8_i_1_n_4;
  wire ap_enable_reg_pp1_iter8_reg_n_4;
  wire ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2;
  wire ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2;
  wire ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4;
  wire [23:0]ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12;
  wire [17:0]ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12;
  wire ap_phi_mux_j_1_phi_fu_443_p41__0;
  wire [9:1]ap_phi_mux_j_1_phi_fu_443_p4__43;
  wire ap_phi_reg_pp1_iter2_flag_write_reg_451;
  wire \ap_phi_reg_pp1_iter2_flag_write_reg_451[0]_i_1_n_4 ;
  wire ap_rst_n;
  wire ce0370_out__0;
  wire cmp282_fu_766_p2;
  wire cmp282_fu_766_p2_carry__0_i_1_n_4;
  wire cmp282_fu_766_p2_carry__0_i_2_n_4;
  wire cmp282_fu_766_p2_carry__0_i_3_n_4;
  wire cmp282_fu_766_p2_carry__0_i_4_n_4;
  wire cmp282_fu_766_p2_carry__0_i_5_n_4;
  wire cmp282_fu_766_p2_carry__0_n_10;
  wire cmp282_fu_766_p2_carry__0_n_11;
  wire cmp282_fu_766_p2_carry__0_n_8;
  wire cmp282_fu_766_p2_carry__0_n_9;
  wire cmp282_fu_766_p2_carry_i_10_n_4;
  wire cmp282_fu_766_p2_carry_i_1_n_4;
  wire cmp282_fu_766_p2_carry_i_2_n_4;
  wire cmp282_fu_766_p2_carry_i_3_n_4;
  wire cmp282_fu_766_p2_carry_i_4_n_4;
  wire cmp282_fu_766_p2_carry_i_5_n_4;
  wire cmp282_fu_766_p2_carry_i_6_n_4;
  wire cmp282_fu_766_p2_carry_i_7_n_4;
  wire cmp282_fu_766_p2_carry_i_8_n_4;
  wire cmp282_fu_766_p2_carry_i_9_n_4;
  wire cmp282_fu_766_p2_carry_n_10;
  wire cmp282_fu_766_p2_carry_n_11;
  wire cmp282_fu_766_p2_carry_n_4;
  wire cmp282_fu_766_p2_carry_n_5;
  wire cmp282_fu_766_p2_carry_n_6;
  wire cmp282_fu_766_p2_carry_n_7;
  wire cmp282_fu_766_p2_carry_n_8;
  wire cmp282_fu_766_p2_carry_n_9;
  wire cmp282_reg_1988;
  wire \cmp286_reg_1993[0]_i_10_n_4 ;
  wire \cmp286_reg_1993[0]_i_11_n_4 ;
  wire \cmp286_reg_1993[0]_i_12_n_4 ;
  wire \cmp286_reg_1993[0]_i_1_n_4 ;
  wire \cmp286_reg_1993[0]_i_2_n_4 ;
  wire \cmp286_reg_1993[0]_i_3_n_4 ;
  wire \cmp286_reg_1993[0]_i_4_n_4 ;
  wire \cmp286_reg_1993[0]_i_5_n_4 ;
  wire \cmp286_reg_1993[0]_i_6_n_4 ;
  wire \cmp286_reg_1993[0]_i_7_n_4 ;
  wire \cmp286_reg_1993[0]_i_8_n_4 ;
  wire \cmp286_reg_1993[0]_i_9_n_4 ;
  wire \cmp286_reg_1993_reg_n_4_[0] ;
  wire cmp84_fu_754_p2;
  wire cmp84_reg_1973;
  wire \cmp84_reg_1973[0]_i_2_n_4 ;
  wire \cmp84_reg_1973[0]_i_3_n_4 ;
  wire \cmp84_reg_1973[0]_i_4_n_4 ;
  wire \cmp84_reg_1973[0]_i_5_n_4 ;
  wire \cmp84_reg_1973[0]_i_6_n_4 ;
  wire \cmp84_reg_1973[0]_i_7_n_4 ;
  wire \cmp84_reg_1973[0]_i_8_n_4 ;
  wire dout_valid_reg;
  wire empty_n;
  wire first_row_index_5_reg_403;
  wire \first_row_index_5_reg_403[0]_i_12_n_4 ;
  wire \first_row_index_5_reg_403[0]_i_14_n_4 ;
  wire \first_row_index_5_reg_403[0]_i_15_n_4 ;
  wire \first_row_index_5_reg_403[0]_i_16_n_4 ;
  wire \first_row_index_5_reg_403[0]_i_1_n_4 ;
  wire \first_row_index_5_reg_403[0]_i_4_n_4 ;
  wire \first_row_index_5_reg_403[0]_i_5_n_4 ;
  wire \first_row_index_5_reg_403[0]_i_6_n_4 ;
  wire \first_row_index_5_reg_403[0]_i_8_n_4 ;
  wire \first_row_index_5_reg_403[0]_i_9_n_4 ;
  wire [31:0]first_row_index_5_reg_403_reg;
  wire \first_row_index_5_reg_403_reg[0]_i_10_n_10 ;
  wire \first_row_index_5_reg_403_reg[0]_i_10_n_11 ;
  wire \first_row_index_5_reg_403_reg[0]_i_10_n_4 ;
  wire \first_row_index_5_reg_403_reg[0]_i_10_n_5 ;
  wire \first_row_index_5_reg_403_reg[0]_i_10_n_6 ;
  wire \first_row_index_5_reg_403_reg[0]_i_10_n_7 ;
  wire \first_row_index_5_reg_403_reg[0]_i_10_n_8 ;
  wire \first_row_index_5_reg_403_reg[0]_i_10_n_9 ;
  wire \first_row_index_5_reg_403_reg[0]_i_11_n_10 ;
  wire \first_row_index_5_reg_403_reg[0]_i_11_n_11 ;
  wire \first_row_index_5_reg_403_reg[0]_i_11_n_4 ;
  wire \first_row_index_5_reg_403_reg[0]_i_11_n_5 ;
  wire \first_row_index_5_reg_403_reg[0]_i_11_n_6 ;
  wire \first_row_index_5_reg_403_reg[0]_i_11_n_7 ;
  wire \first_row_index_5_reg_403_reg[0]_i_11_n_8 ;
  wire \first_row_index_5_reg_403_reg[0]_i_11_n_9 ;
  wire \first_row_index_5_reg_403_reg[0]_i_13_n_10 ;
  wire \first_row_index_5_reg_403_reg[0]_i_13_n_11 ;
  wire \first_row_index_5_reg_403_reg[0]_i_13_n_4 ;
  wire \first_row_index_5_reg_403_reg[0]_i_13_n_5 ;
  wire \first_row_index_5_reg_403_reg[0]_i_13_n_6 ;
  wire \first_row_index_5_reg_403_reg[0]_i_13_n_7 ;
  wire \first_row_index_5_reg_403_reg[0]_i_13_n_8 ;
  wire \first_row_index_5_reg_403_reg[0]_i_13_n_9 ;
  wire \first_row_index_5_reg_403_reg[0]_i_17_n_10 ;
  wire \first_row_index_5_reg_403_reg[0]_i_17_n_11 ;
  wire \first_row_index_5_reg_403_reg[0]_i_17_n_6 ;
  wire \first_row_index_5_reg_403_reg[0]_i_17_n_7 ;
  wire \first_row_index_5_reg_403_reg[0]_i_17_n_8 ;
  wire \first_row_index_5_reg_403_reg[0]_i_17_n_9 ;
  wire \first_row_index_5_reg_403_reg[0]_i_3_n_10 ;
  wire \first_row_index_5_reg_403_reg[0]_i_3_n_11 ;
  wire \first_row_index_5_reg_403_reg[0]_i_3_n_12 ;
  wire \first_row_index_5_reg_403_reg[0]_i_3_n_13 ;
  wire \first_row_index_5_reg_403_reg[0]_i_3_n_14 ;
  wire \first_row_index_5_reg_403_reg[0]_i_3_n_15 ;
  wire \first_row_index_5_reg_403_reg[0]_i_3_n_16 ;
  wire \first_row_index_5_reg_403_reg[0]_i_3_n_17 ;
  wire \first_row_index_5_reg_403_reg[0]_i_3_n_18 ;
  wire \first_row_index_5_reg_403_reg[0]_i_3_n_19 ;
  wire \first_row_index_5_reg_403_reg[0]_i_3_n_4 ;
  wire \first_row_index_5_reg_403_reg[0]_i_3_n_5 ;
  wire \first_row_index_5_reg_403_reg[0]_i_3_n_6 ;
  wire \first_row_index_5_reg_403_reg[0]_i_3_n_7 ;
  wire \first_row_index_5_reg_403_reg[0]_i_3_n_8 ;
  wire \first_row_index_5_reg_403_reg[0]_i_3_n_9 ;
  wire \first_row_index_5_reg_403_reg[16]_i_1_n_10 ;
  wire \first_row_index_5_reg_403_reg[16]_i_1_n_11 ;
  wire \first_row_index_5_reg_403_reg[16]_i_1_n_12 ;
  wire \first_row_index_5_reg_403_reg[16]_i_1_n_13 ;
  wire \first_row_index_5_reg_403_reg[16]_i_1_n_14 ;
  wire \first_row_index_5_reg_403_reg[16]_i_1_n_15 ;
  wire \first_row_index_5_reg_403_reg[16]_i_1_n_16 ;
  wire \first_row_index_5_reg_403_reg[16]_i_1_n_17 ;
  wire \first_row_index_5_reg_403_reg[16]_i_1_n_18 ;
  wire \first_row_index_5_reg_403_reg[16]_i_1_n_19 ;
  wire \first_row_index_5_reg_403_reg[16]_i_1_n_4 ;
  wire \first_row_index_5_reg_403_reg[16]_i_1_n_5 ;
  wire \first_row_index_5_reg_403_reg[16]_i_1_n_6 ;
  wire \first_row_index_5_reg_403_reg[16]_i_1_n_7 ;
  wire \first_row_index_5_reg_403_reg[16]_i_1_n_8 ;
  wire \first_row_index_5_reg_403_reg[16]_i_1_n_9 ;
  wire \first_row_index_5_reg_403_reg[24]_i_1_n_10 ;
  wire \first_row_index_5_reg_403_reg[24]_i_1_n_11 ;
  wire \first_row_index_5_reg_403_reg[24]_i_1_n_12 ;
  wire \first_row_index_5_reg_403_reg[24]_i_1_n_13 ;
  wire \first_row_index_5_reg_403_reg[24]_i_1_n_14 ;
  wire \first_row_index_5_reg_403_reg[24]_i_1_n_15 ;
  wire \first_row_index_5_reg_403_reg[24]_i_1_n_16 ;
  wire \first_row_index_5_reg_403_reg[24]_i_1_n_17 ;
  wire \first_row_index_5_reg_403_reg[24]_i_1_n_18 ;
  wire \first_row_index_5_reg_403_reg[24]_i_1_n_19 ;
  wire \first_row_index_5_reg_403_reg[24]_i_1_n_5 ;
  wire \first_row_index_5_reg_403_reg[24]_i_1_n_6 ;
  wire \first_row_index_5_reg_403_reg[24]_i_1_n_7 ;
  wire \first_row_index_5_reg_403_reg[24]_i_1_n_8 ;
  wire \first_row_index_5_reg_403_reg[24]_i_1_n_9 ;
  wire \first_row_index_5_reg_403_reg[8]_i_1_n_10 ;
  wire \first_row_index_5_reg_403_reg[8]_i_1_n_11 ;
  wire \first_row_index_5_reg_403_reg[8]_i_1_n_12 ;
  wire \first_row_index_5_reg_403_reg[8]_i_1_n_13 ;
  wire \first_row_index_5_reg_403_reg[8]_i_1_n_14 ;
  wire \first_row_index_5_reg_403_reg[8]_i_1_n_15 ;
  wire \first_row_index_5_reg_403_reg[8]_i_1_n_16 ;
  wire \first_row_index_5_reg_403_reg[8]_i_1_n_17 ;
  wire \first_row_index_5_reg_403_reg[8]_i_1_n_18 ;
  wire \first_row_index_5_reg_403_reg[8]_i_1_n_19 ;
  wire \first_row_index_5_reg_403_reg[8]_i_1_n_4 ;
  wire \first_row_index_5_reg_403_reg[8]_i_1_n_5 ;
  wire \first_row_index_5_reg_403_reg[8]_i_1_n_6 ;
  wire \first_row_index_5_reg_403_reg[8]_i_1_n_7 ;
  wire \first_row_index_5_reg_403_reg[8]_i_1_n_8 ;
  wire \first_row_index_5_reg_403_reg[8]_i_1_n_9 ;
  wire [31:0]first_row_index_fu_1732_p2;
  wire grp_fu_1793_ce;
  wire [11:11]grp_fu_1793_p0;
  wire [41:20]grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_100;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_101;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_102;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_103;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_104;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_105;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_106;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_46;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_47;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_48;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_49;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_50;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_51;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_52;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_53;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_54;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_55;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_56;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_57;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_58;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_59;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_60;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_61;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_62;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_63;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_64;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_65;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_66;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_67;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_68;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_69;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_70;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_71;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_72;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_73;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_74;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_75;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_76;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_77;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_78;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_79;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_80;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_81;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_82;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_83;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_84;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_85;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_86;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_87;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_88;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_89;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_90;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_91;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_92;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_93;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_94;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_95;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_96;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_97;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_98;
  wire grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_99;
  wire grp_xfUDivResize_fu_560_n_28;
  wire grp_xfUDivResize_fu_560_n_29;
  wire grp_xfUDivResize_fu_560_n_30;
  wire grp_xfUDivResize_fu_560_n_31;
  wire grp_xfUDivResize_fu_560_n_32;
  wire grp_xfUDivResize_fu_560_n_33;
  wire grp_xfUDivResize_fu_560_n_34;
  wire grp_xfUDivResize_fu_560_n_35;
  wire grp_xfUDivResize_fu_560_n_36;
  wire grp_xfUDivResize_fu_560_n_37;
  wire \i_1_reg_392[10]_i_1_n_4 ;
  wire \i_1_reg_392_reg_n_4_[0] ;
  wire \i_1_reg_392_reg_n_4_[10] ;
  wire \i_1_reg_392_reg_n_4_[1] ;
  wire \i_1_reg_392_reg_n_4_[2] ;
  wire \i_1_reg_392_reg_n_4_[3] ;
  wire \i_1_reg_392_reg_n_4_[4] ;
  wire \i_1_reg_392_reg_n_4_[5] ;
  wire \i_1_reg_392_reg_n_4_[6] ;
  wire \i_1_reg_392_reg_n_4_[7] ;
  wire \i_1_reg_392_reg_n_4_[8] ;
  wire \i_1_reg_392_reg_n_4_[9] ;
  wire [10:0]i_2_fu_704_p2;
  wire [10:0]i_2_reg_1937;
  wire \i_2_reg_1937[10]_i_2_n_4 ;
  wire \i_reg_370[0]_i_1_n_4 ;
  wire \i_reg_370_reg_n_4_[0] ;
  wire icmp_ln1494_1_fu_973_p2;
  wire icmp_ln1494_1_fu_973_p2_carry__0_i_10_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry__0_i_1_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry__0_i_2_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry__0_i_3_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry__0_i_4_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry__0_i_5_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry__0_i_6_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry__0_i_7_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry__0_i_8_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry__0_i_9_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry__0_n_10;
  wire icmp_ln1494_1_fu_973_p2_carry__0_n_11;
  wire icmp_ln1494_1_fu_973_p2_carry__0_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry__0_n_5;
  wire icmp_ln1494_1_fu_973_p2_carry__0_n_6;
  wire icmp_ln1494_1_fu_973_p2_carry__0_n_7;
  wire icmp_ln1494_1_fu_973_p2_carry__0_n_8;
  wire icmp_ln1494_1_fu_973_p2_carry__0_n_9;
  wire icmp_ln1494_1_fu_973_p2_carry__1_i_1_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry__1_i_2_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry__1_i_3_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry__1_i_4_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry__1_i_5_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry__1_i_6_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry__1_i_7_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry__1_i_8_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry__1_n_10;
  wire icmp_ln1494_1_fu_973_p2_carry__1_n_11;
  wire icmp_ln1494_1_fu_973_p2_carry__1_n_9;
  wire icmp_ln1494_1_fu_973_p2_carry_i_10_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry_i_11_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry_i_12_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry_i_13_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry_i_14_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry_i_15_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry_i_16_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry_i_17_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry_i_1_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry_i_2_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry_i_3_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry_i_4_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry_i_5_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry_i_6_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry_i_7_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry_i_8_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry_i_9_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry_n_10;
  wire icmp_ln1494_1_fu_973_p2_carry_n_11;
  wire icmp_ln1494_1_fu_973_p2_carry_n_4;
  wire icmp_ln1494_1_fu_973_p2_carry_n_5;
  wire icmp_ln1494_1_fu_973_p2_carry_n_6;
  wire icmp_ln1494_1_fu_973_p2_carry_n_7;
  wire icmp_ln1494_1_fu_973_p2_carry_n_8;
  wire icmp_ln1494_1_fu_973_p2_carry_n_9;
  wire icmp_ln1494_fu_748_p2;
  wire icmp_ln1494_fu_748_p2_carry__0_n_10;
  wire icmp_ln1494_fu_748_p2_carry__0_n_11;
  wire icmp_ln1494_fu_748_p2_carry__0_n_4;
  wire icmp_ln1494_fu_748_p2_carry__0_n_5;
  wire icmp_ln1494_fu_748_p2_carry__0_n_6;
  wire icmp_ln1494_fu_748_p2_carry__0_n_7;
  wire icmp_ln1494_fu_748_p2_carry__0_n_8;
  wire icmp_ln1494_fu_748_p2_carry__0_n_9;
  wire icmp_ln1494_fu_748_p2_carry__1_n_10;
  wire icmp_ln1494_fu_748_p2_carry__1_n_11;
  wire icmp_ln1494_fu_748_p2_carry__1_n_9;
  wire icmp_ln1494_fu_748_p2_carry_n_10;
  wire icmp_ln1494_fu_748_p2_carry_n_11;
  wire icmp_ln1494_fu_748_p2_carry_n_4;
  wire icmp_ln1494_fu_748_p2_carry_n_5;
  wire icmp_ln1494_fu_748_p2_carry_n_6;
  wire icmp_ln1494_fu_748_p2_carry_n_7;
  wire icmp_ln1494_fu_748_p2_carry_n_8;
  wire icmp_ln1494_fu_748_p2_carry_n_9;
  wire icmp_ln1494_reg_1968;
  wire icmp_ln331_fu_609_p2;
  wire \icmp_ln331_reg_1875[0]_i_1_n_4 ;
  wire \icmp_ln331_reg_1875_reg_n_4_[0] ;
  wire icmp_ln336_fu_621_p2__23;
  wire \icmp_ln381_reg_1933[0]_i_1_n_4 ;
  wire \icmp_ln381_reg_1933[0]_i_2_n_4 ;
  wire \icmp_ln381_reg_1933[0]_i_3_n_4 ;
  wire \icmp_ln381_reg_1933[0]_i_4_n_4 ;
  wire \icmp_ln381_reg_1933_reg[0]_0 ;
  wire icmp_ln388_fu_811_p2;
  wire \icmp_ln388_reg_2020[0]_i_11_n_4 ;
  wire \icmp_ln388_reg_2020[0]_i_12_n_4 ;
  wire \icmp_ln388_reg_2020[0]_i_13_n_4 ;
  wire \icmp_ln388_reg_2020[0]_i_7_n_4 ;
  wire \icmp_ln388_reg_2020[0]_i_8_n_4 ;
  wire \icmp_ln388_reg_2020_pp1_iter1_reg_reg_n_4_[0] ;
  wire \icmp_ln388_reg_2020_pp1_iter2_reg_reg_n_4_[0] ;
  wire \icmp_ln388_reg_2020_reg_n_4_[0] ;
  wire icmp_ln851_3_reg_2005;
  wire \icmp_ln851_3_reg_2005[0]_i_10_n_4 ;
  wire \icmp_ln851_3_reg_2005[0]_i_11_n_4 ;
  wire \icmp_ln851_3_reg_2005[0]_i_12_n_4 ;
  wire \icmp_ln851_3_reg_2005[0]_i_1_n_4 ;
  wire \icmp_ln851_3_reg_2005[0]_i_2_n_4 ;
  wire \icmp_ln851_3_reg_2005[0]_i_3_n_4 ;
  wire \icmp_ln851_3_reg_2005[0]_i_4_n_4 ;
  wire \icmp_ln851_3_reg_2005[0]_i_5_n_4 ;
  wire \icmp_ln851_3_reg_2005[0]_i_6_n_4 ;
  wire \icmp_ln851_3_reg_2005[0]_i_7_n_4 ;
  wire \icmp_ln851_3_reg_2005[0]_i_8_n_4 ;
  wire \icmp_ln851_3_reg_2005[0]_i_9_n_4 ;
  wire icmp_ln874_1_fu_1691_p2;
  wire icmp_ln874_1_fu_1691_p2_carry__0_i_1_n_4;
  wire icmp_ln874_1_fu_1691_p2_carry__0_i_2_n_4;
  wire icmp_ln874_1_fu_1691_p2_carry__0_i_3_n_4;
  wire icmp_ln874_1_fu_1691_p2_carry__0_n_10;
  wire icmp_ln874_1_fu_1691_p2_carry__0_n_11;
  wire icmp_ln874_1_fu_1691_p2_carry_i_1_n_4;
  wire icmp_ln874_1_fu_1691_p2_carry_i_2_n_4;
  wire icmp_ln874_1_fu_1691_p2_carry_i_3_n_4;
  wire icmp_ln874_1_fu_1691_p2_carry_i_4_n_4;
  wire icmp_ln874_1_fu_1691_p2_carry_i_5_n_4;
  wire icmp_ln874_1_fu_1691_p2_carry_i_6_n_4;
  wire icmp_ln874_1_fu_1691_p2_carry_i_7_n_4;
  wire icmp_ln874_1_fu_1691_p2_carry_i_8_n_4;
  wire icmp_ln874_1_fu_1691_p2_carry_n_10;
  wire icmp_ln874_1_fu_1691_p2_carry_n_11;
  wire icmp_ln874_1_fu_1691_p2_carry_n_4;
  wire icmp_ln874_1_fu_1691_p2_carry_n_5;
  wire icmp_ln874_1_fu_1691_p2_carry_n_6;
  wire icmp_ln874_1_fu_1691_p2_carry_n_7;
  wire icmp_ln874_1_fu_1691_p2_carry_n_8;
  wire icmp_ln874_1_fu_1691_p2_carry_n_9;
  wire icmp_ln874_2_fu_904_p2;
  wire icmp_ln874_2_fu_904_p2_carry__0_i_1_n_4;
  wire icmp_ln874_2_fu_904_p2_carry__0_i_2_n_4;
  wire icmp_ln874_2_fu_904_p2_carry__0_i_3_n_4;
  wire icmp_ln874_2_fu_904_p2_carry__0_n_10;
  wire icmp_ln874_2_fu_904_p2_carry__0_n_11;
  wire icmp_ln874_2_fu_904_p2_carry_i_10_n_4;
  wire icmp_ln874_2_fu_904_p2_carry_i_11_n_4;
  wire icmp_ln874_2_fu_904_p2_carry_i_1_n_4;
  wire icmp_ln874_2_fu_904_p2_carry_i_2_n_4;
  wire icmp_ln874_2_fu_904_p2_carry_i_3_n_4;
  wire icmp_ln874_2_fu_904_p2_carry_i_4_n_4;
  wire icmp_ln874_2_fu_904_p2_carry_i_5_n_4;
  wire icmp_ln874_2_fu_904_p2_carry_i_6_n_4;
  wire icmp_ln874_2_fu_904_p2_carry_i_7_n_4;
  wire icmp_ln874_2_fu_904_p2_carry_i_8_n_4;
  wire icmp_ln874_2_fu_904_p2_carry_i_9_n_4;
  wire icmp_ln874_2_fu_904_p2_carry_n_10;
  wire icmp_ln874_2_fu_904_p2_carry_n_11;
  wire icmp_ln874_2_fu_904_p2_carry_n_4;
  wire icmp_ln874_2_fu_904_p2_carry_n_5;
  wire icmp_ln874_2_fu_904_p2_carry_n_6;
  wire icmp_ln874_2_fu_904_p2_carry_n_7;
  wire icmp_ln874_2_fu_904_p2_carry_n_8;
  wire icmp_ln874_2_fu_904_p2_carry_n_9;
  wire icmp_ln874_2_reg_2038_pp1_iter2_reg;
  wire \icmp_ln874_2_reg_2038_reg_n_4_[0] ;
  wire icmp_ln874_3_fu_914_p2;
  wire icmp_ln874_3_fu_914_p2_carry__0_i_1_n_4;
  wire icmp_ln874_3_fu_914_p2_carry__0_i_2_n_4;
  wire icmp_ln874_3_fu_914_p2_carry__0_i_3_n_4;
  wire icmp_ln874_3_fu_914_p2_carry__0_n_10;
  wire icmp_ln874_3_fu_914_p2_carry__0_n_11;
  wire icmp_ln874_3_fu_914_p2_carry_i_10_n_4;
  wire icmp_ln874_3_fu_914_p2_carry_i_11_n_4;
  wire icmp_ln874_3_fu_914_p2_carry_i_1_n_4;
  wire icmp_ln874_3_fu_914_p2_carry_i_2_n_4;
  wire icmp_ln874_3_fu_914_p2_carry_i_3_n_4;
  wire icmp_ln874_3_fu_914_p2_carry_i_4_n_4;
  wire icmp_ln874_3_fu_914_p2_carry_i_5_n_4;
  wire icmp_ln874_3_fu_914_p2_carry_i_6_n_4;
  wire icmp_ln874_3_fu_914_p2_carry_i_7_n_4;
  wire icmp_ln874_3_fu_914_p2_carry_i_8_n_4;
  wire icmp_ln874_3_fu_914_p2_carry_i_9_n_4;
  wire icmp_ln874_3_fu_914_p2_carry_n_10;
  wire icmp_ln874_3_fu_914_p2_carry_n_11;
  wire icmp_ln874_3_fu_914_p2_carry_n_4;
  wire icmp_ln874_3_fu_914_p2_carry_n_5;
  wire icmp_ln874_3_fu_914_p2_carry_n_6;
  wire icmp_ln874_3_fu_914_p2_carry_n_7;
  wire icmp_ln874_3_fu_914_p2_carry_n_8;
  wire icmp_ln874_3_fu_914_p2_carry_n_9;
  wire icmp_ln874_fu_1681_p2;
  wire icmp_ln874_fu_1681_p2_carry__0_i_1_n_4;
  wire icmp_ln874_fu_1681_p2_carry__0_i_2_n_4;
  wire icmp_ln874_fu_1681_p2_carry__0_i_3_n_4;
  wire icmp_ln874_fu_1681_p2_carry__0_n_10;
  wire icmp_ln874_fu_1681_p2_carry__0_n_11;
  wire icmp_ln874_fu_1681_p2_carry_i_1_n_4;
  wire icmp_ln874_fu_1681_p2_carry_i_2_n_4;
  wire icmp_ln874_fu_1681_p2_carry_i_3_n_4;
  wire icmp_ln874_fu_1681_p2_carry_i_4_n_4;
  wire icmp_ln874_fu_1681_p2_carry_i_5_n_4;
  wire icmp_ln874_fu_1681_p2_carry_i_6_n_4;
  wire icmp_ln874_fu_1681_p2_carry_i_7_n_4;
  wire icmp_ln874_fu_1681_p2_carry_i_8_n_4;
  wire icmp_ln874_fu_1681_p2_carry_n_10;
  wire icmp_ln874_fu_1681_p2_carry_n_11;
  wire icmp_ln874_fu_1681_p2_carry_n_4;
  wire icmp_ln874_fu_1681_p2_carry_n_5;
  wire icmp_ln874_fu_1681_p2_carry_n_6;
  wire icmp_ln874_fu_1681_p2_carry_n_7;
  wire icmp_ln874_fu_1681_p2_carry_n_8;
  wire icmp_ln874_fu_1681_p2_carry_n_9;
  wire icmp_ln886_1_fu_1727_p2;
  wire icmp_ln886_1_fu_1727_p2_carry__0_i_10_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry__0_i_11_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry__0_i_12_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry__0_i_13_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry__0_i_14_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry__0_i_15_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry__0_i_16_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry__0_i_1_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry__0_i_2_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry__0_i_3_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry__0_i_4_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry__0_i_5_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry__0_i_6_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry__0_i_7_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry__0_i_8_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry__0_i_9_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry__0_n_10;
  wire icmp_ln886_1_fu_1727_p2_carry__0_n_11;
  wire icmp_ln886_1_fu_1727_p2_carry__0_n_5;
  wire icmp_ln886_1_fu_1727_p2_carry__0_n_6;
  wire icmp_ln886_1_fu_1727_p2_carry__0_n_7;
  wire icmp_ln886_1_fu_1727_p2_carry__0_n_8;
  wire icmp_ln886_1_fu_1727_p2_carry__0_n_9;
  wire icmp_ln886_1_fu_1727_p2_carry_i_10_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry_i_11_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry_i_12_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry_i_13_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry_i_14_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry_i_15_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry_i_16_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry_i_1_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry_i_2_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry_i_3_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry_i_4_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry_i_5_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry_i_6_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry_i_7_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry_i_8_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry_i_9_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry_n_10;
  wire icmp_ln886_1_fu_1727_p2_carry_n_11;
  wire icmp_ln886_1_fu_1727_p2_carry_n_4;
  wire icmp_ln886_1_fu_1727_p2_carry_n_5;
  wire icmp_ln886_1_fu_1727_p2_carry_n_6;
  wire icmp_ln886_1_fu_1727_p2_carry_n_7;
  wire icmp_ln886_1_fu_1727_p2_carry_n_8;
  wire icmp_ln886_1_fu_1727_p2_carry_n_9;
  wire icmp_ln886_fu_856_p2;
  wire icmp_ln886_fu_856_p2_carry__0_i_10_n_4;
  wire icmp_ln886_fu_856_p2_carry__0_i_11_n_4;
  wire icmp_ln886_fu_856_p2_carry__0_i_12_n_4;
  wire icmp_ln886_fu_856_p2_carry__0_i_13_n_4;
  wire icmp_ln886_fu_856_p2_carry__0_i_14_n_4;
  wire icmp_ln886_fu_856_p2_carry__0_i_15_n_4;
  wire icmp_ln886_fu_856_p2_carry__0_i_16_n_4;
  wire icmp_ln886_fu_856_p2_carry__0_i_1_n_4;
  wire icmp_ln886_fu_856_p2_carry__0_i_2_n_4;
  wire icmp_ln886_fu_856_p2_carry__0_i_3_n_4;
  wire icmp_ln886_fu_856_p2_carry__0_i_4_n_4;
  wire icmp_ln886_fu_856_p2_carry__0_i_5_n_4;
  wire icmp_ln886_fu_856_p2_carry__0_i_6_n_4;
  wire icmp_ln886_fu_856_p2_carry__0_i_7_n_4;
  wire icmp_ln886_fu_856_p2_carry__0_i_8_n_4;
  wire icmp_ln886_fu_856_p2_carry__0_i_9_n_4;
  wire icmp_ln886_fu_856_p2_carry__0_n_10;
  wire icmp_ln886_fu_856_p2_carry__0_n_11;
  wire icmp_ln886_fu_856_p2_carry__0_n_5;
  wire icmp_ln886_fu_856_p2_carry__0_n_6;
  wire icmp_ln886_fu_856_p2_carry__0_n_7;
  wire icmp_ln886_fu_856_p2_carry__0_n_8;
  wire icmp_ln886_fu_856_p2_carry__0_n_9;
  wire icmp_ln886_fu_856_p2_carry_i_10_n_4;
  wire icmp_ln886_fu_856_p2_carry_i_11_n_4;
  wire icmp_ln886_fu_856_p2_carry_i_12_n_4;
  wire icmp_ln886_fu_856_p2_carry_i_13_n_4;
  wire icmp_ln886_fu_856_p2_carry_i_14_n_4;
  wire icmp_ln886_fu_856_p2_carry_i_15_n_4;
  wire icmp_ln886_fu_856_p2_carry_i_16_n_4;
  wire icmp_ln886_fu_856_p2_carry_i_17_n_10;
  wire icmp_ln886_fu_856_p2_carry_i_17_n_11;
  wire icmp_ln886_fu_856_p2_carry_i_17_n_4;
  wire icmp_ln886_fu_856_p2_carry_i_17_n_5;
  wire icmp_ln886_fu_856_p2_carry_i_17_n_6;
  wire icmp_ln886_fu_856_p2_carry_i_17_n_7;
  wire icmp_ln886_fu_856_p2_carry_i_17_n_8;
  wire icmp_ln886_fu_856_p2_carry_i_17_n_9;
  wire icmp_ln886_fu_856_p2_carry_i_18_n_10;
  wire icmp_ln886_fu_856_p2_carry_i_18_n_11;
  wire icmp_ln886_fu_856_p2_carry_i_18_n_4;
  wire icmp_ln886_fu_856_p2_carry_i_18_n_5;
  wire icmp_ln886_fu_856_p2_carry_i_18_n_6;
  wire icmp_ln886_fu_856_p2_carry_i_18_n_7;
  wire icmp_ln886_fu_856_p2_carry_i_18_n_8;
  wire icmp_ln886_fu_856_p2_carry_i_18_n_9;
  wire icmp_ln886_fu_856_p2_carry_i_19_n_4;
  wire icmp_ln886_fu_856_p2_carry_i_1_n_4;
  wire icmp_ln886_fu_856_p2_carry_i_2_n_4;
  wire icmp_ln886_fu_856_p2_carry_i_3_n_4;
  wire icmp_ln886_fu_856_p2_carry_i_4_n_4;
  wire icmp_ln886_fu_856_p2_carry_i_5_n_4;
  wire icmp_ln886_fu_856_p2_carry_i_6_n_4;
  wire icmp_ln886_fu_856_p2_carry_i_7_n_4;
  wire icmp_ln886_fu_856_p2_carry_i_8_n_4;
  wire icmp_ln886_fu_856_p2_carry_i_9_n_4;
  wire icmp_ln886_fu_856_p2_carry_n_10;
  wire icmp_ln886_fu_856_p2_carry_n_11;
  wire icmp_ln886_fu_856_p2_carry_n_4;
  wire icmp_ln886_fu_856_p2_carry_n_5;
  wire icmp_ln886_fu_856_p2_carry_n_6;
  wire icmp_ln886_fu_856_p2_carry_n_7;
  wire icmp_ln886_fu_856_p2_carry_n_8;
  wire icmp_ln886_fu_856_p2_carry_n_9;
  wire icmp_ln886_reg_2029;
  wire \icmp_ln886_reg_2029[0]_i_1_n_4 ;
  wire [23:0]if_din;
  wire img_dst_data_full_n;
  wire img_src_data_empty_n;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[0] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[10] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[11] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[12] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[13] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[14] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[15] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[16] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[17] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[18] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[19] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[1] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[20] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[21] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[22] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[23] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[24] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[25] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[26] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[27] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[28] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[29] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[2] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[30] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[31] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[32] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[33] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[34] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[35] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[36] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[37] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[38] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[39] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[3] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[40] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[4] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[5] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[6] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[7] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[8] ;
  wire \indexx_pre_comp_V_reg_594_reg_n_4_[9] ;
  wire indexy_V_0_fu_1901;
  wire \indexy_V_0_fu_190[10]_i_1_n_4 ;
  wire \indexy_V_0_fu_190[10]_i_2_n_4 ;
  wire indvar_flatten_reg_359;
  wire indvar_flatten_reg_3590;
  wire [11:0]indvar_flatten_reg_359_reg;
  wire j_1_reg_439;
  wire [10:0]j_1_reg_439_pp1_iter1_reg;
  wire \j_1_reg_439_reg_n_4_[0] ;
  wire \j_1_reg_439_reg_n_4_[10] ;
  wire \j_1_reg_439_reg_n_4_[1] ;
  wire \j_1_reg_439_reg_n_4_[2] ;
  wire \j_1_reg_439_reg_n_4_[3] ;
  wire \j_1_reg_439_reg_n_4_[4] ;
  wire \j_1_reg_439_reg_n_4_[5] ;
  wire \j_1_reg_439_reg_n_4_[6] ;
  wire \j_1_reg_439_reg_n_4_[7] ;
  wire \j_1_reg_439_reg_n_4_[8] ;
  wire \j_1_reg_439_reg_n_4_[9] ;
  wire [10:0]j_reg_381;
  wire \j_reg_381[10]_i_10_n_4 ;
  wire \j_reg_381[10]_i_11_n_4 ;
  wire \j_reg_381[10]_i_5_n_4 ;
  wire \j_reg_381[10]_i_7_n_4 ;
  wire \j_reg_381[10]_i_8_n_4 ;
  wire \j_reg_381[10]_i_9_n_4 ;
  wire \j_reg_381[8]_i_2_n_4 ;
  wire [10:0]line_buffer_V_0_0_addr_1_gep_fu_338_p3;
  wire [10:0]line_buffer_V_0_0_addr_2_gep_fu_345_p3;
  wire [23:0]line_buffer_V_0_0_q0;
  wire [23:0]line_buffer_V_0_0_q1;
  wire line_buffer_V_1_0_U_n_115;
  wire line_buffer_V_1_0_U_n_126;
  wire line_buffer_V_1_0_U_n_127;
  wire line_buffer_V_1_0_U_n_128;
  wire line_buffer_V_1_0_U_n_129;
  wire line_buffer_V_1_0_U_n_130;
  wire line_buffer_V_1_0_U_n_131;
  wire line_buffer_V_1_0_U_n_132;
  wire line_buffer_V_1_0_U_n_133;
  wire line_buffer_V_1_0_U_n_134;
  wire line_buffer_V_1_0_U_n_135;
  wire line_buffer_V_1_0_U_n_136;
  wire line_buffer_V_1_0_U_n_137;
  wire line_buffer_V_1_0_U_n_138;
  wire line_buffer_V_1_0_U_n_139;
  wire line_buffer_V_1_0_U_n_14;
  wire line_buffer_V_1_0_U_n_140;
  wire line_buffer_V_1_0_U_n_141;
  wire line_buffer_V_1_0_U_n_142;
  wire line_buffer_V_1_0_U_n_143;
  wire line_buffer_V_1_0_U_n_144;
  wire line_buffer_V_1_0_U_n_145;
  wire line_buffer_V_1_0_U_n_146;
  wire line_buffer_V_1_0_U_n_147;
  wire line_buffer_V_1_0_U_n_148;
  wire line_buffer_V_1_0_U_n_149;
  wire line_buffer_V_1_0_U_n_150;
  wire line_buffer_V_1_0_U_n_151;
  wire line_buffer_V_1_0_U_n_152;
  wire line_buffer_V_1_0_U_n_153;
  wire line_buffer_V_1_0_U_n_154;
  wire line_buffer_V_1_0_U_n_155;
  wire line_buffer_V_1_0_U_n_156;
  wire line_buffer_V_1_0_U_n_157;
  wire line_buffer_V_1_0_U_n_39;
  wire line_buffer_V_1_0_U_n_40;
  wire line_buffer_V_1_0_U_n_41;
  wire line_buffer_V_1_0_U_n_42;
  wire line_buffer_V_1_0_U_n_43;
  wire line_buffer_V_1_0_U_n_44;
  wire line_buffer_V_1_0_U_n_51;
  wire line_buffer_V_1_0_U_n_52;
  wire line_buffer_V_1_0_U_n_53;
  wire line_buffer_V_1_0_U_n_54;
  wire line_buffer_V_1_0_U_n_55;
  wire line_buffer_V_1_0_U_n_56;
  wire line_buffer_V_1_0_U_n_57;
  wire line_buffer_V_1_0_U_n_58;
  wire line_buffer_V_1_0_U_n_59;
  wire line_buffer_V_1_0_U_n_60;
  wire line_buffer_V_1_0_U_n_61;
  wire line_buffer_V_1_0_U_n_62;
  wire line_buffer_V_1_0_U_n_63;
  wire line_buffer_V_1_0_U_n_64;
  wire line_buffer_V_1_0_U_n_65;
  wire line_buffer_V_1_0_U_n_66;
  wire line_buffer_V_1_0_U_n_67;
  wire line_buffer_V_1_0_U_n_68;
  wire line_buffer_V_1_0_U_n_69;
  wire line_buffer_V_1_0_U_n_70;
  wire line_buffer_V_1_0_U_n_71;
  wire line_buffer_V_1_0_U_n_90;
  wire line_buffer_V_1_0_address06__4;
  wire [23:0]line_buffer_V_1_0_q0;
  wire [23:0]line_buffer_V_1_0_q1;
  wire line_buffer_V_2_0_U_n_100;
  wire line_buffer_V_2_0_U_n_101;
  wire line_buffer_V_2_0_U_n_102;
  wire line_buffer_V_2_0_U_n_103;
  wire line_buffer_V_2_0_U_n_104;
  wire line_buffer_V_2_0_U_n_105;
  wire line_buffer_V_2_0_U_n_106;
  wire line_buffer_V_2_0_U_n_107;
  wire line_buffer_V_2_0_U_n_108;
  wire line_buffer_V_2_0_U_n_109;
  wire line_buffer_V_2_0_U_n_110;
  wire line_buffer_V_2_0_U_n_111;
  wire line_buffer_V_2_0_U_n_112;
  wire line_buffer_V_2_0_U_n_113;
  wire line_buffer_V_2_0_U_n_114;
  wire line_buffer_V_2_0_U_n_115;
  wire line_buffer_V_2_0_U_n_116;
  wire line_buffer_V_2_0_U_n_117;
  wire line_buffer_V_2_0_U_n_118;
  wire line_buffer_V_2_0_U_n_119;
  wire line_buffer_V_2_0_U_n_122;
  wire line_buffer_V_2_0_U_n_123;
  wire line_buffer_V_2_0_U_n_124;
  wire line_buffer_V_2_0_U_n_125;
  wire line_buffer_V_2_0_U_n_128;
  wire line_buffer_V_2_0_U_n_129;
  wire line_buffer_V_2_0_U_n_130;
  wire line_buffer_V_2_0_U_n_131;
  wire line_buffer_V_2_0_U_n_132;
  wire line_buffer_V_2_0_U_n_133;
  wire line_buffer_V_2_0_U_n_134;
  wire line_buffer_V_2_0_U_n_135;
  wire line_buffer_V_2_0_U_n_136;
  wire line_buffer_V_2_0_U_n_137;
  wire line_buffer_V_2_0_U_n_138;
  wire line_buffer_V_2_0_U_n_139;
  wire line_buffer_V_2_0_U_n_140;
  wire line_buffer_V_2_0_U_n_141;
  wire line_buffer_V_2_0_U_n_142;
  wire line_buffer_V_2_0_U_n_143;
  wire line_buffer_V_2_0_U_n_144;
  wire line_buffer_V_2_0_U_n_145;
  wire line_buffer_V_2_0_U_n_146;
  wire line_buffer_V_2_0_U_n_147;
  wire line_buffer_V_2_0_U_n_148;
  wire line_buffer_V_2_0_U_n_149;
  wire line_buffer_V_2_0_U_n_150;
  wire line_buffer_V_2_0_U_n_151;
  wire line_buffer_V_2_0_U_n_152;
  wire line_buffer_V_2_0_U_n_153;
  wire line_buffer_V_2_0_U_n_154;
  wire line_buffer_V_2_0_U_n_155;
  wire line_buffer_V_2_0_U_n_156;
  wire line_buffer_V_2_0_U_n_157;
  wire line_buffer_V_2_0_U_n_158;
  wire line_buffer_V_2_0_U_n_159;
  wire line_buffer_V_2_0_U_n_160;
  wire line_buffer_V_2_0_U_n_161;
  wire line_buffer_V_2_0_U_n_162;
  wire line_buffer_V_2_0_U_n_163;
  wire line_buffer_V_2_0_U_n_164;
  wire line_buffer_V_2_0_U_n_165;
  wire line_buffer_V_2_0_U_n_166;
  wire line_buffer_V_2_0_U_n_167;
  wire line_buffer_V_2_0_U_n_168;
  wire line_buffer_V_2_0_U_n_169;
  wire line_buffer_V_2_0_U_n_170;
  wire line_buffer_V_2_0_U_n_171;
  wire line_buffer_V_2_0_U_n_172;
  wire line_buffer_V_2_0_U_n_173;
  wire line_buffer_V_2_0_U_n_174;
  wire line_buffer_V_2_0_U_n_175;
  wire line_buffer_V_2_0_U_n_176;
  wire line_buffer_V_2_0_U_n_177;
  wire line_buffer_V_2_0_U_n_178;
  wire line_buffer_V_2_0_U_n_179;
  wire line_buffer_V_2_0_U_n_180;
  wire line_buffer_V_2_0_U_n_181;
  wire line_buffer_V_2_0_U_n_182;
  wire line_buffer_V_2_0_U_n_183;
  wire line_buffer_V_2_0_U_n_184;
  wire line_buffer_V_2_0_U_n_185;
  wire line_buffer_V_2_0_U_n_29;
  wire line_buffer_V_2_0_U_n_30;
  wire line_buffer_V_2_0_U_n_31;
  wire line_buffer_V_2_0_U_n_32;
  wire line_buffer_V_2_0_U_n_33;
  wire line_buffer_V_2_0_U_n_34;
  wire line_buffer_V_2_0_U_n_35;
  wire line_buffer_V_2_0_U_n_36;
  wire line_buffer_V_2_0_U_n_37;
  wire line_buffer_V_2_0_U_n_38;
  wire line_buffer_V_2_0_U_n_39;
  wire line_buffer_V_2_0_U_n_4;
  wire line_buffer_V_2_0_U_n_40;
  wire line_buffer_V_2_0_U_n_41;
  wire line_buffer_V_2_0_U_n_42;
  wire line_buffer_V_2_0_U_n_43;
  wire line_buffer_V_2_0_U_n_44;
  wire line_buffer_V_2_0_U_n_45;
  wire line_buffer_V_2_0_U_n_46;
  wire line_buffer_V_2_0_U_n_47;
  wire line_buffer_V_2_0_U_n_48;
  wire line_buffer_V_2_0_U_n_49;
  wire line_buffer_V_2_0_U_n_50;
  wire line_buffer_V_2_0_U_n_51;
  wire line_buffer_V_2_0_U_n_52;
  wire line_buffer_V_2_0_U_n_53;
  wire line_buffer_V_2_0_U_n_54;
  wire line_buffer_V_2_0_U_n_55;
  wire line_buffer_V_2_0_U_n_56;
  wire line_buffer_V_2_0_U_n_57;
  wire line_buffer_V_2_0_U_n_58;
  wire line_buffer_V_2_0_U_n_59;
  wire line_buffer_V_2_0_U_n_60;
  wire line_buffer_V_2_0_U_n_61;
  wire line_buffer_V_2_0_U_n_62;
  wire line_buffer_V_2_0_U_n_63;
  wire line_buffer_V_2_0_U_n_64;
  wire line_buffer_V_2_0_U_n_65;
  wire line_buffer_V_2_0_U_n_66;
  wire line_buffer_V_2_0_U_n_67;
  wire line_buffer_V_2_0_U_n_68;
  wire line_buffer_V_2_0_U_n_69;
  wire line_buffer_V_2_0_U_n_70;
  wire line_buffer_V_2_0_U_n_71;
  wire line_buffer_V_2_0_U_n_72;
  wire line_buffer_V_2_0_U_n_97;
  wire line_buffer_V_2_0_U_n_98;
  wire line_buffer_V_2_0_U_n_99;
  wire [23:0]line_buffer_V_2_0_q0;
  wire [23:0]line_buffer_V_2_0_q1;
  wire mac_muladd_10s_12ns_22s_23_4_1_U24_n_18;
  wire mac_muladd_10s_12ns_22s_23_4_1_U24_n_19;
  wire mac_muladd_10s_12ns_22s_23_4_1_U24_n_20;
  wire mac_muladd_10s_12ns_22s_23_4_1_U24_n_21;
  wire mac_muladd_10s_12ns_22s_23_4_1_U24_n_22;
  wire mac_muladd_10s_12ns_22s_23_4_1_U24_n_23;
  wire mac_muladd_10s_12ns_22s_23_4_1_U24_n_24;
  wire mac_muladd_10s_12ns_22s_23_4_1_U24_n_25;
  wire mac_muladd_10s_12ns_22s_23_4_1_U24_n_4;
  wire mac_muladd_10s_12ns_22s_23_4_1_U24_n_5;
  wire mac_muladd_10s_12ns_22s_23_4_1_U24_n_6;
  wire mac_muladd_10s_12ns_22s_23_4_1_U24_n_7;
  wire mac_muladd_10s_12ns_22s_23_4_1_U24_n_8;
  wire mac_muladd_10s_12ns_22s_23_4_1_U24_n_9;
  wire mac_muladd_10s_12ns_22s_23_4_1_U25_n_18;
  wire mac_muladd_10s_12ns_22s_23_4_1_U25_n_19;
  wire mac_muladd_10s_12ns_22s_23_4_1_U25_n_20;
  wire mac_muladd_10s_12ns_22s_23_4_1_U25_n_21;
  wire mac_muladd_10s_12ns_22s_23_4_1_U25_n_22;
  wire mac_muladd_10s_12ns_22s_23_4_1_U25_n_23;
  wire mac_muladd_10s_12ns_22s_23_4_1_U25_n_24;
  wire mac_muladd_10s_12ns_22s_23_4_1_U25_n_25;
  wire mac_muladd_10s_12ns_22s_23_4_1_U25_n_4;
  wire mac_muladd_10s_12ns_22s_23_4_1_U25_n_5;
  wire mac_muladd_10s_12ns_22s_23_4_1_U25_n_6;
  wire mac_muladd_10s_12ns_22s_23_4_1_U25_n_7;
  wire mac_muladd_10s_12ns_22s_23_4_1_U25_n_8;
  wire mac_muladd_10s_12ns_22s_23_4_1_U25_n_9;
  wire mac_muladd_10s_12ns_22s_23_4_1_U26_n_20;
  wire mac_muladd_10s_12ns_22s_23_4_1_U26_n_21;
  wire mac_muladd_10s_12ns_22s_23_4_1_U26_n_22;
  wire mac_muladd_10s_12ns_22s_23_4_1_U26_n_23;
  wire mac_muladd_10s_12ns_22s_23_4_1_U26_n_24;
  wire mac_muladd_10s_12ns_22s_23_4_1_U26_n_25;
  wire mac_muladd_10s_12ns_22s_23_4_1_U26_n_26;
  wire mac_muladd_10s_12ns_22s_23_4_1_U26_n_27;
  wire mac_muladd_10s_12ns_22s_23_4_1_U26_n_4;
  wire mac_muladd_10s_12ns_22s_23_4_1_U26_n_5;
  wire mac_muladd_10s_12ns_22s_23_4_1_U26_n_6;
  wire mac_muladd_10s_12ns_22s_23_4_1_U26_n_7;
  wire mac_muladd_10s_12ns_22s_23_4_1_U26_n_8;
  wire mac_muladd_10s_12ns_22s_23_4_1_U26_n_9;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_10;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_11;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_12;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_13;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_14;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_15;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_16;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_17;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_18;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_19;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_20;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_21;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_22;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_23;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_24;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_25;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_4;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_5;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_6;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_7;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_8;
  wire mac_muladd_9s_12ns_21s_22_4_1_U21_n_9;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_10;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_11;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_12;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_13;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_14;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_15;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_16;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_17;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_18;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_19;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_20;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_21;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_22;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_23;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_24;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_25;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_4;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_5;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_6;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_7;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_8;
  wire mac_muladd_9s_12ns_21s_22_4_1_U22_n_9;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_10;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_11;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_12;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_13;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_14;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_15;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_16;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_17;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_18;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_19;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_20;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_21;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_22;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_23;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_24;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_25;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_4;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_5;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_6;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_7;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_8;
  wire mac_muladd_9s_12ns_21s_22_4_1_U23_n_9;
  wire [51:32]\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 ;
  wire mul_mul_12ns_12ns_22_4_1_U17_n_10;
  wire mul_mul_12ns_12ns_22_4_1_U17_n_11;
  wire mul_mul_12ns_12ns_22_4_1_U17_n_12;
  wire mul_mul_12ns_12ns_22_4_1_U17_n_13;
  wire mul_mul_12ns_12ns_22_4_1_U17_n_14;
  wire mul_mul_12ns_12ns_22_4_1_U17_n_15;
  wire mul_mul_12ns_12ns_22_4_1_U17_n_17;
  wire mul_mul_12ns_12ns_22_4_1_U17_n_4;
  wire mul_mul_12ns_12ns_22_4_1_U17_n_5;
  wire mul_mul_12ns_12ns_22_4_1_U17_n_6;
  wire mul_mul_12ns_12ns_22_4_1_U17_n_7;
  wire mul_mul_12ns_12ns_22_4_1_U17_n_8;
  wire mul_mul_12ns_12ns_22_4_1_U17_n_9;
  wire mul_mul_9s_12ns_21_4_1_U18_n_10;
  wire mul_mul_9s_12ns_21_4_1_U18_n_11;
  wire mul_mul_9s_12ns_21_4_1_U18_n_12;
  wire mul_mul_9s_12ns_21_4_1_U18_n_13;
  wire mul_mul_9s_12ns_21_4_1_U18_n_14;
  wire mul_mul_9s_12ns_21_4_1_U18_n_15;
  wire mul_mul_9s_12ns_21_4_1_U18_n_16;
  wire mul_mul_9s_12ns_21_4_1_U18_n_17;
  wire mul_mul_9s_12ns_21_4_1_U18_n_18;
  wire mul_mul_9s_12ns_21_4_1_U18_n_19;
  wire mul_mul_9s_12ns_21_4_1_U18_n_20;
  wire mul_mul_9s_12ns_21_4_1_U18_n_21;
  wire mul_mul_9s_12ns_21_4_1_U18_n_22;
  wire mul_mul_9s_12ns_21_4_1_U18_n_23;
  wire mul_mul_9s_12ns_21_4_1_U18_n_24;
  wire mul_mul_9s_12ns_21_4_1_U18_n_4;
  wire mul_mul_9s_12ns_21_4_1_U18_n_5;
  wire mul_mul_9s_12ns_21_4_1_U18_n_6;
  wire mul_mul_9s_12ns_21_4_1_U18_n_7;
  wire mul_mul_9s_12ns_21_4_1_U18_n_8;
  wire mul_mul_9s_12ns_21_4_1_U18_n_9;
  wire mul_mul_9s_12ns_21_4_1_U19_n_10;
  wire mul_mul_9s_12ns_21_4_1_U19_n_11;
  wire mul_mul_9s_12ns_21_4_1_U19_n_12;
  wire mul_mul_9s_12ns_21_4_1_U19_n_13;
  wire mul_mul_9s_12ns_21_4_1_U19_n_14;
  wire mul_mul_9s_12ns_21_4_1_U19_n_15;
  wire mul_mul_9s_12ns_21_4_1_U19_n_16;
  wire mul_mul_9s_12ns_21_4_1_U19_n_17;
  wire mul_mul_9s_12ns_21_4_1_U19_n_18;
  wire mul_mul_9s_12ns_21_4_1_U19_n_19;
  wire mul_mul_9s_12ns_21_4_1_U19_n_20;
  wire mul_mul_9s_12ns_21_4_1_U19_n_21;
  wire mul_mul_9s_12ns_21_4_1_U19_n_22;
  wire mul_mul_9s_12ns_21_4_1_U19_n_23;
  wire mul_mul_9s_12ns_21_4_1_U19_n_24;
  wire mul_mul_9s_12ns_21_4_1_U19_n_4;
  wire mul_mul_9s_12ns_21_4_1_U19_n_5;
  wire mul_mul_9s_12ns_21_4_1_U19_n_6;
  wire mul_mul_9s_12ns_21_4_1_U19_n_7;
  wire mul_mul_9s_12ns_21_4_1_U19_n_8;
  wire mul_mul_9s_12ns_21_4_1_U19_n_9;
  wire mul_mul_9s_12ns_21_4_1_U20_n_10;
  wire mul_mul_9s_12ns_21_4_1_U20_n_11;
  wire mul_mul_9s_12ns_21_4_1_U20_n_12;
  wire mul_mul_9s_12ns_21_4_1_U20_n_13;
  wire mul_mul_9s_12ns_21_4_1_U20_n_14;
  wire mul_mul_9s_12ns_21_4_1_U20_n_15;
  wire mul_mul_9s_12ns_21_4_1_U20_n_16;
  wire mul_mul_9s_12ns_21_4_1_U20_n_17;
  wire mul_mul_9s_12ns_21_4_1_U20_n_18;
  wire mul_mul_9s_12ns_21_4_1_U20_n_19;
  wire mul_mul_9s_12ns_21_4_1_U20_n_20;
  wire mul_mul_9s_12ns_21_4_1_U20_n_21;
  wire mul_mul_9s_12ns_21_4_1_U20_n_22;
  wire mul_mul_9s_12ns_21_4_1_U20_n_23;
  wire mul_mul_9s_12ns_21_4_1_U20_n_24;
  wire mul_mul_9s_12ns_21_4_1_U20_n_26;
  wire mul_mul_9s_12ns_21_4_1_U20_n_27;
  wire mul_mul_9s_12ns_21_4_1_U20_n_28;
  wire mul_mul_9s_12ns_21_4_1_U20_n_29;
  wire mul_mul_9s_12ns_21_4_1_U20_n_30;
  wire mul_mul_9s_12ns_21_4_1_U20_n_31;
  wire mul_mul_9s_12ns_21_4_1_U20_n_32;
  wire mul_mul_9s_12ns_21_4_1_U20_n_33;
  wire mul_mul_9s_12ns_21_4_1_U20_n_34;
  wire mul_mul_9s_12ns_21_4_1_U20_n_35;
  wire mul_mul_9s_12ns_21_4_1_U20_n_4;
  wire mul_mul_9s_12ns_21_4_1_U20_n_5;
  wire mul_mul_9s_12ns_21_4_1_U20_n_6;
  wire mul_mul_9s_12ns_21_4_1_U20_n_7;
  wire mul_mul_9s_12ns_21_4_1_U20_n_8;
  wire mul_mul_9s_12ns_21_4_1_U20_n_9;
  wire [16:0]nextYScale_V_1_fu_194;
  wire \nextYScale_V_1_fu_194[15]_i_2_n_4 ;
  wire \nextYScale_V_1_fu_194[15]_i_3_n_4 ;
  wire \nextYScale_V_1_fu_194[15]_i_4_n_4 ;
  wire \nextYScale_V_1_fu_194[15]_i_5_n_4 ;
  wire \nextYScale_V_1_fu_194[15]_i_6_n_4 ;
  wire \nextYScale_V_1_fu_194[15]_i_7_n_4 ;
  wire \nextYScale_V_1_fu_194[15]_i_8_n_4 ;
  wire \nextYScale_V_1_fu_194[15]_i_9_n_4 ;
  wire \nextYScale_V_1_fu_194[16]_i_1_n_4 ;
  wire \nextYScale_V_1_fu_194[16]_i_3_n_4 ;
  wire \nextYScale_V_1_fu_194[7]_i_10_n_4 ;
  wire \nextYScale_V_1_fu_194[7]_i_2_n_4 ;
  wire \nextYScale_V_1_fu_194[7]_i_3_n_4 ;
  wire \nextYScale_V_1_fu_194[7]_i_4_n_4 ;
  wire \nextYScale_V_1_fu_194[7]_i_5_n_4 ;
  wire \nextYScale_V_1_fu_194[7]_i_6_n_4 ;
  wire \nextYScale_V_1_fu_194[7]_i_7_n_4 ;
  wire \nextYScale_V_1_fu_194[7]_i_8_n_4 ;
  wire \nextYScale_V_1_fu_194[7]_i_9_n_4 ;
  wire \nextYScale_V_1_fu_194_reg[15]_i_1_n_10 ;
  wire \nextYScale_V_1_fu_194_reg[15]_i_1_n_11 ;
  wire \nextYScale_V_1_fu_194_reg[15]_i_1_n_12 ;
  wire \nextYScale_V_1_fu_194_reg[15]_i_1_n_13 ;
  wire \nextYScale_V_1_fu_194_reg[15]_i_1_n_14 ;
  wire \nextYScale_V_1_fu_194_reg[15]_i_1_n_15 ;
  wire \nextYScale_V_1_fu_194_reg[15]_i_1_n_16 ;
  wire \nextYScale_V_1_fu_194_reg[15]_i_1_n_17 ;
  wire \nextYScale_V_1_fu_194_reg[15]_i_1_n_18 ;
  wire \nextYScale_V_1_fu_194_reg[15]_i_1_n_19 ;
  wire \nextYScale_V_1_fu_194_reg[15]_i_1_n_4 ;
  wire \nextYScale_V_1_fu_194_reg[15]_i_1_n_5 ;
  wire \nextYScale_V_1_fu_194_reg[15]_i_1_n_6 ;
  wire \nextYScale_V_1_fu_194_reg[15]_i_1_n_7 ;
  wire \nextYScale_V_1_fu_194_reg[15]_i_1_n_8 ;
  wire \nextYScale_V_1_fu_194_reg[15]_i_1_n_9 ;
  wire \nextYScale_V_1_fu_194_reg[16]_i_2_n_19 ;
  wire \nextYScale_V_1_fu_194_reg[7]_i_1_n_10 ;
  wire \nextYScale_V_1_fu_194_reg[7]_i_1_n_11 ;
  wire \nextYScale_V_1_fu_194_reg[7]_i_1_n_12 ;
  wire \nextYScale_V_1_fu_194_reg[7]_i_1_n_13 ;
  wire \nextYScale_V_1_fu_194_reg[7]_i_1_n_14 ;
  wire \nextYScale_V_1_fu_194_reg[7]_i_1_n_15 ;
  wire \nextYScale_V_1_fu_194_reg[7]_i_1_n_16 ;
  wire \nextYScale_V_1_fu_194_reg[7]_i_1_n_17 ;
  wire \nextYScale_V_1_fu_194_reg[7]_i_1_n_18 ;
  wire \nextYScale_V_1_fu_194_reg[7]_i_1_n_19 ;
  wire \nextYScale_V_1_fu_194_reg[7]_i_1_n_4 ;
  wire \nextYScale_V_1_fu_194_reg[7]_i_1_n_5 ;
  wire \nextYScale_V_1_fu_194_reg[7]_i_1_n_6 ;
  wire \nextYScale_V_1_fu_194_reg[7]_i_1_n_7 ;
  wire \nextYScale_V_1_fu_194_reg[7]_i_1_n_8 ;
  wire \nextYScale_V_1_fu_194_reg[7]_i_1_n_9 ;
  wire [16:0]nextYScale_V_fu_845_p3;
  wire [31:0]op2_assign_1_fu_778_p2;
  wire [31:0]op2_assign_1_reg_1999;
  wire \op2_assign_1_reg_1999[15]_i_2_n_4 ;
  wire \op2_assign_1_reg_1999[15]_i_3_n_4 ;
  wire \op2_assign_1_reg_1999[15]_i_4_n_4 ;
  wire \op2_assign_1_reg_1999[15]_i_5_n_4 ;
  wire \op2_assign_1_reg_1999[15]_i_6_n_4 ;
  wire \op2_assign_1_reg_1999[15]_i_7_n_4 ;
  wire \op2_assign_1_reg_1999[15]_i_8_n_4 ;
  wire \op2_assign_1_reg_1999[15]_i_9_n_4 ;
  wire \op2_assign_1_reg_1999[23]_i_2_n_4 ;
  wire \op2_assign_1_reg_1999[23]_i_3_n_4 ;
  wire \op2_assign_1_reg_1999[23]_i_4_n_4 ;
  wire \op2_assign_1_reg_1999[23]_i_5_n_4 ;
  wire \op2_assign_1_reg_1999[23]_i_6_n_4 ;
  wire \op2_assign_1_reg_1999[23]_i_7_n_4 ;
  wire \op2_assign_1_reg_1999[23]_i_8_n_4 ;
  wire \op2_assign_1_reg_1999[23]_i_9_n_4 ;
  wire \op2_assign_1_reg_1999[31]_i_2_n_4 ;
  wire \op2_assign_1_reg_1999[31]_i_3_n_4 ;
  wire \op2_assign_1_reg_1999[31]_i_4_n_4 ;
  wire \op2_assign_1_reg_1999[31]_i_5_n_4 ;
  wire \op2_assign_1_reg_1999[31]_i_6_n_4 ;
  wire \op2_assign_1_reg_1999[31]_i_7_n_4 ;
  wire \op2_assign_1_reg_1999[31]_i_8_n_4 ;
  wire \op2_assign_1_reg_1999[31]_i_9_n_4 ;
  wire \op2_assign_1_reg_1999[7]_i_2_n_4 ;
  wire \op2_assign_1_reg_1999[7]_i_3_n_4 ;
  wire \op2_assign_1_reg_1999[7]_i_4_n_4 ;
  wire \op2_assign_1_reg_1999[7]_i_5_n_4 ;
  wire \op2_assign_1_reg_1999[7]_i_6_n_4 ;
  wire \op2_assign_1_reg_1999[7]_i_7_n_4 ;
  wire \op2_assign_1_reg_1999[7]_i_8_n_4 ;
  wire \op2_assign_1_reg_1999_reg[15]_i_1_n_10 ;
  wire \op2_assign_1_reg_1999_reg[15]_i_1_n_11 ;
  wire \op2_assign_1_reg_1999_reg[15]_i_1_n_4 ;
  wire \op2_assign_1_reg_1999_reg[15]_i_1_n_5 ;
  wire \op2_assign_1_reg_1999_reg[15]_i_1_n_6 ;
  wire \op2_assign_1_reg_1999_reg[15]_i_1_n_7 ;
  wire \op2_assign_1_reg_1999_reg[15]_i_1_n_8 ;
  wire \op2_assign_1_reg_1999_reg[15]_i_1_n_9 ;
  wire \op2_assign_1_reg_1999_reg[23]_i_1_n_10 ;
  wire \op2_assign_1_reg_1999_reg[23]_i_1_n_11 ;
  wire \op2_assign_1_reg_1999_reg[23]_i_1_n_4 ;
  wire \op2_assign_1_reg_1999_reg[23]_i_1_n_5 ;
  wire \op2_assign_1_reg_1999_reg[23]_i_1_n_6 ;
  wire \op2_assign_1_reg_1999_reg[23]_i_1_n_7 ;
  wire \op2_assign_1_reg_1999_reg[23]_i_1_n_8 ;
  wire \op2_assign_1_reg_1999_reg[23]_i_1_n_9 ;
  wire \op2_assign_1_reg_1999_reg[31]_i_1_n_10 ;
  wire \op2_assign_1_reg_1999_reg[31]_i_1_n_11 ;
  wire \op2_assign_1_reg_1999_reg[31]_i_1_n_5 ;
  wire \op2_assign_1_reg_1999_reg[31]_i_1_n_6 ;
  wire \op2_assign_1_reg_1999_reg[31]_i_1_n_7 ;
  wire \op2_assign_1_reg_1999_reg[31]_i_1_n_8 ;
  wire \op2_assign_1_reg_1999_reg[31]_i_1_n_9 ;
  wire \op2_assign_1_reg_1999_reg[7]_i_1_n_10 ;
  wire \op2_assign_1_reg_1999_reg[7]_i_1_n_11 ;
  wire \op2_assign_1_reg_1999_reg[7]_i_1_n_4 ;
  wire \op2_assign_1_reg_1999_reg[7]_i_1_n_5 ;
  wire \op2_assign_1_reg_1999_reg[7]_i_1_n_6 ;
  wire \op2_assign_1_reg_1999_reg[7]_i_1_n_7 ;
  wire \op2_assign_1_reg_1999_reg[7]_i_1_n_8 ;
  wire \op2_assign_1_reg_1999_reg[7]_i_1_n_9 ;
  wire [31:0]op2_assign_fu_760_p2;
  wire op2_assign_fu_760_p2_carry__0_i_1_n_4;
  wire op2_assign_fu_760_p2_carry__0_i_2_n_4;
  wire op2_assign_fu_760_p2_carry__0_i_3_n_4;
  wire op2_assign_fu_760_p2_carry__0_i_4_n_4;
  wire op2_assign_fu_760_p2_carry__0_i_5_n_4;
  wire op2_assign_fu_760_p2_carry__0_i_6_n_4;
  wire op2_assign_fu_760_p2_carry__0_i_7_n_4;
  wire op2_assign_fu_760_p2_carry__0_i_8_n_4;
  wire op2_assign_fu_760_p2_carry__0_n_10;
  wire op2_assign_fu_760_p2_carry__0_n_11;
  wire op2_assign_fu_760_p2_carry__0_n_4;
  wire op2_assign_fu_760_p2_carry__0_n_5;
  wire op2_assign_fu_760_p2_carry__0_n_6;
  wire op2_assign_fu_760_p2_carry__0_n_7;
  wire op2_assign_fu_760_p2_carry__0_n_8;
  wire op2_assign_fu_760_p2_carry__0_n_9;
  wire op2_assign_fu_760_p2_carry__1_i_1_n_4;
  wire op2_assign_fu_760_p2_carry__1_i_2_n_4;
  wire op2_assign_fu_760_p2_carry__1_i_3_n_4;
  wire op2_assign_fu_760_p2_carry__1_i_4_n_4;
  wire op2_assign_fu_760_p2_carry__1_i_5_n_4;
  wire op2_assign_fu_760_p2_carry__1_i_6_n_4;
  wire op2_assign_fu_760_p2_carry__1_i_7_n_4;
  wire op2_assign_fu_760_p2_carry__1_i_8_n_4;
  wire op2_assign_fu_760_p2_carry__1_n_10;
  wire op2_assign_fu_760_p2_carry__1_n_11;
  wire op2_assign_fu_760_p2_carry__1_n_4;
  wire op2_assign_fu_760_p2_carry__1_n_5;
  wire op2_assign_fu_760_p2_carry__1_n_6;
  wire op2_assign_fu_760_p2_carry__1_n_7;
  wire op2_assign_fu_760_p2_carry__1_n_8;
  wire op2_assign_fu_760_p2_carry__1_n_9;
  wire op2_assign_fu_760_p2_carry__2_i_1_n_4;
  wire op2_assign_fu_760_p2_carry__2_i_2_n_4;
  wire op2_assign_fu_760_p2_carry__2_i_3_n_4;
  wire op2_assign_fu_760_p2_carry__2_i_4_n_4;
  wire op2_assign_fu_760_p2_carry__2_i_5_n_4;
  wire op2_assign_fu_760_p2_carry__2_i_6_n_4;
  wire op2_assign_fu_760_p2_carry__2_i_7_n_4;
  wire op2_assign_fu_760_p2_carry__2_n_10;
  wire op2_assign_fu_760_p2_carry__2_n_11;
  wire op2_assign_fu_760_p2_carry__2_n_6;
  wire op2_assign_fu_760_p2_carry__2_n_7;
  wire op2_assign_fu_760_p2_carry__2_n_8;
  wire op2_assign_fu_760_p2_carry__2_n_9;
  wire op2_assign_fu_760_p2_carry_i_1_n_4;
  wire op2_assign_fu_760_p2_carry_i_2_n_4;
  wire op2_assign_fu_760_p2_carry_i_3_n_4;
  wire op2_assign_fu_760_p2_carry_i_4_n_4;
  wire op2_assign_fu_760_p2_carry_i_5_n_4;
  wire op2_assign_fu_760_p2_carry_i_6_n_4;
  wire op2_assign_fu_760_p2_carry_i_7_n_4;
  wire op2_assign_fu_760_p2_carry_i_8_n_4;
  wire op2_assign_fu_760_p2_carry_n_10;
  wire op2_assign_fu_760_p2_carry_n_11;
  wire op2_assign_fu_760_p2_carry_n_4;
  wire op2_assign_fu_760_p2_carry_n_5;
  wire op2_assign_fu_760_p2_carry_n_6;
  wire op2_assign_fu_760_p2_carry_n_7;
  wire op2_assign_fu_760_p2_carry_n_8;
  wire op2_assign_fu_760_p2_carry_n_9;
  wire [31:0]op2_assign_reg_1980;
  wire output_rows_count_reg_415;
  wire \output_rows_count_reg_415[0]_i_3_n_4 ;
  wire [31:0]output_rows_count_reg_415_reg;
  wire \output_rows_count_reg_415_reg[0]_i_2_n_10 ;
  wire \output_rows_count_reg_415_reg[0]_i_2_n_11 ;
  wire \output_rows_count_reg_415_reg[0]_i_2_n_12 ;
  wire \output_rows_count_reg_415_reg[0]_i_2_n_13 ;
  wire \output_rows_count_reg_415_reg[0]_i_2_n_14 ;
  wire \output_rows_count_reg_415_reg[0]_i_2_n_15 ;
  wire \output_rows_count_reg_415_reg[0]_i_2_n_16 ;
  wire \output_rows_count_reg_415_reg[0]_i_2_n_17 ;
  wire \output_rows_count_reg_415_reg[0]_i_2_n_18 ;
  wire \output_rows_count_reg_415_reg[0]_i_2_n_19 ;
  wire \output_rows_count_reg_415_reg[0]_i_2_n_4 ;
  wire \output_rows_count_reg_415_reg[0]_i_2_n_5 ;
  wire \output_rows_count_reg_415_reg[0]_i_2_n_6 ;
  wire \output_rows_count_reg_415_reg[0]_i_2_n_7 ;
  wire \output_rows_count_reg_415_reg[0]_i_2_n_8 ;
  wire \output_rows_count_reg_415_reg[0]_i_2_n_9 ;
  wire \output_rows_count_reg_415_reg[16]_i_1_n_10 ;
  wire \output_rows_count_reg_415_reg[16]_i_1_n_11 ;
  wire \output_rows_count_reg_415_reg[16]_i_1_n_12 ;
  wire \output_rows_count_reg_415_reg[16]_i_1_n_13 ;
  wire \output_rows_count_reg_415_reg[16]_i_1_n_14 ;
  wire \output_rows_count_reg_415_reg[16]_i_1_n_15 ;
  wire \output_rows_count_reg_415_reg[16]_i_1_n_16 ;
  wire \output_rows_count_reg_415_reg[16]_i_1_n_17 ;
  wire \output_rows_count_reg_415_reg[16]_i_1_n_18 ;
  wire \output_rows_count_reg_415_reg[16]_i_1_n_19 ;
  wire \output_rows_count_reg_415_reg[16]_i_1_n_4 ;
  wire \output_rows_count_reg_415_reg[16]_i_1_n_5 ;
  wire \output_rows_count_reg_415_reg[16]_i_1_n_6 ;
  wire \output_rows_count_reg_415_reg[16]_i_1_n_7 ;
  wire \output_rows_count_reg_415_reg[16]_i_1_n_8 ;
  wire \output_rows_count_reg_415_reg[16]_i_1_n_9 ;
  wire \output_rows_count_reg_415_reg[24]_i_1_n_10 ;
  wire \output_rows_count_reg_415_reg[24]_i_1_n_11 ;
  wire \output_rows_count_reg_415_reg[24]_i_1_n_12 ;
  wire \output_rows_count_reg_415_reg[24]_i_1_n_13 ;
  wire \output_rows_count_reg_415_reg[24]_i_1_n_14 ;
  wire \output_rows_count_reg_415_reg[24]_i_1_n_15 ;
  wire \output_rows_count_reg_415_reg[24]_i_1_n_16 ;
  wire \output_rows_count_reg_415_reg[24]_i_1_n_17 ;
  wire \output_rows_count_reg_415_reg[24]_i_1_n_18 ;
  wire \output_rows_count_reg_415_reg[24]_i_1_n_19 ;
  wire \output_rows_count_reg_415_reg[24]_i_1_n_5 ;
  wire \output_rows_count_reg_415_reg[24]_i_1_n_6 ;
  wire \output_rows_count_reg_415_reg[24]_i_1_n_7 ;
  wire \output_rows_count_reg_415_reg[24]_i_1_n_8 ;
  wire \output_rows_count_reg_415_reg[24]_i_1_n_9 ;
  wire \output_rows_count_reg_415_reg[8]_i_1_n_10 ;
  wire \output_rows_count_reg_415_reg[8]_i_1_n_11 ;
  wire \output_rows_count_reg_415_reg[8]_i_1_n_12 ;
  wire \output_rows_count_reg_415_reg[8]_i_1_n_13 ;
  wire \output_rows_count_reg_415_reg[8]_i_1_n_14 ;
  wire \output_rows_count_reg_415_reg[8]_i_1_n_15 ;
  wire \output_rows_count_reg_415_reg[8]_i_1_n_16 ;
  wire \output_rows_count_reg_415_reg[8]_i_1_n_17 ;
  wire \output_rows_count_reg_415_reg[8]_i_1_n_18 ;
  wire \output_rows_count_reg_415_reg[8]_i_1_n_19 ;
  wire \output_rows_count_reg_415_reg[8]_i_1_n_4 ;
  wire \output_rows_count_reg_415_reg[8]_i_1_n_5 ;
  wire \output_rows_count_reg_415_reg[8]_i_1_n_6 ;
  wire \output_rows_count_reg_415_reg[8]_i_1_n_7 ;
  wire \output_rows_count_reg_415_reg[8]_i_1_n_8 ;
  wire \output_rows_count_reg_415_reg[8]_i_1_n_9 ;
  wire p_0_in;
  wire p_30_in;
  wire [7:0]p_Result_1_reg_2155;
  wire p_Result_1_reg_21550;
  wire \p_Result_1_reg_2155_pp1_iter6_reg_reg[0]_srl3_n_4 ;
  wire \p_Result_1_reg_2155_pp1_iter6_reg_reg[1]_srl3_n_4 ;
  wire \p_Result_1_reg_2155_pp1_iter6_reg_reg[2]_srl3_n_4 ;
  wire \p_Result_1_reg_2155_pp1_iter6_reg_reg[3]_srl3_n_4 ;
  wire \p_Result_1_reg_2155_pp1_iter6_reg_reg[4]_srl3_n_4 ;
  wire \p_Result_1_reg_2155_pp1_iter6_reg_reg[5]_srl3_n_4 ;
  wire \p_Result_1_reg_2155_pp1_iter6_reg_reg[6]_srl3_n_4 ;
  wire \p_Result_1_reg_2155_pp1_iter6_reg_reg[7]_srl3_n_4 ;
  wire [7:0]p_Result_1_reg_2155_pp1_iter7_reg;
  wire [7:0]p_Result_9_reg_2175;
  wire \p_Result_9_reg_2175_pp1_iter6_reg_reg[0]_srl3_n_4 ;
  wire \p_Result_9_reg_2175_pp1_iter6_reg_reg[1]_srl3_n_4 ;
  wire \p_Result_9_reg_2175_pp1_iter6_reg_reg[2]_srl3_n_4 ;
  wire \p_Result_9_reg_2175_pp1_iter6_reg_reg[3]_srl3_n_4 ;
  wire \p_Result_9_reg_2175_pp1_iter6_reg_reg[4]_srl3_n_4 ;
  wire \p_Result_9_reg_2175_pp1_iter6_reg_reg[5]_srl3_n_4 ;
  wire \p_Result_9_reg_2175_pp1_iter6_reg_reg[6]_srl3_n_4 ;
  wire \p_Result_9_reg_2175_pp1_iter6_reg_reg[7]_srl3_n_4 ;
  wire [7:0]p_Result_9_reg_2175_pp1_iter7_reg;
  wire p_Result_s_reg_1957;
  wire \p_Val2_2_reg_2010[31]_i_1_n_4 ;
  wire pop;
  wire pop_0;
  wire push;
  wire [31:1]read_rows_count_1_fu_1752_p2;
  wire read_rows_count_reg_427;
  wire [21:1]read_rows_count_reg_4270_in;
  wire \read_rows_count_reg_427[10]_i_2_n_4 ;
  wire \read_rows_count_reg_427[10]_i_3_n_4 ;
  wire \read_rows_count_reg_427[1]_i_1_n_4 ;
  wire \read_rows_count_reg_427[3]_i_1_n_4 ;
  wire \read_rows_count_reg_427[4]_i_1_n_4 ;
  wire \read_rows_count_reg_427[5]_i_1_n_4 ;
  wire \read_rows_count_reg_427_reg[16]_i_1_n_10 ;
  wire \read_rows_count_reg_427_reg[16]_i_1_n_11 ;
  wire \read_rows_count_reg_427_reg[16]_i_1_n_4 ;
  wire \read_rows_count_reg_427_reg[16]_i_1_n_5 ;
  wire \read_rows_count_reg_427_reg[16]_i_1_n_6 ;
  wire \read_rows_count_reg_427_reg[16]_i_1_n_7 ;
  wire \read_rows_count_reg_427_reg[16]_i_1_n_8 ;
  wire \read_rows_count_reg_427_reg[16]_i_1_n_9 ;
  wire \read_rows_count_reg_427_reg[24]_i_1_n_10 ;
  wire \read_rows_count_reg_427_reg[24]_i_1_n_11 ;
  wire \read_rows_count_reg_427_reg[24]_i_1_n_4 ;
  wire \read_rows_count_reg_427_reg[24]_i_1_n_5 ;
  wire \read_rows_count_reg_427_reg[24]_i_1_n_6 ;
  wire \read_rows_count_reg_427_reg[24]_i_1_n_7 ;
  wire \read_rows_count_reg_427_reg[24]_i_1_n_8 ;
  wire \read_rows_count_reg_427_reg[24]_i_1_n_9 ;
  wire \read_rows_count_reg_427_reg[31]_i_3_n_10 ;
  wire \read_rows_count_reg_427_reg[31]_i_3_n_11 ;
  wire \read_rows_count_reg_427_reg[31]_i_3_n_6 ;
  wire \read_rows_count_reg_427_reg[31]_i_3_n_7 ;
  wire \read_rows_count_reg_427_reg[31]_i_3_n_8 ;
  wire \read_rows_count_reg_427_reg[31]_i_3_n_9 ;
  wire \read_rows_count_reg_427_reg[8]_i_1_n_10 ;
  wire \read_rows_count_reg_427_reg[8]_i_1_n_11 ;
  wire \read_rows_count_reg_427_reg[8]_i_1_n_4 ;
  wire \read_rows_count_reg_427_reg[8]_i_1_n_5 ;
  wire \read_rows_count_reg_427_reg[8]_i_1_n_6 ;
  wire \read_rows_count_reg_427_reg[8]_i_1_n_7 ;
  wire \read_rows_count_reg_427_reg[8]_i_1_n_8 ;
  wire \read_rows_count_reg_427_reg[8]_i_1_n_9 ;
  wire \read_rows_count_reg_427_reg_n_4_[0] ;
  wire \read_rows_count_reg_427_reg_n_4_[10] ;
  wire \read_rows_count_reg_427_reg_n_4_[11] ;
  wire \read_rows_count_reg_427_reg_n_4_[12] ;
  wire \read_rows_count_reg_427_reg_n_4_[13] ;
  wire \read_rows_count_reg_427_reg_n_4_[14] ;
  wire \read_rows_count_reg_427_reg_n_4_[15] ;
  wire \read_rows_count_reg_427_reg_n_4_[16] ;
  wire \read_rows_count_reg_427_reg_n_4_[17] ;
  wire \read_rows_count_reg_427_reg_n_4_[18] ;
  wire \read_rows_count_reg_427_reg_n_4_[19] ;
  wire \read_rows_count_reg_427_reg_n_4_[1] ;
  wire \read_rows_count_reg_427_reg_n_4_[20] ;
  wire \read_rows_count_reg_427_reg_n_4_[21] ;
  wire \read_rows_count_reg_427_reg_n_4_[22] ;
  wire \read_rows_count_reg_427_reg_n_4_[23] ;
  wire \read_rows_count_reg_427_reg_n_4_[24] ;
  wire \read_rows_count_reg_427_reg_n_4_[25] ;
  wire \read_rows_count_reg_427_reg_n_4_[26] ;
  wire \read_rows_count_reg_427_reg_n_4_[27] ;
  wire \read_rows_count_reg_427_reg_n_4_[28] ;
  wire \read_rows_count_reg_427_reg_n_4_[29] ;
  wire \read_rows_count_reg_427_reg_n_4_[2] ;
  wire \read_rows_count_reg_427_reg_n_4_[30] ;
  wire \read_rows_count_reg_427_reg_n_4_[31] ;
  wire \read_rows_count_reg_427_reg_n_4_[3] ;
  wire \read_rows_count_reg_427_reg_n_4_[4] ;
  wire \read_rows_count_reg_427_reg_n_4_[5] ;
  wire \read_rows_count_reg_427_reg_n_4_[6] ;
  wire \read_rows_count_reg_427_reg_n_4_[7] ;
  wire \read_rows_count_reg_427_reg_n_4_[8] ;
  wire \read_rows_count_reg_427_reg_n_4_[9] ;
  wire resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start;
  wire ret_V_fu_727_p2_carry__0_n_10;
  wire ret_V_fu_727_p2_carry__0_n_11;
  wire ret_V_fu_727_p2_carry__0_n_4;
  wire ret_V_fu_727_p2_carry__0_n_5;
  wire ret_V_fu_727_p2_carry__0_n_6;
  wire ret_V_fu_727_p2_carry__0_n_7;
  wire ret_V_fu_727_p2_carry__0_n_8;
  wire ret_V_fu_727_p2_carry__0_n_9;
  wire ret_V_fu_727_p2_carry__1_n_10;
  wire ret_V_fu_727_p2_carry__1_n_11;
  wire ret_V_fu_727_p2_carry__1_n_12;
  wire ret_V_fu_727_p2_carry__1_n_13;
  wire ret_V_fu_727_p2_carry__1_n_4;
  wire ret_V_fu_727_p2_carry__1_n_5;
  wire ret_V_fu_727_p2_carry__1_n_6;
  wire ret_V_fu_727_p2_carry__1_n_7;
  wire ret_V_fu_727_p2_carry__1_n_8;
  wire ret_V_fu_727_p2_carry__1_n_9;
  wire ret_V_fu_727_p2_carry__2_n_10;
  wire ret_V_fu_727_p2_carry__2_n_11;
  wire ret_V_fu_727_p2_carry__2_n_12;
  wire ret_V_fu_727_p2_carry__2_n_13;
  wire ret_V_fu_727_p2_carry__2_n_14;
  wire ret_V_fu_727_p2_carry__2_n_15;
  wire ret_V_fu_727_p2_carry__2_n_16;
  wire ret_V_fu_727_p2_carry__2_n_17;
  wire ret_V_fu_727_p2_carry__2_n_18;
  wire ret_V_fu_727_p2_carry__2_n_19;
  wire ret_V_fu_727_p2_carry__2_n_4;
  wire ret_V_fu_727_p2_carry__2_n_5;
  wire ret_V_fu_727_p2_carry__2_n_6;
  wire ret_V_fu_727_p2_carry__2_n_7;
  wire ret_V_fu_727_p2_carry__2_n_8;
  wire ret_V_fu_727_p2_carry__2_n_9;
  wire ret_V_fu_727_p2_carry__3_n_10;
  wire ret_V_fu_727_p2_carry__3_n_11;
  wire ret_V_fu_727_p2_carry__3_n_13;
  wire ret_V_fu_727_p2_carry__3_n_14;
  wire ret_V_fu_727_p2_carry__3_n_15;
  wire ret_V_fu_727_p2_carry__3_n_16;
  wire ret_V_fu_727_p2_carry__3_n_17;
  wire ret_V_fu_727_p2_carry__3_n_18;
  wire ret_V_fu_727_p2_carry__3_n_19;
  wire ret_V_fu_727_p2_carry__3_n_4;
  wire ret_V_fu_727_p2_carry__3_n_5;
  wire ret_V_fu_727_p2_carry__3_n_6;
  wire ret_V_fu_727_p2_carry__3_n_7;
  wire ret_V_fu_727_p2_carry__3_n_8;
  wire ret_V_fu_727_p2_carry__3_n_9;
  wire ret_V_fu_727_p2_carry__4_n_10;
  wire ret_V_fu_727_p2_carry__4_n_11;
  wire ret_V_fu_727_p2_carry_n_10;
  wire ret_V_fu_727_p2_carry_n_11;
  wire ret_V_fu_727_p2_carry_n_4;
  wire ret_V_fu_727_p2_carry_n_5;
  wire ret_V_fu_727_p2_carry_n_6;
  wire ret_V_fu_727_p2_carry_n_7;
  wire ret_V_fu_727_p2_carry_n_8;
  wire ret_V_fu_727_p2_carry_n_9;
  wire [23:0]rhs_V_fu_674_p4;
  wire \select_ln1495_reg_2015[12]_i_1_n_4 ;
  wire \select_ln1495_reg_2015[13]_i_1_n_4 ;
  wire \select_ln1495_reg_2015[14]_i_1_n_4 ;
  wire \select_ln1495_reg_2015[15]_i_1_n_4 ;
  wire \select_ln1495_reg_2015[16]_i_1_n_4 ;
  wire \select_ln1495_reg_2015[17]_i_1_n_4 ;
  wire \select_ln1495_reg_2015[18]_i_1_n_4 ;
  wire \select_ln1495_reg_2015[19]_i_1_n_4 ;
  wire \select_ln1495_reg_2015[20]_i_1_n_4 ;
  wire \select_ln1495_reg_2015[21]_i_1_n_4 ;
  wire \select_ln1495_reg_2015[22]_i_1_n_4 ;
  wire \select_ln1495_reg_2015[23]_i_1_n_4 ;
  wire \select_ln1495_reg_2015_reg_n_4_[12] ;
  wire \select_ln1495_reg_2015_reg_n_4_[13] ;
  wire \select_ln1495_reg_2015_reg_n_4_[14] ;
  wire \select_ln1495_reg_2015_reg_n_4_[15] ;
  wire \select_ln1495_reg_2015_reg_n_4_[16] ;
  wire \select_ln1495_reg_2015_reg_n_4_[17] ;
  wire \select_ln1495_reg_2015_reg_n_4_[18] ;
  wire \select_ln1495_reg_2015_reg_n_4_[19] ;
  wire \select_ln1495_reg_2015_reg_n_4_[20] ;
  wire \select_ln1495_reg_2015_reg_n_4_[21] ;
  wire \select_ln1495_reg_2015_reg_n_4_[22] ;
  wire \select_ln1495_reg_2015_reg_n_4_[23] ;
  wire [0:0]select_ln331_1_reg_1889;
  wire \select_ln331_1_reg_1889[0]_i_1_n_4 ;
  wire [10:0]select_ln331_fu_627_p3;
  wire [10:0]select_ln331_reg_1884;
  wire select_ln331_reg_18840;
  wire start_for_Loop_loop_height_proc1113_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_4;
  wire [8:0]sub_ln1351_1_fu_1183_p2;
  wire sub_ln1351_1_fu_1183_p2_carry_i_17_n_4;
  wire sub_ln1351_1_fu_1183_p2_carry_i_18_n_4;
  wire sub_ln1351_1_fu_1183_p2_carry_i_20_n_4;
  wire sub_ln1351_1_fu_1183_p2_carry_i_21_n_4;
  wire sub_ln1351_1_fu_1183_p2_carry_n_10;
  wire sub_ln1351_1_fu_1183_p2_carry_n_11;
  wire sub_ln1351_1_fu_1183_p2_carry_n_4;
  wire sub_ln1351_1_fu_1183_p2_carry_n_5;
  wire sub_ln1351_1_fu_1183_p2_carry_n_6;
  wire sub_ln1351_1_fu_1183_p2_carry_n_7;
  wire sub_ln1351_1_fu_1183_p2_carry_n_8;
  wire sub_ln1351_1_fu_1183_p2_carry_n_9;
  wire [8:0]sub_ln1351_2_fu_1189_p2;
  wire sub_ln1351_2_fu_1189_p2_carry_n_10;
  wire sub_ln1351_2_fu_1189_p2_carry_n_11;
  wire sub_ln1351_2_fu_1189_p2_carry_n_4;
  wire sub_ln1351_2_fu_1189_p2_carry_n_5;
  wire sub_ln1351_2_fu_1189_p2_carry_n_6;
  wire sub_ln1351_2_fu_1189_p2_carry_n_7;
  wire sub_ln1351_2_fu_1189_p2_carry_n_8;
  wire sub_ln1351_2_fu_1189_p2_carry_n_9;
  wire [9:0]sub_ln1351_3_fu_1278_p2;
  wire sub_ln1351_3_fu_1278_p2__1_carry__0_n_11;
  wire sub_ln1351_3_fu_1278_p2__1_carry_n_10;
  wire sub_ln1351_3_fu_1278_p2__1_carry_n_11;
  wire sub_ln1351_3_fu_1278_p2__1_carry_n_4;
  wire sub_ln1351_3_fu_1278_p2__1_carry_n_5;
  wire sub_ln1351_3_fu_1278_p2__1_carry_n_6;
  wire sub_ln1351_3_fu_1278_p2__1_carry_n_7;
  wire sub_ln1351_3_fu_1278_p2__1_carry_n_8;
  wire sub_ln1351_3_fu_1278_p2__1_carry_n_9;
  wire [9:0]sub_ln1351_3_reg_2160;
  wire [8:0]sub_ln1351_4_fu_1284_p2;
  wire sub_ln1351_4_fu_1284_p2_carry_n_10;
  wire sub_ln1351_4_fu_1284_p2_carry_n_11;
  wire sub_ln1351_4_fu_1284_p2_carry_n_4;
  wire sub_ln1351_4_fu_1284_p2_carry_n_5;
  wire sub_ln1351_4_fu_1284_p2_carry_n_6;
  wire sub_ln1351_4_fu_1284_p2_carry_n_7;
  wire sub_ln1351_4_fu_1284_p2_carry_n_8;
  wire sub_ln1351_4_fu_1284_p2_carry_n_9;
  wire [8:0]sub_ln1351_5_fu_1290_p2;
  wire sub_ln1351_5_fu_1290_p2_carry_n_10;
  wire sub_ln1351_5_fu_1290_p2_carry_n_11;
  wire sub_ln1351_5_fu_1290_p2_carry_n_4;
  wire sub_ln1351_5_fu_1290_p2_carry_n_5;
  wire sub_ln1351_5_fu_1290_p2_carry_n_6;
  wire sub_ln1351_5_fu_1290_p2_carry_n_7;
  wire sub_ln1351_5_fu_1290_p2_carry_n_8;
  wire sub_ln1351_5_fu_1290_p2_carry_n_9;
  wire [9:0]sub_ln1351_6_fu_1376_p2;
  wire sub_ln1351_6_fu_1376_p2__1_carry__0_n_11;
  wire sub_ln1351_6_fu_1376_p2__1_carry_n_10;
  wire sub_ln1351_6_fu_1376_p2__1_carry_n_11;
  wire sub_ln1351_6_fu_1376_p2__1_carry_n_4;
  wire sub_ln1351_6_fu_1376_p2__1_carry_n_5;
  wire sub_ln1351_6_fu_1376_p2__1_carry_n_6;
  wire sub_ln1351_6_fu_1376_p2__1_carry_n_7;
  wire sub_ln1351_6_fu_1376_p2__1_carry_n_8;
  wire sub_ln1351_6_fu_1376_p2__1_carry_n_9;
  wire [9:0]sub_ln1351_6_reg_2180;
  wire [8:0]sub_ln1351_7_fu_1382_p2;
  wire sub_ln1351_7_fu_1382_p2_carry_n_10;
  wire sub_ln1351_7_fu_1382_p2_carry_n_11;
  wire sub_ln1351_7_fu_1382_p2_carry_n_4;
  wire sub_ln1351_7_fu_1382_p2_carry_n_5;
  wire sub_ln1351_7_fu_1382_p2_carry_n_6;
  wire sub_ln1351_7_fu_1382_p2_carry_n_7;
  wire sub_ln1351_7_fu_1382_p2_carry_n_8;
  wire sub_ln1351_7_fu_1382_p2_carry_n_9;
  wire [8:0]sub_ln1351_8_fu_1388_p2;
  wire sub_ln1351_8_fu_1388_p2_carry_n_10;
  wire sub_ln1351_8_fu_1388_p2_carry_n_11;
  wire sub_ln1351_8_fu_1388_p2_carry_n_4;
  wire sub_ln1351_8_fu_1388_p2_carry_n_5;
  wire sub_ln1351_8_fu_1388_p2_carry_n_6;
  wire sub_ln1351_8_fu_1388_p2_carry_n_7;
  wire sub_ln1351_8_fu_1388_p2_carry_n_8;
  wire sub_ln1351_8_fu_1388_p2_carry_n_9;
  wire [9:0]sub_ln1351_fu_1177_p2;
  wire sub_ln1351_fu_1177_p2__1_carry__0_n_11;
  wire sub_ln1351_fu_1177_p2__1_carry_n_10;
  wire sub_ln1351_fu_1177_p2__1_carry_n_11;
  wire sub_ln1351_fu_1177_p2__1_carry_n_4;
  wire sub_ln1351_fu_1177_p2__1_carry_n_5;
  wire sub_ln1351_fu_1177_p2__1_carry_n_6;
  wire sub_ln1351_fu_1177_p2__1_carry_n_7;
  wire sub_ln1351_fu_1177_p2__1_carry_n_8;
  wire sub_ln1351_fu_1177_p2__1_carry_n_9;
  wire [9:0]sub_ln1351_reg_2133;
  wire [21:0]sub_ln851_fu_784_p2;
  wire sub_ln851_fu_784_p2_carry__0_i_1_n_4;
  wire sub_ln851_fu_784_p2_carry__0_i_2_n_4;
  wire sub_ln851_fu_784_p2_carry__0_i_3_n_4;
  wire sub_ln851_fu_784_p2_carry__0_i_4_n_4;
  wire sub_ln851_fu_784_p2_carry__0_i_5_n_4;
  wire sub_ln851_fu_784_p2_carry__0_i_6_n_4;
  wire sub_ln851_fu_784_p2_carry__0_i_7_n_4;
  wire sub_ln851_fu_784_p2_carry__0_i_8_n_4;
  wire sub_ln851_fu_784_p2_carry__0_n_10;
  wire sub_ln851_fu_784_p2_carry__0_n_11;
  wire sub_ln851_fu_784_p2_carry__0_n_4;
  wire sub_ln851_fu_784_p2_carry__0_n_5;
  wire sub_ln851_fu_784_p2_carry__0_n_6;
  wire sub_ln851_fu_784_p2_carry__0_n_7;
  wire sub_ln851_fu_784_p2_carry__0_n_8;
  wire sub_ln851_fu_784_p2_carry__0_n_9;
  wire sub_ln851_fu_784_p2_carry__1_i_1_n_4;
  wire sub_ln851_fu_784_p2_carry__1_i_2_n_4;
  wire sub_ln851_fu_784_p2_carry__1_i_3_n_4;
  wire sub_ln851_fu_784_p2_carry__1_i_4_n_4;
  wire sub_ln851_fu_784_p2_carry__1_i_5_n_4;
  wire sub_ln851_fu_784_p2_carry__1_i_6_n_4;
  wire sub_ln851_fu_784_p2_carry__1_n_10;
  wire sub_ln851_fu_784_p2_carry__1_n_11;
  wire sub_ln851_fu_784_p2_carry__1_n_7;
  wire sub_ln851_fu_784_p2_carry__1_n_8;
  wire sub_ln851_fu_784_p2_carry__1_n_9;
  wire sub_ln851_fu_784_p2_carry_i_1_n_4;
  wire sub_ln851_fu_784_p2_carry_i_2_n_4;
  wire sub_ln851_fu_784_p2_carry_i_3_n_4;
  wire sub_ln851_fu_784_p2_carry_i_4_n_4;
  wire sub_ln851_fu_784_p2_carry_i_5_n_4;
  wire sub_ln851_fu_784_p2_carry_i_6_n_4;
  wire sub_ln851_fu_784_p2_carry_i_7_n_4;
  wire sub_ln851_fu_784_p2_carry_n_10;
  wire sub_ln851_fu_784_p2_carry_n_11;
  wire sub_ln851_fu_784_p2_carry_n_4;
  wire sub_ln851_fu_784_p2_carry_n_5;
  wire sub_ln851_fu_784_p2_carry_n_6;
  wire sub_ln851_fu_784_p2_carry_n_7;
  wire sub_ln851_fu_784_p2_carry_n_8;
  wire sub_ln851_fu_784_p2_carry_n_9;
  wire [10:0]tmp_1_fu_871_p4;
  wire [11:0]tmp_4_reg_2118;
  wire tmp_4_reg_21180;
  wire tmp_5_reg_1962;
  wire tmp_6_fu_979_p3;
  wire [1:0]tmp_V_5_fu_880_p3;
  wire [10:2]tmp_V_5_fu_880_p3__0;
  wire [23:0]tmp_V_fu_186;
  wire tmp_V_fu_1860;
  wire [21:0]trunc_ln230_1_reg_1947;
  wire [32:22]trunc_ln230_reg_1942;
  wire trunc_ln331_reg_1894;
  wire \trunc_ln331_reg_1894[0]_i_1_n_4 ;
  wire [7:0]trunc_ln674_reg_2128;
  wire \trunc_ln674_reg_2128[7]_i_4_n_4 ;
  wire \trunc_ln674_reg_2128[7]_i_5_n_4 ;
  wire \trunc_ln674_reg_2128_pp1_iter6_reg_reg[0]_srl3_n_4 ;
  wire \trunc_ln674_reg_2128_pp1_iter6_reg_reg[1]_srl3_n_4 ;
  wire \trunc_ln674_reg_2128_pp1_iter6_reg_reg[2]_srl3_n_4 ;
  wire \trunc_ln674_reg_2128_pp1_iter6_reg_reg[3]_srl3_n_4 ;
  wire \trunc_ln674_reg_2128_pp1_iter6_reg_reg[4]_srl3_n_4 ;
  wire \trunc_ln674_reg_2128_pp1_iter6_reg_reg[5]_srl3_n_4 ;
  wire \trunc_ln674_reg_2128_pp1_iter6_reg_reg[6]_srl3_n_4 ;
  wire \trunc_ln674_reg_2128_pp1_iter6_reg_reg[7]_srl3_n_4 ;
  wire [7:0]trunc_ln674_reg_2128_pp1_iter7_reg;
  wire [1:0]trunc_ln728_reg_2033;
  wire trunc_ln728_reg_20330;
  wire [7:0]trunc_ln850_1_fu_1540_p4;
  wire [7:0]trunc_ln850_2_fu_1610_p4;
  wire [16:0]trunc_ln850_3_i_fu_823_p4;
  wire [7:0]trunc_ln_fu_1470_p4;
  wire [23:0]zext_ln703_reg_1928;
  wire [10:0]zext_ln874_fu_1677_p1;
  wire [7:6]NLW_add_ln1192_2_fu_1464_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln1192_2_fu_1464_p2_carry__0_O_UNCONNECTED;
  wire [7:6]NLW_add_ln1192_5_fu_1534_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln1192_5_fu_1534_p2_carry__0_O_UNCONNECTED;
  wire [7:6]NLW_add_ln1192_8_fu_1604_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln1192_8_fu_1604_p2_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_add_ln331_fu_615_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_add_ln331_fu_615_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_cmp282_fu_766_p2_carry_O_UNCONNECTED;
  wire [7:5]NLW_cmp282_fu_766_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_cmp282_fu_766_p2_carry__0_O_UNCONNECTED;
  wire [7:6]\NLW_first_row_index_5_reg_403_reg[0]_i_17_CO_UNCONNECTED ;
  wire [7:7]\NLW_first_row_index_5_reg_403_reg[0]_i_17_O_UNCONNECTED ;
  wire [7:7]\NLW_first_row_index_5_reg_403_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:0]NLW_icmp_ln1494_1_fu_973_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1494_1_fu_973_p2_carry__0_O_UNCONNECTED;
  wire [7:4]NLW_icmp_ln1494_1_fu_973_p2_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1494_1_fu_973_p2_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1494_fu_748_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1494_fu_748_p2_carry__0_O_UNCONNECTED;
  wire [7:4]NLW_icmp_ln1494_fu_748_p2_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1494_fu_748_p2_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln874_1_fu_1691_p2_carry_O_UNCONNECTED;
  wire [7:3]NLW_icmp_ln874_1_fu_1691_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln874_1_fu_1691_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln874_2_fu_904_p2_carry_O_UNCONNECTED;
  wire [7:3]NLW_icmp_ln874_2_fu_904_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln874_2_fu_904_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln874_3_fu_914_p2_carry_O_UNCONNECTED;
  wire [7:3]NLW_icmp_ln874_3_fu_914_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln874_3_fu_914_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln874_fu_1681_p2_carry_O_UNCONNECTED;
  wire [7:3]NLW_icmp_ln874_fu_1681_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln874_fu_1681_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln886_1_fu_1727_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln886_1_fu_1727_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln886_fu_856_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln886_fu_856_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln886_fu_856_p2_carry__0_i_17_CO_UNCONNECTED;
  wire [7:1]NLW_icmp_ln886_fu_856_p2_carry__0_i_17_O_UNCONNECTED;
  wire [7:0]\NLW_nextYScale_V_1_fu_194_reg[16]_i_2_CO_UNCONNECTED ;
  wire [7:1]\NLW_nextYScale_V_1_fu_194_reg[16]_i_2_O_UNCONNECTED ;
  wire [7:7]\NLW_op2_assign_1_reg_1999_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:6]NLW_op2_assign_fu_760_p2_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_op2_assign_fu_760_p2_carry__2_O_UNCONNECTED;
  wire [7:7]\NLW_output_rows_count_reg_415_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_read_rows_count_reg_427_reg[31]_i_3_CO_UNCONNECTED ;
  wire [7:7]\NLW_read_rows_count_reg_427_reg[31]_i_3_O_UNCONNECTED ;
  wire [7:0]NLW_ret_V_fu_727_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_ret_V_fu_727_p2_carry__0_O_UNCONNECTED;
  wire [5:0]NLW_ret_V_fu_727_p2_carry__1_O_UNCONNECTED;
  wire [7:7]NLW_ret_V_fu_727_p2_carry__3_O_UNCONNECTED;
  wire [7:2]NLW_ret_V_fu_727_p2_carry__4_CO_UNCONNECTED;
  wire [7:0]NLW_ret_V_fu_727_p2_carry__4_O_UNCONNECTED;
  wire [7:0]NLW_sub_ln1351_1_fu_1183_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_sub_ln1351_1_fu_1183_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_sub_ln1351_2_fu_1189_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_sub_ln1351_2_fu_1189_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_sub_ln1351_3_fu_1278_p2__1_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_sub_ln1351_3_fu_1278_p2__1_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_sub_ln1351_4_fu_1284_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_sub_ln1351_4_fu_1284_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_sub_ln1351_5_fu_1290_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_sub_ln1351_5_fu_1290_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_sub_ln1351_6_fu_1376_p2__1_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_sub_ln1351_6_fu_1376_p2__1_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_sub_ln1351_7_fu_1382_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_sub_ln1351_7_fu_1382_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_sub_ln1351_8_fu_1388_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_sub_ln1351_8_fu_1388_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_sub_ln1351_fu_1177_p2__1_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_sub_ln1351_fu_1177_p2__1_carry__0_O_UNCONNECTED;
  wire [7:5]NLW_sub_ln851_fu_784_p2_carry__1_CO_UNCONNECTED;
  wire [7:6]NLW_sub_ln851_fu_784_p2_carry__1_O_UNCONNECTED;

  FDRE \Xscale64_reg_571_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_xfUDivResize_fu_560_n_37),
        .Q(Xscale64_reg_571[0]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[0]),
        .Q(Xscale64_reg_571[10]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[1]),
        .Q(Xscale64_reg_571[11]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[2]),
        .Q(Xscale64_reg_571[12]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[3]),
        .Q(Xscale64_reg_571[13]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[4]),
        .Q(Xscale64_reg_571[14]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[5]),
        .Q(Xscale64_reg_571[15]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[6]),
        .Q(Xscale64_reg_571[16]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[7]),
        .Q(Xscale64_reg_571[17]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[8]),
        .Q(Xscale64_reg_571[18]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[9]),
        .Q(Xscale64_reg_571[19]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_xfUDivResize_fu_560_n_36),
        .Q(Xscale64_reg_571[1]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[10]),
        .Q(Xscale64_reg_571[20]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[11]),
        .Q(Xscale64_reg_571[21]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[12]),
        .Q(Xscale64_reg_571[22]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[13]),
        .Q(Xscale64_reg_571[23]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[14]),
        .Q(Xscale64_reg_571[24]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[15]),
        .Q(Xscale64_reg_571[25]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[16]),
        .Q(Xscale64_reg_571[26]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[17]),
        .Q(Xscale64_reg_571[27]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[18]),
        .Q(Xscale64_reg_571[28]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[19]),
        .Q(Xscale64_reg_571[29]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_xfUDivResize_fu_560_n_35),
        .Q(Xscale64_reg_571[2]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[20]),
        .Q(Xscale64_reg_571[30]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[21]),
        .Q(Xscale64_reg_571[31]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[22]),
        .Q(Xscale64_reg_571[32]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(rhs_V_fu_674_p4[23]),
        .Q(Xscale64_reg_571[33]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_xfUDivResize_fu_560_n_34),
        .Q(Xscale64_reg_571[3]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_xfUDivResize_fu_560_n_33),
        .Q(Xscale64_reg_571[4]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_xfUDivResize_fu_560_n_32),
        .Q(Xscale64_reg_571[5]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_xfUDivResize_fu_560_n_31),
        .Q(Xscale64_reg_571[6]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_xfUDivResize_fu_560_n_30),
        .Q(Xscale64_reg_571[7]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_xfUDivResize_fu_560_n_29),
        .Q(Xscale64_reg_571[8]),
        .R(1'b0));
  FDRE \Xscale64_reg_571_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_xfUDivResize_fu_560_n_28),
        .Q(Xscale64_reg_571[9]),
        .R(1'b0));
  FDRE \Yscale64_reg_577_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_560_n_37),
        .Q(Yscale64_reg_577[0]),
        .R(1'b0));
  FDRE \Yscale64_reg_577_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_560_n_36),
        .Q(Yscale64_reg_577[1]),
        .R(1'b0));
  FDRE \Yscale64_reg_577_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_560_n_35),
        .Q(Yscale64_reg_577[2]),
        .R(1'b0));
  FDRE \Yscale64_reg_577_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_560_n_34),
        .Q(Yscale64_reg_577[3]),
        .R(1'b0));
  FDRE \Yscale64_reg_577_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_560_n_33),
        .Q(Yscale64_reg_577[4]),
        .R(1'b0));
  FDRE \Yscale64_reg_577_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_560_n_32),
        .Q(Yscale64_reg_577[5]),
        .R(1'b0));
  FDRE \Yscale64_reg_577_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_560_n_31),
        .Q(Yscale64_reg_577[6]),
        .R(1'b0));
  FDRE \Yscale64_reg_577_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_560_n_30),
        .Q(Yscale64_reg_577[7]),
        .R(1'b0));
  FDRE \Yscale64_reg_577_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_560_n_29),
        .Q(Yscale64_reg_577[8]),
        .R(1'b0));
  FDRE \Yscale64_reg_577_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_560_n_28),
        .Q(Yscale64_reg_577[9]),
        .R(1'b0));
  CARRY8 add_ln1192_2_fu_1464_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1192_2_fu_1464_p2_carry_n_4,add_ln1192_2_fu_1464_p2_carry_n_5,add_ln1192_2_fu_1464_p2_carry_n_6,add_ln1192_2_fu_1464_p2_carry_n_7,add_ln1192_2_fu_1464_p2_carry_n_8,add_ln1192_2_fu_1464_p2_carry_n_9,add_ln1192_2_fu_1464_p2_carry_n_10,add_ln1192_2_fu_1464_p2_carry_n_11}),
        .DI({trunc_ln674_reg_2128_pp1_iter7_reg[6:0],1'b0}),
        .O({trunc_ln_fu_1470_p4[6:0],add_ln1192_2_fu_1464_p2_carry_n_19}),
        .S({mac_muladd_10s_12ns_22s_23_4_1_U24_n_18,mac_muladd_10s_12ns_22s_23_4_1_U24_n_19,mac_muladd_10s_12ns_22s_23_4_1_U24_n_20,mac_muladd_10s_12ns_22s_23_4_1_U24_n_21,mac_muladd_10s_12ns_22s_23_4_1_U24_n_22,mac_muladd_10s_12ns_22s_23_4_1_U24_n_23,mac_muladd_10s_12ns_22s_23_4_1_U24_n_24,mac_muladd_10s_12ns_22s_23_4_1_U24_n_9}));
  CARRY8 add_ln1192_2_fu_1464_p2_carry__0
       (.CI(add_ln1192_2_fu_1464_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1192_2_fu_1464_p2_carry__0_CO_UNCONNECTED[7:6],add_ln1192_2_fu_1464_p2_carry__0_n_6,add_ln1192_2_fu_1464_p2_carry__0_n_7,add_ln1192_2_fu_1464_p2_carry__0_n_8,add_ln1192_2_fu_1464_p2_carry__0_n_9,add_ln1192_2_fu_1464_p2_carry__0_n_10,add_ln1192_2_fu_1464_p2_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,trunc_ln674_reg_2128_pp1_iter7_reg[7]}),
        .O({NLW_add_ln1192_2_fu_1464_p2_carry__0_O_UNCONNECTED[7:1],trunc_ln_fu_1470_p4[7]}),
        .S({1'b0,1'b0,mac_muladd_10s_12ns_22s_23_4_1_U24_n_4,mac_muladd_10s_12ns_22s_23_4_1_U24_n_5,mac_muladd_10s_12ns_22s_23_4_1_U24_n_6,mac_muladd_10s_12ns_22s_23_4_1_U24_n_7,mac_muladd_10s_12ns_22s_23_4_1_U24_n_8,mac_muladd_10s_12ns_22s_23_4_1_U24_n_25}));
  CARRY8 add_ln1192_5_fu_1534_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1192_5_fu_1534_p2_carry_n_4,add_ln1192_5_fu_1534_p2_carry_n_5,add_ln1192_5_fu_1534_p2_carry_n_6,add_ln1192_5_fu_1534_p2_carry_n_7,add_ln1192_5_fu_1534_p2_carry_n_8,add_ln1192_5_fu_1534_p2_carry_n_9,add_ln1192_5_fu_1534_p2_carry_n_10,add_ln1192_5_fu_1534_p2_carry_n_11}),
        .DI({p_Result_1_reg_2155_pp1_iter7_reg[6:0],1'b0}),
        .O({trunc_ln850_1_fu_1540_p4[6:0],add_ln1192_5_fu_1534_p2_carry_n_19}),
        .S({mac_muladd_10s_12ns_22s_23_4_1_U25_n_18,mac_muladd_10s_12ns_22s_23_4_1_U25_n_19,mac_muladd_10s_12ns_22s_23_4_1_U25_n_20,mac_muladd_10s_12ns_22s_23_4_1_U25_n_21,mac_muladd_10s_12ns_22s_23_4_1_U25_n_22,mac_muladd_10s_12ns_22s_23_4_1_U25_n_23,mac_muladd_10s_12ns_22s_23_4_1_U25_n_24,mac_muladd_10s_12ns_22s_23_4_1_U25_n_9}));
  CARRY8 add_ln1192_5_fu_1534_p2_carry__0
       (.CI(add_ln1192_5_fu_1534_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1192_5_fu_1534_p2_carry__0_CO_UNCONNECTED[7:6],add_ln1192_5_fu_1534_p2_carry__0_n_6,add_ln1192_5_fu_1534_p2_carry__0_n_7,add_ln1192_5_fu_1534_p2_carry__0_n_8,add_ln1192_5_fu_1534_p2_carry__0_n_9,add_ln1192_5_fu_1534_p2_carry__0_n_10,add_ln1192_5_fu_1534_p2_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,p_Result_1_reg_2155_pp1_iter7_reg[7]}),
        .O({NLW_add_ln1192_5_fu_1534_p2_carry__0_O_UNCONNECTED[7:1],trunc_ln850_1_fu_1540_p4[7]}),
        .S({1'b0,1'b0,mac_muladd_10s_12ns_22s_23_4_1_U25_n_4,mac_muladd_10s_12ns_22s_23_4_1_U25_n_5,mac_muladd_10s_12ns_22s_23_4_1_U25_n_6,mac_muladd_10s_12ns_22s_23_4_1_U25_n_7,mac_muladd_10s_12ns_22s_23_4_1_U25_n_8,mac_muladd_10s_12ns_22s_23_4_1_U25_n_25}));
  CARRY8 add_ln1192_8_fu_1604_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1192_8_fu_1604_p2_carry_n_4,add_ln1192_8_fu_1604_p2_carry_n_5,add_ln1192_8_fu_1604_p2_carry_n_6,add_ln1192_8_fu_1604_p2_carry_n_7,add_ln1192_8_fu_1604_p2_carry_n_8,add_ln1192_8_fu_1604_p2_carry_n_9,add_ln1192_8_fu_1604_p2_carry_n_10,add_ln1192_8_fu_1604_p2_carry_n_11}),
        .DI({p_Result_9_reg_2175_pp1_iter7_reg[6:0],1'b0}),
        .O({trunc_ln850_2_fu_1610_p4[6:0],add_ln1192_8_fu_1604_p2_carry_n_19}),
        .S({mac_muladd_10s_12ns_22s_23_4_1_U26_n_20,mac_muladd_10s_12ns_22s_23_4_1_U26_n_21,mac_muladd_10s_12ns_22s_23_4_1_U26_n_22,mac_muladd_10s_12ns_22s_23_4_1_U26_n_23,mac_muladd_10s_12ns_22s_23_4_1_U26_n_24,mac_muladd_10s_12ns_22s_23_4_1_U26_n_25,mac_muladd_10s_12ns_22s_23_4_1_U26_n_26,mac_muladd_10s_12ns_22s_23_4_1_U26_n_9}));
  CARRY8 add_ln1192_8_fu_1604_p2_carry__0
       (.CI(add_ln1192_8_fu_1604_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1192_8_fu_1604_p2_carry__0_CO_UNCONNECTED[7:6],add_ln1192_8_fu_1604_p2_carry__0_n_6,add_ln1192_8_fu_1604_p2_carry__0_n_7,add_ln1192_8_fu_1604_p2_carry__0_n_8,add_ln1192_8_fu_1604_p2_carry__0_n_9,add_ln1192_8_fu_1604_p2_carry__0_n_10,add_ln1192_8_fu_1604_p2_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,p_Result_9_reg_2175_pp1_iter7_reg[7]}),
        .O({NLW_add_ln1192_8_fu_1604_p2_carry__0_O_UNCONNECTED[7:1],trunc_ln850_2_fu_1610_p4[7]}),
        .S({1'b0,1'b0,mac_muladd_10s_12ns_22s_23_4_1_U26_n_4,mac_muladd_10s_12ns_22s_23_4_1_U26_n_5,mac_muladd_10s_12ns_22s_23_4_1_U26_n_6,mac_muladd_10s_12ns_22s_23_4_1_U26_n_7,mac_muladd_10s_12ns_22s_23_4_1_U26_n_8,mac_muladd_10s_12ns_22s_23_4_1_U26_n_27}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln331_fu_615_p2_carry
       (.CI(indvar_flatten_reg_359_reg[0]),
        .CI_TOP(1'b0),
        .CO({add_ln331_fu_615_p2_carry_n_4,add_ln331_fu_615_p2_carry_n_5,add_ln331_fu_615_p2_carry_n_6,add_ln331_fu_615_p2_carry_n_7,add_ln331_fu_615_p2_carry_n_8,add_ln331_fu_615_p2_carry_n_9,add_ln331_fu_615_p2_carry_n_10,add_ln331_fu_615_p2_carry_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln331_fu_615_p2[8:1]),
        .S(indvar_flatten_reg_359_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln331_fu_615_p2_carry__0
       (.CI(add_ln331_fu_615_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln331_fu_615_p2_carry__0_CO_UNCONNECTED[7:2],add_ln331_fu_615_p2_carry__0_n_10,add_ln331_fu_615_p2_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln331_fu_615_p2_carry__0_O_UNCONNECTED[7:3],add_ln331_fu_615_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,indvar_flatten_reg_359_reg[11:9]}));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \add_ln388_reg_2024[0]_i_1 
       (.I0(add_ln388_reg_2024_reg[0]),
        .I1(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_4),
        .I4(\j_1_reg_439_reg_n_4_[0] ),
        .O(\add_ln388_reg_2024[0]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln388_reg_2024[10]_i_1 
       (.I0(grp_fu_1793_ce),
        .I1(ap_enable_reg_pp1_iter0),
        .O(add_ln388_reg_20240));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln388_reg_2024[10]_i_2 
       (.I0(\add_ln388_reg_2024[10]_i_3_n_4 ),
        .I1(add_ln388_reg_2024_reg[9]),
        .I2(\j_1_reg_439_reg_n_4_[9] ),
        .I3(\j_1_reg_439_reg_n_4_[10] ),
        .I4(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I5(add_ln388_reg_2024_reg[10]),
        .O(add_ln388_fu_817_p2[10]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln388_reg_2024[10]_i_3 
       (.I0(\j_1_reg_439_reg_n_4_[8] ),
        .I1(add_ln388_reg_2024_reg[8]),
        .I2(\add_ln388_reg_2024[8]_i_2_n_4 ),
        .I3(add_ln388_reg_2024_reg[7]),
        .I4(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I5(\j_1_reg_439_reg_n_4_[7] ),
        .O(\add_ln388_reg_2024[10]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \add_ln388_reg_2024[10]_i_4 
       (.I0(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_4),
        .O(ap_phi_mux_j_1_phi_fu_443_p41__0));
  LUT5 #(
    .INIT(32'h478B74B8)) 
    \add_ln388_reg_2024[1]_i_1 
       (.I0(add_ln388_reg_2024_reg[0]),
        .I1(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I2(\j_1_reg_439_reg_n_4_[0] ),
        .I3(add_ln388_reg_2024_reg[1]),
        .I4(\j_1_reg_439_reg_n_4_[1] ),
        .O(add_ln388_fu_817_p2[1]));
  LUT6 #(
    .INIT(64'h47CF77FFB8308800)) 
    \add_ln388_reg_2024[2]_i_1 
       (.I0(add_ln388_reg_2024_reg[0]),
        .I1(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I2(\j_1_reg_439_reg_n_4_[0] ),
        .I3(add_ln388_reg_2024_reg[1]),
        .I4(\j_1_reg_439_reg_n_4_[1] ),
        .I5(ap_phi_mux_j_1_phi_fu_443_p4__43[2]),
        .O(add_ln388_fu_817_p2[2]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln388_reg_2024[2]_i_2 
       (.I0(add_ln388_reg_2024_reg[2]),
        .I1(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_4),
        .I4(\j_1_reg_439_reg_n_4_[2] ),
        .O(ap_phi_mux_j_1_phi_fu_443_p4__43[2]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln388_reg_2024[3]_i_1 
       (.I0(\add_ln388_reg_2024[3]_i_2_n_4 ),
        .I1(add_ln388_reg_2024_reg[2]),
        .I2(\j_1_reg_439_reg_n_4_[2] ),
        .I3(\j_1_reg_439_reg_n_4_[3] ),
        .I4(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I5(add_ln388_reg_2024_reg[3]),
        .O(add_ln388_fu_817_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \add_ln388_reg_2024[3]_i_2 
       (.I0(\j_1_reg_439_reg_n_4_[1] ),
        .I1(add_ln388_reg_2024_reg[1]),
        .I2(\j_1_reg_439_reg_n_4_[0] ),
        .I3(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I4(add_ln388_reg_2024_reg[0]),
        .O(\add_ln388_reg_2024[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln388_reg_2024[4]_i_1 
       (.I0(add_ln388_reg_2024_reg[3]),
        .I1(\j_1_reg_439_reg_n_4_[3] ),
        .I2(\add_ln388_reg_2024[4]_i_2_n_4 ),
        .I3(\j_1_reg_439_reg_n_4_[4] ),
        .I4(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I5(add_ln388_reg_2024_reg[4]),
        .O(add_ln388_fu_817_p2[4]));
  LUT6 #(
    .INIT(64'h0C000A0A0C000000)) 
    \add_ln388_reg_2024[4]_i_2 
       (.I0(\j_1_reg_439_reg_n_4_[2] ),
        .I1(add_ln388_reg_2024_reg[2]),
        .I2(\add_ln388_reg_2024[0]_i_1_n_4 ),
        .I3(add_ln388_reg_2024_reg[1]),
        .I4(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I5(\j_1_reg_439_reg_n_4_[1] ),
        .O(\add_ln388_reg_2024[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln388_reg_2024[5]_i_1 
       (.I0(\add_ln388_reg_2024[5]_i_2_n_4 ),
        .I1(add_ln388_reg_2024_reg[4]),
        .I2(\j_1_reg_439_reg_n_4_[4] ),
        .I3(\j_1_reg_439_reg_n_4_[5] ),
        .I4(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I5(add_ln388_reg_2024_reg[5]),
        .O(add_ln388_fu_817_p2[5]));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    \add_ln388_reg_2024[5]_i_2 
       (.I0(\add_ln388_reg_2024[3]_i_2_n_4 ),
        .I1(add_ln388_reg_2024_reg[2]),
        .I2(\j_1_reg_439_reg_n_4_[2] ),
        .I3(\j_1_reg_439_reg_n_4_[3] ),
        .I4(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I5(add_ln388_reg_2024_reg[3]),
        .O(\add_ln388_reg_2024[5]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln388_reg_2024[6]_i_1 
       (.I0(\add_ln388_reg_2024[6]_i_2_n_4 ),
        .I1(add_ln388_reg_2024_reg[5]),
        .I2(\j_1_reg_439_reg_n_4_[5] ),
        .I3(\j_1_reg_439_reg_n_4_[6] ),
        .I4(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I5(add_ln388_reg_2024_reg[6]),
        .O(add_ln388_fu_817_p2[6]));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \add_ln388_reg_2024[6]_i_2 
       (.I0(\j_1_reg_439_reg_n_4_[4] ),
        .I1(add_ln388_reg_2024_reg[4]),
        .I2(add_ln388_reg_2024_reg[3]),
        .I3(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I4(\j_1_reg_439_reg_n_4_[3] ),
        .I5(\add_ln388_reg_2024[4]_i_2_n_4 ),
        .O(\add_ln388_reg_2024[6]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln388_reg_2024[7]_i_1 
       (.I0(add_ln388_reg_2024_reg[6]),
        .I1(\j_1_reg_439_reg_n_4_[6] ),
        .I2(\add_ln388_reg_2024[7]_i_2_n_4 ),
        .I3(\j_1_reg_439_reg_n_4_[7] ),
        .I4(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I5(add_ln388_reg_2024_reg[7]),
        .O(add_ln388_fu_817_p2[7]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln388_reg_2024[7]_i_2 
       (.I0(\j_1_reg_439_reg_n_4_[5] ),
        .I1(add_ln388_reg_2024_reg[5]),
        .I2(\add_ln388_reg_2024[5]_i_2_n_4 ),
        .I3(add_ln388_reg_2024_reg[4]),
        .I4(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I5(\j_1_reg_439_reg_n_4_[4] ),
        .O(\add_ln388_reg_2024[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln388_reg_2024[8]_i_1 
       (.I0(\add_ln388_reg_2024[8]_i_2_n_4 ),
        .I1(add_ln388_reg_2024_reg[7]),
        .I2(\j_1_reg_439_reg_n_4_[7] ),
        .I3(\j_1_reg_439_reg_n_4_[8] ),
        .I4(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I5(add_ln388_reg_2024_reg[8]),
        .O(add_ln388_fu_817_p2[8]));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    \add_ln388_reg_2024[8]_i_2 
       (.I0(\add_ln388_reg_2024[6]_i_2_n_4 ),
        .I1(add_ln388_reg_2024_reg[5]),
        .I2(\j_1_reg_439_reg_n_4_[5] ),
        .I3(\j_1_reg_439_reg_n_4_[6] ),
        .I4(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I5(add_ln388_reg_2024_reg[6]),
        .O(\add_ln388_reg_2024[8]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln388_reg_2024[9]_i_1 
       (.I0(\add_ln388_reg_2024[9]_i_2_n_4 ),
        .I1(add_ln388_reg_2024_reg[8]),
        .I2(\j_1_reg_439_reg_n_4_[8] ),
        .I3(\j_1_reg_439_reg_n_4_[9] ),
        .I4(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I5(add_ln388_reg_2024_reg[9]),
        .O(add_ln388_fu_817_p2[9]));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \add_ln388_reg_2024[9]_i_2 
       (.I0(\j_1_reg_439_reg_n_4_[7] ),
        .I1(add_ln388_reg_2024_reg[7]),
        .I2(add_ln388_reg_2024_reg[6]),
        .I3(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I4(\j_1_reg_439_reg_n_4_[6] ),
        .I5(\add_ln388_reg_2024[7]_i_2_n_4 ),
        .O(\add_ln388_reg_2024[9]_i_2_n_4 ));
  FDRE \add_ln388_reg_2024_reg[0] 
       (.C(ap_clk),
        .CE(add_ln388_reg_20240),
        .D(\add_ln388_reg_2024[0]_i_1_n_4 ),
        .Q(add_ln388_reg_2024_reg[0]),
        .R(1'b0));
  FDRE \add_ln388_reg_2024_reg[10] 
       (.C(ap_clk),
        .CE(add_ln388_reg_20240),
        .D(add_ln388_fu_817_p2[10]),
        .Q(add_ln388_reg_2024_reg[10]),
        .R(1'b0));
  FDRE \add_ln388_reg_2024_reg[1] 
       (.C(ap_clk),
        .CE(add_ln388_reg_20240),
        .D(add_ln388_fu_817_p2[1]),
        .Q(add_ln388_reg_2024_reg[1]),
        .R(1'b0));
  FDRE \add_ln388_reg_2024_reg[2] 
       (.C(ap_clk),
        .CE(add_ln388_reg_20240),
        .D(add_ln388_fu_817_p2[2]),
        .Q(add_ln388_reg_2024_reg[2]),
        .R(1'b0));
  FDRE \add_ln388_reg_2024_reg[3] 
       (.C(ap_clk),
        .CE(add_ln388_reg_20240),
        .D(add_ln388_fu_817_p2[3]),
        .Q(add_ln388_reg_2024_reg[3]),
        .R(1'b0));
  FDRE \add_ln388_reg_2024_reg[4] 
       (.C(ap_clk),
        .CE(add_ln388_reg_20240),
        .D(add_ln388_fu_817_p2[4]),
        .Q(add_ln388_reg_2024_reg[4]),
        .R(1'b0));
  FDRE \add_ln388_reg_2024_reg[5] 
       (.C(ap_clk),
        .CE(add_ln388_reg_20240),
        .D(add_ln388_fu_817_p2[5]),
        .Q(add_ln388_reg_2024_reg[5]),
        .R(1'b0));
  FDRE \add_ln388_reg_2024_reg[6] 
       (.C(ap_clk),
        .CE(add_ln388_reg_20240),
        .D(add_ln388_fu_817_p2[6]),
        .Q(add_ln388_reg_2024_reg[6]),
        .R(1'b0));
  FDRE \add_ln388_reg_2024_reg[7] 
       (.C(ap_clk),
        .CE(add_ln388_reg_20240),
        .D(add_ln388_fu_817_p2[7]),
        .Q(add_ln388_reg_2024_reg[7]),
        .R(1'b0));
  FDRE \add_ln388_reg_2024_reg[8] 
       (.C(ap_clk),
        .CE(add_ln388_reg_20240),
        .D(add_ln388_fu_817_p2[8]),
        .Q(add_ln388_reg_2024_reg[8]),
        .R(1'b0));
  FDRE \add_ln388_reg_2024_reg[9] 
       (.C(ap_clk),
        .CE(add_ln388_reg_20240),
        .D(add_ln388_fu_817_p2[9]),
        .Q(add_ln388_reg_2024_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln486_1_reg_2044[0]_i_1 
       (.I0(grp_fu_1793_ce),
        .I1(cmp282_reg_1988),
        .O(and_ln486_1_reg_20440));
  LUT4 #(
    .INIT(16'hF080)) 
    \and_ln486_1_reg_2044[0]_i_2 
       (.I0(icmp_ln874_2_fu_904_p2),
        .I1(\cmp286_reg_1993_reg_n_4_[0] ),
        .I2(\and_ln486_1_reg_2044[0]_i_3_n_4 ),
        .I3(icmp_ln874_3_fu_914_p2),
        .O(and_ln486_1_fu_931_p2));
  LUT4 #(
    .INIT(16'h010F)) 
    \and_ln486_1_reg_2044[0]_i_3 
       (.I0(\j_1_reg_439_reg_n_4_[7] ),
        .I1(\j_1_reg_439_reg_n_4_[8] ),
        .I2(\j_1_reg_439_reg_n_4_[10] ),
        .I3(\j_1_reg_439_reg_n_4_[9] ),
        .O(\and_ln486_1_reg_2044[0]_i_3_n_4 ));
  FDRE \and_ln486_1_reg_2044_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(and_ln486_1_reg_2044),
        .Q(and_ln486_1_reg_2044_pp1_iter2_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/and_ln486_1_reg_2044_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/and_ln486_1_reg_2044_pp1_iter6_reg_reg[0]_srl4 " *) 
  SRL16E \and_ln486_1_reg_2044_pp1_iter6_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln486_1_reg_2044_pp1_iter2_reg),
        .Q(\and_ln486_1_reg_2044_pp1_iter6_reg_reg[0]_srl4_n_4 ));
  FDRE \and_ln486_1_reg_2044_pp1_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\and_ln486_1_reg_2044_pp1_iter6_reg_reg[0]_srl4_n_4 ),
        .Q(and_ln486_1_reg_2044_pp1_iter7_reg),
        .R(1'b0));
  FDRE \and_ln486_1_reg_2044_reg[0] 
       (.C(ap_clk),
        .CE(and_ln486_1_reg_20440),
        .D(and_ln486_1_fu_931_p2),
        .Q(and_ln486_1_reg_2044),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h57575757FF000000)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start),
        .I1(start_for_Loop_loop_height_proc1113_U0_full_n),
        .I2(start_once_reg),
        .I3(\icmp_ln381_reg_1933_reg[0]_0 ),
        .I4(Q),
        .I5(\ap_CS_fsm_reg_n_4_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start),
        .I2(start_for_Loop_loop_height_proc1113_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm[1]_i_2_n_4 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h000000000000002A)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm[1]_i_3_n_4 ),
        .I1(ap_enable_reg_pp0_iter11__0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_state6),
        .I4(Q),
        .I5(ap_CS_fsm_state5),
        .O(\ap_CS_fsm[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_pp1_stage0),
        .O(\ap_CS_fsm[1]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter11__0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(icmp_ln331_fu_609_p2),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\icmp_ln331_reg_1875_reg_n_4_[0] ),
        .I3(img_src_data_empty_n),
        .O(ap_enable_reg_pp0_iter11__0));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state18),
        .O(ap_NS_fsm[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(Q),
        .I1(\icmp_ln381_reg_1933_reg[0]_0 ),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm[8]_i_2_n_4 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_CS_fsm_state8),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\ap_CS_fsm[8]_i_2_n_4 ),
        .O(ap_NS_fsm[8]));
  LUT6 #(
    .INIT(64'h0020002000FF0020)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(icmp_ln388_fu_811_p2),
        .I1(ap_enable_reg_pp1_iter1_reg_n_4),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_block_pp1_stage0_11001__4),
        .I4(ap_enable_reg_pp1_iter8_reg_n_4),
        .I5(ap_enable_reg_pp1_iter7),
        .O(\ap_CS_fsm[8]_i_2_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(Q),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state18),
        .R(SR));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_NS_fsm134_out),
        .I2(ap_rst_n),
        .I3(p_30_in),
        .I4(icmp_ln331_fu_609_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\icmp_ln331_reg_1875_reg_n_4_[0] ),
        .I3(img_src_data_empty_n),
        .O(p_30_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A0000000A0C0C0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_4),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm134_out),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(icmp_ln331_fu_609_p2),
        .O(ap_enable_reg_pp0_iter1_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start),
        .I2(start_for_Loop_loop_height_proc1113_U0_full_n),
        .I3(start_once_reg),
        .O(ap_NS_fsm134_out));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ap_enable_reg_pp0_iter1_i_3
       (.I0(img_src_data_empty_n),
        .I1(\icmp_ln331_reg_1875_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .O(ap_block_pp0_stage0_11001__0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_state8),
        .I2(ap_rst_n),
        .I3(icmp_ln388_fu_811_p2),
        .I4(grp_fu_1793_ce),
        .O(ap_enable_reg_pp1_iter0_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_4),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_4),
        .I2(ap_rst_n),
        .I3(icmp_ln388_fu_811_p2),
        .I4(ap_block_pp1_stage0_11001__4),
        .O(ap_enable_reg_pp1_iter1_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_4),
        .Q(ap_enable_reg_pp1_iter1_reg_n_4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter1_reg_n_4),
        .Q(ap_enable_reg_pp1_iter2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter3),
        .Q(ap_enable_reg_pp1_iter4),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter4),
        .Q(ap_enable_reg_pp1_iter5),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter5),
        .Q(ap_enable_reg_pp1_iter6),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter6),
        .Q(ap_enable_reg_pp1_iter7),
        .R(SR));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp1_iter8_i_1
       (.I0(ap_enable_reg_pp1_iter7),
        .I1(ap_enable_reg_pp1_iter8_reg_n_4),
        .I2(ap_rst_n),
        .I3(ap_block_pp1_stage0_11001__4),
        .I4(ap_CS_fsm_state8),
        .O(ap_enable_reg_pp1_iter8_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter8_i_1_n_4),
        .Q(ap_enable_reg_pp1_iter8_reg_n_4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22222E22AAAAAAAA)) 
    \ap_phi_reg_pp1_iter2_flag_write_reg_451[0]_i_1 
       (.I0(ap_phi_reg_pp1_iter2_flag_write_reg_451),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln886_reg_2029),
        .I3(cmp84_reg_1973),
        .I4(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .I5(ap_enable_reg_pp1_iter1_reg_n_4),
        .O(\ap_phi_reg_pp1_iter2_flag_write_reg_451[0]_i_1_n_4 ));
  FDRE \ap_phi_reg_pp1_iter2_flag_write_reg_451_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp1_iter2_flag_write_reg_451[0]_i_1_n_4 ),
        .Q(ap_phi_reg_pp1_iter2_flag_write_reg_451),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 cmp282_fu_766_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({cmp282_fu_766_p2_carry_n_4,cmp282_fu_766_p2_carry_n_5,cmp282_fu_766_p2_carry_n_6,cmp282_fu_766_p2_carry_n_7,cmp282_fu_766_p2_carry_n_8,cmp282_fu_766_p2_carry_n_9,cmp282_fu_766_p2_carry_n_10,cmp282_fu_766_p2_carry_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cmp282_fu_766_p2_carry_i_1_n_4,cmp282_fu_766_p2_carry_i_2_n_4}),
        .O(NLW_cmp282_fu_766_p2_carry_O_UNCONNECTED[7:0]),
        .S({cmp282_fu_766_p2_carry_i_3_n_4,cmp282_fu_766_p2_carry_i_4_n_4,cmp282_fu_766_p2_carry_i_5_n_4,cmp282_fu_766_p2_carry_i_6_n_4,cmp282_fu_766_p2_carry_i_7_n_4,cmp282_fu_766_p2_carry_i_8_n_4,cmp282_fu_766_p2_carry_i_9_n_4,cmp282_fu_766_p2_carry_i_10_n_4}));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 cmp282_fu_766_p2_carry__0
       (.CI(cmp282_fu_766_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_cmp282_fu_766_p2_carry__0_CO_UNCONNECTED[7:5],cmp282_fu_766_p2,cmp282_fu_766_p2_carry__0_n_8,cmp282_fu_766_p2_carry__0_n_9,cmp282_fu_766_p2_carry__0_n_10,cmp282_fu_766_p2_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b0,output_rows_count_reg_415_reg[31],1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cmp282_fu_766_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,cmp282_fu_766_p2_carry__0_i_1_n_4,cmp282_fu_766_p2_carry__0_i_2_n_4,cmp282_fu_766_p2_carry__0_i_3_n_4,cmp282_fu_766_p2_carry__0_i_4_n_4,cmp282_fu_766_p2_carry__0_i_5_n_4}));
  LUT2 #(
    .INIT(4'h1)) 
    cmp282_fu_766_p2_carry__0_i_1
       (.I0(output_rows_count_reg_415_reg[31]),
        .I1(output_rows_count_reg_415_reg[30]),
        .O(cmp282_fu_766_p2_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp282_fu_766_p2_carry__0_i_2
       (.I0(output_rows_count_reg_415_reg[29]),
        .I1(output_rows_count_reg_415_reg[28]),
        .O(cmp282_fu_766_p2_carry__0_i_2_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp282_fu_766_p2_carry__0_i_3
       (.I0(output_rows_count_reg_415_reg[27]),
        .I1(output_rows_count_reg_415_reg[26]),
        .O(cmp282_fu_766_p2_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp282_fu_766_p2_carry__0_i_4
       (.I0(output_rows_count_reg_415_reg[25]),
        .I1(output_rows_count_reg_415_reg[24]),
        .O(cmp282_fu_766_p2_carry__0_i_4_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp282_fu_766_p2_carry__0_i_5
       (.I0(output_rows_count_reg_415_reg[23]),
        .I1(output_rows_count_reg_415_reg[22]),
        .O(cmp282_fu_766_p2_carry__0_i_5_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    cmp282_fu_766_p2_carry_i_1
       (.I0(output_rows_count_reg_415_reg[9]),
        .O(cmp282_fu_766_p2_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'h2)) 
    cmp282_fu_766_p2_carry_i_10
       (.I0(output_rows_count_reg_415_reg[7]),
        .I1(output_rows_count_reg_415_reg[6]),
        .O(cmp282_fu_766_p2_carry_i_10_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    cmp282_fu_766_p2_carry_i_2
       (.I0(output_rows_count_reg_415_reg[7]),
        .O(cmp282_fu_766_p2_carry_i_2_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp282_fu_766_p2_carry_i_3
       (.I0(output_rows_count_reg_415_reg[21]),
        .I1(output_rows_count_reg_415_reg[20]),
        .O(cmp282_fu_766_p2_carry_i_3_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp282_fu_766_p2_carry_i_4
       (.I0(output_rows_count_reg_415_reg[19]),
        .I1(output_rows_count_reg_415_reg[18]),
        .O(cmp282_fu_766_p2_carry_i_4_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp282_fu_766_p2_carry_i_5
       (.I0(output_rows_count_reg_415_reg[17]),
        .I1(output_rows_count_reg_415_reg[16]),
        .O(cmp282_fu_766_p2_carry_i_5_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp282_fu_766_p2_carry_i_6
       (.I0(output_rows_count_reg_415_reg[15]),
        .I1(output_rows_count_reg_415_reg[14]),
        .O(cmp282_fu_766_p2_carry_i_6_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp282_fu_766_p2_carry_i_7
       (.I0(output_rows_count_reg_415_reg[13]),
        .I1(output_rows_count_reg_415_reg[12]),
        .O(cmp282_fu_766_p2_carry_i_7_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    cmp282_fu_766_p2_carry_i_8
       (.I0(output_rows_count_reg_415_reg[11]),
        .I1(output_rows_count_reg_415_reg[10]),
        .O(cmp282_fu_766_p2_carry_i_8_n_4));
  LUT2 #(
    .INIT(4'h2)) 
    cmp282_fu_766_p2_carry_i_9
       (.I0(output_rows_count_reg_415_reg[9]),
        .I1(output_rows_count_reg_415_reg[8]),
        .O(cmp282_fu_766_p2_carry_i_9_n_4));
  FDRE \cmp282_reg_1988_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(cmp282_fu_766_p2),
        .Q(cmp282_reg_1988),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \cmp286_reg_1993[0]_i_1 
       (.I0(\cmp286_reg_1993[0]_i_2_n_4 ),
        .I1(\cmp286_reg_1993[0]_i_3_n_4 ),
        .I2(\cmp286_reg_1993[0]_i_4_n_4 ),
        .I3(ap_CS_fsm_state8),
        .I4(\cmp286_reg_1993_reg_n_4_[0] ),
        .O(\cmp286_reg_1993[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp286_reg_1993[0]_i_10 
       (.I0(\cmp286_reg_1993[0]_i_12_n_4 ),
        .I1(\read_rows_count_reg_427_reg_n_4_[7] ),
        .I2(\read_rows_count_reg_427_reg_n_4_[8] ),
        .I3(\read_rows_count_reg_427_reg_n_4_[0] ),
        .I4(\read_rows_count_reg_427_reg_n_4_[1] ),
        .I5(\read_rows_count_reg_427_reg_n_4_[2] ),
        .O(\cmp286_reg_1993[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \cmp286_reg_1993[0]_i_11 
       (.I0(\read_rows_count_reg_427_reg_n_4_[11] ),
        .I1(\read_rows_count_reg_427_reg_n_4_[10] ),
        .I2(\read_rows_count_reg_427_reg_n_4_[13] ),
        .I3(\read_rows_count_reg_427_reg_n_4_[14] ),
        .I4(\read_rows_count_reg_427_reg_n_4_[17] ),
        .I5(\read_rows_count_reg_427_reg_n_4_[16] ),
        .O(\cmp286_reg_1993[0]_i_11_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cmp286_reg_1993[0]_i_12 
       (.I0(\read_rows_count_reg_427_reg_n_4_[4] ),
        .I1(\read_rows_count_reg_427_reg_n_4_[5] ),
        .O(\cmp286_reg_1993[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \cmp286_reg_1993[0]_i_2 
       (.I0(\cmp286_reg_1993[0]_i_5_n_4 ),
        .I1(\cmp286_reg_1993[0]_i_6_n_4 ),
        .I2(\read_rows_count_reg_427_reg_n_4_[31] ),
        .I3(ap_CS_fsm_state8),
        .I4(\read_rows_count_reg_427_reg_n_4_[30] ),
        .I5(\read_rows_count_reg_427_reg_n_4_[29] ),
        .O(\cmp286_reg_1993[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h0045004500000045)) 
    \cmp286_reg_1993[0]_i_3 
       (.I0(\read_rows_count_reg_427_reg_n_4_[26] ),
        .I1(\read_rows_count_reg_427_reg_n_4_[25] ),
        .I2(\read_rows_count_reg_427_reg_n_4_[24] ),
        .I3(\read_rows_count_reg_427_reg_n_4_[29] ),
        .I4(\read_rows_count_reg_427_reg_n_4_[27] ),
        .I5(\read_rows_count_reg_427_reg_n_4_[28] ),
        .O(\cmp286_reg_1993[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \cmp286_reg_1993[0]_i_4 
       (.I0(\cmp286_reg_1993[0]_i_7_n_4 ),
        .I1(\cmp286_reg_1993[0]_i_8_n_4 ),
        .I2(\cmp286_reg_1993[0]_i_9_n_4 ),
        .I3(\cmp286_reg_1993[0]_i_10_n_4 ),
        .I4(\cmp286_reg_1993[0]_i_11_n_4 ),
        .O(\cmp286_reg_1993[0]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cmp286_reg_1993[0]_i_5 
       (.I0(\read_rows_count_reg_427_reg_n_4_[23] ),
        .I1(\read_rows_count_reg_427_reg_n_4_[21] ),
        .I2(\read_rows_count_reg_427_reg_n_4_[19] ),
        .I3(\read_rows_count_reg_427_reg_n_4_[20] ),
        .I4(\read_rows_count_reg_427_reg_n_4_[22] ),
        .O(\cmp286_reg_1993[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp286_reg_1993[0]_i_6 
       (.I0(\read_rows_count_reg_427_reg_n_4_[28] ),
        .I1(\read_rows_count_reg_427_reg_n_4_[26] ),
        .I2(\read_rows_count_reg_427_reg_n_4_[25] ),
        .I3(\read_rows_count_reg_427_reg_n_4_[23] ),
        .O(\cmp286_reg_1993[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h0045004500000045)) 
    \cmp286_reg_1993[0]_i_7 
       (.I0(\read_rows_count_reg_427_reg_n_4_[17] ),
        .I1(\read_rows_count_reg_427_reg_n_4_[16] ),
        .I2(\read_rows_count_reg_427_reg_n_4_[15] ),
        .I3(\read_rows_count_reg_427_reg_n_4_[20] ),
        .I4(\read_rows_count_reg_427_reg_n_4_[18] ),
        .I5(\read_rows_count_reg_427_reg_n_4_[19] ),
        .O(\cmp286_reg_1993[0]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h0015001500000015)) 
    \cmp286_reg_1993[0]_i_8 
       (.I0(\read_rows_count_reg_427_reg_n_4_[11] ),
        .I1(\read_rows_count_reg_427_reg_n_4_[9] ),
        .I2(\read_rows_count_reg_427_reg_n_4_[10] ),
        .I3(\read_rows_count_reg_427_reg_n_4_[14] ),
        .I4(\read_rows_count_reg_427_reg_n_4_[12] ),
        .I5(\read_rows_count_reg_427_reg_n_4_[13] ),
        .O(\cmp286_reg_1993[0]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h00D500D5000000D5)) 
    \cmp286_reg_1993[0]_i_9 
       (.I0(\read_rows_count_reg_427_reg_n_4_[5] ),
        .I1(\read_rows_count_reg_427_reg_n_4_[3] ),
        .I2(\read_rows_count_reg_427_reg_n_4_[4] ),
        .I3(\read_rows_count_reg_427_reg_n_4_[8] ),
        .I4(\read_rows_count_reg_427_reg_n_4_[6] ),
        .I5(\read_rows_count_reg_427_reg_n_4_[7] ),
        .O(\cmp286_reg_1993[0]_i_9_n_4 ));
  FDRE \cmp286_reg_1993_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp286_reg_1993[0]_i_1_n_4 ),
        .Q(\cmp286_reg_1993_reg_n_4_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp84_reg_1973[0]_i_1 
       (.I0(\read_rows_count_reg_427_reg_n_4_[25] ),
        .I1(\read_rows_count_reg_427_reg_n_4_[24] ),
        .I2(\cmp84_reg_1973[0]_i_2_n_4 ),
        .I3(\cmp84_reg_1973[0]_i_3_n_4 ),
        .I4(\cmp84_reg_1973[0]_i_4_n_4 ),
        .I5(\cmp84_reg_1973[0]_i_5_n_4 ),
        .O(cmp84_fu_754_p2));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \cmp84_reg_1973[0]_i_2 
       (.I0(\read_rows_count_reg_427_reg_n_4_[0] ),
        .I1(\read_rows_count_reg_427_reg_n_4_[1] ),
        .I2(\read_rows_count_reg_427_reg_n_4_[2] ),
        .I3(\read_rows_count_reg_427_reg_n_4_[3] ),
        .I4(\cmp84_reg_1973[0]_i_6_n_4 ),
        .O(\cmp84_reg_1973[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp84_reg_1973[0]_i_3 
       (.I0(\cmp84_reg_1973[0]_i_7_n_4 ),
        .I1(\read_rows_count_reg_427_reg_n_4_[13] ),
        .I2(\read_rows_count_reg_427_reg_n_4_[12] ),
        .I3(\read_rows_count_reg_427_reg_n_4_[15] ),
        .I4(\read_rows_count_reg_427_reg_n_4_[14] ),
        .I5(\cmp84_reg_1973[0]_i_8_n_4 ),
        .O(\cmp84_reg_1973[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp84_reg_1973[0]_i_4 
       (.I0(\read_rows_count_reg_427_reg_n_4_[23] ),
        .I1(\read_rows_count_reg_427_reg_n_4_[22] ),
        .I2(\read_rows_count_reg_427_reg_n_4_[29] ),
        .I3(\read_rows_count_reg_427_reg_n_4_[28] ),
        .O(\cmp84_reg_1973[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp84_reg_1973[0]_i_5 
       (.I0(\read_rows_count_reg_427_reg_n_4_[17] ),
        .I1(\read_rows_count_reg_427_reg_n_4_[16] ),
        .I2(\read_rows_count_reg_427_reg_n_4_[21] ),
        .I3(\read_rows_count_reg_427_reg_n_4_[20] ),
        .O(\cmp84_reg_1973[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp84_reg_1973[0]_i_6 
       (.I0(\read_rows_count_reg_427_reg_n_4_[30] ),
        .I1(\read_rows_count_reg_427_reg_n_4_[31] ),
        .I2(\read_rows_count_reg_427_reg_n_4_[18] ),
        .I3(\read_rows_count_reg_427_reg_n_4_[19] ),
        .I4(\read_rows_count_reg_427_reg_n_4_[26] ),
        .I5(\read_rows_count_reg_427_reg_n_4_[27] ),
        .O(\cmp84_reg_1973[0]_i_6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \cmp84_reg_1973[0]_i_7 
       (.I0(\read_rows_count_reg_427_reg_n_4_[5] ),
        .I1(\read_rows_count_reg_427_reg_n_4_[4] ),
        .I2(\read_rows_count_reg_427_reg_n_4_[7] ),
        .I3(\read_rows_count_reg_427_reg_n_4_[6] ),
        .O(\cmp84_reg_1973[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \cmp84_reg_1973[0]_i_8 
       (.I0(\read_rows_count_reg_427_reg_n_4_[10] ),
        .I1(\read_rows_count_reg_427_reg_n_4_[11] ),
        .I2(\read_rows_count_reg_427_reg_n_4_[9] ),
        .I3(\read_rows_count_reg_427_reg_n_4_[8] ),
        .O(\cmp84_reg_1973[0]_i_8_n_4 ));
  FDRE \cmp84_reg_1973_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(cmp84_fu_754_p2),
        .Q(cmp84_reg_1973),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8A888888AAAAAAAA)) 
    \dout_buf[23]_i_1 
       (.I0(empty_n),
        .I1(tmp_V_fu_1860),
        .I2(\icmp_ln331_reg_1875_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(img_src_data_empty_n),
        .O(pop));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000AA2A)) 
    dout_valid_i_1
       (.I0(img_src_data_empty_n),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\icmp_ln331_reg_1875_reg_n_4_[0] ),
        .I4(tmp_V_fu_1860),
        .I5(empty_n),
        .O(dout_valid_reg));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \first_row_index_5_reg_403[0]_i_1 
       (.I0(\first_row_index_5_reg_403[0]_i_4_n_4 ),
        .I1(\first_row_index_5_reg_403[0]_i_5_n_4 ),
        .I2(\first_row_index_5_reg_403[0]_i_6_n_4 ),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state5),
        .O(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \first_row_index_5_reg_403[0]_i_12 
       (.I0(first_row_index_fu_1732_p2[14]),
        .I1(first_row_index_fu_1732_p2[13]),
        .I2(first_row_index_fu_1732_p2[12]),
        .I3(first_row_index_fu_1732_p2[11]),
        .O(\first_row_index_5_reg_403[0]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \first_row_index_5_reg_403[0]_i_14 
       (.I0(first_row_index_fu_1732_p2[21]),
        .I1(first_row_index_fu_1732_p2[20]),
        .I2(first_row_index_fu_1732_p2[19]),
        .I3(first_row_index_fu_1732_p2[18]),
        .O(\first_row_index_5_reg_403[0]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \first_row_index_5_reg_403[0]_i_15 
       (.I0(first_row_index_fu_1732_p2[25]),
        .I1(first_row_index_fu_1732_p2[24]),
        .I2(first_row_index_fu_1732_p2[23]),
        .I3(first_row_index_fu_1732_p2[22]),
        .O(\first_row_index_5_reg_403[0]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \first_row_index_5_reg_403[0]_i_16 
       (.I0(first_row_index_fu_1732_p2[26]),
        .I1(first_row_index_fu_1732_p2[27]),
        .I2(first_row_index_fu_1732_p2[28]),
        .I3(first_row_index_fu_1732_p2[29]),
        .I4(first_row_index_fu_1732_p2[31]),
        .I5(first_row_index_fu_1732_p2[30]),
        .O(\first_row_index_5_reg_403[0]_i_16_n_4 ));
  LUT3 #(
    .INIT(8'h40)) 
    \first_row_index_5_reg_403[0]_i_2 
       (.I0(icmp_ln886_1_fu_1727_p2),
        .I1(ap_CS_fsm_state18),
        .I2(cmp84_reg_1973),
        .O(first_row_index_5_reg_403));
  LUT5 #(
    .INIT(32'h00000800)) 
    \first_row_index_5_reg_403[0]_i_4 
       (.I0(\first_row_index_5_reg_403[0]_i_8_n_4 ),
        .I1(\first_row_index_5_reg_403[0]_i_9_n_4 ),
        .I2(first_row_index_5_reg_403_reg[0]),
        .I3(first_row_index_fu_1732_p2[1]),
        .I4(first_row_index_fu_1732_p2[2]),
        .O(\first_row_index_5_reg_403[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \first_row_index_5_reg_403[0]_i_5 
       (.I0(cmp84_reg_1973),
        .I1(first_row_index_fu_1732_p2[15]),
        .I2(icmp_ln886_1_fu_1727_p2),
        .I3(\first_row_index_5_reg_403[0]_i_12_n_4 ),
        .O(\first_row_index_5_reg_403[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \first_row_index_5_reg_403[0]_i_6 
       (.I0(first_row_index_fu_1732_p2[17]),
        .I1(first_row_index_fu_1732_p2[16]),
        .I2(ap_CS_fsm_state18),
        .I3(\first_row_index_5_reg_403[0]_i_14_n_4 ),
        .I4(\first_row_index_5_reg_403[0]_i_15_n_4 ),
        .I5(\first_row_index_5_reg_403[0]_i_16_n_4 ),
        .O(\first_row_index_5_reg_403[0]_i_6_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \first_row_index_5_reg_403[0]_i_7 
       (.I0(first_row_index_5_reg_403_reg[0]),
        .O(first_row_index_fu_1732_p2[0]));
  LUT4 #(
    .INIT(16'h0001)) 
    \first_row_index_5_reg_403[0]_i_8 
       (.I0(first_row_index_fu_1732_p2[10]),
        .I1(first_row_index_fu_1732_p2[9]),
        .I2(first_row_index_fu_1732_p2[8]),
        .I3(first_row_index_fu_1732_p2[7]),
        .O(\first_row_index_5_reg_403[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \first_row_index_5_reg_403[0]_i_9 
       (.I0(first_row_index_fu_1732_p2[6]),
        .I1(first_row_index_fu_1732_p2[5]),
        .I2(first_row_index_fu_1732_p2[4]),
        .I3(first_row_index_fu_1732_p2[3]),
        .O(\first_row_index_5_reg_403[0]_i_9_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[0]_i_3_n_19 ),
        .Q(first_row_index_5_reg_403_reg[0]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \first_row_index_5_reg_403_reg[0]_i_10 
       (.CI(first_row_index_5_reg_403_reg[0]),
        .CI_TOP(1'b0),
        .CO({\first_row_index_5_reg_403_reg[0]_i_10_n_4 ,\first_row_index_5_reg_403_reg[0]_i_10_n_5 ,\first_row_index_5_reg_403_reg[0]_i_10_n_6 ,\first_row_index_5_reg_403_reg[0]_i_10_n_7 ,\first_row_index_5_reg_403_reg[0]_i_10_n_8 ,\first_row_index_5_reg_403_reg[0]_i_10_n_9 ,\first_row_index_5_reg_403_reg[0]_i_10_n_10 ,\first_row_index_5_reg_403_reg[0]_i_10_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(first_row_index_fu_1732_p2[8:1]),
        .S(first_row_index_5_reg_403_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \first_row_index_5_reg_403_reg[0]_i_11 
       (.CI(\first_row_index_5_reg_403_reg[0]_i_10_n_4 ),
        .CI_TOP(1'b0),
        .CO({\first_row_index_5_reg_403_reg[0]_i_11_n_4 ,\first_row_index_5_reg_403_reg[0]_i_11_n_5 ,\first_row_index_5_reg_403_reg[0]_i_11_n_6 ,\first_row_index_5_reg_403_reg[0]_i_11_n_7 ,\first_row_index_5_reg_403_reg[0]_i_11_n_8 ,\first_row_index_5_reg_403_reg[0]_i_11_n_9 ,\first_row_index_5_reg_403_reg[0]_i_11_n_10 ,\first_row_index_5_reg_403_reg[0]_i_11_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(first_row_index_fu_1732_p2[16:9]),
        .S(first_row_index_5_reg_403_reg[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \first_row_index_5_reg_403_reg[0]_i_13 
       (.CI(\first_row_index_5_reg_403_reg[0]_i_11_n_4 ),
        .CI_TOP(1'b0),
        .CO({\first_row_index_5_reg_403_reg[0]_i_13_n_4 ,\first_row_index_5_reg_403_reg[0]_i_13_n_5 ,\first_row_index_5_reg_403_reg[0]_i_13_n_6 ,\first_row_index_5_reg_403_reg[0]_i_13_n_7 ,\first_row_index_5_reg_403_reg[0]_i_13_n_8 ,\first_row_index_5_reg_403_reg[0]_i_13_n_9 ,\first_row_index_5_reg_403_reg[0]_i_13_n_10 ,\first_row_index_5_reg_403_reg[0]_i_13_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(first_row_index_fu_1732_p2[24:17]),
        .S(first_row_index_5_reg_403_reg[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \first_row_index_5_reg_403_reg[0]_i_17 
       (.CI(\first_row_index_5_reg_403_reg[0]_i_13_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_first_row_index_5_reg_403_reg[0]_i_17_CO_UNCONNECTED [7:6],\first_row_index_5_reg_403_reg[0]_i_17_n_6 ,\first_row_index_5_reg_403_reg[0]_i_17_n_7 ,\first_row_index_5_reg_403_reg[0]_i_17_n_8 ,\first_row_index_5_reg_403_reg[0]_i_17_n_9 ,\first_row_index_5_reg_403_reg[0]_i_17_n_10 ,\first_row_index_5_reg_403_reg[0]_i_17_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_first_row_index_5_reg_403_reg[0]_i_17_O_UNCONNECTED [7],first_row_index_fu_1732_p2[31:25]}),
        .S({1'b0,first_row_index_5_reg_403_reg[31:25]}));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \first_row_index_5_reg_403_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\first_row_index_5_reg_403_reg[0]_i_3_n_4 ,\first_row_index_5_reg_403_reg[0]_i_3_n_5 ,\first_row_index_5_reg_403_reg[0]_i_3_n_6 ,\first_row_index_5_reg_403_reg[0]_i_3_n_7 ,\first_row_index_5_reg_403_reg[0]_i_3_n_8 ,\first_row_index_5_reg_403_reg[0]_i_3_n_9 ,\first_row_index_5_reg_403_reg[0]_i_3_n_10 ,\first_row_index_5_reg_403_reg[0]_i_3_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\first_row_index_5_reg_403_reg[0]_i_3_n_12 ,\first_row_index_5_reg_403_reg[0]_i_3_n_13 ,\first_row_index_5_reg_403_reg[0]_i_3_n_14 ,\first_row_index_5_reg_403_reg[0]_i_3_n_15 ,\first_row_index_5_reg_403_reg[0]_i_3_n_16 ,\first_row_index_5_reg_403_reg[0]_i_3_n_17 ,\first_row_index_5_reg_403_reg[0]_i_3_n_18 ,\first_row_index_5_reg_403_reg[0]_i_3_n_19 }),
        .S({first_row_index_5_reg_403_reg[7:1],first_row_index_fu_1732_p2[0]}));
  FDRE \first_row_index_5_reg_403_reg[10] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[8]_i_1_n_17 ),
        .Q(first_row_index_5_reg_403_reg[10]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[11] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[8]_i_1_n_16 ),
        .Q(first_row_index_5_reg_403_reg[11]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[12] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[8]_i_1_n_15 ),
        .Q(first_row_index_5_reg_403_reg[12]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[13] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[8]_i_1_n_14 ),
        .Q(first_row_index_5_reg_403_reg[13]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[14] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[8]_i_1_n_13 ),
        .Q(first_row_index_5_reg_403_reg[14]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[15] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[8]_i_1_n_12 ),
        .Q(first_row_index_5_reg_403_reg[15]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[16] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[16]_i_1_n_19 ),
        .Q(first_row_index_5_reg_403_reg[16]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \first_row_index_5_reg_403_reg[16]_i_1 
       (.CI(\first_row_index_5_reg_403_reg[8]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\first_row_index_5_reg_403_reg[16]_i_1_n_4 ,\first_row_index_5_reg_403_reg[16]_i_1_n_5 ,\first_row_index_5_reg_403_reg[16]_i_1_n_6 ,\first_row_index_5_reg_403_reg[16]_i_1_n_7 ,\first_row_index_5_reg_403_reg[16]_i_1_n_8 ,\first_row_index_5_reg_403_reg[16]_i_1_n_9 ,\first_row_index_5_reg_403_reg[16]_i_1_n_10 ,\first_row_index_5_reg_403_reg[16]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\first_row_index_5_reg_403_reg[16]_i_1_n_12 ,\first_row_index_5_reg_403_reg[16]_i_1_n_13 ,\first_row_index_5_reg_403_reg[16]_i_1_n_14 ,\first_row_index_5_reg_403_reg[16]_i_1_n_15 ,\first_row_index_5_reg_403_reg[16]_i_1_n_16 ,\first_row_index_5_reg_403_reg[16]_i_1_n_17 ,\first_row_index_5_reg_403_reg[16]_i_1_n_18 ,\first_row_index_5_reg_403_reg[16]_i_1_n_19 }),
        .S(first_row_index_5_reg_403_reg[23:16]));
  FDRE \first_row_index_5_reg_403_reg[17] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[16]_i_1_n_18 ),
        .Q(first_row_index_5_reg_403_reg[17]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[18] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[16]_i_1_n_17 ),
        .Q(first_row_index_5_reg_403_reg[18]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[19] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[16]_i_1_n_16 ),
        .Q(first_row_index_5_reg_403_reg[19]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[1] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[0]_i_3_n_18 ),
        .Q(first_row_index_5_reg_403_reg[1]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[20] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[16]_i_1_n_15 ),
        .Q(first_row_index_5_reg_403_reg[20]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[21] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[16]_i_1_n_14 ),
        .Q(first_row_index_5_reg_403_reg[21]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[22] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[16]_i_1_n_13 ),
        .Q(first_row_index_5_reg_403_reg[22]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[23] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[16]_i_1_n_12 ),
        .Q(first_row_index_5_reg_403_reg[23]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[24] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[24]_i_1_n_19 ),
        .Q(first_row_index_5_reg_403_reg[24]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \first_row_index_5_reg_403_reg[24]_i_1 
       (.CI(\first_row_index_5_reg_403_reg[16]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_first_row_index_5_reg_403_reg[24]_i_1_CO_UNCONNECTED [7],\first_row_index_5_reg_403_reg[24]_i_1_n_5 ,\first_row_index_5_reg_403_reg[24]_i_1_n_6 ,\first_row_index_5_reg_403_reg[24]_i_1_n_7 ,\first_row_index_5_reg_403_reg[24]_i_1_n_8 ,\first_row_index_5_reg_403_reg[24]_i_1_n_9 ,\first_row_index_5_reg_403_reg[24]_i_1_n_10 ,\first_row_index_5_reg_403_reg[24]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\first_row_index_5_reg_403_reg[24]_i_1_n_12 ,\first_row_index_5_reg_403_reg[24]_i_1_n_13 ,\first_row_index_5_reg_403_reg[24]_i_1_n_14 ,\first_row_index_5_reg_403_reg[24]_i_1_n_15 ,\first_row_index_5_reg_403_reg[24]_i_1_n_16 ,\first_row_index_5_reg_403_reg[24]_i_1_n_17 ,\first_row_index_5_reg_403_reg[24]_i_1_n_18 ,\first_row_index_5_reg_403_reg[24]_i_1_n_19 }),
        .S(first_row_index_5_reg_403_reg[31:24]));
  FDRE \first_row_index_5_reg_403_reg[25] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[24]_i_1_n_18 ),
        .Q(first_row_index_5_reg_403_reg[25]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[26] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[24]_i_1_n_17 ),
        .Q(first_row_index_5_reg_403_reg[26]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[27] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[24]_i_1_n_16 ),
        .Q(first_row_index_5_reg_403_reg[27]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[28] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[24]_i_1_n_15 ),
        .Q(first_row_index_5_reg_403_reg[28]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[29] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[24]_i_1_n_14 ),
        .Q(first_row_index_5_reg_403_reg[29]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[2] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[0]_i_3_n_17 ),
        .Q(first_row_index_5_reg_403_reg[2]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[30] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[24]_i_1_n_13 ),
        .Q(first_row_index_5_reg_403_reg[30]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[31] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[24]_i_1_n_12 ),
        .Q(first_row_index_5_reg_403_reg[31]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[3] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[0]_i_3_n_16 ),
        .Q(first_row_index_5_reg_403_reg[3]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[4] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[0]_i_3_n_15 ),
        .Q(first_row_index_5_reg_403_reg[4]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[5] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[0]_i_3_n_14 ),
        .Q(first_row_index_5_reg_403_reg[5]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[6] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[0]_i_3_n_13 ),
        .Q(first_row_index_5_reg_403_reg[6]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[7] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[0]_i_3_n_12 ),
        .Q(first_row_index_5_reg_403_reg[7]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  FDRE \first_row_index_5_reg_403_reg[8] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[8]_i_1_n_19 ),
        .Q(first_row_index_5_reg_403_reg[8]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \first_row_index_5_reg_403_reg[8]_i_1 
       (.CI(\first_row_index_5_reg_403_reg[0]_i_3_n_4 ),
        .CI_TOP(1'b0),
        .CO({\first_row_index_5_reg_403_reg[8]_i_1_n_4 ,\first_row_index_5_reg_403_reg[8]_i_1_n_5 ,\first_row_index_5_reg_403_reg[8]_i_1_n_6 ,\first_row_index_5_reg_403_reg[8]_i_1_n_7 ,\first_row_index_5_reg_403_reg[8]_i_1_n_8 ,\first_row_index_5_reg_403_reg[8]_i_1_n_9 ,\first_row_index_5_reg_403_reg[8]_i_1_n_10 ,\first_row_index_5_reg_403_reg[8]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\first_row_index_5_reg_403_reg[8]_i_1_n_12 ,\first_row_index_5_reg_403_reg[8]_i_1_n_13 ,\first_row_index_5_reg_403_reg[8]_i_1_n_14 ,\first_row_index_5_reg_403_reg[8]_i_1_n_15 ,\first_row_index_5_reg_403_reg[8]_i_1_n_16 ,\first_row_index_5_reg_403_reg[8]_i_1_n_17 ,\first_row_index_5_reg_403_reg[8]_i_1_n_18 ,\first_row_index_5_reg_403_reg[8]_i_1_n_19 }),
        .S(first_row_index_5_reg_403_reg[15:8]));
  FDRE \first_row_index_5_reg_403_reg[9] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_403),
        .D(\first_row_index_5_reg_403_reg[8]_i_1_n_18 ),
        .Q(first_row_index_5_reg_403_reg[9]),
        .R(\first_row_index_5_reg_403[0]_i_1_n_4 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_scaleCompute_17_42_20_48_16_2_s grp_scaleCompute_17_42_20_48_16_2_s_fu_581
       (.DI({grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_58,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_59,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_60,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_61}),
        .DSP_A_B_DATA_INST(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .DSP_A_B_DATA_INST_0(ap_CS_fsm_pp1_stage0),
        .DSP_A_B_DATA_INST_1(ap_enable_reg_pp1_iter1_reg_n_4),
        .DSP_A_B_DATA_INST_2(Xscale64_reg_571),
        .DSP_A_B_DATA_INST_3(Yscale64_reg_577),
        .Q({\j_1_reg_439_reg_n_4_[10] ,\j_1_reg_439_reg_n_4_[9] ,\j_1_reg_439_reg_n_4_[8] ,\j_1_reg_439_reg_n_4_[7] ,\j_1_reg_439_reg_n_4_[6] ,\j_1_reg_439_reg_n_4_[5] ,\j_1_reg_439_reg_n_4_[4] ,\j_1_reg_439_reg_n_4_[3] ,\j_1_reg_439_reg_n_4_[2] ,\j_1_reg_439_reg_n_4_[1] ,\j_1_reg_439_reg_n_4_[0] }),
        .S({grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_46,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_47,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_48,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_49,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_50,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_51,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_52,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_53}),
        .grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return),
        .output_rows_count_reg_415_reg(output_rows_count_reg_415_reg[19:0]),
        .p__3(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 ),
        .p_carry__1(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_82),
        .p_carry__3({grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_66,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_67,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_68,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_69,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_70,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_71,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_72,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_73}),
        .p_carry__3_0({grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_74,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_75,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_76,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_77,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_78,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_79,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_80,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_81}),
        .ret_V_1_fu_62_p2_carry__0_0({grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_62,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_63,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_64,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_65}),
        .ret_V_1_fu_62_p2_carry__1_0({grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_54,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_55,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_56,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_57}),
        .zext_ln703_reg_1928(zext_ln703_reg_1928),
        .\zext_ln703_reg_1928_reg[15] ({grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_91,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_92,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_93,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_94,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_95,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_96,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_97,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_98}),
        .\zext_ln703_reg_1928_reg[23] ({grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_99,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_100,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_101,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_102,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_103,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_104,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_105,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_106}),
        .\zext_ln703_reg_1928_reg[7] ({grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_83,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_84,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_85,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_86,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_87,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_88,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_89,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_90}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_xfUDivResize grp_xfUDivResize_fu_560
       (.Q(ap_CS_fsm_state5),
        .\Xscale64_reg_571[33]_i_11 ({rhs_V_fu_674_p4,grp_xfUDivResize_fu_560_n_28,grp_xfUDivResize_fu_560_n_29,grp_xfUDivResize_fu_560_n_30,grp_xfUDivResize_fu_560_n_31,grp_xfUDivResize_fu_560_n_32,grp_xfUDivResize_fu_560_n_33,grp_xfUDivResize_fu_560_n_34,grp_xfUDivResize_fu_560_n_35,grp_xfUDivResize_fu_560_n_36,grp_xfUDivResize_fu_560_n_37}));
  LUT2 #(
    .INIT(4'h2)) 
    \i_1_reg_392[10]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state18),
        .O(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \i_1_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_2_reg_1937[0]),
        .Q(\i_1_reg_392_reg_n_4_[0] ),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \i_1_reg_392_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_2_reg_1937[10]),
        .Q(\i_1_reg_392_reg_n_4_[10] ),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \i_1_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_2_reg_1937[1]),
        .Q(\i_1_reg_392_reg_n_4_[1] ),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \i_1_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_2_reg_1937[2]),
        .Q(\i_1_reg_392_reg_n_4_[2] ),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \i_1_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_2_reg_1937[3]),
        .Q(\i_1_reg_392_reg_n_4_[3] ),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \i_1_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_2_reg_1937[4]),
        .Q(\i_1_reg_392_reg_n_4_[4] ),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \i_1_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_2_reg_1937[5]),
        .Q(\i_1_reg_392_reg_n_4_[5] ),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \i_1_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_2_reg_1937[6]),
        .Q(\i_1_reg_392_reg_n_4_[6] ),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \i_1_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_2_reg_1937[7]),
        .Q(\i_1_reg_392_reg_n_4_[7] ),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \i_1_reg_392_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_2_reg_1937[8]),
        .Q(\i_1_reg_392_reg_n_4_[8] ),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \i_1_reg_392_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_2_reg_1937[9]),
        .Q(\i_1_reg_392_reg_n_4_[9] ),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_1937[0]_i_1 
       (.I0(\i_1_reg_392_reg_n_4_[0] ),
        .O(i_2_fu_704_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_1937[10]_i_1 
       (.I0(\i_1_reg_392_reg_n_4_[8] ),
        .I1(\i_1_reg_392_reg_n_4_[6] ),
        .I2(\i_2_reg_1937[10]_i_2_n_4 ),
        .I3(\i_1_reg_392_reg_n_4_[7] ),
        .I4(\i_1_reg_392_reg_n_4_[9] ),
        .I5(\i_1_reg_392_reg_n_4_[10] ),
        .O(i_2_fu_704_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_2_reg_1937[10]_i_2 
       (.I0(\i_1_reg_392_reg_n_4_[5] ),
        .I1(\i_1_reg_392_reg_n_4_[3] ),
        .I2(\i_1_reg_392_reg_n_4_[1] ),
        .I3(\i_1_reg_392_reg_n_4_[0] ),
        .I4(\i_1_reg_392_reg_n_4_[2] ),
        .I5(\i_1_reg_392_reg_n_4_[4] ),
        .O(\i_2_reg_1937[10]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_1937[1]_i_1 
       (.I0(\i_1_reg_392_reg_n_4_[0] ),
        .I1(\i_1_reg_392_reg_n_4_[1] ),
        .O(i_2_fu_704_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_1937[2]_i_1 
       (.I0(\i_1_reg_392_reg_n_4_[0] ),
        .I1(\i_1_reg_392_reg_n_4_[1] ),
        .I2(\i_1_reg_392_reg_n_4_[2] ),
        .O(i_2_fu_704_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_1937[3]_i_1 
       (.I0(\i_1_reg_392_reg_n_4_[1] ),
        .I1(\i_1_reg_392_reg_n_4_[0] ),
        .I2(\i_1_reg_392_reg_n_4_[2] ),
        .I3(\i_1_reg_392_reg_n_4_[3] ),
        .O(i_2_fu_704_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_1937[4]_i_1 
       (.I0(\i_1_reg_392_reg_n_4_[2] ),
        .I1(\i_1_reg_392_reg_n_4_[0] ),
        .I2(\i_1_reg_392_reg_n_4_[1] ),
        .I3(\i_1_reg_392_reg_n_4_[3] ),
        .I4(\i_1_reg_392_reg_n_4_[4] ),
        .O(i_2_fu_704_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_1937[5]_i_1 
       (.I0(\i_1_reg_392_reg_n_4_[3] ),
        .I1(\i_1_reg_392_reg_n_4_[1] ),
        .I2(\i_1_reg_392_reg_n_4_[0] ),
        .I3(\i_1_reg_392_reg_n_4_[2] ),
        .I4(\i_1_reg_392_reg_n_4_[4] ),
        .I5(\i_1_reg_392_reg_n_4_[5] ),
        .O(i_2_fu_704_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_1937[6]_i_1 
       (.I0(\i_2_reg_1937[10]_i_2_n_4 ),
        .I1(\i_1_reg_392_reg_n_4_[6] ),
        .O(i_2_fu_704_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_1937[7]_i_1 
       (.I0(\i_2_reg_1937[10]_i_2_n_4 ),
        .I1(\i_1_reg_392_reg_n_4_[6] ),
        .I2(\i_1_reg_392_reg_n_4_[7] ),
        .O(i_2_fu_704_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_1937[8]_i_1 
       (.I0(\i_1_reg_392_reg_n_4_[6] ),
        .I1(\i_2_reg_1937[10]_i_2_n_4 ),
        .I2(\i_1_reg_392_reg_n_4_[7] ),
        .I3(\i_1_reg_392_reg_n_4_[8] ),
        .O(i_2_fu_704_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_1937[9]_i_1 
       (.I0(\i_1_reg_392_reg_n_4_[7] ),
        .I1(\i_2_reg_1937[10]_i_2_n_4 ),
        .I2(\i_1_reg_392_reg_n_4_[6] ),
        .I3(\i_1_reg_392_reg_n_4_[8] ),
        .I4(\i_1_reg_392_reg_n_4_[9] ),
        .O(i_2_fu_704_p2[9]));
  FDRE \i_2_reg_1937_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_fu_704_p2[0]),
        .Q(i_2_reg_1937[0]),
        .R(1'b0));
  FDRE \i_2_reg_1937_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_fu_704_p2[10]),
        .Q(i_2_reg_1937[10]),
        .R(1'b0));
  FDRE \i_2_reg_1937_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_fu_704_p2[1]),
        .Q(i_2_reg_1937[1]),
        .R(1'b0));
  FDRE \i_2_reg_1937_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_fu_704_p2[2]),
        .Q(i_2_reg_1937[2]),
        .R(1'b0));
  FDRE \i_2_reg_1937_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_fu_704_p2[3]),
        .Q(i_2_reg_1937[3]),
        .R(1'b0));
  FDRE \i_2_reg_1937_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_fu_704_p2[4]),
        .Q(i_2_reg_1937[4]),
        .R(1'b0));
  FDRE \i_2_reg_1937_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_fu_704_p2[5]),
        .Q(i_2_reg_1937[5]),
        .R(1'b0));
  FDRE \i_2_reg_1937_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_fu_704_p2[6]),
        .Q(i_2_reg_1937[6]),
        .R(1'b0));
  FDRE \i_2_reg_1937_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_fu_704_p2[7]),
        .Q(i_2_reg_1937[7]),
        .R(1'b0));
  FDRE \i_2_reg_1937_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_fu_704_p2[8]),
        .Q(i_2_reg_1937[8]),
        .R(1'b0));
  FDRE \i_2_reg_1937_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_2_fu_704_p2[9]),
        .Q(i_2_reg_1937[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h5D510C00)) 
    \i_reg_370[0]_i_1 
       (.I0(ap_NS_fsm134_out),
        .I1(ce0370_out__0),
        .I2(\icmp_ln331_reg_1875_reg_n_4_[0] ),
        .I3(select_ln331_1_reg_1889),
        .I4(\i_reg_370_reg_n_4_[0] ),
        .O(\i_reg_370[0]_i_1_n_4 ));
  FDRE \i_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_reg_370[0]_i_1_n_4 ),
        .Q(\i_reg_370_reg_n_4_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln1494_1_fu_973_p2_carry
       (.CI(icmp_ln1494_1_fu_973_p2_carry_i_1_n_4),
        .CI_TOP(1'b0),
        .CO({icmp_ln1494_1_fu_973_p2_carry_n_4,icmp_ln1494_1_fu_973_p2_carry_n_5,icmp_ln1494_1_fu_973_p2_carry_n_6,icmp_ln1494_1_fu_973_p2_carry_n_7,icmp_ln1494_1_fu_973_p2_carry_n_8,icmp_ln1494_1_fu_973_p2_carry_n_9,icmp_ln1494_1_fu_973_p2_carry_n_10,icmp_ln1494_1_fu_973_p2_carry_n_11}),
        .DI({icmp_ln1494_1_fu_973_p2_carry_i_2_n_4,icmp_ln1494_1_fu_973_p2_carry_i_3_n_4,icmp_ln1494_1_fu_973_p2_carry_i_4_n_4,icmp_ln1494_1_fu_973_p2_carry_i_5_n_4,icmp_ln1494_1_fu_973_p2_carry_i_6_n_4,icmp_ln1494_1_fu_973_p2_carry_i_7_n_4,icmp_ln1494_1_fu_973_p2_carry_i_8_n_4,icmp_ln1494_1_fu_973_p2_carry_i_9_n_4}),
        .O(NLW_icmp_ln1494_1_fu_973_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln1494_1_fu_973_p2_carry_i_10_n_4,icmp_ln1494_1_fu_973_p2_carry_i_11_n_4,icmp_ln1494_1_fu_973_p2_carry_i_12_n_4,icmp_ln1494_1_fu_973_p2_carry_i_13_n_4,icmp_ln1494_1_fu_973_p2_carry_i_14_n_4,icmp_ln1494_1_fu_973_p2_carry_i_15_n_4,icmp_ln1494_1_fu_973_p2_carry_i_16_n_4,icmp_ln1494_1_fu_973_p2_carry_i_17_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln1494_1_fu_973_p2_carry__0
       (.CI(icmp_ln1494_1_fu_973_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({icmp_ln1494_1_fu_973_p2_carry__0_n_4,icmp_ln1494_1_fu_973_p2_carry__0_n_5,icmp_ln1494_1_fu_973_p2_carry__0_n_6,icmp_ln1494_1_fu_973_p2_carry__0_n_7,icmp_ln1494_1_fu_973_p2_carry__0_n_8,icmp_ln1494_1_fu_973_p2_carry__0_n_9,icmp_ln1494_1_fu_973_p2_carry__0_n_10,icmp_ln1494_1_fu_973_p2_carry__0_n_11}),
        .DI({\indexx_pre_comp_V_reg_594_reg_n_4_[33] ,1'b0,\indexx_pre_comp_V_reg_594_reg_n_4_[29] ,1'b0,1'b0,1'b0,icmp_ln1494_1_fu_973_p2_carry__0_i_1_n_4,icmp_ln1494_1_fu_973_p2_carry__0_i_2_n_4}),
        .O(NLW_icmp_ln1494_1_fu_973_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({icmp_ln1494_1_fu_973_p2_carry__0_i_3_n_4,icmp_ln1494_1_fu_973_p2_carry__0_i_4_n_4,icmp_ln1494_1_fu_973_p2_carry__0_i_5_n_4,icmp_ln1494_1_fu_973_p2_carry__0_i_6_n_4,icmp_ln1494_1_fu_973_p2_carry__0_i_7_n_4,icmp_ln1494_1_fu_973_p2_carry__0_i_8_n_4,icmp_ln1494_1_fu_973_p2_carry__0_i_9_n_4,icmp_ln1494_1_fu_973_p2_carry__0_i_10_n_4}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_1_fu_973_p2_carry__0_i_1
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[21] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[20] ),
        .O(icmp_ln1494_1_fu_973_p2_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_1_fu_973_p2_carry__0_i_10
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[18] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[19] ),
        .O(icmp_ln1494_1_fu_973_p2_carry__0_i_10_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_1_fu_973_p2_carry__0_i_2
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[19] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[18] ),
        .O(icmp_ln1494_1_fu_973_p2_carry__0_i_2_n_4));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1494_1_fu_973_p2_carry__0_i_3
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[32] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[33] ),
        .O(icmp_ln1494_1_fu_973_p2_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln1494_1_fu_973_p2_carry__0_i_4
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[30] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[31] ),
        .O(icmp_ln1494_1_fu_973_p2_carry__0_i_4_n_4));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1494_1_fu_973_p2_carry__0_i_5
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[28] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[29] ),
        .O(icmp_ln1494_1_fu_973_p2_carry__0_i_5_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln1494_1_fu_973_p2_carry__0_i_6
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[26] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[27] ),
        .O(icmp_ln1494_1_fu_973_p2_carry__0_i_6_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln1494_1_fu_973_p2_carry__0_i_7
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[24] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[25] ),
        .O(icmp_ln1494_1_fu_973_p2_carry__0_i_7_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln1494_1_fu_973_p2_carry__0_i_8
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[22] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[23] ),
        .O(icmp_ln1494_1_fu_973_p2_carry__0_i_8_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_1_fu_973_p2_carry__0_i_9
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[20] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[21] ),
        .O(icmp_ln1494_1_fu_973_p2_carry__0_i_9_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln1494_1_fu_973_p2_carry__1
       (.CI(icmp_ln1494_1_fu_973_p2_carry__0_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln1494_1_fu_973_p2_carry__1_CO_UNCONNECTED[7:4],icmp_ln1494_1_fu_973_p2,icmp_ln1494_1_fu_973_p2_carry__1_n_9,icmp_ln1494_1_fu_973_p2_carry__1_n_10,icmp_ln1494_1_fu_973_p2_carry__1_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,icmp_ln1494_1_fu_973_p2_carry__1_i_1_n_4,icmp_ln1494_1_fu_973_p2_carry__1_i_2_n_4,icmp_ln1494_1_fu_973_p2_carry__1_i_3_n_4,icmp_ln1494_1_fu_973_p2_carry__1_i_4_n_4}),
        .O(NLW_icmp_ln1494_1_fu_973_p2_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,icmp_ln1494_1_fu_973_p2_carry__1_i_5_n_4,icmp_ln1494_1_fu_973_p2_carry__1_i_6_n_4,icmp_ln1494_1_fu_973_p2_carry__1_i_7_n_4,icmp_ln1494_1_fu_973_p2_carry__1_i_8_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1494_1_fu_973_p2_carry__1_i_1
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[40] ),
        .I1(tmp_6_fu_979_p3),
        .O(icmp_ln1494_1_fu_973_p2_carry__1_i_1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_1_fu_973_p2_carry__1_i_2
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[39] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[38] ),
        .O(icmp_ln1494_1_fu_973_p2_carry__1_i_2_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_1_fu_973_p2_carry__1_i_3
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[37] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[36] ),
        .O(icmp_ln1494_1_fu_973_p2_carry__1_i_3_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_1_fu_973_p2_carry__1_i_4
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[35] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[34] ),
        .O(icmp_ln1494_1_fu_973_p2_carry__1_i_4_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_1_fu_973_p2_carry__1_i_5
       (.I0(tmp_6_fu_979_p3),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[40] ),
        .O(icmp_ln1494_1_fu_973_p2_carry__1_i_5_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_1_fu_973_p2_carry__1_i_6
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[38] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[39] ),
        .O(icmp_ln1494_1_fu_973_p2_carry__1_i_6_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_1_fu_973_p2_carry__1_i_7
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[36] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[37] ),
        .O(icmp_ln1494_1_fu_973_p2_carry__1_i_7_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_1_fu_973_p2_carry__1_i_8
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[34] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[35] ),
        .O(icmp_ln1494_1_fu_973_p2_carry__1_i_8_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_1_fu_973_p2_carry_i_1
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[1] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[0] ),
        .O(icmp_ln1494_1_fu_973_p2_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_1_fu_973_p2_carry_i_10
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[16] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[17] ),
        .O(icmp_ln1494_1_fu_973_p2_carry_i_10_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_1_fu_973_p2_carry_i_11
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[14] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[15] ),
        .O(icmp_ln1494_1_fu_973_p2_carry_i_11_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_1_fu_973_p2_carry_i_12
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[12] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[13] ),
        .O(icmp_ln1494_1_fu_973_p2_carry_i_12_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_1_fu_973_p2_carry_i_13
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[10] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[11] ),
        .O(icmp_ln1494_1_fu_973_p2_carry_i_13_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_1_fu_973_p2_carry_i_14
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[8] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[9] ),
        .O(icmp_ln1494_1_fu_973_p2_carry_i_14_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_1_fu_973_p2_carry_i_15
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[6] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[7] ),
        .O(icmp_ln1494_1_fu_973_p2_carry_i_15_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_1_fu_973_p2_carry_i_16
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[4] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[5] ),
        .O(icmp_ln1494_1_fu_973_p2_carry_i_16_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_1_fu_973_p2_carry_i_17
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[2] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[3] ),
        .O(icmp_ln1494_1_fu_973_p2_carry_i_17_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_1_fu_973_p2_carry_i_2
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[17] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[16] ),
        .O(icmp_ln1494_1_fu_973_p2_carry_i_2_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_1_fu_973_p2_carry_i_3
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[15] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[14] ),
        .O(icmp_ln1494_1_fu_973_p2_carry_i_3_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_1_fu_973_p2_carry_i_4
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[13] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[12] ),
        .O(icmp_ln1494_1_fu_973_p2_carry_i_4_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_1_fu_973_p2_carry_i_5
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[11] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[10] ),
        .O(icmp_ln1494_1_fu_973_p2_carry_i_5_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_1_fu_973_p2_carry_i_6
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[9] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[8] ),
        .O(icmp_ln1494_1_fu_973_p2_carry_i_6_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_1_fu_973_p2_carry_i_7
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[7] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[6] ),
        .O(icmp_ln1494_1_fu_973_p2_carry_i_7_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_1_fu_973_p2_carry_i_8
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[5] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[4] ),
        .O(icmp_ln1494_1_fu_973_p2_carry_i_8_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_1_fu_973_p2_carry_i_9
       (.I0(\indexx_pre_comp_V_reg_594_reg_n_4_[3] ),
        .I1(\indexx_pre_comp_V_reg_594_reg_n_4_[2] ),
        .O(icmp_ln1494_1_fu_973_p2_carry_i_9_n_4));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln1494_fu_748_p2_carry
       (.CI(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_82),
        .CI_TOP(1'b0),
        .CO({icmp_ln1494_fu_748_p2_carry_n_4,icmp_ln1494_fu_748_p2_carry_n_5,icmp_ln1494_fu_748_p2_carry_n_6,icmp_ln1494_fu_748_p2_carry_n_7,icmp_ln1494_fu_748_p2_carry_n_8,icmp_ln1494_fu_748_p2_carry_n_9,icmp_ln1494_fu_748_p2_carry_n_10,icmp_ln1494_fu_748_p2_carry_n_11}),
        .DI({grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_74,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_75,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_76,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_77,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_78,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_79,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_80,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_81}),
        .O(NLW_icmp_ln1494_fu_748_p2_carry_O_UNCONNECTED[7:0]),
        .S({grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_66,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_67,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_68,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_69,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_70,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_71,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_72,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_73}));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln1494_fu_748_p2_carry__0
       (.CI(icmp_ln1494_fu_748_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({icmp_ln1494_fu_748_p2_carry__0_n_4,icmp_ln1494_fu_748_p2_carry__0_n_5,icmp_ln1494_fu_748_p2_carry__0_n_6,icmp_ln1494_fu_748_p2_carry__0_n_7,icmp_ln1494_fu_748_p2_carry__0_n_8,icmp_ln1494_fu_748_p2_carry__0_n_9,icmp_ln1494_fu_748_p2_carry__0_n_10,icmp_ln1494_fu_748_p2_carry__0_n_11}),
        .DI({grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[33],grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_62,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_63,1'b0,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[25],1'b0,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_64,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_65}),
        .O(NLW_icmp_ln1494_fu_748_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_46,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_47,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_48,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_49,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_50,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_51,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_52,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_53}));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln1494_fu_748_p2_carry__1
       (.CI(icmp_ln1494_fu_748_p2_carry__0_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln1494_fu_748_p2_carry__1_CO_UNCONNECTED[7:4],icmp_ln1494_fu_748_p2,icmp_ln1494_fu_748_p2_carry__1_n_9,icmp_ln1494_fu_748_p2_carry__1_n_10,icmp_ln1494_fu_748_p2_carry__1_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_58,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_59,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_60,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_61}),
        .O(NLW_icmp_ln1494_fu_748_p2_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_54,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_55,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_56,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_57}));
  FDRE \icmp_ln1494_reg_1968_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(icmp_ln1494_fu_748_p2),
        .Q(icmp_ln1494_reg_1968),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hBB88BB08)) 
    \icmp_ln331_reg_1875[0]_i_1 
       (.I0(icmp_ln331_fu_609_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\icmp_ln331_reg_1875_reg_n_4_[0] ),
        .I4(img_src_data_empty_n),
        .O(\icmp_ln331_reg_1875[0]_i_1_n_4 ));
  FDRE \icmp_ln331_reg_1875_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln331_reg_1875[0]_i_1_n_4 ),
        .Q(\icmp_ln331_reg_1875_reg_n_4_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \icmp_ln381_reg_1933[0]_i_1 
       (.I0(\icmp_ln381_reg_1933[0]_i_2_n_4 ),
        .I1(\icmp_ln381_reg_1933[0]_i_3_n_4 ),
        .I2(\icmp_ln381_reg_1933[0]_i_4_n_4 ),
        .I3(ap_CS_fsm_state6),
        .I4(\icmp_ln381_reg_1933_reg[0]_0 ),
        .O(\icmp_ln381_reg_1933[0]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \icmp_ln381_reg_1933[0]_i_2 
       (.I0(\i_1_reg_392_reg_n_4_[6] ),
        .I1(\i_1_reg_392_reg_n_4_[7] ),
        .I2(\i_1_reg_392_reg_n_4_[8] ),
        .O(\icmp_ln381_reg_1933[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h0101000100000000)) 
    \icmp_ln381_reg_1933[0]_i_3 
       (.I0(\i_1_reg_392_reg_n_4_[2] ),
        .I1(\i_1_reg_392_reg_n_4_[0] ),
        .I2(\i_1_reg_392_reg_n_4_[1] ),
        .I3(\i_1_reg_392_reg_n_4_[5] ),
        .I4(\i_1_reg_392_reg_n_4_[3] ),
        .I5(\i_1_reg_392_reg_n_4_[4] ),
        .O(\icmp_ln381_reg_1933[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \icmp_ln381_reg_1933[0]_i_4 
       (.I0(\i_1_reg_392_reg_n_4_[8] ),
        .I1(\i_1_reg_392_reg_n_4_[9] ),
        .I2(\i_1_reg_392_reg_n_4_[5] ),
        .I3(\i_1_reg_392_reg_n_4_[7] ),
        .I4(ap_CS_fsm_state6),
        .I5(\i_1_reg_392_reg_n_4_[10] ),
        .O(\icmp_ln381_reg_1933[0]_i_4_n_4 ));
  FDRE \icmp_ln381_reg_1933_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln381_reg_1933[0]_i_1_n_4 ),
        .Q(\icmp_ln381_reg_1933_reg[0]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln388_reg_2020[0]_i_10 
       (.I0(add_ln388_reg_2024_reg[4]),
        .I1(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_4),
        .I4(\j_1_reg_439_reg_n_4_[4] ),
        .O(ap_phi_mux_j_1_phi_fu_443_p4__43[4]));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \icmp_ln388_reg_2020[0]_i_11 
       (.I0(add_ln388_reg_2024_reg[6]),
        .I1(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_4),
        .I4(\j_1_reg_439_reg_n_4_[6] ),
        .O(\icmp_ln388_reg_2020[0]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h0A0F0C0C0A0F0F0F)) 
    \icmp_ln388_reg_2020[0]_i_12 
       (.I0(add_ln388_reg_2024_reg[4]),
        .I1(\j_1_reg_439_reg_n_4_[4] ),
        .I2(ap_phi_mux_j_1_phi_fu_443_p4__43[5]),
        .I3(add_ln388_reg_2024_reg[3]),
        .I4(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I5(\j_1_reg_439_reg_n_4_[3] ),
        .O(\icmp_ln388_reg_2020[0]_i_12_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \icmp_ln388_reg_2020[0]_i_13 
       (.I0(\j_1_reg_439_reg_n_4_[1] ),
        .I1(add_ln388_reg_2024_reg[1]),
        .I2(\j_1_reg_439_reg_n_4_[0] ),
        .I3(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I4(add_ln388_reg_2024_reg[0]),
        .O(\icmp_ln388_reg_2020[0]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \icmp_ln388_reg_2020[0]_i_2 
       (.I0(ap_phi_mux_j_1_phi_fu_443_p4__43[8]),
        .I1(ap_phi_mux_j_1_phi_fu_443_p4__43[9]),
        .I2(ap_phi_mux_j_1_phi_fu_443_p4__43[5]),
        .I3(ap_phi_mux_j_1_phi_fu_443_p4__43[7]),
        .I4(\icmp_ln388_reg_2020[0]_i_7_n_4 ),
        .I5(\icmp_ln388_reg_2020[0]_i_8_n_4 ),
        .O(icmp_ln388_fu_811_p2));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln388_reg_2020[0]_i_3 
       (.I0(add_ln388_reg_2024_reg[8]),
        .I1(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_4),
        .I4(\j_1_reg_439_reg_n_4_[8] ),
        .O(ap_phi_mux_j_1_phi_fu_443_p4__43[8]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln388_reg_2020[0]_i_4 
       (.I0(add_ln388_reg_2024_reg[9]),
        .I1(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_4),
        .I4(\j_1_reg_439_reg_n_4_[9] ),
        .O(ap_phi_mux_j_1_phi_fu_443_p4__43[9]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln388_reg_2020[0]_i_5 
       (.I0(add_ln388_reg_2024_reg[5]),
        .I1(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_4),
        .I4(\j_1_reg_439_reg_n_4_[5] ),
        .O(ap_phi_mux_j_1_phi_fu_443_p4__43[5]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln388_reg_2020[0]_i_6 
       (.I0(add_ln388_reg_2024_reg[7]),
        .I1(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_4),
        .I4(\j_1_reg_439_reg_n_4_[7] ),
        .O(ap_phi_mux_j_1_phi_fu_443_p4__43[7]));
  LUT6 #(
    .INIT(64'h0000000000004540)) 
    \icmp_ln388_reg_2020[0]_i_7 
       (.I0(ap_phi_mux_j_1_phi_fu_443_p4__43[1]),
        .I1(add_ln388_reg_2024_reg[10]),
        .I2(ap_phi_mux_j_1_phi_fu_443_p41__0),
        .I3(\j_1_reg_439_reg_n_4_[10] ),
        .I4(ap_phi_mux_j_1_phi_fu_443_p4__43[2]),
        .I5(ap_phi_mux_j_1_phi_fu_443_p4__43[4]),
        .O(\icmp_ln388_reg_2020[0]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h000000008A000000)) 
    \icmp_ln388_reg_2020[0]_i_8 
       (.I0(ap_phi_mux_j_1_phi_fu_443_p4__43[8]),
        .I1(\icmp_ln388_reg_2020[0]_i_11_n_4 ),
        .I2(ap_phi_mux_j_1_phi_fu_443_p4__43[7]),
        .I3(\icmp_ln388_reg_2020[0]_i_12_n_4 ),
        .I4(\icmp_ln388_reg_2020[0]_i_13_n_4 ),
        .I5(ap_phi_mux_j_1_phi_fu_443_p4__43[2]),
        .O(\icmp_ln388_reg_2020[0]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln388_reg_2020[0]_i_9 
       (.I0(add_ln388_reg_2024_reg[1]),
        .I1(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_4),
        .I4(\j_1_reg_439_reg_n_4_[1] ),
        .O(ap_phi_mux_j_1_phi_fu_443_p4__43[1]));
  FDRE \icmp_ln388_reg_2020_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1793_ce),
        .D(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .Q(\icmp_ln388_reg_2020_pp1_iter1_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \icmp_ln388_reg_2020_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln388_reg_2020_pp1_iter1_reg_reg_n_4_[0] ),
        .Q(\icmp_ln388_reg_2020_pp1_iter2_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \icmp_ln388_reg_2020_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1793_ce),
        .D(icmp_ln388_fu_811_p2),
        .Q(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h1FFF1000)) 
    \icmp_ln851_3_reg_2005[0]_i_1 
       (.I0(\icmp_ln851_3_reg_2005[0]_i_2_n_4 ),
        .I1(\icmp_ln851_3_reg_2005[0]_i_3_n_4 ),
        .I2(ap_CS_fsm_state8),
        .I3(p_Result_s_reg_1957),
        .I4(icmp_ln851_3_reg_2005),
        .O(\icmp_ln851_3_reg_2005[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \icmp_ln851_3_reg_2005[0]_i_10 
       (.I0(zext_ln703_reg_1928[0]),
        .I1(sub_ln851_fu_784_p2[0]),
        .I2(zext_ln703_reg_1928[1]),
        .I3(sub_ln851_fu_784_p2[1]),
        .O(\icmp_ln851_3_reg_2005[0]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \icmp_ln851_3_reg_2005[0]_i_11 
       (.I0(zext_ln703_reg_1928[3]),
        .I1(sub_ln851_fu_784_p2[3]),
        .I2(zext_ln703_reg_1928[4]),
        .I3(sub_ln851_fu_784_p2[4]),
        .O(\icmp_ln851_3_reg_2005[0]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \icmp_ln851_3_reg_2005[0]_i_12 
       (.I0(zext_ln703_reg_1928[2]),
        .I1(sub_ln851_fu_784_p2[2]),
        .I2(zext_ln703_reg_1928[5]),
        .I3(sub_ln851_fu_784_p2[5]),
        .O(\icmp_ln851_3_reg_2005[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \icmp_ln851_3_reg_2005[0]_i_2 
       (.I0(\icmp_ln851_3_reg_2005[0]_i_4_n_4 ),
        .I1(zext_ln703_reg_1928[15]),
        .I2(sub_ln851_fu_784_p2[15]),
        .I3(zext_ln703_reg_1928[16]),
        .I4(sub_ln851_fu_784_p2[16]),
        .I5(\icmp_ln851_3_reg_2005[0]_i_5_n_4 ),
        .O(\icmp_ln851_3_reg_2005[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \icmp_ln851_3_reg_2005[0]_i_3 
       (.I0(\icmp_ln851_3_reg_2005[0]_i_6_n_4 ),
        .I1(\icmp_ln851_3_reg_2005[0]_i_7_n_4 ),
        .I2(sub_ln851_fu_784_p2[20]),
        .I3(zext_ln703_reg_1928[20]),
        .I4(zext_ln703_reg_1928[19]),
        .I5(sub_ln851_fu_784_p2[19]),
        .O(\icmp_ln851_3_reg_2005[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \icmp_ln851_3_reg_2005[0]_i_4 
       (.I0(zext_ln703_reg_1928[12]),
        .I1(sub_ln851_fu_784_p2[12]),
        .I2(zext_ln703_reg_1928[13]),
        .I3(sub_ln851_fu_784_p2[13]),
        .O(\icmp_ln851_3_reg_2005[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \icmp_ln851_3_reg_2005[0]_i_5 
       (.I0(zext_ln703_reg_1928[14]),
        .I1(sub_ln851_fu_784_p2[14]),
        .I2(zext_ln703_reg_1928[17]),
        .I3(sub_ln851_fu_784_p2[17]),
        .O(\icmp_ln851_3_reg_2005[0]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \icmp_ln851_3_reg_2005[0]_i_6 
       (.I0(\icmp_ln851_3_reg_2005[0]_i_8_n_4 ),
        .I1(sub_ln851_fu_784_p2[9]),
        .I2(zext_ln703_reg_1928[9]),
        .I3(sub_ln851_fu_784_p2[11]),
        .I4(zext_ln703_reg_1928[11]),
        .O(\icmp_ln851_3_reg_2005[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \icmp_ln851_3_reg_2005[0]_i_7 
       (.I0(\icmp_ln851_3_reg_2005[0]_i_9_n_4 ),
        .I1(\icmp_ln851_3_reg_2005[0]_i_10_n_4 ),
        .I2(\icmp_ln851_3_reg_2005[0]_i_11_n_4 ),
        .I3(\icmp_ln851_3_reg_2005[0]_i_12_n_4 ),
        .I4(sub_ln851_fu_784_p2[18]),
        .I5(zext_ln703_reg_1928[18]),
        .O(\icmp_ln851_3_reg_2005[0]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln851_3_reg_2005[0]_i_8 
       (.I0(sub_ln851_fu_784_p2[21]),
        .I1(zext_ln703_reg_1928[21]),
        .I2(sub_ln851_fu_784_p2[7]),
        .I3(zext_ln703_reg_1928[7]),
        .I4(zext_ln703_reg_1928[8]),
        .I5(sub_ln851_fu_784_p2[8]),
        .O(\icmp_ln851_3_reg_2005[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \icmp_ln851_3_reg_2005[0]_i_9 
       (.I0(zext_ln703_reg_1928[10]),
        .I1(sub_ln851_fu_784_p2[10]),
        .I2(zext_ln703_reg_1928[6]),
        .I3(sub_ln851_fu_784_p2[6]),
        .O(\icmp_ln851_3_reg_2005[0]_i_9_n_4 ));
  FDRE \icmp_ln851_3_reg_2005_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln851_3_reg_2005[0]_i_1_n_4 ),
        .Q(icmp_ln851_3_reg_2005),
        .R(1'b0));
  CARRY8 icmp_ln874_1_fu_1691_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({icmp_ln874_1_fu_1691_p2_carry_n_4,icmp_ln874_1_fu_1691_p2_carry_n_5,icmp_ln874_1_fu_1691_p2_carry_n_6,icmp_ln874_1_fu_1691_p2_carry_n_7,icmp_ln874_1_fu_1691_p2_carry_n_8,icmp_ln874_1_fu_1691_p2_carry_n_9,icmp_ln874_1_fu_1691_p2_carry_n_10,icmp_ln874_1_fu_1691_p2_carry_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln874_1_fu_1691_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln874_1_fu_1691_p2_carry_i_1_n_4,icmp_ln874_1_fu_1691_p2_carry_i_2_n_4,icmp_ln874_1_fu_1691_p2_carry_i_3_n_4,icmp_ln874_1_fu_1691_p2_carry_i_4_n_4,icmp_ln874_1_fu_1691_p2_carry_i_5_n_4,icmp_ln874_1_fu_1691_p2_carry_i_6_n_4,icmp_ln874_1_fu_1691_p2_carry_i_7_n_4,icmp_ln874_1_fu_1691_p2_carry_i_8_n_4}));
  CARRY8 icmp_ln874_1_fu_1691_p2_carry__0
       (.CI(icmp_ln874_1_fu_1691_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln874_1_fu_1691_p2_carry__0_CO_UNCONNECTED[7:3],icmp_ln874_1_fu_1691_p2,icmp_ln874_1_fu_1691_p2_carry__0_n_10,icmp_ln874_1_fu_1691_p2_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln874_1_fu_1691_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln874_1_fu_1691_p2_carry__0_i_1_n_4,icmp_ln874_1_fu_1691_p2_carry__0_i_2_n_4,icmp_ln874_1_fu_1691_p2_carry__0_i_3_n_4}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln874_1_fu_1691_p2_carry__0_i_1
       (.I0(op2_assign_1_reg_1999[31]),
        .I1(op2_assign_1_reg_1999[30]),
        .O(icmp_ln874_1_fu_1691_p2_carry__0_i_1_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_1_fu_1691_p2_carry__0_i_2
       (.I0(op2_assign_1_reg_1999[29]),
        .I1(op2_assign_1_reg_1999[28]),
        .I2(op2_assign_1_reg_1999[27]),
        .O(icmp_ln874_1_fu_1691_p2_carry__0_i_2_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_1_fu_1691_p2_carry__0_i_3
       (.I0(op2_assign_1_reg_1999[26]),
        .I1(op2_assign_1_reg_1999[25]),
        .I2(op2_assign_1_reg_1999[24]),
        .O(icmp_ln874_1_fu_1691_p2_carry__0_i_3_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_1_fu_1691_p2_carry_i_1
       (.I0(op2_assign_1_reg_1999[23]),
        .I1(op2_assign_1_reg_1999[22]),
        .I2(op2_assign_1_reg_1999[21]),
        .O(icmp_ln874_1_fu_1691_p2_carry_i_1_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_1_fu_1691_p2_carry_i_2
       (.I0(op2_assign_1_reg_1999[20]),
        .I1(op2_assign_1_reg_1999[19]),
        .I2(op2_assign_1_reg_1999[18]),
        .O(icmp_ln874_1_fu_1691_p2_carry_i_2_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_1_fu_1691_p2_carry_i_3
       (.I0(op2_assign_1_reg_1999[17]),
        .I1(op2_assign_1_reg_1999[16]),
        .I2(op2_assign_1_reg_1999[15]),
        .O(icmp_ln874_1_fu_1691_p2_carry_i_3_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_1_fu_1691_p2_carry_i_4
       (.I0(op2_assign_1_reg_1999[14]),
        .I1(op2_assign_1_reg_1999[13]),
        .I2(op2_assign_1_reg_1999[12]),
        .O(icmp_ln874_1_fu_1691_p2_carry_i_4_n_4));
  LUT5 #(
    .INIT(32'h21000021)) 
    icmp_ln874_1_fu_1691_p2_carry_i_5
       (.I0(op2_assign_1_reg_1999[9]),
        .I1(op2_assign_1_reg_1999[11]),
        .I2(zext_ln874_fu_1677_p1[9]),
        .I3(op2_assign_1_reg_1999[10]),
        .I4(zext_ln874_fu_1677_p1[10]),
        .O(icmp_ln874_1_fu_1691_p2_carry_i_5_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln874_1_fu_1691_p2_carry_i_6
       (.I0(zext_ln874_fu_1677_p1[6]),
        .I1(op2_assign_1_reg_1999[6]),
        .I2(op2_assign_1_reg_1999[7]),
        .I3(zext_ln874_fu_1677_p1[7]),
        .I4(op2_assign_1_reg_1999[8]),
        .I5(zext_ln874_fu_1677_p1[8]),
        .O(icmp_ln874_1_fu_1691_p2_carry_i_6_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln874_1_fu_1691_p2_carry_i_7
       (.I0(zext_ln874_fu_1677_p1[3]),
        .I1(op2_assign_1_reg_1999[3]),
        .I2(op2_assign_1_reg_1999[4]),
        .I3(zext_ln874_fu_1677_p1[4]),
        .I4(op2_assign_1_reg_1999[5]),
        .I5(zext_ln874_fu_1677_p1[5]),
        .O(icmp_ln874_1_fu_1691_p2_carry_i_7_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln874_1_fu_1691_p2_carry_i_8
       (.I0(zext_ln874_fu_1677_p1[0]),
        .I1(op2_assign_1_reg_1999[0]),
        .I2(op2_assign_1_reg_1999[1]),
        .I3(zext_ln874_fu_1677_p1[1]),
        .I4(op2_assign_1_reg_1999[2]),
        .I5(zext_ln874_fu_1677_p1[2]),
        .O(icmp_ln874_1_fu_1691_p2_carry_i_8_n_4));
  CARRY8 icmp_ln874_2_fu_904_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({icmp_ln874_2_fu_904_p2_carry_n_4,icmp_ln874_2_fu_904_p2_carry_n_5,icmp_ln874_2_fu_904_p2_carry_n_6,icmp_ln874_2_fu_904_p2_carry_n_7,icmp_ln874_2_fu_904_p2_carry_n_8,icmp_ln874_2_fu_904_p2_carry_n_9,icmp_ln874_2_fu_904_p2_carry_n_10,icmp_ln874_2_fu_904_p2_carry_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln874_2_fu_904_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln874_2_fu_904_p2_carry_i_1_n_4,icmp_ln874_2_fu_904_p2_carry_i_2_n_4,icmp_ln874_2_fu_904_p2_carry_i_3_n_4,icmp_ln874_2_fu_904_p2_carry_i_4_n_4,icmp_ln874_2_fu_904_p2_carry_i_5_n_4,icmp_ln874_2_fu_904_p2_carry_i_6_n_4,icmp_ln874_2_fu_904_p2_carry_i_7_n_4,icmp_ln874_2_fu_904_p2_carry_i_8_n_4}));
  CARRY8 icmp_ln874_2_fu_904_p2_carry__0
       (.CI(icmp_ln874_2_fu_904_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln874_2_fu_904_p2_carry__0_CO_UNCONNECTED[7:3],icmp_ln874_2_fu_904_p2,icmp_ln874_2_fu_904_p2_carry__0_n_10,icmp_ln874_2_fu_904_p2_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln874_2_fu_904_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln874_2_fu_904_p2_carry__0_i_1_n_4,icmp_ln874_2_fu_904_p2_carry__0_i_2_n_4,icmp_ln874_2_fu_904_p2_carry__0_i_3_n_4}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln874_2_fu_904_p2_carry__0_i_1
       (.I0(op2_assign_reg_1980[31]),
        .I1(op2_assign_reg_1980[30]),
        .O(icmp_ln874_2_fu_904_p2_carry__0_i_1_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_2_fu_904_p2_carry__0_i_2
       (.I0(op2_assign_reg_1980[28]),
        .I1(op2_assign_reg_1980[29]),
        .I2(op2_assign_reg_1980[27]),
        .O(icmp_ln874_2_fu_904_p2_carry__0_i_2_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_2_fu_904_p2_carry__0_i_3
       (.I0(op2_assign_reg_1980[24]),
        .I1(op2_assign_reg_1980[25]),
        .I2(op2_assign_reg_1980[26]),
        .O(icmp_ln874_2_fu_904_p2_carry__0_i_3_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_2_fu_904_p2_carry_i_1
       (.I0(op2_assign_reg_1980[22]),
        .I1(op2_assign_reg_1980[23]),
        .I2(op2_assign_reg_1980[21]),
        .O(icmp_ln874_2_fu_904_p2_carry_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h41000A4B)) 
    icmp_ln874_2_fu_904_p2_carry_i_10
       (.I0(tmp_5_reg_1962),
        .I1(tmp_1_fu_871_p4[3]),
        .I2(op2_assign_reg_1980[3]),
        .I3(tmp_1_fu_871_p4[4]),
        .I4(op2_assign_reg_1980[4]),
        .O(icmp_ln874_2_fu_904_p2_carry_i_10_n_4));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h41000A4B)) 
    icmp_ln874_2_fu_904_p2_carry_i_11
       (.I0(tmp_5_reg_1962),
        .I1(tmp_1_fu_871_p4[0]),
        .I2(op2_assign_reg_1980[0]),
        .I3(tmp_1_fu_871_p4[1]),
        .I4(op2_assign_reg_1980[1]),
        .O(icmp_ln874_2_fu_904_p2_carry_i_11_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_2_fu_904_p2_carry_i_2
       (.I0(op2_assign_reg_1980[18]),
        .I1(op2_assign_reg_1980[19]),
        .I2(op2_assign_reg_1980[20]),
        .O(icmp_ln874_2_fu_904_p2_carry_i_2_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_2_fu_904_p2_carry_i_3
       (.I0(op2_assign_reg_1980[17]),
        .I1(op2_assign_reg_1980[16]),
        .I2(op2_assign_reg_1980[15]),
        .O(icmp_ln874_2_fu_904_p2_carry_i_3_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_2_fu_904_p2_carry_i_4
       (.I0(op2_assign_reg_1980[14]),
        .I1(op2_assign_reg_1980[13]),
        .I2(op2_assign_reg_1980[12]),
        .O(icmp_ln874_2_fu_904_p2_carry_i_4_n_4));
  LUT6 #(
    .INIT(64'h00210000000C002D)) 
    icmp_ln874_2_fu_904_p2_carry_i_5
       (.I0(tmp_1_fu_871_p4[9]),
        .I1(tmp_5_reg_1962),
        .I2(op2_assign_reg_1980[9]),
        .I3(op2_assign_reg_1980[11]),
        .I4(tmp_1_fu_871_p4[10]),
        .I5(op2_assign_reg_1980[10]),
        .O(icmp_ln874_2_fu_904_p2_carry_i_5_n_4));
  LUT4 #(
    .INIT(16'h208A)) 
    icmp_ln874_2_fu_904_p2_carry_i_6
       (.I0(icmp_ln874_2_fu_904_p2_carry_i_9_n_4),
        .I1(tmp_5_reg_1962),
        .I2(tmp_1_fu_871_p4[8]),
        .I3(op2_assign_reg_1980[8]),
        .O(icmp_ln874_2_fu_904_p2_carry_i_6_n_4));
  LUT4 #(
    .INIT(16'h208A)) 
    icmp_ln874_2_fu_904_p2_carry_i_7
       (.I0(icmp_ln874_2_fu_904_p2_carry_i_10_n_4),
        .I1(tmp_5_reg_1962),
        .I2(tmp_1_fu_871_p4[5]),
        .I3(op2_assign_reg_1980[5]),
        .O(icmp_ln874_2_fu_904_p2_carry_i_7_n_4));
  LUT4 #(
    .INIT(16'h208A)) 
    icmp_ln874_2_fu_904_p2_carry_i_8
       (.I0(icmp_ln874_2_fu_904_p2_carry_i_11_n_4),
        .I1(tmp_5_reg_1962),
        .I2(tmp_1_fu_871_p4[2]),
        .I3(op2_assign_reg_1980[2]),
        .O(icmp_ln874_2_fu_904_p2_carry_i_8_n_4));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h41000A4B)) 
    icmp_ln874_2_fu_904_p2_carry_i_9
       (.I0(tmp_5_reg_1962),
        .I1(tmp_1_fu_871_p4[6]),
        .I2(op2_assign_reg_1980[6]),
        .I3(tmp_1_fu_871_p4[7]),
        .I4(op2_assign_reg_1980[7]),
        .O(icmp_ln874_2_fu_904_p2_carry_i_9_n_4));
  FDRE \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln874_2_reg_2038_reg_n_4_[0] ),
        .Q(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln874_2_reg_2038_reg[0] 
       (.C(ap_clk),
        .CE(and_ln486_1_reg_20440),
        .D(icmp_ln874_2_fu_904_p2),
        .Q(\icmp_ln874_2_reg_2038_reg_n_4_[0] ),
        .R(1'b0));
  CARRY8 icmp_ln874_3_fu_914_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({icmp_ln874_3_fu_914_p2_carry_n_4,icmp_ln874_3_fu_914_p2_carry_n_5,icmp_ln874_3_fu_914_p2_carry_n_6,icmp_ln874_3_fu_914_p2_carry_n_7,icmp_ln874_3_fu_914_p2_carry_n_8,icmp_ln874_3_fu_914_p2_carry_n_9,icmp_ln874_3_fu_914_p2_carry_n_10,icmp_ln874_3_fu_914_p2_carry_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln874_3_fu_914_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln874_3_fu_914_p2_carry_i_1_n_4,icmp_ln874_3_fu_914_p2_carry_i_2_n_4,icmp_ln874_3_fu_914_p2_carry_i_3_n_4,icmp_ln874_3_fu_914_p2_carry_i_4_n_4,icmp_ln874_3_fu_914_p2_carry_i_5_n_4,icmp_ln874_3_fu_914_p2_carry_i_6_n_4,icmp_ln874_3_fu_914_p2_carry_i_7_n_4,icmp_ln874_3_fu_914_p2_carry_i_8_n_4}));
  CARRY8 icmp_ln874_3_fu_914_p2_carry__0
       (.CI(icmp_ln874_3_fu_914_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln874_3_fu_914_p2_carry__0_CO_UNCONNECTED[7:3],icmp_ln874_3_fu_914_p2,icmp_ln874_3_fu_914_p2_carry__0_n_10,icmp_ln874_3_fu_914_p2_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln874_3_fu_914_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln874_3_fu_914_p2_carry__0_i_1_n_4,icmp_ln874_3_fu_914_p2_carry__0_i_2_n_4,icmp_ln874_3_fu_914_p2_carry__0_i_3_n_4}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln874_3_fu_914_p2_carry__0_i_1
       (.I0(op2_assign_1_reg_1999[31]),
        .I1(op2_assign_1_reg_1999[30]),
        .O(icmp_ln874_3_fu_914_p2_carry__0_i_1_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_3_fu_914_p2_carry__0_i_2
       (.I0(op2_assign_1_reg_1999[29]),
        .I1(op2_assign_1_reg_1999[28]),
        .I2(op2_assign_1_reg_1999[27]),
        .O(icmp_ln874_3_fu_914_p2_carry__0_i_2_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_3_fu_914_p2_carry__0_i_3
       (.I0(op2_assign_1_reg_1999[26]),
        .I1(op2_assign_1_reg_1999[25]),
        .I2(op2_assign_1_reg_1999[24]),
        .O(icmp_ln874_3_fu_914_p2_carry__0_i_3_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_3_fu_914_p2_carry_i_1
       (.I0(op2_assign_1_reg_1999[23]),
        .I1(op2_assign_1_reg_1999[22]),
        .I2(op2_assign_1_reg_1999[21]),
        .O(icmp_ln874_3_fu_914_p2_carry_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h41000A4B)) 
    icmp_ln874_3_fu_914_p2_carry_i_10
       (.I0(tmp_5_reg_1962),
        .I1(tmp_1_fu_871_p4[3]),
        .I2(op2_assign_1_reg_1999[3]),
        .I3(tmp_1_fu_871_p4[4]),
        .I4(op2_assign_1_reg_1999[4]),
        .O(icmp_ln874_3_fu_914_p2_carry_i_10_n_4));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h41000A4B)) 
    icmp_ln874_3_fu_914_p2_carry_i_11
       (.I0(tmp_5_reg_1962),
        .I1(tmp_1_fu_871_p4[0]),
        .I2(op2_assign_1_reg_1999[0]),
        .I3(tmp_1_fu_871_p4[1]),
        .I4(op2_assign_1_reg_1999[1]),
        .O(icmp_ln874_3_fu_914_p2_carry_i_11_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_3_fu_914_p2_carry_i_2
       (.I0(op2_assign_1_reg_1999[20]),
        .I1(op2_assign_1_reg_1999[19]),
        .I2(op2_assign_1_reg_1999[18]),
        .O(icmp_ln874_3_fu_914_p2_carry_i_2_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_3_fu_914_p2_carry_i_3
       (.I0(op2_assign_1_reg_1999[17]),
        .I1(op2_assign_1_reg_1999[16]),
        .I2(op2_assign_1_reg_1999[15]),
        .O(icmp_ln874_3_fu_914_p2_carry_i_3_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_3_fu_914_p2_carry_i_4
       (.I0(op2_assign_1_reg_1999[14]),
        .I1(op2_assign_1_reg_1999[13]),
        .I2(op2_assign_1_reg_1999[12]),
        .O(icmp_ln874_3_fu_914_p2_carry_i_4_n_4));
  LUT6 #(
    .INIT(64'h00210000000C002D)) 
    icmp_ln874_3_fu_914_p2_carry_i_5
       (.I0(tmp_1_fu_871_p4[9]),
        .I1(tmp_5_reg_1962),
        .I2(op2_assign_1_reg_1999[9]),
        .I3(op2_assign_1_reg_1999[11]),
        .I4(tmp_1_fu_871_p4[10]),
        .I5(op2_assign_1_reg_1999[10]),
        .O(icmp_ln874_3_fu_914_p2_carry_i_5_n_4));
  LUT4 #(
    .INIT(16'h208A)) 
    icmp_ln874_3_fu_914_p2_carry_i_6
       (.I0(icmp_ln874_3_fu_914_p2_carry_i_9_n_4),
        .I1(tmp_5_reg_1962),
        .I2(tmp_1_fu_871_p4[8]),
        .I3(op2_assign_1_reg_1999[8]),
        .O(icmp_ln874_3_fu_914_p2_carry_i_6_n_4));
  LUT4 #(
    .INIT(16'h208A)) 
    icmp_ln874_3_fu_914_p2_carry_i_7
       (.I0(icmp_ln874_3_fu_914_p2_carry_i_10_n_4),
        .I1(tmp_5_reg_1962),
        .I2(tmp_1_fu_871_p4[5]),
        .I3(op2_assign_1_reg_1999[5]),
        .O(icmp_ln874_3_fu_914_p2_carry_i_7_n_4));
  LUT4 #(
    .INIT(16'h208A)) 
    icmp_ln874_3_fu_914_p2_carry_i_8
       (.I0(icmp_ln874_3_fu_914_p2_carry_i_11_n_4),
        .I1(tmp_5_reg_1962),
        .I2(tmp_1_fu_871_p4[2]),
        .I3(op2_assign_1_reg_1999[2]),
        .O(icmp_ln874_3_fu_914_p2_carry_i_8_n_4));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h41000A4B)) 
    icmp_ln874_3_fu_914_p2_carry_i_9
       (.I0(tmp_5_reg_1962),
        .I1(tmp_1_fu_871_p4[6]),
        .I2(op2_assign_1_reg_1999[6]),
        .I3(tmp_1_fu_871_p4[7]),
        .I4(op2_assign_1_reg_1999[7]),
        .O(icmp_ln874_3_fu_914_p2_carry_i_9_n_4));
  CARRY8 icmp_ln874_fu_1681_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({icmp_ln874_fu_1681_p2_carry_n_4,icmp_ln874_fu_1681_p2_carry_n_5,icmp_ln874_fu_1681_p2_carry_n_6,icmp_ln874_fu_1681_p2_carry_n_7,icmp_ln874_fu_1681_p2_carry_n_8,icmp_ln874_fu_1681_p2_carry_n_9,icmp_ln874_fu_1681_p2_carry_n_10,icmp_ln874_fu_1681_p2_carry_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln874_fu_1681_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln874_fu_1681_p2_carry_i_1_n_4,icmp_ln874_fu_1681_p2_carry_i_2_n_4,icmp_ln874_fu_1681_p2_carry_i_3_n_4,icmp_ln874_fu_1681_p2_carry_i_4_n_4,icmp_ln874_fu_1681_p2_carry_i_5_n_4,icmp_ln874_fu_1681_p2_carry_i_6_n_4,icmp_ln874_fu_1681_p2_carry_i_7_n_4,icmp_ln874_fu_1681_p2_carry_i_8_n_4}));
  CARRY8 icmp_ln874_fu_1681_p2_carry__0
       (.CI(icmp_ln874_fu_1681_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln874_fu_1681_p2_carry__0_CO_UNCONNECTED[7:3],icmp_ln874_fu_1681_p2,icmp_ln874_fu_1681_p2_carry__0_n_10,icmp_ln874_fu_1681_p2_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln874_fu_1681_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln874_fu_1681_p2_carry__0_i_1_n_4,icmp_ln874_fu_1681_p2_carry__0_i_2_n_4,icmp_ln874_fu_1681_p2_carry__0_i_3_n_4}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln874_fu_1681_p2_carry__0_i_1
       (.I0(op2_assign_reg_1980[31]),
        .I1(op2_assign_reg_1980[30]),
        .O(icmp_ln874_fu_1681_p2_carry__0_i_1_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_fu_1681_p2_carry__0_i_2
       (.I0(op2_assign_reg_1980[28]),
        .I1(op2_assign_reg_1980[29]),
        .I2(op2_assign_reg_1980[27]),
        .O(icmp_ln874_fu_1681_p2_carry__0_i_2_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_fu_1681_p2_carry__0_i_3
       (.I0(op2_assign_reg_1980[24]),
        .I1(op2_assign_reg_1980[25]),
        .I2(op2_assign_reg_1980[26]),
        .O(icmp_ln874_fu_1681_p2_carry__0_i_3_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_fu_1681_p2_carry_i_1
       (.I0(op2_assign_reg_1980[22]),
        .I1(op2_assign_reg_1980[23]),
        .I2(op2_assign_reg_1980[21]),
        .O(icmp_ln874_fu_1681_p2_carry_i_1_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_fu_1681_p2_carry_i_2
       (.I0(op2_assign_reg_1980[18]),
        .I1(op2_assign_reg_1980[19]),
        .I2(op2_assign_reg_1980[20]),
        .O(icmp_ln874_fu_1681_p2_carry_i_2_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_fu_1681_p2_carry_i_3
       (.I0(op2_assign_reg_1980[17]),
        .I1(op2_assign_reg_1980[16]),
        .I2(op2_assign_reg_1980[15]),
        .O(icmp_ln874_fu_1681_p2_carry_i_3_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln874_fu_1681_p2_carry_i_4
       (.I0(op2_assign_reg_1980[14]),
        .I1(op2_assign_reg_1980[13]),
        .I2(op2_assign_reg_1980[12]),
        .O(icmp_ln874_fu_1681_p2_carry_i_4_n_4));
  LUT5 #(
    .INIT(32'h09000009)) 
    icmp_ln874_fu_1681_p2_carry_i_5
       (.I0(zext_ln874_fu_1677_p1[9]),
        .I1(op2_assign_reg_1980[9]),
        .I2(op2_assign_reg_1980[11]),
        .I3(zext_ln874_fu_1677_p1[10]),
        .I4(op2_assign_reg_1980[10]),
        .O(icmp_ln874_fu_1681_p2_carry_i_5_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln874_fu_1681_p2_carry_i_6
       (.I0(zext_ln874_fu_1677_p1[6]),
        .I1(op2_assign_reg_1980[6]),
        .I2(zext_ln874_fu_1677_p1[7]),
        .I3(op2_assign_reg_1980[7]),
        .I4(zext_ln874_fu_1677_p1[8]),
        .I5(op2_assign_reg_1980[8]),
        .O(icmp_ln874_fu_1681_p2_carry_i_6_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln874_fu_1681_p2_carry_i_7
       (.I0(zext_ln874_fu_1677_p1[3]),
        .I1(op2_assign_reg_1980[3]),
        .I2(zext_ln874_fu_1677_p1[4]),
        .I3(op2_assign_reg_1980[4]),
        .I4(zext_ln874_fu_1677_p1[5]),
        .I5(op2_assign_reg_1980[5]),
        .O(icmp_ln874_fu_1681_p2_carry_i_7_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln874_fu_1681_p2_carry_i_8
       (.I0(zext_ln874_fu_1677_p1[0]),
        .I1(op2_assign_reg_1980[0]),
        .I2(zext_ln874_fu_1677_p1[1]),
        .I3(op2_assign_reg_1980[1]),
        .I4(zext_ln874_fu_1677_p1[2]),
        .I5(op2_assign_reg_1980[2]),
        .O(icmp_ln874_fu_1681_p2_carry_i_8_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln886_1_fu_1727_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln886_1_fu_1727_p2_carry_n_4,icmp_ln886_1_fu_1727_p2_carry_n_5,icmp_ln886_1_fu_1727_p2_carry_n_6,icmp_ln886_1_fu_1727_p2_carry_n_7,icmp_ln886_1_fu_1727_p2_carry_n_8,icmp_ln886_1_fu_1727_p2_carry_n_9,icmp_ln886_1_fu_1727_p2_carry_n_10,icmp_ln886_1_fu_1727_p2_carry_n_11}),
        .DI({icmp_ln886_1_fu_1727_p2_carry_i_1_n_4,icmp_ln886_1_fu_1727_p2_carry_i_2_n_4,icmp_ln886_1_fu_1727_p2_carry_i_3_n_4,icmp_ln886_1_fu_1727_p2_carry_i_4_n_4,icmp_ln886_1_fu_1727_p2_carry_i_5_n_4,icmp_ln886_1_fu_1727_p2_carry_i_6_n_4,icmp_ln886_1_fu_1727_p2_carry_i_7_n_4,icmp_ln886_1_fu_1727_p2_carry_i_8_n_4}),
        .O(NLW_icmp_ln886_1_fu_1727_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln886_1_fu_1727_p2_carry_i_9_n_4,icmp_ln886_1_fu_1727_p2_carry_i_10_n_4,icmp_ln886_1_fu_1727_p2_carry_i_11_n_4,icmp_ln886_1_fu_1727_p2_carry_i_12_n_4,icmp_ln886_1_fu_1727_p2_carry_i_13_n_4,icmp_ln886_1_fu_1727_p2_carry_i_14_n_4,icmp_ln886_1_fu_1727_p2_carry_i_15_n_4,icmp_ln886_1_fu_1727_p2_carry_i_16_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln886_1_fu_1727_p2_carry__0
       (.CI(icmp_ln886_1_fu_1727_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({icmp_ln886_1_fu_1727_p2,icmp_ln886_1_fu_1727_p2_carry__0_n_5,icmp_ln886_1_fu_1727_p2_carry__0_n_6,icmp_ln886_1_fu_1727_p2_carry__0_n_7,icmp_ln886_1_fu_1727_p2_carry__0_n_8,icmp_ln886_1_fu_1727_p2_carry__0_n_9,icmp_ln886_1_fu_1727_p2_carry__0_n_10,icmp_ln886_1_fu_1727_p2_carry__0_n_11}),
        .DI({icmp_ln886_1_fu_1727_p2_carry__0_i_1_n_4,icmp_ln886_1_fu_1727_p2_carry__0_i_2_n_4,icmp_ln886_1_fu_1727_p2_carry__0_i_3_n_4,icmp_ln886_1_fu_1727_p2_carry__0_i_4_n_4,icmp_ln886_1_fu_1727_p2_carry__0_i_5_n_4,icmp_ln886_1_fu_1727_p2_carry__0_i_6_n_4,icmp_ln886_1_fu_1727_p2_carry__0_i_7_n_4,icmp_ln886_1_fu_1727_p2_carry__0_i_8_n_4}),
        .O(NLW_icmp_ln886_1_fu_1727_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({icmp_ln886_1_fu_1727_p2_carry__0_i_9_n_4,icmp_ln886_1_fu_1727_p2_carry__0_i_10_n_4,icmp_ln886_1_fu_1727_p2_carry__0_i_11_n_4,icmp_ln886_1_fu_1727_p2_carry__0_i_12_n_4,icmp_ln886_1_fu_1727_p2_carry__0_i_13_n_4,icmp_ln886_1_fu_1727_p2_carry__0_i_14_n_4,icmp_ln886_1_fu_1727_p2_carry__0_i_15_n_4,icmp_ln886_1_fu_1727_p2_carry__0_i_16_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln886_1_fu_1727_p2_carry__0_i_1
       (.I0(op2_assign_reg_1980[30]),
        .I1(op2_assign_reg_1980[31]),
        .O(icmp_ln886_1_fu_1727_p2_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_1_fu_1727_p2_carry__0_i_10
       (.I0(op2_assign_reg_1980[28]),
        .I1(op2_assign_reg_1980[29]),
        .O(icmp_ln886_1_fu_1727_p2_carry__0_i_10_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_1_fu_1727_p2_carry__0_i_11
       (.I0(op2_assign_reg_1980[26]),
        .I1(op2_assign_reg_1980[27]),
        .O(icmp_ln886_1_fu_1727_p2_carry__0_i_11_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_1_fu_1727_p2_carry__0_i_12
       (.I0(op2_assign_reg_1980[24]),
        .I1(op2_assign_reg_1980[25]),
        .O(icmp_ln886_1_fu_1727_p2_carry__0_i_12_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_1_fu_1727_p2_carry__0_i_13
       (.I0(op2_assign_reg_1980[22]),
        .I1(op2_assign_reg_1980[23]),
        .O(icmp_ln886_1_fu_1727_p2_carry__0_i_13_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_1_fu_1727_p2_carry__0_i_14
       (.I0(op2_assign_reg_1980[20]),
        .I1(op2_assign_reg_1980[21]),
        .O(icmp_ln886_1_fu_1727_p2_carry__0_i_14_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_1_fu_1727_p2_carry__0_i_15
       (.I0(op2_assign_reg_1980[18]),
        .I1(op2_assign_reg_1980[19]),
        .O(icmp_ln886_1_fu_1727_p2_carry__0_i_15_n_4));
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln886_1_fu_1727_p2_carry__0_i_16
       (.I0(nextYScale_V_1_fu_194[16]),
        .I1(op2_assign_reg_1980[16]),
        .I2(op2_assign_reg_1980[17]),
        .O(icmp_ln886_1_fu_1727_p2_carry__0_i_16_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_1_fu_1727_p2_carry__0_i_2
       (.I0(op2_assign_reg_1980[29]),
        .I1(op2_assign_reg_1980[28]),
        .O(icmp_ln886_1_fu_1727_p2_carry__0_i_2_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_1_fu_1727_p2_carry__0_i_3
       (.I0(op2_assign_reg_1980[27]),
        .I1(op2_assign_reg_1980[26]),
        .O(icmp_ln886_1_fu_1727_p2_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_1_fu_1727_p2_carry__0_i_4
       (.I0(op2_assign_reg_1980[25]),
        .I1(op2_assign_reg_1980[24]),
        .O(icmp_ln886_1_fu_1727_p2_carry__0_i_4_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_1_fu_1727_p2_carry__0_i_5
       (.I0(op2_assign_reg_1980[23]),
        .I1(op2_assign_reg_1980[22]),
        .O(icmp_ln886_1_fu_1727_p2_carry__0_i_5_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_1_fu_1727_p2_carry__0_i_6
       (.I0(op2_assign_reg_1980[21]),
        .I1(op2_assign_reg_1980[20]),
        .O(icmp_ln886_1_fu_1727_p2_carry__0_i_6_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_1_fu_1727_p2_carry__0_i_7
       (.I0(op2_assign_reg_1980[19]),
        .I1(op2_assign_reg_1980[18]),
        .O(icmp_ln886_1_fu_1727_p2_carry__0_i_7_n_4));
  LUT3 #(
    .INIT(8'hF4)) 
    icmp_ln886_1_fu_1727_p2_carry__0_i_8
       (.I0(nextYScale_V_1_fu_194[16]),
        .I1(op2_assign_reg_1980[16]),
        .I2(op2_assign_reg_1980[17]),
        .O(icmp_ln886_1_fu_1727_p2_carry__0_i_8_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_1_fu_1727_p2_carry__0_i_9
       (.I0(op2_assign_reg_1980[31]),
        .I1(op2_assign_reg_1980[30]),
        .O(icmp_ln886_1_fu_1727_p2_carry__0_i_9_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln886_1_fu_1727_p2_carry_i_1
       (.I0(op2_assign_reg_1980[14]),
        .I1(nextYScale_V_1_fu_194[14]),
        .I2(nextYScale_V_1_fu_194[15]),
        .I3(op2_assign_reg_1980[15]),
        .O(icmp_ln886_1_fu_1727_p2_carry_i_1_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_1727_p2_carry_i_10
       (.I0(nextYScale_V_1_fu_194[13]),
        .I1(op2_assign_reg_1980[13]),
        .I2(op2_assign_reg_1980[12]),
        .I3(nextYScale_V_1_fu_194[12]),
        .O(icmp_ln886_1_fu_1727_p2_carry_i_10_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_1727_p2_carry_i_11
       (.I0(nextYScale_V_1_fu_194[11]),
        .I1(op2_assign_reg_1980[11]),
        .I2(op2_assign_reg_1980[10]),
        .I3(nextYScale_V_1_fu_194[10]),
        .O(icmp_ln886_1_fu_1727_p2_carry_i_11_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_1727_p2_carry_i_12
       (.I0(nextYScale_V_1_fu_194[9]),
        .I1(op2_assign_reg_1980[9]),
        .I2(op2_assign_reg_1980[8]),
        .I3(nextYScale_V_1_fu_194[8]),
        .O(icmp_ln886_1_fu_1727_p2_carry_i_12_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_1727_p2_carry_i_13
       (.I0(nextYScale_V_1_fu_194[7]),
        .I1(op2_assign_reg_1980[7]),
        .I2(op2_assign_reg_1980[6]),
        .I3(nextYScale_V_1_fu_194[6]),
        .O(icmp_ln886_1_fu_1727_p2_carry_i_13_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_1727_p2_carry_i_14
       (.I0(nextYScale_V_1_fu_194[5]),
        .I1(op2_assign_reg_1980[5]),
        .I2(op2_assign_reg_1980[4]),
        .I3(nextYScale_V_1_fu_194[4]),
        .O(icmp_ln886_1_fu_1727_p2_carry_i_14_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_1727_p2_carry_i_15
       (.I0(nextYScale_V_1_fu_194[3]),
        .I1(op2_assign_reg_1980[3]),
        .I2(op2_assign_reg_1980[2]),
        .I3(nextYScale_V_1_fu_194[2]),
        .O(icmp_ln886_1_fu_1727_p2_carry_i_15_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_1727_p2_carry_i_16
       (.I0(nextYScale_V_1_fu_194[1]),
        .I1(op2_assign_reg_1980[1]),
        .I2(op2_assign_reg_1980[0]),
        .I3(nextYScale_V_1_fu_194[0]),
        .O(icmp_ln886_1_fu_1727_p2_carry_i_16_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln886_1_fu_1727_p2_carry_i_2
       (.I0(op2_assign_reg_1980[12]),
        .I1(nextYScale_V_1_fu_194[12]),
        .I2(nextYScale_V_1_fu_194[13]),
        .I3(op2_assign_reg_1980[13]),
        .O(icmp_ln886_1_fu_1727_p2_carry_i_2_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln886_1_fu_1727_p2_carry_i_3
       (.I0(op2_assign_reg_1980[10]),
        .I1(nextYScale_V_1_fu_194[10]),
        .I2(nextYScale_V_1_fu_194[11]),
        .I3(op2_assign_reg_1980[11]),
        .O(icmp_ln886_1_fu_1727_p2_carry_i_3_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln886_1_fu_1727_p2_carry_i_4
       (.I0(op2_assign_reg_1980[8]),
        .I1(nextYScale_V_1_fu_194[8]),
        .I2(nextYScale_V_1_fu_194[9]),
        .I3(op2_assign_reg_1980[9]),
        .O(icmp_ln886_1_fu_1727_p2_carry_i_4_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln886_1_fu_1727_p2_carry_i_5
       (.I0(op2_assign_reg_1980[6]),
        .I1(nextYScale_V_1_fu_194[6]),
        .I2(nextYScale_V_1_fu_194[7]),
        .I3(op2_assign_reg_1980[7]),
        .O(icmp_ln886_1_fu_1727_p2_carry_i_5_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln886_1_fu_1727_p2_carry_i_6
       (.I0(op2_assign_reg_1980[4]),
        .I1(nextYScale_V_1_fu_194[4]),
        .I2(nextYScale_V_1_fu_194[5]),
        .I3(op2_assign_reg_1980[5]),
        .O(icmp_ln886_1_fu_1727_p2_carry_i_6_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln886_1_fu_1727_p2_carry_i_7
       (.I0(op2_assign_reg_1980[2]),
        .I1(nextYScale_V_1_fu_194[2]),
        .I2(nextYScale_V_1_fu_194[3]),
        .I3(op2_assign_reg_1980[3]),
        .O(icmp_ln886_1_fu_1727_p2_carry_i_7_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln886_1_fu_1727_p2_carry_i_8
       (.I0(op2_assign_reg_1980[0]),
        .I1(nextYScale_V_1_fu_194[0]),
        .I2(nextYScale_V_1_fu_194[1]),
        .I3(op2_assign_reg_1980[1]),
        .O(icmp_ln886_1_fu_1727_p2_carry_i_8_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_1727_p2_carry_i_9
       (.I0(nextYScale_V_1_fu_194[15]),
        .I1(op2_assign_reg_1980[15]),
        .I2(op2_assign_reg_1980[14]),
        .I3(nextYScale_V_1_fu_194[14]),
        .O(icmp_ln886_1_fu_1727_p2_carry_i_9_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln886_fu_856_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln886_fu_856_p2_carry_n_4,icmp_ln886_fu_856_p2_carry_n_5,icmp_ln886_fu_856_p2_carry_n_6,icmp_ln886_fu_856_p2_carry_n_7,icmp_ln886_fu_856_p2_carry_n_8,icmp_ln886_fu_856_p2_carry_n_9,icmp_ln886_fu_856_p2_carry_n_10,icmp_ln886_fu_856_p2_carry_n_11}),
        .DI({icmp_ln886_fu_856_p2_carry_i_1_n_4,icmp_ln886_fu_856_p2_carry_i_2_n_4,icmp_ln886_fu_856_p2_carry_i_3_n_4,icmp_ln886_fu_856_p2_carry_i_4_n_4,icmp_ln886_fu_856_p2_carry_i_5_n_4,icmp_ln886_fu_856_p2_carry_i_6_n_4,icmp_ln886_fu_856_p2_carry_i_7_n_4,icmp_ln886_fu_856_p2_carry_i_8_n_4}),
        .O(NLW_icmp_ln886_fu_856_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln886_fu_856_p2_carry_i_9_n_4,icmp_ln886_fu_856_p2_carry_i_10_n_4,icmp_ln886_fu_856_p2_carry_i_11_n_4,icmp_ln886_fu_856_p2_carry_i_12_n_4,icmp_ln886_fu_856_p2_carry_i_13_n_4,icmp_ln886_fu_856_p2_carry_i_14_n_4,icmp_ln886_fu_856_p2_carry_i_15_n_4,icmp_ln886_fu_856_p2_carry_i_16_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln886_fu_856_p2_carry__0
       (.CI(icmp_ln886_fu_856_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({icmp_ln886_fu_856_p2,icmp_ln886_fu_856_p2_carry__0_n_5,icmp_ln886_fu_856_p2_carry__0_n_6,icmp_ln886_fu_856_p2_carry__0_n_7,icmp_ln886_fu_856_p2_carry__0_n_8,icmp_ln886_fu_856_p2_carry__0_n_9,icmp_ln886_fu_856_p2_carry__0_n_10,icmp_ln886_fu_856_p2_carry__0_n_11}),
        .DI({icmp_ln886_fu_856_p2_carry__0_i_1_n_4,icmp_ln886_fu_856_p2_carry__0_i_2_n_4,icmp_ln886_fu_856_p2_carry__0_i_3_n_4,icmp_ln886_fu_856_p2_carry__0_i_4_n_4,icmp_ln886_fu_856_p2_carry__0_i_5_n_4,icmp_ln886_fu_856_p2_carry__0_i_6_n_4,icmp_ln886_fu_856_p2_carry__0_i_7_n_4,icmp_ln886_fu_856_p2_carry__0_i_8_n_4}),
        .O(NLW_icmp_ln886_fu_856_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({icmp_ln886_fu_856_p2_carry__0_i_9_n_4,icmp_ln886_fu_856_p2_carry__0_i_10_n_4,icmp_ln886_fu_856_p2_carry__0_i_11_n_4,icmp_ln886_fu_856_p2_carry__0_i_12_n_4,icmp_ln886_fu_856_p2_carry__0_i_13_n_4,icmp_ln886_fu_856_p2_carry__0_i_14_n_4,icmp_ln886_fu_856_p2_carry__0_i_15_n_4,icmp_ln886_fu_856_p2_carry__0_i_16_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln886_fu_856_p2_carry__0_i_1
       (.I0(op2_assign_reg_1980[30]),
        .I1(op2_assign_reg_1980[31]),
        .O(icmp_ln886_fu_856_p2_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_856_p2_carry__0_i_10
       (.I0(op2_assign_reg_1980[28]),
        .I1(op2_assign_reg_1980[29]),
        .O(icmp_ln886_fu_856_p2_carry__0_i_10_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_856_p2_carry__0_i_11
       (.I0(op2_assign_reg_1980[26]),
        .I1(op2_assign_reg_1980[27]),
        .O(icmp_ln886_fu_856_p2_carry__0_i_11_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_856_p2_carry__0_i_12
       (.I0(op2_assign_reg_1980[24]),
        .I1(op2_assign_reg_1980[25]),
        .O(icmp_ln886_fu_856_p2_carry__0_i_12_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_856_p2_carry__0_i_13
       (.I0(op2_assign_reg_1980[22]),
        .I1(op2_assign_reg_1980[23]),
        .O(icmp_ln886_fu_856_p2_carry__0_i_13_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_856_p2_carry__0_i_14
       (.I0(op2_assign_reg_1980[20]),
        .I1(op2_assign_reg_1980[21]),
        .O(icmp_ln886_fu_856_p2_carry__0_i_14_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_856_p2_carry__0_i_15
       (.I0(op2_assign_reg_1980[18]),
        .I1(op2_assign_reg_1980[19]),
        .O(icmp_ln886_fu_856_p2_carry__0_i_15_n_4));
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln886_fu_856_p2_carry__0_i_16
       (.I0(nextYScale_V_fu_845_p3[16]),
        .I1(op2_assign_reg_1980[16]),
        .I2(op2_assign_reg_1980[17]),
        .O(icmp_ln886_fu_856_p2_carry__0_i_16_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 icmp_ln886_fu_856_p2_carry__0_i_17
       (.CI(icmp_ln886_fu_856_p2_carry_i_17_n_4),
        .CI_TOP(1'b0),
        .CO(NLW_icmp_ln886_fu_856_p2_carry__0_i_17_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_icmp_ln886_fu_856_p2_carry__0_i_17_O_UNCONNECTED[7:1],nextYScale_V_fu_845_p3[16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,trunc_ln850_3_i_fu_823_p4[16]}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_856_p2_carry__0_i_2
       (.I0(op2_assign_reg_1980[29]),
        .I1(op2_assign_reg_1980[28]),
        .O(icmp_ln886_fu_856_p2_carry__0_i_2_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_856_p2_carry__0_i_3
       (.I0(op2_assign_reg_1980[27]),
        .I1(op2_assign_reg_1980[26]),
        .O(icmp_ln886_fu_856_p2_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_856_p2_carry__0_i_4
       (.I0(op2_assign_reg_1980[25]),
        .I1(op2_assign_reg_1980[24]),
        .O(icmp_ln886_fu_856_p2_carry__0_i_4_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_856_p2_carry__0_i_5
       (.I0(op2_assign_reg_1980[23]),
        .I1(op2_assign_reg_1980[22]),
        .O(icmp_ln886_fu_856_p2_carry__0_i_5_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_856_p2_carry__0_i_6
       (.I0(op2_assign_reg_1980[21]),
        .I1(op2_assign_reg_1980[20]),
        .O(icmp_ln886_fu_856_p2_carry__0_i_6_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_856_p2_carry__0_i_7
       (.I0(op2_assign_reg_1980[19]),
        .I1(op2_assign_reg_1980[18]),
        .O(icmp_ln886_fu_856_p2_carry__0_i_7_n_4));
  LUT3 #(
    .INIT(8'hF4)) 
    icmp_ln886_fu_856_p2_carry__0_i_8
       (.I0(nextYScale_V_fu_845_p3[16]),
        .I1(op2_assign_reg_1980[16]),
        .I2(op2_assign_reg_1980[17]),
        .O(icmp_ln886_fu_856_p2_carry__0_i_8_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_856_p2_carry__0_i_9
       (.I0(op2_assign_reg_1980[31]),
        .I1(op2_assign_reg_1980[30]),
        .O(icmp_ln886_fu_856_p2_carry__0_i_9_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln886_fu_856_p2_carry_i_1
       (.I0(op2_assign_reg_1980[14]),
        .I1(nextYScale_V_fu_845_p3[14]),
        .I2(nextYScale_V_fu_845_p3[15]),
        .I3(op2_assign_reg_1980[15]),
        .O(icmp_ln886_fu_856_p2_carry_i_1_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_856_p2_carry_i_10
       (.I0(nextYScale_V_fu_845_p3[13]),
        .I1(op2_assign_reg_1980[13]),
        .I2(nextYScale_V_fu_845_p3[12]),
        .I3(op2_assign_reg_1980[12]),
        .O(icmp_ln886_fu_856_p2_carry_i_10_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_856_p2_carry_i_11
       (.I0(nextYScale_V_fu_845_p3[11]),
        .I1(op2_assign_reg_1980[11]),
        .I2(nextYScale_V_fu_845_p3[10]),
        .I3(op2_assign_reg_1980[10]),
        .O(icmp_ln886_fu_856_p2_carry_i_11_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_856_p2_carry_i_12
       (.I0(nextYScale_V_fu_845_p3[9]),
        .I1(op2_assign_reg_1980[9]),
        .I2(nextYScale_V_fu_845_p3[8]),
        .I3(op2_assign_reg_1980[8]),
        .O(icmp_ln886_fu_856_p2_carry_i_12_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_856_p2_carry_i_13
       (.I0(nextYScale_V_fu_845_p3[7]),
        .I1(op2_assign_reg_1980[7]),
        .I2(nextYScale_V_fu_845_p3[6]),
        .I3(op2_assign_reg_1980[6]),
        .O(icmp_ln886_fu_856_p2_carry_i_13_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_856_p2_carry_i_14
       (.I0(nextYScale_V_fu_845_p3[5]),
        .I1(op2_assign_reg_1980[5]),
        .I2(nextYScale_V_fu_845_p3[4]),
        .I3(op2_assign_reg_1980[4]),
        .O(icmp_ln886_fu_856_p2_carry_i_14_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_856_p2_carry_i_15
       (.I0(nextYScale_V_fu_845_p3[3]),
        .I1(op2_assign_reg_1980[3]),
        .I2(nextYScale_V_fu_845_p3[2]),
        .I3(op2_assign_reg_1980[2]),
        .O(icmp_ln886_fu_856_p2_carry_i_15_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_856_p2_carry_i_16
       (.I0(nextYScale_V_fu_845_p3[1]),
        .I1(op2_assign_reg_1980[1]),
        .I2(nextYScale_V_fu_845_p3[0]),
        .I3(op2_assign_reg_1980[0]),
        .O(icmp_ln886_fu_856_p2_carry_i_16_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 icmp_ln886_fu_856_p2_carry_i_17
       (.CI(icmp_ln886_fu_856_p2_carry_i_18_n_4),
        .CI_TOP(1'b0),
        .CO({icmp_ln886_fu_856_p2_carry_i_17_n_4,icmp_ln886_fu_856_p2_carry_i_17_n_5,icmp_ln886_fu_856_p2_carry_i_17_n_6,icmp_ln886_fu_856_p2_carry_i_17_n_7,icmp_ln886_fu_856_p2_carry_i_17_n_8,icmp_ln886_fu_856_p2_carry_i_17_n_9,icmp_ln886_fu_856_p2_carry_i_17_n_10,icmp_ln886_fu_856_p2_carry_i_17_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(nextYScale_V_fu_845_p3[15:8]),
        .S(trunc_ln850_3_i_fu_823_p4[15:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 icmp_ln886_fu_856_p2_carry_i_18
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln886_fu_856_p2_carry_i_18_n_4,icmp_ln886_fu_856_p2_carry_i_18_n_5,icmp_ln886_fu_856_p2_carry_i_18_n_6,icmp_ln886_fu_856_p2_carry_i_18_n_7,icmp_ln886_fu_856_p2_carry_i_18_n_8,icmp_ln886_fu_856_p2_carry_i_18_n_9,icmp_ln886_fu_856_p2_carry_i_18_n_10,icmp_ln886_fu_856_p2_carry_i_18_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,trunc_ln850_3_i_fu_823_p4[0]}),
        .O(nextYScale_V_fu_845_p3[7:0]),
        .S({trunc_ln850_3_i_fu_823_p4[7:1],icmp_ln886_fu_856_p2_carry_i_19_n_4}));
  LUT3 #(
    .INIT(8'hB4)) 
    icmp_ln886_fu_856_p2_carry_i_19
       (.I0(icmp_ln851_3_reg_2005),
        .I1(p_Result_s_reg_1957),
        .I2(trunc_ln850_3_i_fu_823_p4[0]),
        .O(icmp_ln886_fu_856_p2_carry_i_19_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln886_fu_856_p2_carry_i_2
       (.I0(op2_assign_reg_1980[12]),
        .I1(nextYScale_V_fu_845_p3[12]),
        .I2(nextYScale_V_fu_845_p3[13]),
        .I3(op2_assign_reg_1980[13]),
        .O(icmp_ln886_fu_856_p2_carry_i_2_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln886_fu_856_p2_carry_i_3
       (.I0(op2_assign_reg_1980[10]),
        .I1(nextYScale_V_fu_845_p3[10]),
        .I2(nextYScale_V_fu_845_p3[11]),
        .I3(op2_assign_reg_1980[11]),
        .O(icmp_ln886_fu_856_p2_carry_i_3_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln886_fu_856_p2_carry_i_4
       (.I0(op2_assign_reg_1980[8]),
        .I1(nextYScale_V_fu_845_p3[8]),
        .I2(nextYScale_V_fu_845_p3[9]),
        .I3(op2_assign_reg_1980[9]),
        .O(icmp_ln886_fu_856_p2_carry_i_4_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln886_fu_856_p2_carry_i_5
       (.I0(op2_assign_reg_1980[6]),
        .I1(nextYScale_V_fu_845_p3[6]),
        .I2(nextYScale_V_fu_845_p3[7]),
        .I3(op2_assign_reg_1980[7]),
        .O(icmp_ln886_fu_856_p2_carry_i_5_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln886_fu_856_p2_carry_i_6
       (.I0(op2_assign_reg_1980[4]),
        .I1(nextYScale_V_fu_845_p3[4]),
        .I2(nextYScale_V_fu_845_p3[5]),
        .I3(op2_assign_reg_1980[5]),
        .O(icmp_ln886_fu_856_p2_carry_i_6_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln886_fu_856_p2_carry_i_7
       (.I0(op2_assign_reg_1980[2]),
        .I1(nextYScale_V_fu_845_p3[2]),
        .I2(nextYScale_V_fu_845_p3[3]),
        .I3(op2_assign_reg_1980[3]),
        .O(icmp_ln886_fu_856_p2_carry_i_7_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln886_fu_856_p2_carry_i_8
       (.I0(op2_assign_reg_1980[0]),
        .I1(nextYScale_V_fu_845_p3[0]),
        .I2(nextYScale_V_fu_845_p3[1]),
        .I3(op2_assign_reg_1980[1]),
        .O(icmp_ln886_fu_856_p2_carry_i_8_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_856_p2_carry_i_9
       (.I0(nextYScale_V_fu_845_p3[15]),
        .I1(op2_assign_reg_1980[15]),
        .I2(nextYScale_V_fu_845_p3[14]),
        .I3(op2_assign_reg_1980[14]),
        .O(icmp_ln886_fu_856_p2_carry_i_9_n_4));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln886_reg_2029[0]_i_1 
       (.I0(icmp_ln886_fu_856_p2),
        .I1(cmp84_reg_1973),
        .I2(grp_fu_1793_ce),
        .I3(icmp_ln388_fu_811_p2),
        .I4(icmp_ln886_reg_2029),
        .O(\icmp_ln886_reg_2029[0]_i_1_n_4 ));
  FDRE \icmp_ln886_reg_2029_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln886_reg_2029[0]_i_1_n_4 ),
        .Q(icmp_ln886_reg_2029),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[0] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [32]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[10] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [42]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[11] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [43]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[12] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [44]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[13] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [45]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[14] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [46]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[15] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [47]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[16] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [48]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[17] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [49]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[18] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [50]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[19] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [51]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[1] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [33]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[20] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[20]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[21] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[21]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[22] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[22]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[23] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[23]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[24] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[24]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[25] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[25]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[26] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[26]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[27] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[27]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[28] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[28]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[29] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[29]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[2] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [34]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[30] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[30]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[31] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[31]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[32] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[32]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[32] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[33] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[33]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[33] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[34] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[34]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[34] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[35] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[35]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[35] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[36] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[36]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[36] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[37] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[37]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[37] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[38] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[38]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[38] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[39] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[39]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[39] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[3] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [35]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[40] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[40]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[40] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[41] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[41]),
        .Q(tmp_6_fu_979_p3),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[4] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [36]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[5] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [37]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[6] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [38]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[7] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [39]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[8] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [40]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \indexx_pre_comp_V_reg_594_reg[9] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [41]),
        .Q(\indexx_pre_comp_V_reg_594_reg_n_4_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \indexy_V_0_fu_190[0]_i_1 
       (.I0(tmp_1_fu_871_p4[0]),
        .I1(tmp_5_reg_1962),
        .O(tmp_V_5_fu_880_p3[0]));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \indexy_V_0_fu_190[10]_i_1 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_4),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .I3(ap_block_pp1_stage0_11001__4),
        .I4(ap_CS_fsm_state4),
        .O(\indexy_V_0_fu_190[10]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hFFFF0008)) 
    \indexy_V_0_fu_190[10]_i_2 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_4),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .I3(ap_block_pp1_stage0_11001__4),
        .I4(ap_CS_fsm_state4),
        .O(\indexy_V_0_fu_190[10]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \indexy_V_0_fu_190[10]_i_3 
       (.I0(tmp_1_fu_871_p4[10]),
        .I1(tmp_5_reg_1962),
        .O(tmp_V_5_fu_880_p3__0[10]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \indexy_V_0_fu_190[1]_i_1 
       (.I0(tmp_1_fu_871_p4[1]),
        .I1(tmp_5_reg_1962),
        .O(tmp_V_5_fu_880_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \indexy_V_0_fu_190[2]_i_1 
       (.I0(tmp_1_fu_871_p4[2]),
        .I1(tmp_5_reg_1962),
        .O(tmp_V_5_fu_880_p3__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \indexy_V_0_fu_190[3]_i_1 
       (.I0(tmp_1_fu_871_p4[3]),
        .I1(tmp_5_reg_1962),
        .O(tmp_V_5_fu_880_p3__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \indexy_V_0_fu_190[4]_i_1 
       (.I0(tmp_1_fu_871_p4[4]),
        .I1(tmp_5_reg_1962),
        .O(tmp_V_5_fu_880_p3__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \indexy_V_0_fu_190[5]_i_1 
       (.I0(tmp_1_fu_871_p4[5]),
        .I1(tmp_5_reg_1962),
        .O(tmp_V_5_fu_880_p3__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \indexy_V_0_fu_190[6]_i_1 
       (.I0(tmp_1_fu_871_p4[6]),
        .I1(tmp_5_reg_1962),
        .O(tmp_V_5_fu_880_p3__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \indexy_V_0_fu_190[7]_i_1 
       (.I0(tmp_1_fu_871_p4[7]),
        .I1(tmp_5_reg_1962),
        .O(tmp_V_5_fu_880_p3__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \indexy_V_0_fu_190[8]_i_1 
       (.I0(tmp_1_fu_871_p4[8]),
        .I1(tmp_5_reg_1962),
        .O(tmp_V_5_fu_880_p3__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \indexy_V_0_fu_190[9]_i_1 
       (.I0(tmp_1_fu_871_p4[9]),
        .I1(tmp_5_reg_1962),
        .O(tmp_V_5_fu_880_p3__0[9]));
  FDRE \indexy_V_0_fu_190_reg[0] 
       (.C(ap_clk),
        .CE(\indexy_V_0_fu_190[10]_i_2_n_4 ),
        .D(tmp_V_5_fu_880_p3[0]),
        .Q(zext_ln874_fu_1677_p1[0]),
        .R(\indexy_V_0_fu_190[10]_i_1_n_4 ));
  FDRE \indexy_V_0_fu_190_reg[10] 
       (.C(ap_clk),
        .CE(\indexy_V_0_fu_190[10]_i_2_n_4 ),
        .D(tmp_V_5_fu_880_p3__0[10]),
        .Q(zext_ln874_fu_1677_p1[10]),
        .R(\indexy_V_0_fu_190[10]_i_1_n_4 ));
  FDRE \indexy_V_0_fu_190_reg[1] 
       (.C(ap_clk),
        .CE(\indexy_V_0_fu_190[10]_i_2_n_4 ),
        .D(tmp_V_5_fu_880_p3[1]),
        .Q(zext_ln874_fu_1677_p1[1]),
        .R(\indexy_V_0_fu_190[10]_i_1_n_4 ));
  FDRE \indexy_V_0_fu_190_reg[2] 
       (.C(ap_clk),
        .CE(\indexy_V_0_fu_190[10]_i_2_n_4 ),
        .D(tmp_V_5_fu_880_p3__0[2]),
        .Q(zext_ln874_fu_1677_p1[2]),
        .R(\indexy_V_0_fu_190[10]_i_1_n_4 ));
  FDRE \indexy_V_0_fu_190_reg[3] 
       (.C(ap_clk),
        .CE(\indexy_V_0_fu_190[10]_i_2_n_4 ),
        .D(tmp_V_5_fu_880_p3__0[3]),
        .Q(zext_ln874_fu_1677_p1[3]),
        .R(\indexy_V_0_fu_190[10]_i_1_n_4 ));
  FDRE \indexy_V_0_fu_190_reg[4] 
       (.C(ap_clk),
        .CE(\indexy_V_0_fu_190[10]_i_2_n_4 ),
        .D(tmp_V_5_fu_880_p3__0[4]),
        .Q(zext_ln874_fu_1677_p1[4]),
        .R(\indexy_V_0_fu_190[10]_i_1_n_4 ));
  FDRE \indexy_V_0_fu_190_reg[5] 
       (.C(ap_clk),
        .CE(\indexy_V_0_fu_190[10]_i_2_n_4 ),
        .D(tmp_V_5_fu_880_p3__0[5]),
        .Q(zext_ln874_fu_1677_p1[5]),
        .R(\indexy_V_0_fu_190[10]_i_1_n_4 ));
  FDRE \indexy_V_0_fu_190_reg[6] 
       (.C(ap_clk),
        .CE(\indexy_V_0_fu_190[10]_i_2_n_4 ),
        .D(tmp_V_5_fu_880_p3__0[6]),
        .Q(zext_ln874_fu_1677_p1[6]),
        .R(\indexy_V_0_fu_190[10]_i_1_n_4 ));
  FDRE \indexy_V_0_fu_190_reg[7] 
       (.C(ap_clk),
        .CE(\indexy_V_0_fu_190[10]_i_2_n_4 ),
        .D(tmp_V_5_fu_880_p3__0[7]),
        .Q(zext_ln874_fu_1677_p1[7]),
        .R(\indexy_V_0_fu_190[10]_i_1_n_4 ));
  FDRE \indexy_V_0_fu_190_reg[8] 
       (.C(ap_clk),
        .CE(\indexy_V_0_fu_190[10]_i_2_n_4 ),
        .D(tmp_V_5_fu_880_p3__0[8]),
        .Q(zext_ln874_fu_1677_p1[8]),
        .R(\indexy_V_0_fu_190[10]_i_1_n_4 ));
  FDRE \indexy_V_0_fu_190_reg[9] 
       (.C(ap_clk),
        .CE(\indexy_V_0_fu_190[10]_i_2_n_4 ),
        .D(tmp_V_5_fu_880_p3__0[9]),
        .Q(zext_ln874_fu_1677_p1[9]),
        .R(\indexy_V_0_fu_190[10]_i_1_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_359[0]_i_1 
       (.I0(indvar_flatten_reg_359_reg[0]),
        .O(add_ln331_fu_615_p2[0]));
  FDRE \indvar_flatten_reg_359_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln331_fu_615_p2[0]),
        .Q(indvar_flatten_reg_359_reg[0]),
        .R(indvar_flatten_reg_359));
  FDRE \indvar_flatten_reg_359_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln331_fu_615_p2[10]),
        .Q(indvar_flatten_reg_359_reg[10]),
        .R(indvar_flatten_reg_359));
  FDRE \indvar_flatten_reg_359_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln331_fu_615_p2[11]),
        .Q(indvar_flatten_reg_359_reg[11]),
        .R(indvar_flatten_reg_359));
  FDRE \indvar_flatten_reg_359_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln331_fu_615_p2[1]),
        .Q(indvar_flatten_reg_359_reg[1]),
        .R(indvar_flatten_reg_359));
  FDRE \indvar_flatten_reg_359_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln331_fu_615_p2[2]),
        .Q(indvar_flatten_reg_359_reg[2]),
        .R(indvar_flatten_reg_359));
  FDRE \indvar_flatten_reg_359_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln331_fu_615_p2[3]),
        .Q(indvar_flatten_reg_359_reg[3]),
        .R(indvar_flatten_reg_359));
  FDRE \indvar_flatten_reg_359_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln331_fu_615_p2[4]),
        .Q(indvar_flatten_reg_359_reg[4]),
        .R(indvar_flatten_reg_359));
  FDRE \indvar_flatten_reg_359_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln331_fu_615_p2[5]),
        .Q(indvar_flatten_reg_359_reg[5]),
        .R(indvar_flatten_reg_359));
  FDRE \indvar_flatten_reg_359_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln331_fu_615_p2[6]),
        .Q(indvar_flatten_reg_359_reg[6]),
        .R(indvar_flatten_reg_359));
  FDRE \indvar_flatten_reg_359_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln331_fu_615_p2[7]),
        .Q(indvar_flatten_reg_359_reg[7]),
        .R(indvar_flatten_reg_359));
  FDRE \indvar_flatten_reg_359_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln331_fu_615_p2[8]),
        .Q(indvar_flatten_reg_359_reg[8]),
        .R(indvar_flatten_reg_359));
  FDRE \indvar_flatten_reg_359_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln331_fu_615_p2[9]),
        .Q(indvar_flatten_reg_359_reg[9]),
        .R(indvar_flatten_reg_359));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    internal_full_n_i_2
       (.I0(Q),
        .I1(\icmp_ln381_reg_1933_reg[0]_0 ),
        .I2(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \j_1_reg_439[10]_i_1 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_4),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .I3(ap_block_pp1_stage0_11001__4),
        .I4(ap_CS_fsm_state8),
        .O(j_1_reg_439));
  LUT4 #(
    .INIT(16'h0008)) 
    \j_1_reg_439[10]_i_2 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_4),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .I3(ap_block_pp1_stage0_11001__4),
        .O(indexy_V_0_fu_1901));
  FDRE \j_1_reg_439_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1793_ce),
        .D(\j_1_reg_439_reg_n_4_[0] ),
        .Q(j_1_reg_439_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \j_1_reg_439_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_1793_ce),
        .D(\j_1_reg_439_reg_n_4_[10] ),
        .Q(j_1_reg_439_pp1_iter1_reg[10]),
        .R(1'b0));
  FDRE \j_1_reg_439_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_1793_ce),
        .D(\j_1_reg_439_reg_n_4_[1] ),
        .Q(j_1_reg_439_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \j_1_reg_439_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_1793_ce),
        .D(\j_1_reg_439_reg_n_4_[2] ),
        .Q(j_1_reg_439_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \j_1_reg_439_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_1793_ce),
        .D(\j_1_reg_439_reg_n_4_[3] ),
        .Q(j_1_reg_439_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \j_1_reg_439_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_1793_ce),
        .D(\j_1_reg_439_reg_n_4_[4] ),
        .Q(j_1_reg_439_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \j_1_reg_439_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_1793_ce),
        .D(\j_1_reg_439_reg_n_4_[5] ),
        .Q(j_1_reg_439_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \j_1_reg_439_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_1793_ce),
        .D(\j_1_reg_439_reg_n_4_[6] ),
        .Q(j_1_reg_439_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \j_1_reg_439_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_1793_ce),
        .D(\j_1_reg_439_reg_n_4_[7] ),
        .Q(j_1_reg_439_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \j_1_reg_439_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_1793_ce),
        .D(\j_1_reg_439_reg_n_4_[8] ),
        .Q(j_1_reg_439_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \j_1_reg_439_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_1793_ce),
        .D(\j_1_reg_439_reg_n_4_[9] ),
        .Q(j_1_reg_439_pp1_iter1_reg[9]),
        .R(1'b0));
  FDRE \j_1_reg_439_reg[0] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(add_ln388_reg_2024_reg[0]),
        .Q(\j_1_reg_439_reg_n_4_[0] ),
        .R(j_1_reg_439));
  FDRE \j_1_reg_439_reg[10] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(add_ln388_reg_2024_reg[10]),
        .Q(\j_1_reg_439_reg_n_4_[10] ),
        .R(j_1_reg_439));
  FDRE \j_1_reg_439_reg[1] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(add_ln388_reg_2024_reg[1]),
        .Q(\j_1_reg_439_reg_n_4_[1] ),
        .R(j_1_reg_439));
  FDRE \j_1_reg_439_reg[2] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(add_ln388_reg_2024_reg[2]),
        .Q(\j_1_reg_439_reg_n_4_[2] ),
        .R(j_1_reg_439));
  FDRE \j_1_reg_439_reg[3] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(add_ln388_reg_2024_reg[3]),
        .Q(\j_1_reg_439_reg_n_4_[3] ),
        .R(j_1_reg_439));
  FDRE \j_1_reg_439_reg[4] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(add_ln388_reg_2024_reg[4]),
        .Q(\j_1_reg_439_reg_n_4_[4] ),
        .R(j_1_reg_439));
  FDRE \j_1_reg_439_reg[5] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(add_ln388_reg_2024_reg[5]),
        .Q(\j_1_reg_439_reg_n_4_[5] ),
        .R(j_1_reg_439));
  FDRE \j_1_reg_439_reg[6] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(add_ln388_reg_2024_reg[6]),
        .Q(\j_1_reg_439_reg_n_4_[6] ),
        .R(j_1_reg_439));
  FDRE \j_1_reg_439_reg[7] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(add_ln388_reg_2024_reg[7]),
        .Q(\j_1_reg_439_reg_n_4_[7] ),
        .R(j_1_reg_439));
  FDRE \j_1_reg_439_reg[8] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(add_ln388_reg_2024_reg[8]),
        .Q(\j_1_reg_439_reg_n_4_[8] ),
        .R(j_1_reg_439));
  FDRE \j_1_reg_439_reg[9] 
       (.C(ap_clk),
        .CE(indexy_V_0_fu_1901),
        .D(add_ln388_reg_2024_reg[9]),
        .Q(\j_1_reg_439_reg_n_4_[9] ),
        .R(j_1_reg_439));
  LUT2 #(
    .INIT(4'hB)) 
    \j_reg_381[0]_i_1 
       (.I0(icmp_ln336_fu_621_p2__23),
        .I1(j_reg_381[0]),
        .O(add_ln336_fu_653_p2[0]));
  LUT5 #(
    .INIT(32'h0000E000)) 
    \j_reg_381[10]_i_1 
       (.I0(start_once_reg),
        .I1(start_for_Loop_loop_height_proc1113_U0_full_n),
        .I2(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(indvar_flatten_reg_3590),
        .O(indvar_flatten_reg_359));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \j_reg_381[10]_i_10 
       (.I0(j_reg_381[7]),
        .I1(j_reg_381[8]),
        .I2(j_reg_381[4]),
        .I3(j_reg_381[5]),
        .I4(j_reg_381[10]),
        .I5(j_reg_381[9]),
        .O(\j_reg_381[10]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h0001000100000001)) 
    \j_reg_381[10]_i_11 
       (.I0(j_reg_381[0]),
        .I1(j_reg_381[1]),
        .I2(j_reg_381[2]),
        .I3(j_reg_381[5]),
        .I4(j_reg_381[3]),
        .I5(j_reg_381[4]),
        .O(\j_reg_381[10]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h0000000088888808)) 
    \j_reg_381[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\icmp_ln331_reg_1875_reg_n_4_[0] ),
        .I4(img_src_data_empty_n),
        .I5(icmp_ln331_fu_609_p2),
        .O(indvar_flatten_reg_3590));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_reg_381[10]_i_3 
       (.I0(\j_reg_381[10]_i_5_n_4 ),
        .I1(j_reg_381[9]),
        .I2(icmp_ln336_fu_621_p2__23),
        .I3(j_reg_381[10]),
        .O(add_ln336_fu_653_p2[10]));
  LUT3 #(
    .INIT(8'h80)) 
    \j_reg_381[10]_i_4 
       (.I0(\j_reg_381[10]_i_7_n_4 ),
        .I1(\j_reg_381[10]_i_8_n_4 ),
        .I2(\j_reg_381[10]_i_9_n_4 ),
        .O(icmp_ln331_fu_609_p2));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \j_reg_381[10]_i_5 
       (.I0(j_reg_381[8]),
        .I1(j_reg_381[6]),
        .I2(\j_reg_381[8]_i_2_n_4 ),
        .I3(j_reg_381[5]),
        .I4(icmp_ln336_fu_621_p2__23),
        .I5(j_reg_381[7]),
        .O(\j_reg_381[10]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h08880000)) 
    \j_reg_381[10]_i_6 
       (.I0(\j_reg_381[10]_i_10_n_4 ),
        .I1(\j_reg_381[10]_i_11_n_4 ),
        .I2(j_reg_381[6]),
        .I3(j_reg_381[7]),
        .I4(j_reg_381[8]),
        .O(icmp_ln336_fu_621_p2__23));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \j_reg_381[10]_i_7 
       (.I0(indvar_flatten_reg_359_reg[4]),
        .I1(indvar_flatten_reg_359_reg[5]),
        .I2(indvar_flatten_reg_359_reg[8]),
        .I3(indvar_flatten_reg_359_reg[7]),
        .I4(indvar_flatten_reg_359_reg[11]),
        .I5(indvar_flatten_reg_359_reg[10]),
        .O(\j_reg_381[10]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000051)) 
    \j_reg_381[10]_i_8 
       (.I0(indvar_flatten_reg_359_reg[5]),
        .I1(indvar_flatten_reg_359_reg[3]),
        .I2(indvar_flatten_reg_359_reg[4]),
        .I3(indvar_flatten_reg_359_reg[0]),
        .I4(indvar_flatten_reg_359_reg[1]),
        .I5(indvar_flatten_reg_359_reg[2]),
        .O(\j_reg_381[10]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h8A8A008A008A008A)) 
    \j_reg_381[10]_i_9 
       (.I0(indvar_flatten_reg_359_reg[8]),
        .I1(indvar_flatten_reg_359_reg[7]),
        .I2(indvar_flatten_reg_359_reg[6]),
        .I3(indvar_flatten_reg_359_reg[11]),
        .I4(indvar_flatten_reg_359_reg[9]),
        .I5(indvar_flatten_reg_359_reg[10]),
        .O(\j_reg_381[10]_i_9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \j_reg_381[1]_i_1 
       (.I0(j_reg_381[0]),
        .I1(icmp_ln336_fu_621_p2__23),
        .I2(j_reg_381[1]),
        .O(add_ln336_fu_653_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_reg_381[2]_i_1 
       (.I0(j_reg_381[0]),
        .I1(j_reg_381[1]),
        .I2(icmp_ln336_fu_621_p2__23),
        .I3(j_reg_381[2]),
        .O(add_ln336_fu_653_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_reg_381[3]_i_1 
       (.I0(j_reg_381[1]),
        .I1(j_reg_381[0]),
        .I2(j_reg_381[2]),
        .I3(icmp_ln336_fu_621_p2__23),
        .I4(j_reg_381[3]),
        .O(add_ln336_fu_653_p2[3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j_reg_381[4]_i_1 
       (.I0(j_reg_381[2]),
        .I1(j_reg_381[0]),
        .I2(j_reg_381[1]),
        .I3(j_reg_381[3]),
        .I4(icmp_ln336_fu_621_p2__23),
        .I5(j_reg_381[4]),
        .O(add_ln336_fu_653_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \j_reg_381[5]_i_1 
       (.I0(\j_reg_381[8]_i_2_n_4 ),
        .I1(icmp_ln336_fu_621_p2__23),
        .I2(j_reg_381[5]),
        .O(add_ln336_fu_653_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_reg_381[6]_i_1 
       (.I0(\j_reg_381[8]_i_2_n_4 ),
        .I1(j_reg_381[5]),
        .I2(icmp_ln336_fu_621_p2__23),
        .I3(j_reg_381[6]),
        .O(add_ln336_fu_653_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_reg_381[7]_i_1 
       (.I0(j_reg_381[5]),
        .I1(\j_reg_381[8]_i_2_n_4 ),
        .I2(j_reg_381[6]),
        .I3(icmp_ln336_fu_621_p2__23),
        .I4(j_reg_381[7]),
        .O(add_ln336_fu_653_p2[7]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j_reg_381[8]_i_1 
       (.I0(j_reg_381[6]),
        .I1(\j_reg_381[8]_i_2_n_4 ),
        .I2(j_reg_381[5]),
        .I3(j_reg_381[7]),
        .I4(icmp_ln336_fu_621_p2__23),
        .I5(j_reg_381[8]),
        .O(add_ln336_fu_653_p2[8]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \j_reg_381[8]_i_2 
       (.I0(j_reg_381[4]),
        .I1(j_reg_381[2]),
        .I2(j_reg_381[0]),
        .I3(icmp_ln336_fu_621_p2__23),
        .I4(j_reg_381[1]),
        .I5(j_reg_381[3]),
        .O(\j_reg_381[8]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \j_reg_381[9]_i_1 
       (.I0(\j_reg_381[10]_i_5_n_4 ),
        .I1(icmp_ln336_fu_621_p2__23),
        .I2(j_reg_381[9]),
        .O(add_ln336_fu_653_p2[9]));
  FDRE \j_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln336_fu_653_p2[0]),
        .Q(j_reg_381[0]),
        .R(indvar_flatten_reg_359));
  FDRE \j_reg_381_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln336_fu_653_p2[10]),
        .Q(j_reg_381[10]),
        .R(indvar_flatten_reg_359));
  FDRE \j_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln336_fu_653_p2[1]),
        .Q(j_reg_381[1]),
        .R(indvar_flatten_reg_359));
  FDRE \j_reg_381_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln336_fu_653_p2[2]),
        .Q(j_reg_381[2]),
        .R(indvar_flatten_reg_359));
  FDRE \j_reg_381_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln336_fu_653_p2[3]),
        .Q(j_reg_381[3]),
        .R(indvar_flatten_reg_359));
  FDRE \j_reg_381_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln336_fu_653_p2[4]),
        .Q(j_reg_381[4]),
        .R(indvar_flatten_reg_359));
  FDRE \j_reg_381_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln336_fu_653_p2[5]),
        .Q(j_reg_381[5]),
        .R(indvar_flatten_reg_359));
  FDRE \j_reg_381_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln336_fu_653_p2[6]),
        .Q(j_reg_381[6]),
        .R(indvar_flatten_reg_359));
  FDRE \j_reg_381_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln336_fu_653_p2[7]),
        .Q(j_reg_381[7]),
        .R(indvar_flatten_reg_359));
  FDRE \j_reg_381_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln336_fu_653_p2[8]),
        .Q(j_reg_381[8]),
        .R(indvar_flatten_reg_359));
  FDRE \j_reg_381_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3590),
        .D(add_ln336_fu_653_p2[9]),
        .Q(j_reg_381[9]),
        .R(indvar_flatten_reg_359));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0 line_buffer_V_0_0_U
       (.D(D),
        .Q(tmp_V_fu_186),
        .ap_block_pp1_stage0_11001__4(ap_block_pp1_stage0_11001__4),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4),
        .ap_phi_reg_pp1_iter2_flag_write_reg_451(ap_phi_reg_pp1_iter2_flag_write_reg_451),
        .img_src_data_empty_n(img_src_data_empty_n),
        .line_buffer_V_0_0_addr_1_gep_fu_338_p3(line_buffer_V_0_0_addr_1_gep_fu_338_p3),
        .line_buffer_V_0_0_addr_2_gep_fu_345_p3({line_buffer_V_0_0_addr_2_gep_fu_345_p3[10],line_buffer_V_0_0_addr_2_gep_fu_345_p3[8:0]}),
        .line_buffer_V_1_0_address06__4(line_buffer_V_1_0_address06__4),
        .out(first_row_index_5_reg_403_reg[1:0]),
        .q0(line_buffer_V_0_0_q0),
        .q1(line_buffer_V_0_0_q1),
        .ram_reg_bram_0(j_1_reg_439_pp1_iter1_reg),
        .ram_reg_bram_0_0(select_ln331_reg_1884),
        .ram_reg_bram_0_1(line_buffer_V_2_0_U_n_4),
        .ram_reg_bram_0_10(\icmp_ln874_2_reg_2038_reg_n_4_[0] ),
        .ram_reg_bram_0_2(\icmp_ln388_reg_2020_pp1_iter1_reg_reg_n_4_[0] ),
        .ram_reg_bram_0_3(\icmp_ln331_reg_1875_reg_n_4_[0] ),
        .ram_reg_bram_0_4(ap_enable_reg_pp0_iter1_reg_n_4),
        .ram_reg_bram_0_5(ap_CS_fsm_pp0_stage0),
        .ram_reg_bram_0_6(line_buffer_V_2_0_U_n_122),
        .ram_reg_bram_0_7(line_buffer_V_2_0_U_n_123),
        .ram_reg_bram_0_8(line_buffer_V_2_0_U_n_124),
        .ram_reg_bram_0_9(line_buffer_V_2_0_U_n_125),
        .trunc_ln331_reg_1894(trunc_ln331_reg_1894));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_1 line_buffer_V_1_0_U
       (.CO(icmp_ln1494_1_fu_973_p2),
        .D(D),
        .DI(line_buffer_V_1_0_U_n_147),
        .Q(select_ln331_reg_1884),
        .S(line_buffer_V_1_0_U_n_127),
        .addr1({line_buffer_V_0_0_addr_1_gep_fu_338_p3[10],line_buffer_V_0_0_addr_1_gep_fu_338_p3[8]}),
        .ap_block_pp1_stage0_11001__4(ap_block_pp1_stage0_11001__4),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4),
        .ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12({ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[23:8],ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[1:0]}),
        .ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12({ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[17:16],ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[9:8],ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[1:0]}),
        .ap_phi_reg_pp1_iter2_flag_write_reg_451(ap_phi_reg_pp1_iter2_flag_write_reg_451),
        .ce0370_out__0(ce0370_out__0),
        .icmp_ln874_2_reg_2038_pp1_iter2_reg(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] (line_buffer_V_1_0_U_n_14),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 (line_buffer_V_1_0_U_n_39),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 (line_buffer_V_1_0_U_n_40),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 (line_buffer_V_1_0_U_n_55),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 (line_buffer_V_1_0_U_n_56),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 (line_buffer_V_1_0_U_n_57),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 (line_buffer_V_1_0_U_n_58),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 (line_buffer_V_1_0_U_n_59),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 (line_buffer_V_1_0_U_n_60),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 (line_buffer_V_1_0_U_n_61),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 (line_buffer_V_1_0_U_n_62),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 (line_buffer_V_1_0_U_n_63),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 (line_buffer_V_1_0_U_n_64),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 (line_buffer_V_1_0_U_n_41),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 (line_buffer_V_1_0_U_n_65),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 (line_buffer_V_1_0_U_n_66),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 (line_buffer_V_1_0_U_n_67),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 (line_buffer_V_1_0_U_n_68),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 (line_buffer_V_1_0_U_n_69),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 (line_buffer_V_1_0_U_n_70),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 (line_buffer_V_1_0_U_n_71),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_27 (line_buffer_V_1_0_U_n_90),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_28 (line_buffer_V_1_0_U_n_115),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_29 ({line_buffer_V_1_0_U_n_128,line_buffer_V_1_0_U_n_129,line_buffer_V_1_0_U_n_130,line_buffer_V_1_0_U_n_131,line_buffer_V_1_0_U_n_132,line_buffer_V_1_0_U_n_133}),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 (line_buffer_V_1_0_U_n_42),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_30 ({line_buffer_V_1_0_U_n_134,line_buffer_V_1_0_U_n_135,line_buffer_V_1_0_U_n_136,line_buffer_V_1_0_U_n_137,line_buffer_V_1_0_U_n_138,line_buffer_V_1_0_U_n_139}),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_31 ({line_buffer_V_1_0_U_n_140,line_buffer_V_1_0_U_n_141,line_buffer_V_1_0_U_n_142,line_buffer_V_1_0_U_n_143,line_buffer_V_1_0_U_n_144,line_buffer_V_1_0_U_n_145}),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_32 (line_buffer_V_1_0_U_n_146),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 (line_buffer_V_1_0_U_n_43),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 (line_buffer_V_1_0_U_n_44),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 (line_buffer_V_1_0_U_n_51),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 (line_buffer_V_1_0_U_n_52),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 (line_buffer_V_1_0_U_n_53),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 (line_buffer_V_1_0_U_n_54),
        .img_src_data_empty_n(img_src_data_empty_n),
        .\indexx_pre_comp_V_reg_594_reg[27] (line_buffer_V_1_0_U_n_126),
        .line_buffer_V_0_0_addr_1_gep_fu_338_p3({line_buffer_V_0_0_addr_1_gep_fu_338_p3[9],line_buffer_V_0_0_addr_1_gep_fu_338_p3[7:0]}),
        .line_buffer_V_0_0_addr_2_gep_fu_345_p3({line_buffer_V_0_0_addr_2_gep_fu_345_p3[10],line_buffer_V_0_0_addr_2_gep_fu_345_p3[8:0]}),
        .line_buffer_V_1_0_address06__4(line_buffer_V_1_0_address06__4),
        .\p_Result_9_reg_2175_reg[7] (line_buffer_V_2_0_q1),
        .\p_Result_9_reg_2175_reg[7]_0 (line_buffer_V_0_0_q1),
        .q0(line_buffer_V_1_0_q0),
        .q1(line_buffer_V_1_0_q1),
        .ram_reg_bram_0({line_buffer_V_1_0_U_n_148,line_buffer_V_1_0_U_n_149,line_buffer_V_1_0_U_n_150,line_buffer_V_1_0_U_n_151,line_buffer_V_1_0_U_n_152}),
        .ram_reg_bram_0_0({line_buffer_V_1_0_U_n_153,line_buffer_V_1_0_U_n_154,line_buffer_V_1_0_U_n_155,line_buffer_V_1_0_U_n_156,line_buffer_V_1_0_U_n_157}),
        .ram_reg_bram_0_1(j_1_reg_439_pp1_iter1_reg),
        .ram_reg_bram_0_2(line_buffer_V_2_0_U_n_4),
        .ram_reg_bram_0_3(\icmp_ln874_2_reg_2038_reg_n_4_[0] ),
        .ram_reg_bram_0_4(\icmp_ln388_reg_2020_pp1_iter1_reg_reg_n_4_[0] ),
        .ram_reg_bram_0_5(\icmp_ln331_reg_1875_reg_n_4_[0] ),
        .ram_reg_bram_0_6(ap_enable_reg_pp0_iter1_reg_n_4),
        .ram_reg_bram_0_7(ap_CS_fsm_pp0_stage0),
        .ram_reg_bram_0_8({tmp_6_fu_979_p3,\indexx_pre_comp_V_reg_594_reg_n_4_[32] ,\indexx_pre_comp_V_reg_594_reg_n_4_[31] ,\indexx_pre_comp_V_reg_594_reg_n_4_[30] ,\indexx_pre_comp_V_reg_594_reg_n_4_[29] ,\indexx_pre_comp_V_reg_594_reg_n_4_[28] ,\indexx_pre_comp_V_reg_594_reg_n_4_[27] ,\indexx_pre_comp_V_reg_594_reg_n_4_[26] ,\indexx_pre_comp_V_reg_594_reg_n_4_[25] ,\indexx_pre_comp_V_reg_594_reg_n_4_[24] ,\indexx_pre_comp_V_reg_594_reg_n_4_[23] ,\indexx_pre_comp_V_reg_594_reg_n_4_[22] }),
        .ram_reg_bram_1(tmp_V_fu_186),
        .sub_ln1351_3_fu_1278_p2__1_carry_i_5(line_buffer_V_2_0_U_n_60),
        .sub_ln1351_5_fu_1290_p2_carry(line_buffer_V_2_0_U_n_110),
        .sub_ln1351_5_fu_1290_p2_carry_0(line_buffer_V_2_0_U_n_109),
        .sub_ln1351_5_fu_1290_p2_carry_1(line_buffer_V_2_0_U_n_108),
        .sub_ln1351_5_fu_1290_p2_carry_2(line_buffer_V_2_0_U_n_107),
        .sub_ln1351_5_fu_1290_p2_carry_3(line_buffer_V_2_0_U_n_106),
        .sub_ln1351_5_fu_1290_p2_carry_4(line_buffer_V_2_0_U_n_105),
        .sub_ln1351_6_fu_1376_p2__1_carry_i_5(line_buffer_V_2_0_U_n_44),
        .sub_ln1351_8_fu_1388_p2_carry(line_buffer_V_2_0_q0),
        .sub_ln1351_8_fu_1388_p2_carry_0(line_buffer_V_0_0_q0),
        .sub_ln1351_8_fu_1388_p2_carry_1(line_buffer_V_2_0_U_n_118),
        .sub_ln1351_8_fu_1388_p2_carry_2(line_buffer_V_2_0_U_n_117),
        .sub_ln1351_8_fu_1388_p2_carry_3(line_buffer_V_2_0_U_n_116),
        .sub_ln1351_8_fu_1388_p2_carry_4(line_buffer_V_2_0_U_n_115),
        .sub_ln1351_8_fu_1388_p2_carry_5(line_buffer_V_2_0_U_n_114),
        .sub_ln1351_8_fu_1388_p2_carry_6(line_buffer_V_2_0_U_n_113),
        .sub_ln1351_fu_1177_p2__1_carry_i_15(line_buffer_V_2_0_U_n_72),
        .\sub_ln1351_reg_2133_reg[7] (line_buffer_V_2_0_U_n_99),
        .\sub_ln1351_reg_2133_reg[7]_0 (line_buffer_V_2_0_U_n_100),
        .\sub_ln1351_reg_2133_reg[7]_1 (line_buffer_V_2_0_U_n_101),
        .\sub_ln1351_reg_2133_reg[7]_10 (line_buffer_V_2_0_U_n_66),
        .\sub_ln1351_reg_2133_reg[7]_2 (line_buffer_V_2_0_U_n_102),
        .\sub_ln1351_reg_2133_reg[7]_3 (line_buffer_V_2_0_U_n_97),
        .\sub_ln1351_reg_2133_reg[7]_4 (line_buffer_V_2_0_U_n_61),
        .\sub_ln1351_reg_2133_reg[7]_5 (line_buffer_V_2_0_U_n_98),
        .\sub_ln1351_reg_2133_reg[7]_6 (line_buffer_V_2_0_U_n_62),
        .\sub_ln1351_reg_2133_reg[7]_7 (line_buffer_V_2_0_U_n_63),
        .\sub_ln1351_reg_2133_reg[7]_8 (line_buffer_V_2_0_U_n_64),
        .\sub_ln1351_reg_2133_reg[7]_9 (line_buffer_V_2_0_U_n_65),
        .trunc_ln331_reg_1894(trunc_ln331_reg_1894),
        .\trunc_ln674_reg_2128_reg[0] (sub_ln1351_1_fu_1183_p2_carry_i_17_n_4),
        .\trunc_ln674_reg_2128_reg[0]_0 (sub_ln1351_1_fu_1183_p2_carry_i_18_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_2 line_buffer_V_2_0_U
       (.CO(icmp_ln1494_1_fu_973_p2),
        .D({line_buffer_V_2_0_U_n_70,line_buffer_V_2_0_U_n_71}),
        .DI({line_buffer_V_2_0_U_n_34,line_buffer_V_2_0_U_n_35,line_buffer_V_2_0_U_n_36,line_buffer_V_2_0_U_n_37,line_buffer_V_2_0_U_n_38,line_buffer_V_2_0_U_n_39,line_buffer_V_2_0_U_n_40,line_buffer_V_2_0_U_n_41}),
        .Q(j_1_reg_439_pp1_iter1_reg),
        .S({line_buffer_V_2_0_U_n_134,line_buffer_V_2_0_U_n_135,line_buffer_V_2_0_U_n_136}),
        .addr1({line_buffer_V_0_0_addr_1_gep_fu_338_p3[10],line_buffer_V_0_0_addr_1_gep_fu_338_p3[8]}),
        .and_ln486_1_reg_2044_pp1_iter7_reg(and_ln486_1_reg_2044_pp1_iter7_reg),
        .ap_block_pp1_stage0_11001__4(ap_block_pp1_stage0_11001__4),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4),
        .ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12({ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[23:8],ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[1:0]}),
        .ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12({ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[17:16],ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[9:8],ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[1:0]}),
        .ap_phi_reg_pp1_iter2_flag_write_reg_451(ap_phi_reg_pp1_iter2_flag_write_reg_451),
        .cmp282_reg_1988(cmp282_reg_1988),
        .cmp84_reg_1973(cmp84_reg_1973),
        .\first_row_index_5_reg_403_reg[12] (line_buffer_V_2_0_U_n_122),
        .\first_row_index_5_reg_403_reg[17] (line_buffer_V_2_0_U_n_125),
        .\first_row_index_5_reg_403_reg[2] (line_buffer_V_2_0_U_n_123),
        .\first_row_index_5_reg_403_reg[5] (line_buffer_V_2_0_U_n_124),
        .icmp_ln874_2_reg_2038_pp1_iter2_reg(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] (line_buffer_V_2_0_U_n_43),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 ({line_buffer_V_2_0_U_n_50,line_buffer_V_2_0_U_n_51,line_buffer_V_2_0_U_n_52,line_buffer_V_2_0_U_n_53,line_buffer_V_2_0_U_n_54,line_buffer_V_2_0_U_n_55,line_buffer_V_2_0_U_n_56,line_buffer_V_2_0_U_n_57}),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 (line_buffer_V_2_0_U_n_59),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 (line_buffer_V_2_0_U_n_114),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 (line_buffer_V_2_0_U_n_115),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 (line_buffer_V_2_0_U_n_116),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 (line_buffer_V_2_0_U_n_117),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 (line_buffer_V_2_0_U_n_118),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ({line_buffer_V_2_0_U_n_128,line_buffer_V_2_0_U_n_129}),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ({line_buffer_V_2_0_U_n_130,line_buffer_V_2_0_U_n_131}),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ({line_buffer_V_2_0_U_n_132,line_buffer_V_2_0_U_n_133}),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ({line_buffer_V_2_0_U_n_137,line_buffer_V_2_0_U_n_138,line_buffer_V_2_0_U_n_139,line_buffer_V_2_0_U_n_140,line_buffer_V_2_0_U_n_141,line_buffer_V_2_0_U_n_142,line_buffer_V_2_0_U_n_143,line_buffer_V_2_0_U_n_144}),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 (line_buffer_V_2_0_U_n_145),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 ({line_buffer_V_2_0_U_n_67,line_buffer_V_2_0_U_n_68,line_buffer_V_2_0_U_n_69}),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ({line_buffer_V_2_0_U_n_146,line_buffer_V_2_0_U_n_147,line_buffer_V_2_0_U_n_148,line_buffer_V_2_0_U_n_149,line_buffer_V_2_0_U_n_150,line_buffer_V_2_0_U_n_151,line_buffer_V_2_0_U_n_152,line_buffer_V_2_0_U_n_153}),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 (line_buffer_V_2_0_U_n_154),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ({line_buffer_V_2_0_U_n_178,line_buffer_V_2_0_U_n_179}),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 (line_buffer_V_2_0_U_n_180),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 ({line_buffer_V_2_0_U_n_181,line_buffer_V_2_0_U_n_182}),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 (line_buffer_V_2_0_U_n_183),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 ({line_buffer_V_2_0_U_n_184,line_buffer_V_2_0_U_n_185}),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 (line_buffer_V_2_0_U_n_105),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 (line_buffer_V_2_0_U_n_106),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 (line_buffer_V_2_0_U_n_107),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 (line_buffer_V_2_0_U_n_108),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 (line_buffer_V_2_0_U_n_109),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 (line_buffer_V_2_0_U_n_110),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 (line_buffer_V_2_0_U_n_113),
        .icmp_ln886_reg_2029(icmp_ln886_reg_2029),
        .img_dst_data_full_n(img_dst_data_full_n),
        .img_src_data_empty_n(img_src_data_empty_n),
        .\indexx_pre_comp_V_reg_594_reg[30] (line_buffer_V_2_0_U_n_4),
        .line_buffer_V_0_0_addr_2_gep_fu_345_p3({line_buffer_V_0_0_addr_2_gep_fu_345_p3[10],line_buffer_V_0_0_addr_2_gep_fu_345_p3[8:0]}),
        .line_buffer_V_1_0_address06__4(line_buffer_V_1_0_address06__4),
        .out(first_row_index_5_reg_403_reg),
        .\p_Result_9_reg_2175_reg[7] (line_buffer_V_0_0_q1),
        .\p_Result_9_reg_2175_reg[7]_0 (line_buffer_V_1_0_q1),
        .q0(line_buffer_V_2_0_q0),
        .q1(line_buffer_V_2_0_q1),
        .ram_reg_bram_0(line_buffer_V_2_0_U_n_42),
        .ram_reg_bram_0_0(line_buffer_V_2_0_U_n_44),
        .ram_reg_bram_0_1(line_buffer_V_2_0_U_n_45),
        .ram_reg_bram_0_10(line_buffer_V_2_0_U_n_63),
        .ram_reg_bram_0_11(line_buffer_V_2_0_U_n_64),
        .ram_reg_bram_0_12(line_buffer_V_2_0_U_n_65),
        .ram_reg_bram_0_13(line_buffer_V_2_0_U_n_66),
        .ram_reg_bram_0_14(line_buffer_V_2_0_U_n_72),
        .ram_reg_bram_0_15(line_buffer_V_2_0_U_n_97),
        .ram_reg_bram_0_16({line_buffer_V_2_0_U_n_98,line_buffer_V_2_0_U_n_99,line_buffer_V_2_0_U_n_100,line_buffer_V_2_0_U_n_101,line_buffer_V_2_0_U_n_102,line_buffer_V_2_0_U_n_103}),
        .ram_reg_bram_0_17(line_buffer_V_2_0_U_n_104),
        .ram_reg_bram_0_18(line_buffer_V_2_0_U_n_111),
        .ram_reg_bram_0_19(line_buffer_V_2_0_U_n_112),
        .ram_reg_bram_0_2(line_buffer_V_2_0_U_n_46),
        .ram_reg_bram_0_20({line_buffer_V_2_0_U_n_155,line_buffer_V_2_0_U_n_156,line_buffer_V_2_0_U_n_157,line_buffer_V_2_0_U_n_158,line_buffer_V_2_0_U_n_159,line_buffer_V_2_0_U_n_160,line_buffer_V_2_0_U_n_161}),
        .ram_reg_bram_0_21({line_buffer_V_2_0_U_n_162,line_buffer_V_2_0_U_n_163,line_buffer_V_2_0_U_n_164,line_buffer_V_2_0_U_n_165,line_buffer_V_2_0_U_n_166,line_buffer_V_2_0_U_n_167,line_buffer_V_2_0_U_n_168,line_buffer_V_2_0_U_n_169}),
        .ram_reg_bram_0_22({tmp_6_fu_979_p3,\indexx_pre_comp_V_reg_594_reg_n_4_[32] ,\indexx_pre_comp_V_reg_594_reg_n_4_[31] ,\indexx_pre_comp_V_reg_594_reg_n_4_[30] ,\indexx_pre_comp_V_reg_594_reg_n_4_[29] ,\indexx_pre_comp_V_reg_594_reg_n_4_[28] }),
        .ram_reg_bram_0_23(\icmp_ln388_reg_2020_pp1_iter1_reg_reg_n_4_[0] ),
        .ram_reg_bram_0_24(ap_enable_reg_pp1_iter8_reg_n_4),
        .ram_reg_bram_0_25(line_buffer_V_1_0_U_n_126),
        .ram_reg_bram_0_26(\icmp_ln874_2_reg_2038_reg_n_4_[0] ),
        .ram_reg_bram_0_27({line_buffer_V_0_0_addr_1_gep_fu_338_p3[9],line_buffer_V_0_0_addr_1_gep_fu_338_p3[7:0]}),
        .ram_reg_bram_0_3(line_buffer_V_2_0_U_n_47),
        .ram_reg_bram_0_4(line_buffer_V_2_0_U_n_48),
        .ram_reg_bram_0_5(line_buffer_V_2_0_U_n_49),
        .ram_reg_bram_0_6(line_buffer_V_2_0_U_n_58),
        .ram_reg_bram_0_7(line_buffer_V_2_0_U_n_60),
        .ram_reg_bram_0_8(line_buffer_V_2_0_U_n_61),
        .ram_reg_bram_0_9(line_buffer_V_2_0_U_n_62),
        .ram_reg_bram_0_i_47(ap_enable_reg_pp1_iter1_reg_n_4),
        .ram_reg_bram_0_i_47_0(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .ram_reg_bram_1(line_buffer_V_2_0_U_n_29),
        .ram_reg_bram_1_0(line_buffer_V_2_0_U_n_30),
        .ram_reg_bram_1_1(line_buffer_V_2_0_U_n_31),
        .ram_reg_bram_1_2(line_buffer_V_2_0_U_n_32),
        .ram_reg_bram_1_3(line_buffer_V_2_0_U_n_33),
        .ram_reg_bram_1_4(line_buffer_V_2_0_U_n_119),
        .ram_reg_bram_1_5({line_buffer_V_2_0_U_n_170,line_buffer_V_2_0_U_n_171,line_buffer_V_2_0_U_n_172,line_buffer_V_2_0_U_n_173,line_buffer_V_2_0_U_n_174,line_buffer_V_2_0_U_n_175,line_buffer_V_2_0_U_n_176,line_buffer_V_2_0_U_n_177}),
        .ram_reg_bram_1_6(tmp_V_fu_186),
        .sub_ln1351_1_fu_1183_p2_carry({line_buffer_V_1_0_U_n_115,line_buffer_V_1_0_U_n_62,line_buffer_V_1_0_U_n_64,line_buffer_V_1_0_U_n_66,line_buffer_V_1_0_U_n_68,line_buffer_V_1_0_U_n_70}),
        .\sub_ln1351_3_reg_2160_reg[7] (line_buffer_V_1_0_U_n_53),
        .\sub_ln1351_3_reg_2160_reg[7]_0 (line_buffer_V_1_0_U_n_54),
        .\sub_ln1351_3_reg_2160_reg[7]_1 (line_buffer_V_1_0_U_n_55),
        .\sub_ln1351_3_reg_2160_reg[7]_2 (line_buffer_V_1_0_U_n_56),
        .\sub_ln1351_3_reg_2160_reg[7]_3 (line_buffer_V_1_0_U_n_57),
        .\sub_ln1351_3_reg_2160_reg[7]_4 (line_buffer_V_1_0_U_n_59),
        .\sub_ln1351_3_reg_2160_reg[7]_5 (line_buffer_V_1_0_U_n_52),
        .\sub_ln1351_3_reg_2160_reg[7]_6 (line_buffer_V_1_0_U_n_58),
        .sub_ln1351_6_fu_1376_p2__1_carry__0_i_2(line_buffer_V_0_0_q0),
        .sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0(line_buffer_V_1_0_q0),
        .\sub_ln1351_6_reg_2180_reg[7] (line_buffer_V_1_0_U_n_39),
        .\sub_ln1351_6_reg_2180_reg[7]_0 (line_buffer_V_1_0_U_n_40),
        .\sub_ln1351_6_reg_2180_reg[7]_1 (line_buffer_V_1_0_U_n_41),
        .\sub_ln1351_6_reg_2180_reg[7]_2 (line_buffer_V_1_0_U_n_42),
        .\sub_ln1351_6_reg_2180_reg[7]_3 (line_buffer_V_1_0_U_n_43),
        .\sub_ln1351_6_reg_2180_reg[7]_4 (line_buffer_V_1_0_U_n_51),
        .\sub_ln1351_6_reg_2180_reg[7]_5 (line_buffer_V_1_0_U_n_14),
        .\sub_ln1351_6_reg_2180_reg[7]_6 (line_buffer_V_1_0_U_n_44),
        .\sub_ln1351_reg_2133_reg[7] (sub_ln1351_1_fu_1183_p2_carry_i_17_n_4),
        .\sub_ln1351_reg_2133_reg[7]_0 (sub_ln1351_1_fu_1183_p2_carry_i_18_n_4),
        .\sub_ln1351_reg_2133_reg[7]_1 (line_buffer_V_1_0_U_n_71),
        .\sub_ln1351_reg_2133_reg[7]_2 (line_buffer_V_1_0_U_n_69),
        .\sub_ln1351_reg_2133_reg[7]_3 (line_buffer_V_1_0_U_n_90));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_10s_12ns_22s_23_4_1 mac_muladd_10s_12ns_22s_23_4_1_U24
       (.CO(add_ln1192_2_fu_1464_p2_carry__0_n_6),
        .DSP_ALU_INST({mul_mul_12ns_12ns_22_4_1_U17_n_4,mul_mul_12ns_12ns_22_4_1_U17_n_5,mul_mul_12ns_12ns_22_4_1_U17_n_6,mul_mul_12ns_12ns_22_4_1_U17_n_7,mul_mul_12ns_12ns_22_4_1_U17_n_8,mul_mul_12ns_12ns_22_4_1_U17_n_9,mul_mul_12ns_12ns_22_4_1_U17_n_10,mul_mul_12ns_12ns_22_4_1_U17_n_11,mul_mul_12ns_12ns_22_4_1_U17_n_12,mul_mul_12ns_12ns_22_4_1_U17_n_13,mul_mul_12ns_12ns_22_4_1_U17_n_14,mul_mul_12ns_12ns_22_4_1_U17_n_15}),
        .DSP_ALU_INST_0({mac_muladd_9s_12ns_21s_22_4_1_U21_n_4,mac_muladd_9s_12ns_21s_22_4_1_U21_n_5,mac_muladd_9s_12ns_21s_22_4_1_U21_n_6,mac_muladd_9s_12ns_21s_22_4_1_U21_n_7,mac_muladd_9s_12ns_21s_22_4_1_U21_n_8,mac_muladd_9s_12ns_21s_22_4_1_U21_n_9,mac_muladd_9s_12ns_21s_22_4_1_U21_n_10,mac_muladd_9s_12ns_21s_22_4_1_U21_n_11,mac_muladd_9s_12ns_21s_22_4_1_U21_n_12,mac_muladd_9s_12ns_21s_22_4_1_U21_n_13,mac_muladd_9s_12ns_21s_22_4_1_U21_n_14,mac_muladd_9s_12ns_21s_22_4_1_U21_n_15,mac_muladd_9s_12ns_21s_22_4_1_U21_n_16,mac_muladd_9s_12ns_21s_22_4_1_U21_n_17,mac_muladd_9s_12ns_21s_22_4_1_U21_n_18,mac_muladd_9s_12ns_21s_22_4_1_U21_n_19,mac_muladd_9s_12ns_21s_22_4_1_U21_n_20,mac_muladd_9s_12ns_21s_22_4_1_U21_n_21,mac_muladd_9s_12ns_21s_22_4_1_U21_n_22,mac_muladd_9s_12ns_21s_22_4_1_U21_n_23,mac_muladd_9s_12ns_21s_22_4_1_U21_n_24,mac_muladd_9s_12ns_21s_22_4_1_U21_n_25}),
        .O({trunc_ln_fu_1470_p4[6:0],add_ln1192_2_fu_1464_p2_carry_n_19}),
        .P({mac_muladd_10s_12ns_22s_23_4_1_U24_n_4,mac_muladd_10s_12ns_22s_23_4_1_U24_n_5,mac_muladd_10s_12ns_22s_23_4_1_U24_n_6,mac_muladd_10s_12ns_22s_23_4_1_U24_n_7,mac_muladd_10s_12ns_22s_23_4_1_U24_n_8,mac_muladd_10s_12ns_22s_23_4_1_U24_n_9}),
        .Q(sub_ln1351_reg_2133),
        .S({mac_muladd_10s_12ns_22s_23_4_1_U24_n_18,mac_muladd_10s_12ns_22s_23_4_1_U24_n_19,mac_muladd_10s_12ns_22s_23_4_1_U24_n_20,mac_muladd_10s_12ns_22s_23_4_1_U24_n_21,mac_muladd_10s_12ns_22s_23_4_1_U24_n_22,mac_muladd_10s_12ns_22s_23_4_1_U24_n_23,mac_muladd_10s_12ns_22s_23_4_1_U24_n_24}),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1793_ce(grp_fu_1793_ce),
        .if_din(if_din[7:0]),
        .\q_tmp_reg[7] (trunc_ln_fu_1470_p4[7]),
        .trunc_ln674_reg_2128_pp1_iter7_reg(trunc_ln674_reg_2128_pp1_iter7_reg),
        .\trunc_ln674_reg_2128_pp1_iter7_reg_reg[7]__0 (mac_muladd_10s_12ns_22s_23_4_1_U24_n_25));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_10s_12ns_22s_23_4_1_3 mac_muladd_10s_12ns_22s_23_4_1_U25
       (.CO(add_ln1192_5_fu_1534_p2_carry__0_n_6),
        .DSP_ALU_INST({mul_mul_12ns_12ns_22_4_1_U17_n_4,mul_mul_12ns_12ns_22_4_1_U17_n_5,mul_mul_12ns_12ns_22_4_1_U17_n_6,mul_mul_12ns_12ns_22_4_1_U17_n_7,mul_mul_12ns_12ns_22_4_1_U17_n_8,mul_mul_12ns_12ns_22_4_1_U17_n_9,mul_mul_12ns_12ns_22_4_1_U17_n_10,mul_mul_12ns_12ns_22_4_1_U17_n_11,mul_mul_12ns_12ns_22_4_1_U17_n_12,mul_mul_12ns_12ns_22_4_1_U17_n_13,mul_mul_12ns_12ns_22_4_1_U17_n_14,mul_mul_12ns_12ns_22_4_1_U17_n_15}),
        .DSP_ALU_INST_0({mac_muladd_9s_12ns_21s_22_4_1_U22_n_4,mac_muladd_9s_12ns_21s_22_4_1_U22_n_5,mac_muladd_9s_12ns_21s_22_4_1_U22_n_6,mac_muladd_9s_12ns_21s_22_4_1_U22_n_7,mac_muladd_9s_12ns_21s_22_4_1_U22_n_8,mac_muladd_9s_12ns_21s_22_4_1_U22_n_9,mac_muladd_9s_12ns_21s_22_4_1_U22_n_10,mac_muladd_9s_12ns_21s_22_4_1_U22_n_11,mac_muladd_9s_12ns_21s_22_4_1_U22_n_12,mac_muladd_9s_12ns_21s_22_4_1_U22_n_13,mac_muladd_9s_12ns_21s_22_4_1_U22_n_14,mac_muladd_9s_12ns_21s_22_4_1_U22_n_15,mac_muladd_9s_12ns_21s_22_4_1_U22_n_16,mac_muladd_9s_12ns_21s_22_4_1_U22_n_17,mac_muladd_9s_12ns_21s_22_4_1_U22_n_18,mac_muladd_9s_12ns_21s_22_4_1_U22_n_19,mac_muladd_9s_12ns_21s_22_4_1_U22_n_20,mac_muladd_9s_12ns_21s_22_4_1_U22_n_21,mac_muladd_9s_12ns_21s_22_4_1_U22_n_22,mac_muladd_9s_12ns_21s_22_4_1_U22_n_23,mac_muladd_9s_12ns_21s_22_4_1_U22_n_24,mac_muladd_9s_12ns_21s_22_4_1_U22_n_25}),
        .O({trunc_ln850_1_fu_1540_p4[6:0],add_ln1192_5_fu_1534_p2_carry_n_19}),
        .P({mac_muladd_10s_12ns_22s_23_4_1_U25_n_4,mac_muladd_10s_12ns_22s_23_4_1_U25_n_5,mac_muladd_10s_12ns_22s_23_4_1_U25_n_6,mac_muladd_10s_12ns_22s_23_4_1_U25_n_7,mac_muladd_10s_12ns_22s_23_4_1_U25_n_8,mac_muladd_10s_12ns_22s_23_4_1_U25_n_9}),
        .Q(sub_ln1351_3_reg_2160),
        .S({mac_muladd_10s_12ns_22s_23_4_1_U25_n_18,mac_muladd_10s_12ns_22s_23_4_1_U25_n_19,mac_muladd_10s_12ns_22s_23_4_1_U25_n_20,mac_muladd_10s_12ns_22s_23_4_1_U25_n_21,mac_muladd_10s_12ns_22s_23_4_1_U25_n_22,mac_muladd_10s_12ns_22s_23_4_1_U25_n_23,mac_muladd_10s_12ns_22s_23_4_1_U25_n_24}),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1793_ce(grp_fu_1793_ce),
        .if_din(if_din[15:8]),
        .p_Result_1_reg_2155_pp1_iter7_reg(p_Result_1_reg_2155_pp1_iter7_reg),
        .\p_Result_1_reg_2155_pp1_iter7_reg_reg[7]__0 (mac_muladd_10s_12ns_22s_23_4_1_U25_n_25),
        .\q_tmp_reg[15] (trunc_ln850_1_fu_1540_p4[7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_10s_12ns_22s_23_4_1_4 mac_muladd_10s_12ns_22s_23_4_1_U26
       (.CO(add_ln1192_8_fu_1604_p2_carry__0_n_6),
        .DSP_ALU_INST({mul_mul_12ns_12ns_22_4_1_U17_n_4,mul_mul_12ns_12ns_22_4_1_U17_n_5,mul_mul_12ns_12ns_22_4_1_U17_n_6,mul_mul_12ns_12ns_22_4_1_U17_n_7,mul_mul_12ns_12ns_22_4_1_U17_n_8,mul_mul_12ns_12ns_22_4_1_U17_n_9,mul_mul_12ns_12ns_22_4_1_U17_n_10,mul_mul_12ns_12ns_22_4_1_U17_n_11,mul_mul_12ns_12ns_22_4_1_U17_n_12,mul_mul_12ns_12ns_22_4_1_U17_n_13,mul_mul_12ns_12ns_22_4_1_U17_n_14,mul_mul_12ns_12ns_22_4_1_U17_n_15}),
        .DSP_ALU_INST_0({mac_muladd_9s_12ns_21s_22_4_1_U23_n_4,mac_muladd_9s_12ns_21s_22_4_1_U23_n_5,mac_muladd_9s_12ns_21s_22_4_1_U23_n_6,mac_muladd_9s_12ns_21s_22_4_1_U23_n_7,mac_muladd_9s_12ns_21s_22_4_1_U23_n_8,mac_muladd_9s_12ns_21s_22_4_1_U23_n_9,mac_muladd_9s_12ns_21s_22_4_1_U23_n_10,mac_muladd_9s_12ns_21s_22_4_1_U23_n_11,mac_muladd_9s_12ns_21s_22_4_1_U23_n_12,mac_muladd_9s_12ns_21s_22_4_1_U23_n_13,mac_muladd_9s_12ns_21s_22_4_1_U23_n_14,mac_muladd_9s_12ns_21s_22_4_1_U23_n_15,mac_muladd_9s_12ns_21s_22_4_1_U23_n_16,mac_muladd_9s_12ns_21s_22_4_1_U23_n_17,mac_muladd_9s_12ns_21s_22_4_1_U23_n_18,mac_muladd_9s_12ns_21s_22_4_1_U23_n_19,mac_muladd_9s_12ns_21s_22_4_1_U23_n_20,mac_muladd_9s_12ns_21s_22_4_1_U23_n_21,mac_muladd_9s_12ns_21s_22_4_1_U23_n_22,mac_muladd_9s_12ns_21s_22_4_1_U23_n_23,mac_muladd_9s_12ns_21s_22_4_1_U23_n_24,mac_muladd_9s_12ns_21s_22_4_1_U23_n_25}),
        .O({trunc_ln850_2_fu_1610_p4[6:0],add_ln1192_8_fu_1604_p2_carry_n_19}),
        .P({mac_muladd_10s_12ns_22s_23_4_1_U26_n_4,mac_muladd_10s_12ns_22s_23_4_1_U26_n_5,mac_muladd_10s_12ns_22s_23_4_1_U26_n_6,mac_muladd_10s_12ns_22s_23_4_1_U26_n_7,mac_muladd_10s_12ns_22s_23_4_1_U26_n_8,mac_muladd_10s_12ns_22s_23_4_1_U26_n_9}),
        .Q(sub_ln1351_6_reg_2180),
        .S({mac_muladd_10s_12ns_22s_23_4_1_U26_n_20,mac_muladd_10s_12ns_22s_23_4_1_U26_n_21,mac_muladd_10s_12ns_22s_23_4_1_U26_n_22,mac_muladd_10s_12ns_22s_23_4_1_U26_n_23,mac_muladd_10s_12ns_22s_23_4_1_U26_n_24,mac_muladd_10s_12ns_22s_23_4_1_U26_n_25,mac_muladd_10s_12ns_22s_23_4_1_U26_n_26}),
        .ap_block_pp1_stage0_11001__4(ap_block_pp1_stage0_11001__4),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1793_ce(grp_fu_1793_ce),
        .if_din(if_din[23:16]),
        .\j_1_reg_439_pp1_iter1_reg_reg[0] (ap_CS_fsm_pp1_stage0),
        .p_Result_9_reg_2175_pp1_iter7_reg(p_Result_9_reg_2175_pp1_iter7_reg),
        .\p_Result_9_reg_2175_pp1_iter7_reg_reg[7]__0 (mac_muladd_10s_12ns_22s_23_4_1_U26_n_27),
        .\q_tmp_reg[23] (trunc_ln850_2_fu_1610_p4[7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_9s_12ns_21s_22_4_1 mac_muladd_9s_12ns_21s_22_4_1_U21
       (.A(sub_ln1351_1_fu_1183_p2),
        .CEA1(p_Result_1_reg_21550),
        .DSP_ALU_INST({mul_mul_9s_12ns_21_4_1_U18_n_4,mul_mul_9s_12ns_21_4_1_U18_n_5,mul_mul_9s_12ns_21_4_1_U18_n_6,mul_mul_9s_12ns_21_4_1_U18_n_7,mul_mul_9s_12ns_21_4_1_U18_n_8,mul_mul_9s_12ns_21_4_1_U18_n_9,mul_mul_9s_12ns_21_4_1_U18_n_10,mul_mul_9s_12ns_21_4_1_U18_n_11,mul_mul_9s_12ns_21_4_1_U18_n_12,mul_mul_9s_12ns_21_4_1_U18_n_13,mul_mul_9s_12ns_21_4_1_U18_n_14,mul_mul_9s_12ns_21_4_1_U18_n_15,mul_mul_9s_12ns_21_4_1_U18_n_16,mul_mul_9s_12ns_21_4_1_U18_n_17,mul_mul_9s_12ns_21_4_1_U18_n_18,mul_mul_9s_12ns_21_4_1_U18_n_19,mul_mul_9s_12ns_21_4_1_U18_n_20,mul_mul_9s_12ns_21_4_1_U18_n_21,mul_mul_9s_12ns_21_4_1_U18_n_22,mul_mul_9s_12ns_21_4_1_U18_n_23,mul_mul_9s_12ns_21_4_1_U18_n_24}),
        .P({mac_muladd_9s_12ns_21s_22_4_1_U21_n_4,mac_muladd_9s_12ns_21s_22_4_1_U21_n_5,mac_muladd_9s_12ns_21s_22_4_1_U21_n_6,mac_muladd_9s_12ns_21s_22_4_1_U21_n_7,mac_muladd_9s_12ns_21s_22_4_1_U21_n_8,mac_muladd_9s_12ns_21s_22_4_1_U21_n_9,mac_muladd_9s_12ns_21s_22_4_1_U21_n_10,mac_muladd_9s_12ns_21s_22_4_1_U21_n_11,mac_muladd_9s_12ns_21s_22_4_1_U21_n_12,mac_muladd_9s_12ns_21s_22_4_1_U21_n_13,mac_muladd_9s_12ns_21s_22_4_1_U21_n_14,mac_muladd_9s_12ns_21s_22_4_1_U21_n_15,mac_muladd_9s_12ns_21s_22_4_1_U21_n_16,mac_muladd_9s_12ns_21s_22_4_1_U21_n_17,mac_muladd_9s_12ns_21s_22_4_1_U21_n_18,mac_muladd_9s_12ns_21s_22_4_1_U21_n_19,mac_muladd_9s_12ns_21s_22_4_1_U21_n_20,mac_muladd_9s_12ns_21s_22_4_1_U21_n_21,mac_muladd_9s_12ns_21s_22_4_1_U21_n_22,mac_muladd_9s_12ns_21s_22_4_1_U21_n_23,mac_muladd_9s_12ns_21s_22_4_1_U21_n_24,mac_muladd_9s_12ns_21s_22_4_1_U21_n_25}),
        .Q(tmp_4_reg_2118),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1793_ce(grp_fu_1793_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_9s_12ns_21s_22_4_1_5 mac_muladd_9s_12ns_21s_22_4_1_U22
       (.A(sub_ln1351_4_fu_1284_p2),
        .CEA1(p_Result_1_reg_21550),
        .DSP_ALU_INST({mul_mul_9s_12ns_21_4_1_U19_n_4,mul_mul_9s_12ns_21_4_1_U19_n_5,mul_mul_9s_12ns_21_4_1_U19_n_6,mul_mul_9s_12ns_21_4_1_U19_n_7,mul_mul_9s_12ns_21_4_1_U19_n_8,mul_mul_9s_12ns_21_4_1_U19_n_9,mul_mul_9s_12ns_21_4_1_U19_n_10,mul_mul_9s_12ns_21_4_1_U19_n_11,mul_mul_9s_12ns_21_4_1_U19_n_12,mul_mul_9s_12ns_21_4_1_U19_n_13,mul_mul_9s_12ns_21_4_1_U19_n_14,mul_mul_9s_12ns_21_4_1_U19_n_15,mul_mul_9s_12ns_21_4_1_U19_n_16,mul_mul_9s_12ns_21_4_1_U19_n_17,mul_mul_9s_12ns_21_4_1_U19_n_18,mul_mul_9s_12ns_21_4_1_U19_n_19,mul_mul_9s_12ns_21_4_1_U19_n_20,mul_mul_9s_12ns_21_4_1_U19_n_21,mul_mul_9s_12ns_21_4_1_U19_n_22,mul_mul_9s_12ns_21_4_1_U19_n_23,mul_mul_9s_12ns_21_4_1_U19_n_24}),
        .P({mac_muladd_9s_12ns_21s_22_4_1_U22_n_4,mac_muladd_9s_12ns_21s_22_4_1_U22_n_5,mac_muladd_9s_12ns_21s_22_4_1_U22_n_6,mac_muladd_9s_12ns_21s_22_4_1_U22_n_7,mac_muladd_9s_12ns_21s_22_4_1_U22_n_8,mac_muladd_9s_12ns_21s_22_4_1_U22_n_9,mac_muladd_9s_12ns_21s_22_4_1_U22_n_10,mac_muladd_9s_12ns_21s_22_4_1_U22_n_11,mac_muladd_9s_12ns_21s_22_4_1_U22_n_12,mac_muladd_9s_12ns_21s_22_4_1_U22_n_13,mac_muladd_9s_12ns_21s_22_4_1_U22_n_14,mac_muladd_9s_12ns_21s_22_4_1_U22_n_15,mac_muladd_9s_12ns_21s_22_4_1_U22_n_16,mac_muladd_9s_12ns_21s_22_4_1_U22_n_17,mac_muladd_9s_12ns_21s_22_4_1_U22_n_18,mac_muladd_9s_12ns_21s_22_4_1_U22_n_19,mac_muladd_9s_12ns_21s_22_4_1_U22_n_20,mac_muladd_9s_12ns_21s_22_4_1_U22_n_21,mac_muladd_9s_12ns_21s_22_4_1_U22_n_22,mac_muladd_9s_12ns_21s_22_4_1_U22_n_23,mac_muladd_9s_12ns_21s_22_4_1_U22_n_24,mac_muladd_9s_12ns_21s_22_4_1_U22_n_25}),
        .Q(tmp_4_reg_2118),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1793_ce(grp_fu_1793_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mac_muladd_9s_12ns_21s_22_4_1_6 mac_muladd_9s_12ns_21s_22_4_1_U23
       (.A(sub_ln1351_7_fu_1382_p2),
        .CEA1(p_Result_1_reg_21550),
        .DSP_ALU_INST({mul_mul_9s_12ns_21_4_1_U20_n_4,mul_mul_9s_12ns_21_4_1_U20_n_5,mul_mul_9s_12ns_21_4_1_U20_n_6,mul_mul_9s_12ns_21_4_1_U20_n_7,mul_mul_9s_12ns_21_4_1_U20_n_8,mul_mul_9s_12ns_21_4_1_U20_n_9,mul_mul_9s_12ns_21_4_1_U20_n_10,mul_mul_9s_12ns_21_4_1_U20_n_11,mul_mul_9s_12ns_21_4_1_U20_n_12,mul_mul_9s_12ns_21_4_1_U20_n_13,mul_mul_9s_12ns_21_4_1_U20_n_14,mul_mul_9s_12ns_21_4_1_U20_n_15,mul_mul_9s_12ns_21_4_1_U20_n_16,mul_mul_9s_12ns_21_4_1_U20_n_17,mul_mul_9s_12ns_21_4_1_U20_n_18,mul_mul_9s_12ns_21_4_1_U20_n_19,mul_mul_9s_12ns_21_4_1_U20_n_20,mul_mul_9s_12ns_21_4_1_U20_n_21,mul_mul_9s_12ns_21_4_1_U20_n_22,mul_mul_9s_12ns_21_4_1_U20_n_23,mul_mul_9s_12ns_21_4_1_U20_n_24}),
        .P({mac_muladd_9s_12ns_21s_22_4_1_U23_n_4,mac_muladd_9s_12ns_21s_22_4_1_U23_n_5,mac_muladd_9s_12ns_21s_22_4_1_U23_n_6,mac_muladd_9s_12ns_21s_22_4_1_U23_n_7,mac_muladd_9s_12ns_21s_22_4_1_U23_n_8,mac_muladd_9s_12ns_21s_22_4_1_U23_n_9,mac_muladd_9s_12ns_21s_22_4_1_U23_n_10,mac_muladd_9s_12ns_21s_22_4_1_U23_n_11,mac_muladd_9s_12ns_21s_22_4_1_U23_n_12,mac_muladd_9s_12ns_21s_22_4_1_U23_n_13,mac_muladd_9s_12ns_21s_22_4_1_U23_n_14,mac_muladd_9s_12ns_21s_22_4_1_U23_n_15,mac_muladd_9s_12ns_21s_22_4_1_U23_n_16,mac_muladd_9s_12ns_21s_22_4_1_U23_n_17,mac_muladd_9s_12ns_21s_22_4_1_U23_n_18,mac_muladd_9s_12ns_21s_22_4_1_U23_n_19,mac_muladd_9s_12ns_21s_22_4_1_U23_n_20,mac_muladd_9s_12ns_21s_22_4_1_U23_n_21,mac_muladd_9s_12ns_21s_22_4_1_U23_n_22,mac_muladd_9s_12ns_21s_22_4_1_U23_n_23,mac_muladd_9s_12ns_21s_22_4_1_U23_n_24,mac_muladd_9s_12ns_21s_22_4_1_U23_n_25}),
        .Q(tmp_4_reg_2118),
        .and_ln486_1_reg_2044_pp1_iter2_reg(and_ln486_1_reg_2044_pp1_iter2_reg),
        .ap_block_pp1_stage0_11001__4(ap_block_pp1_stage0_11001__4),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .cmp282_reg_1988(cmp282_reg_1988),
        .grp_fu_1793_ce(grp_fu_1793_ce));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    mem_reg_bram_0_i_30
       (.I0(ap_enable_reg_pp1_iter8_reg_n_4),
        .I1(cmp282_reg_1988),
        .I2(and_ln486_1_reg_2044_pp1_iter7_reg),
        .I3(ap_block_pp1_stage0_11001__4),
        .O(WEA));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_mul_12ns_12ns_22_4_1 mul_mul_12ns_12ns_22_4_1_U17
       (.A({mul_mul_9s_12ns_21_4_1_U20_n_26,mul_mul_9s_12ns_21_4_1_U20_n_27,mul_mul_9s_12ns_21_4_1_U20_n_28,mul_mul_9s_12ns_21_4_1_U20_n_29,mul_mul_9s_12ns_21_4_1_U20_n_30,mul_mul_9s_12ns_21_4_1_U20_n_31,mul_mul_9s_12ns_21_4_1_U20_n_32,mul_mul_9s_12ns_21_4_1_U20_n_33,mul_mul_9s_12ns_21_4_1_U20_n_34,mul_mul_9s_12ns_21_4_1_U20_n_35}),
        .D({grp_fu_1793_p0,mul_mul_12ns_12ns_22_4_1_U17_n_17}),
        .P({mul_mul_12ns_12ns_22_4_1_U17_n_4,mul_mul_12ns_12ns_22_4_1_U17_n_5,mul_mul_12ns_12ns_22_4_1_U17_n_6,mul_mul_12ns_12ns_22_4_1_U17_n_7,mul_mul_12ns_12ns_22_4_1_U17_n_8,mul_mul_12ns_12ns_22_4_1_U17_n_9,mul_mul_12ns_12ns_22_4_1_U17_n_10,mul_mul_12ns_12ns_22_4_1_U17_n_11,mul_mul_12ns_12ns_22_4_1_U17_n_12,mul_mul_12ns_12ns_22_4_1_U17_n_13,mul_mul_12ns_12ns_22_4_1_U17_n_14,mul_mul_12ns_12ns_22_4_1_U17_n_15}),
        .Q({\select_ln1495_reg_2015_reg_n_4_[23] ,\select_ln1495_reg_2015_reg_n_4_[22] ,\select_ln1495_reg_2015_reg_n_4_[21] ,\select_ln1495_reg_2015_reg_n_4_[20] ,\select_ln1495_reg_2015_reg_n_4_[19] ,\select_ln1495_reg_2015_reg_n_4_[18] ,\select_ln1495_reg_2015_reg_n_4_[17] ,\select_ln1495_reg_2015_reg_n_4_[16] ,\select_ln1495_reg_2015_reg_n_4_[15] ,\select_ln1495_reg_2015_reg_n_4_[14] ,\select_ln1495_reg_2015_reg_n_4_[13] ,\select_ln1495_reg_2015_reg_n_4_[12] }),
        .ap_clk(ap_clk),
        .grp_fu_1793_ce(grp_fu_1793_ce),
        .\tmp_4_reg_2118_reg[11] (trunc_ln728_reg_2033));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_mul_9s_12ns_21_4_1 mul_mul_9s_12ns_21_4_1_U18
       (.A({mul_mul_9s_12ns_21_4_1_U20_n_26,mul_mul_9s_12ns_21_4_1_U20_n_27,mul_mul_9s_12ns_21_4_1_U20_n_28,mul_mul_9s_12ns_21_4_1_U20_n_29,mul_mul_9s_12ns_21_4_1_U20_n_30,mul_mul_9s_12ns_21_4_1_U20_n_31,mul_mul_9s_12ns_21_4_1_U20_n_32,mul_mul_9s_12ns_21_4_1_U20_n_33,mul_mul_9s_12ns_21_4_1_U20_n_34,mul_mul_9s_12ns_21_4_1_U20_n_35}),
        .B(sub_ln1351_2_fu_1189_p2),
        .CEA1(tmp_4_reg_21180),
        .P({mul_mul_9s_12ns_21_4_1_U18_n_4,mul_mul_9s_12ns_21_4_1_U18_n_5,mul_mul_9s_12ns_21_4_1_U18_n_6,mul_mul_9s_12ns_21_4_1_U18_n_7,mul_mul_9s_12ns_21_4_1_U18_n_8,mul_mul_9s_12ns_21_4_1_U18_n_9,mul_mul_9s_12ns_21_4_1_U18_n_10,mul_mul_9s_12ns_21_4_1_U18_n_11,mul_mul_9s_12ns_21_4_1_U18_n_12,mul_mul_9s_12ns_21_4_1_U18_n_13,mul_mul_9s_12ns_21_4_1_U18_n_14,mul_mul_9s_12ns_21_4_1_U18_n_15,mul_mul_9s_12ns_21_4_1_U18_n_16,mul_mul_9s_12ns_21_4_1_U18_n_17,mul_mul_9s_12ns_21_4_1_U18_n_18,mul_mul_9s_12ns_21_4_1_U18_n_19,mul_mul_9s_12ns_21_4_1_U18_n_20,mul_mul_9s_12ns_21_4_1_U18_n_21,mul_mul_9s_12ns_21_4_1_U18_n_22,mul_mul_9s_12ns_21_4_1_U18_n_23,mul_mul_9s_12ns_21_4_1_U18_n_24}),
        .ap_clk(ap_clk),
        .grp_fu_1793_ce(grp_fu_1793_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_mul_9s_12ns_21_4_1_7 mul_mul_9s_12ns_21_4_1_U19
       (.A({mul_mul_9s_12ns_21_4_1_U20_n_26,mul_mul_9s_12ns_21_4_1_U20_n_27,mul_mul_9s_12ns_21_4_1_U20_n_28,mul_mul_9s_12ns_21_4_1_U20_n_29,mul_mul_9s_12ns_21_4_1_U20_n_30,mul_mul_9s_12ns_21_4_1_U20_n_31,mul_mul_9s_12ns_21_4_1_U20_n_32,mul_mul_9s_12ns_21_4_1_U20_n_33,mul_mul_9s_12ns_21_4_1_U20_n_34,mul_mul_9s_12ns_21_4_1_U20_n_35}),
        .B(sub_ln1351_5_fu_1290_p2),
        .CEA1(tmp_4_reg_21180),
        .P({mul_mul_9s_12ns_21_4_1_U19_n_4,mul_mul_9s_12ns_21_4_1_U19_n_5,mul_mul_9s_12ns_21_4_1_U19_n_6,mul_mul_9s_12ns_21_4_1_U19_n_7,mul_mul_9s_12ns_21_4_1_U19_n_8,mul_mul_9s_12ns_21_4_1_U19_n_9,mul_mul_9s_12ns_21_4_1_U19_n_10,mul_mul_9s_12ns_21_4_1_U19_n_11,mul_mul_9s_12ns_21_4_1_U19_n_12,mul_mul_9s_12ns_21_4_1_U19_n_13,mul_mul_9s_12ns_21_4_1_U19_n_14,mul_mul_9s_12ns_21_4_1_U19_n_15,mul_mul_9s_12ns_21_4_1_U19_n_16,mul_mul_9s_12ns_21_4_1_U19_n_17,mul_mul_9s_12ns_21_4_1_U19_n_18,mul_mul_9s_12ns_21_4_1_U19_n_19,mul_mul_9s_12ns_21_4_1_U19_n_20,mul_mul_9s_12ns_21_4_1_U19_n_21,mul_mul_9s_12ns_21_4_1_U19_n_22,mul_mul_9s_12ns_21_4_1_U19_n_23,mul_mul_9s_12ns_21_4_1_U19_n_24}),
        .ap_clk(ap_clk),
        .grp_fu_1793_ce(grp_fu_1793_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_mul_9s_12ns_21_4_1_8 mul_mul_9s_12ns_21_4_1_U20
       (.A({mul_mul_9s_12ns_21_4_1_U20_n_26,mul_mul_9s_12ns_21_4_1_U20_n_27,mul_mul_9s_12ns_21_4_1_U20_n_28,mul_mul_9s_12ns_21_4_1_U20_n_29,mul_mul_9s_12ns_21_4_1_U20_n_30,mul_mul_9s_12ns_21_4_1_U20_n_31,mul_mul_9s_12ns_21_4_1_U20_n_32,mul_mul_9s_12ns_21_4_1_U20_n_33,mul_mul_9s_12ns_21_4_1_U20_n_34,mul_mul_9s_12ns_21_4_1_U20_n_35}),
        .B(sub_ln1351_8_fu_1388_p2),
        .CEA1(tmp_4_reg_21180),
        .CO(icmp_ln1494_1_fu_973_p2),
        .P({mul_mul_9s_12ns_21_4_1_U20_n_4,mul_mul_9s_12ns_21_4_1_U20_n_5,mul_mul_9s_12ns_21_4_1_U20_n_6,mul_mul_9s_12ns_21_4_1_U20_n_7,mul_mul_9s_12ns_21_4_1_U20_n_8,mul_mul_9s_12ns_21_4_1_U20_n_9,mul_mul_9s_12ns_21_4_1_U20_n_10,mul_mul_9s_12ns_21_4_1_U20_n_11,mul_mul_9s_12ns_21_4_1_U20_n_12,mul_mul_9s_12ns_21_4_1_U20_n_13,mul_mul_9s_12ns_21_4_1_U20_n_14,mul_mul_9s_12ns_21_4_1_U20_n_15,mul_mul_9s_12ns_21_4_1_U20_n_16,mul_mul_9s_12ns_21_4_1_U20_n_17,mul_mul_9s_12ns_21_4_1_U20_n_18,mul_mul_9s_12ns_21_4_1_U20_n_19,mul_mul_9s_12ns_21_4_1_U20_n_20,mul_mul_9s_12ns_21_4_1_U20_n_21,mul_mul_9s_12ns_21_4_1_U20_n_22,mul_mul_9s_12ns_21_4_1_U20_n_23,mul_mul_9s_12ns_21_4_1_U20_n_24}),
        .Q({tmp_6_fu_979_p3,\indexx_pre_comp_V_reg_594_reg_n_4_[21] ,\indexx_pre_comp_V_reg_594_reg_n_4_[20] ,\indexx_pre_comp_V_reg_594_reg_n_4_[19] ,\indexx_pre_comp_V_reg_594_reg_n_4_[18] ,\indexx_pre_comp_V_reg_594_reg_n_4_[17] ,\indexx_pre_comp_V_reg_594_reg_n_4_[16] ,\indexx_pre_comp_V_reg_594_reg_n_4_[15] ,\indexx_pre_comp_V_reg_594_reg_n_4_[14] ,\indexx_pre_comp_V_reg_594_reg_n_4_[13] ,\indexx_pre_comp_V_reg_594_reg_n_4_[12] }),
        .and_ln486_1_reg_2044(and_ln486_1_reg_2044),
        .ap_block_pp1_stage0_11001__4(ap_block_pp1_stage0_11001__4),
        .ap_clk(ap_clk),
        .cmp282_reg_1988(cmp282_reg_1988),
        .grp_fu_1793_ce(grp_fu_1793_ce));
  LUT4 #(
    .INIT(16'h0800)) 
    \nextYScale_V_1_fu_194[15]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln388_fu_811_p2),
        .I3(trunc_ln850_3_i_fu_823_p4[15]),
        .O(\nextYScale_V_1_fu_194[15]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \nextYScale_V_1_fu_194[15]_i_3 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln388_fu_811_p2),
        .I3(trunc_ln850_3_i_fu_823_p4[14]),
        .O(\nextYScale_V_1_fu_194[15]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \nextYScale_V_1_fu_194[15]_i_4 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln388_fu_811_p2),
        .I3(trunc_ln850_3_i_fu_823_p4[13]),
        .O(\nextYScale_V_1_fu_194[15]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \nextYScale_V_1_fu_194[15]_i_5 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln388_fu_811_p2),
        .I3(trunc_ln850_3_i_fu_823_p4[12]),
        .O(\nextYScale_V_1_fu_194[15]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \nextYScale_V_1_fu_194[15]_i_6 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln388_fu_811_p2),
        .I3(trunc_ln850_3_i_fu_823_p4[11]),
        .O(\nextYScale_V_1_fu_194[15]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \nextYScale_V_1_fu_194[15]_i_7 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln388_fu_811_p2),
        .I3(trunc_ln850_3_i_fu_823_p4[10]),
        .O(\nextYScale_V_1_fu_194[15]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \nextYScale_V_1_fu_194[15]_i_8 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln388_fu_811_p2),
        .I3(trunc_ln850_3_i_fu_823_p4[9]),
        .O(\nextYScale_V_1_fu_194[15]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \nextYScale_V_1_fu_194[15]_i_9 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln388_fu_811_p2),
        .I3(trunc_ln850_3_i_fu_823_p4[8]),
        .O(\nextYScale_V_1_fu_194[15]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \nextYScale_V_1_fu_194[16]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln388_fu_811_p2),
        .I3(ap_CS_fsm_state4),
        .O(\nextYScale_V_1_fu_194[16]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \nextYScale_V_1_fu_194[16]_i_3 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln388_fu_811_p2),
        .I3(trunc_ln850_3_i_fu_823_p4[16]),
        .O(\nextYScale_V_1_fu_194[16]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \nextYScale_V_1_fu_194[7]_i_10 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln388_fu_811_p2),
        .I3(trunc_ln850_3_i_fu_823_p4[0]),
        .O(\nextYScale_V_1_fu_194[7]_i_10_n_4 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \nextYScale_V_1_fu_194[7]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln388_fu_811_p2),
        .I3(icmp_ln851_3_reg_2005),
        .I4(p_Result_s_reg_1957),
        .O(\nextYScale_V_1_fu_194[7]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \nextYScale_V_1_fu_194[7]_i_3 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln388_fu_811_p2),
        .I3(trunc_ln850_3_i_fu_823_p4[7]),
        .O(\nextYScale_V_1_fu_194[7]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \nextYScale_V_1_fu_194[7]_i_4 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln388_fu_811_p2),
        .I3(trunc_ln850_3_i_fu_823_p4[6]),
        .O(\nextYScale_V_1_fu_194[7]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \nextYScale_V_1_fu_194[7]_i_5 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln388_fu_811_p2),
        .I3(trunc_ln850_3_i_fu_823_p4[5]),
        .O(\nextYScale_V_1_fu_194[7]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \nextYScale_V_1_fu_194[7]_i_6 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln388_fu_811_p2),
        .I3(trunc_ln850_3_i_fu_823_p4[4]),
        .O(\nextYScale_V_1_fu_194[7]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \nextYScale_V_1_fu_194[7]_i_7 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln388_fu_811_p2),
        .I3(trunc_ln850_3_i_fu_823_p4[3]),
        .O(\nextYScale_V_1_fu_194[7]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \nextYScale_V_1_fu_194[7]_i_8 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln388_fu_811_p2),
        .I3(trunc_ln850_3_i_fu_823_p4[2]),
        .O(\nextYScale_V_1_fu_194[7]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \nextYScale_V_1_fu_194[7]_i_9 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(grp_fu_1793_ce),
        .I2(icmp_ln388_fu_811_p2),
        .I3(trunc_ln850_3_i_fu_823_p4[1]),
        .O(\nextYScale_V_1_fu_194[7]_i_9_n_4 ));
  FDRE \nextYScale_V_1_fu_194_reg[0] 
       (.C(ap_clk),
        .CE(\nextYScale_V_1_fu_194[16]_i_1_n_4 ),
        .D(\nextYScale_V_1_fu_194_reg[7]_i_1_n_19 ),
        .Q(nextYScale_V_1_fu_194[0]),
        .R(1'b0));
  FDRE \nextYScale_V_1_fu_194_reg[10] 
       (.C(ap_clk),
        .CE(\nextYScale_V_1_fu_194[16]_i_1_n_4 ),
        .D(\nextYScale_V_1_fu_194_reg[15]_i_1_n_17 ),
        .Q(nextYScale_V_1_fu_194[10]),
        .R(1'b0));
  FDRE \nextYScale_V_1_fu_194_reg[11] 
       (.C(ap_clk),
        .CE(\nextYScale_V_1_fu_194[16]_i_1_n_4 ),
        .D(\nextYScale_V_1_fu_194_reg[15]_i_1_n_16 ),
        .Q(nextYScale_V_1_fu_194[11]),
        .R(1'b0));
  FDRE \nextYScale_V_1_fu_194_reg[12] 
       (.C(ap_clk),
        .CE(\nextYScale_V_1_fu_194[16]_i_1_n_4 ),
        .D(\nextYScale_V_1_fu_194_reg[15]_i_1_n_15 ),
        .Q(nextYScale_V_1_fu_194[12]),
        .R(1'b0));
  FDRE \nextYScale_V_1_fu_194_reg[13] 
       (.C(ap_clk),
        .CE(\nextYScale_V_1_fu_194[16]_i_1_n_4 ),
        .D(\nextYScale_V_1_fu_194_reg[15]_i_1_n_14 ),
        .Q(nextYScale_V_1_fu_194[13]),
        .R(1'b0));
  FDRE \nextYScale_V_1_fu_194_reg[14] 
       (.C(ap_clk),
        .CE(\nextYScale_V_1_fu_194[16]_i_1_n_4 ),
        .D(\nextYScale_V_1_fu_194_reg[15]_i_1_n_13 ),
        .Q(nextYScale_V_1_fu_194[14]),
        .R(1'b0));
  FDRE \nextYScale_V_1_fu_194_reg[15] 
       (.C(ap_clk),
        .CE(\nextYScale_V_1_fu_194[16]_i_1_n_4 ),
        .D(\nextYScale_V_1_fu_194_reg[15]_i_1_n_12 ),
        .Q(nextYScale_V_1_fu_194[15]),
        .R(1'b0));
  CARRY8 \nextYScale_V_1_fu_194_reg[15]_i_1 
       (.CI(\nextYScale_V_1_fu_194_reg[7]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\nextYScale_V_1_fu_194_reg[15]_i_1_n_4 ,\nextYScale_V_1_fu_194_reg[15]_i_1_n_5 ,\nextYScale_V_1_fu_194_reg[15]_i_1_n_6 ,\nextYScale_V_1_fu_194_reg[15]_i_1_n_7 ,\nextYScale_V_1_fu_194_reg[15]_i_1_n_8 ,\nextYScale_V_1_fu_194_reg[15]_i_1_n_9 ,\nextYScale_V_1_fu_194_reg[15]_i_1_n_10 ,\nextYScale_V_1_fu_194_reg[15]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\nextYScale_V_1_fu_194_reg[15]_i_1_n_12 ,\nextYScale_V_1_fu_194_reg[15]_i_1_n_13 ,\nextYScale_V_1_fu_194_reg[15]_i_1_n_14 ,\nextYScale_V_1_fu_194_reg[15]_i_1_n_15 ,\nextYScale_V_1_fu_194_reg[15]_i_1_n_16 ,\nextYScale_V_1_fu_194_reg[15]_i_1_n_17 ,\nextYScale_V_1_fu_194_reg[15]_i_1_n_18 ,\nextYScale_V_1_fu_194_reg[15]_i_1_n_19 }),
        .S({\nextYScale_V_1_fu_194[15]_i_2_n_4 ,\nextYScale_V_1_fu_194[15]_i_3_n_4 ,\nextYScale_V_1_fu_194[15]_i_4_n_4 ,\nextYScale_V_1_fu_194[15]_i_5_n_4 ,\nextYScale_V_1_fu_194[15]_i_6_n_4 ,\nextYScale_V_1_fu_194[15]_i_7_n_4 ,\nextYScale_V_1_fu_194[15]_i_8_n_4 ,\nextYScale_V_1_fu_194[15]_i_9_n_4 }));
  FDRE \nextYScale_V_1_fu_194_reg[16] 
       (.C(ap_clk),
        .CE(\nextYScale_V_1_fu_194[16]_i_1_n_4 ),
        .D(\nextYScale_V_1_fu_194_reg[16]_i_2_n_19 ),
        .Q(nextYScale_V_1_fu_194[16]),
        .R(1'b0));
  CARRY8 \nextYScale_V_1_fu_194_reg[16]_i_2 
       (.CI(\nextYScale_V_1_fu_194_reg[15]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO(\NLW_nextYScale_V_1_fu_194_reg[16]_i_2_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_nextYScale_V_1_fu_194_reg[16]_i_2_O_UNCONNECTED [7:1],\nextYScale_V_1_fu_194_reg[16]_i_2_n_19 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\nextYScale_V_1_fu_194[16]_i_3_n_4 }));
  FDRE \nextYScale_V_1_fu_194_reg[1] 
       (.C(ap_clk),
        .CE(\nextYScale_V_1_fu_194[16]_i_1_n_4 ),
        .D(\nextYScale_V_1_fu_194_reg[7]_i_1_n_18 ),
        .Q(nextYScale_V_1_fu_194[1]),
        .R(1'b0));
  FDRE \nextYScale_V_1_fu_194_reg[2] 
       (.C(ap_clk),
        .CE(\nextYScale_V_1_fu_194[16]_i_1_n_4 ),
        .D(\nextYScale_V_1_fu_194_reg[7]_i_1_n_17 ),
        .Q(nextYScale_V_1_fu_194[2]),
        .R(1'b0));
  FDRE \nextYScale_V_1_fu_194_reg[3] 
       (.C(ap_clk),
        .CE(\nextYScale_V_1_fu_194[16]_i_1_n_4 ),
        .D(\nextYScale_V_1_fu_194_reg[7]_i_1_n_16 ),
        .Q(nextYScale_V_1_fu_194[3]),
        .R(1'b0));
  FDRE \nextYScale_V_1_fu_194_reg[4] 
       (.C(ap_clk),
        .CE(\nextYScale_V_1_fu_194[16]_i_1_n_4 ),
        .D(\nextYScale_V_1_fu_194_reg[7]_i_1_n_15 ),
        .Q(nextYScale_V_1_fu_194[4]),
        .R(1'b0));
  FDRE \nextYScale_V_1_fu_194_reg[5] 
       (.C(ap_clk),
        .CE(\nextYScale_V_1_fu_194[16]_i_1_n_4 ),
        .D(\nextYScale_V_1_fu_194_reg[7]_i_1_n_14 ),
        .Q(nextYScale_V_1_fu_194[5]),
        .R(1'b0));
  FDRE \nextYScale_V_1_fu_194_reg[6] 
       (.C(ap_clk),
        .CE(\nextYScale_V_1_fu_194[16]_i_1_n_4 ),
        .D(\nextYScale_V_1_fu_194_reg[7]_i_1_n_13 ),
        .Q(nextYScale_V_1_fu_194[6]),
        .R(1'b0));
  FDRE \nextYScale_V_1_fu_194_reg[7] 
       (.C(ap_clk),
        .CE(\nextYScale_V_1_fu_194[16]_i_1_n_4 ),
        .D(\nextYScale_V_1_fu_194_reg[7]_i_1_n_12 ),
        .Q(nextYScale_V_1_fu_194[7]),
        .R(1'b0));
  CARRY8 \nextYScale_V_1_fu_194_reg[7]_i_1 
       (.CI(\nextYScale_V_1_fu_194[7]_i_2_n_4 ),
        .CI_TOP(1'b0),
        .CO({\nextYScale_V_1_fu_194_reg[7]_i_1_n_4 ,\nextYScale_V_1_fu_194_reg[7]_i_1_n_5 ,\nextYScale_V_1_fu_194_reg[7]_i_1_n_6 ,\nextYScale_V_1_fu_194_reg[7]_i_1_n_7 ,\nextYScale_V_1_fu_194_reg[7]_i_1_n_8 ,\nextYScale_V_1_fu_194_reg[7]_i_1_n_9 ,\nextYScale_V_1_fu_194_reg[7]_i_1_n_10 ,\nextYScale_V_1_fu_194_reg[7]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\nextYScale_V_1_fu_194_reg[7]_i_1_n_12 ,\nextYScale_V_1_fu_194_reg[7]_i_1_n_13 ,\nextYScale_V_1_fu_194_reg[7]_i_1_n_14 ,\nextYScale_V_1_fu_194_reg[7]_i_1_n_15 ,\nextYScale_V_1_fu_194_reg[7]_i_1_n_16 ,\nextYScale_V_1_fu_194_reg[7]_i_1_n_17 ,\nextYScale_V_1_fu_194_reg[7]_i_1_n_18 ,\nextYScale_V_1_fu_194_reg[7]_i_1_n_19 }),
        .S({\nextYScale_V_1_fu_194[7]_i_3_n_4 ,\nextYScale_V_1_fu_194[7]_i_4_n_4 ,\nextYScale_V_1_fu_194[7]_i_5_n_4 ,\nextYScale_V_1_fu_194[7]_i_6_n_4 ,\nextYScale_V_1_fu_194[7]_i_7_n_4 ,\nextYScale_V_1_fu_194[7]_i_8_n_4 ,\nextYScale_V_1_fu_194[7]_i_9_n_4 ,\nextYScale_V_1_fu_194[7]_i_10_n_4 }));
  FDRE \nextYScale_V_1_fu_194_reg[8] 
       (.C(ap_clk),
        .CE(\nextYScale_V_1_fu_194[16]_i_1_n_4 ),
        .D(\nextYScale_V_1_fu_194_reg[15]_i_1_n_19 ),
        .Q(nextYScale_V_1_fu_194[8]),
        .R(1'b0));
  FDRE \nextYScale_V_1_fu_194_reg[9] 
       (.C(ap_clk),
        .CE(\nextYScale_V_1_fu_194[16]_i_1_n_4 ),
        .D(\nextYScale_V_1_fu_194_reg[15]_i_1_n_18 ),
        .Q(nextYScale_V_1_fu_194[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[15]_i_2 
       (.I0(\read_rows_count_reg_427_reg_n_4_[15] ),
        .O(\op2_assign_1_reg_1999[15]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[15]_i_3 
       (.I0(\read_rows_count_reg_427_reg_n_4_[14] ),
        .O(\op2_assign_1_reg_1999[15]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[15]_i_4 
       (.I0(\read_rows_count_reg_427_reg_n_4_[13] ),
        .O(\op2_assign_1_reg_1999[15]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[15]_i_5 
       (.I0(\read_rows_count_reg_427_reg_n_4_[12] ),
        .O(\op2_assign_1_reg_1999[15]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[15]_i_6 
       (.I0(\read_rows_count_reg_427_reg_n_4_[11] ),
        .O(\op2_assign_1_reg_1999[15]_i_6_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[15]_i_7 
       (.I0(\read_rows_count_reg_427_reg_n_4_[10] ),
        .O(\op2_assign_1_reg_1999[15]_i_7_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[15]_i_8 
       (.I0(\read_rows_count_reg_427_reg_n_4_[9] ),
        .O(\op2_assign_1_reg_1999[15]_i_8_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[15]_i_9 
       (.I0(\read_rows_count_reg_427_reg_n_4_[8] ),
        .O(\op2_assign_1_reg_1999[15]_i_9_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[23]_i_2 
       (.I0(\read_rows_count_reg_427_reg_n_4_[23] ),
        .O(\op2_assign_1_reg_1999[23]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[23]_i_3 
       (.I0(\read_rows_count_reg_427_reg_n_4_[22] ),
        .O(\op2_assign_1_reg_1999[23]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[23]_i_4 
       (.I0(\read_rows_count_reg_427_reg_n_4_[21] ),
        .O(\op2_assign_1_reg_1999[23]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[23]_i_5 
       (.I0(\read_rows_count_reg_427_reg_n_4_[20] ),
        .O(\op2_assign_1_reg_1999[23]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[23]_i_6 
       (.I0(\read_rows_count_reg_427_reg_n_4_[19] ),
        .O(\op2_assign_1_reg_1999[23]_i_6_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[23]_i_7 
       (.I0(\read_rows_count_reg_427_reg_n_4_[18] ),
        .O(\op2_assign_1_reg_1999[23]_i_7_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[23]_i_8 
       (.I0(\read_rows_count_reg_427_reg_n_4_[17] ),
        .O(\op2_assign_1_reg_1999[23]_i_8_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[23]_i_9 
       (.I0(\read_rows_count_reg_427_reg_n_4_[16] ),
        .O(\op2_assign_1_reg_1999[23]_i_9_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[31]_i_2 
       (.I0(\read_rows_count_reg_427_reg_n_4_[31] ),
        .O(\op2_assign_1_reg_1999[31]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[31]_i_3 
       (.I0(\read_rows_count_reg_427_reg_n_4_[30] ),
        .O(\op2_assign_1_reg_1999[31]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[31]_i_4 
       (.I0(\read_rows_count_reg_427_reg_n_4_[29] ),
        .O(\op2_assign_1_reg_1999[31]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[31]_i_5 
       (.I0(\read_rows_count_reg_427_reg_n_4_[28] ),
        .O(\op2_assign_1_reg_1999[31]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[31]_i_6 
       (.I0(\read_rows_count_reg_427_reg_n_4_[27] ),
        .O(\op2_assign_1_reg_1999[31]_i_6_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[31]_i_7 
       (.I0(\read_rows_count_reg_427_reg_n_4_[26] ),
        .O(\op2_assign_1_reg_1999[31]_i_7_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[31]_i_8 
       (.I0(\read_rows_count_reg_427_reg_n_4_[25] ),
        .O(\op2_assign_1_reg_1999[31]_i_8_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[31]_i_9 
       (.I0(\read_rows_count_reg_427_reg_n_4_[24] ),
        .O(\op2_assign_1_reg_1999[31]_i_9_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[7]_i_2 
       (.I0(\read_rows_count_reg_427_reg_n_4_[7] ),
        .O(\op2_assign_1_reg_1999[7]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[7]_i_3 
       (.I0(\read_rows_count_reg_427_reg_n_4_[6] ),
        .O(\op2_assign_1_reg_1999[7]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[7]_i_4 
       (.I0(\read_rows_count_reg_427_reg_n_4_[5] ),
        .O(\op2_assign_1_reg_1999[7]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[7]_i_5 
       (.I0(\read_rows_count_reg_427_reg_n_4_[4] ),
        .O(\op2_assign_1_reg_1999[7]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[7]_i_6 
       (.I0(\read_rows_count_reg_427_reg_n_4_[3] ),
        .O(\op2_assign_1_reg_1999[7]_i_6_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[7]_i_7 
       (.I0(\read_rows_count_reg_427_reg_n_4_[2] ),
        .O(\op2_assign_1_reg_1999[7]_i_7_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1999[7]_i_8 
       (.I0(\read_rows_count_reg_427_reg_n_4_[1] ),
        .O(\op2_assign_1_reg_1999[7]_i_8_n_4 ));
  FDRE \op2_assign_1_reg_1999_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[0]),
        .Q(op2_assign_1_reg_1999[0]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[10]),
        .Q(op2_assign_1_reg_1999[10]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[11]),
        .Q(op2_assign_1_reg_1999[11]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[12]),
        .Q(op2_assign_1_reg_1999[12]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[13]),
        .Q(op2_assign_1_reg_1999[13]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[14]),
        .Q(op2_assign_1_reg_1999[14]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[15]),
        .Q(op2_assign_1_reg_1999[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \op2_assign_1_reg_1999_reg[15]_i_1 
       (.CI(\op2_assign_1_reg_1999_reg[7]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\op2_assign_1_reg_1999_reg[15]_i_1_n_4 ,\op2_assign_1_reg_1999_reg[15]_i_1_n_5 ,\op2_assign_1_reg_1999_reg[15]_i_1_n_6 ,\op2_assign_1_reg_1999_reg[15]_i_1_n_7 ,\op2_assign_1_reg_1999_reg[15]_i_1_n_8 ,\op2_assign_1_reg_1999_reg[15]_i_1_n_9 ,\op2_assign_1_reg_1999_reg[15]_i_1_n_10 ,\op2_assign_1_reg_1999_reg[15]_i_1_n_11 }),
        .DI({\read_rows_count_reg_427_reg_n_4_[15] ,\read_rows_count_reg_427_reg_n_4_[14] ,\read_rows_count_reg_427_reg_n_4_[13] ,\read_rows_count_reg_427_reg_n_4_[12] ,\read_rows_count_reg_427_reg_n_4_[11] ,\read_rows_count_reg_427_reg_n_4_[10] ,\read_rows_count_reg_427_reg_n_4_[9] ,\read_rows_count_reg_427_reg_n_4_[8] }),
        .O(op2_assign_1_fu_778_p2[15:8]),
        .S({\op2_assign_1_reg_1999[15]_i_2_n_4 ,\op2_assign_1_reg_1999[15]_i_3_n_4 ,\op2_assign_1_reg_1999[15]_i_4_n_4 ,\op2_assign_1_reg_1999[15]_i_5_n_4 ,\op2_assign_1_reg_1999[15]_i_6_n_4 ,\op2_assign_1_reg_1999[15]_i_7_n_4 ,\op2_assign_1_reg_1999[15]_i_8_n_4 ,\op2_assign_1_reg_1999[15]_i_9_n_4 }));
  FDRE \op2_assign_1_reg_1999_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[16]),
        .Q(op2_assign_1_reg_1999[16]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[17]),
        .Q(op2_assign_1_reg_1999[17]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[18]),
        .Q(op2_assign_1_reg_1999[18]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[19]),
        .Q(op2_assign_1_reg_1999[19]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[1]),
        .Q(op2_assign_1_reg_1999[1]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[20]),
        .Q(op2_assign_1_reg_1999[20]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[21]),
        .Q(op2_assign_1_reg_1999[21]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[22]),
        .Q(op2_assign_1_reg_1999[22]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[23]),
        .Q(op2_assign_1_reg_1999[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \op2_assign_1_reg_1999_reg[23]_i_1 
       (.CI(\op2_assign_1_reg_1999_reg[15]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\op2_assign_1_reg_1999_reg[23]_i_1_n_4 ,\op2_assign_1_reg_1999_reg[23]_i_1_n_5 ,\op2_assign_1_reg_1999_reg[23]_i_1_n_6 ,\op2_assign_1_reg_1999_reg[23]_i_1_n_7 ,\op2_assign_1_reg_1999_reg[23]_i_1_n_8 ,\op2_assign_1_reg_1999_reg[23]_i_1_n_9 ,\op2_assign_1_reg_1999_reg[23]_i_1_n_10 ,\op2_assign_1_reg_1999_reg[23]_i_1_n_11 }),
        .DI({\read_rows_count_reg_427_reg_n_4_[23] ,\read_rows_count_reg_427_reg_n_4_[22] ,\read_rows_count_reg_427_reg_n_4_[21] ,\read_rows_count_reg_427_reg_n_4_[20] ,\read_rows_count_reg_427_reg_n_4_[19] ,\read_rows_count_reg_427_reg_n_4_[18] ,\read_rows_count_reg_427_reg_n_4_[17] ,\read_rows_count_reg_427_reg_n_4_[16] }),
        .O(op2_assign_1_fu_778_p2[23:16]),
        .S({\op2_assign_1_reg_1999[23]_i_2_n_4 ,\op2_assign_1_reg_1999[23]_i_3_n_4 ,\op2_assign_1_reg_1999[23]_i_4_n_4 ,\op2_assign_1_reg_1999[23]_i_5_n_4 ,\op2_assign_1_reg_1999[23]_i_6_n_4 ,\op2_assign_1_reg_1999[23]_i_7_n_4 ,\op2_assign_1_reg_1999[23]_i_8_n_4 ,\op2_assign_1_reg_1999[23]_i_9_n_4 }));
  FDRE \op2_assign_1_reg_1999_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[24]),
        .Q(op2_assign_1_reg_1999[24]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[25]),
        .Q(op2_assign_1_reg_1999[25]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[26]),
        .Q(op2_assign_1_reg_1999[26]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[27]),
        .Q(op2_assign_1_reg_1999[27]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[28]),
        .Q(op2_assign_1_reg_1999[28]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[29]),
        .Q(op2_assign_1_reg_1999[29]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[2]),
        .Q(op2_assign_1_reg_1999[2]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[30]),
        .Q(op2_assign_1_reg_1999[30]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[31]),
        .Q(op2_assign_1_reg_1999[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \op2_assign_1_reg_1999_reg[31]_i_1 
       (.CI(\op2_assign_1_reg_1999_reg[23]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_op2_assign_1_reg_1999_reg[31]_i_1_CO_UNCONNECTED [7],\op2_assign_1_reg_1999_reg[31]_i_1_n_5 ,\op2_assign_1_reg_1999_reg[31]_i_1_n_6 ,\op2_assign_1_reg_1999_reg[31]_i_1_n_7 ,\op2_assign_1_reg_1999_reg[31]_i_1_n_8 ,\op2_assign_1_reg_1999_reg[31]_i_1_n_9 ,\op2_assign_1_reg_1999_reg[31]_i_1_n_10 ,\op2_assign_1_reg_1999_reg[31]_i_1_n_11 }),
        .DI({1'b0,\read_rows_count_reg_427_reg_n_4_[30] ,\read_rows_count_reg_427_reg_n_4_[29] ,\read_rows_count_reg_427_reg_n_4_[28] ,\read_rows_count_reg_427_reg_n_4_[27] ,\read_rows_count_reg_427_reg_n_4_[26] ,\read_rows_count_reg_427_reg_n_4_[25] ,\read_rows_count_reg_427_reg_n_4_[24] }),
        .O(op2_assign_1_fu_778_p2[31:24]),
        .S({\op2_assign_1_reg_1999[31]_i_2_n_4 ,\op2_assign_1_reg_1999[31]_i_3_n_4 ,\op2_assign_1_reg_1999[31]_i_4_n_4 ,\op2_assign_1_reg_1999[31]_i_5_n_4 ,\op2_assign_1_reg_1999[31]_i_6_n_4 ,\op2_assign_1_reg_1999[31]_i_7_n_4 ,\op2_assign_1_reg_1999[31]_i_8_n_4 ,\op2_assign_1_reg_1999[31]_i_9_n_4 }));
  FDRE \op2_assign_1_reg_1999_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[3]),
        .Q(op2_assign_1_reg_1999[3]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[4]),
        .Q(op2_assign_1_reg_1999[4]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[5]),
        .Q(op2_assign_1_reg_1999[5]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[6]),
        .Q(op2_assign_1_reg_1999[6]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[7]),
        .Q(op2_assign_1_reg_1999[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \op2_assign_1_reg_1999_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\op2_assign_1_reg_1999_reg[7]_i_1_n_4 ,\op2_assign_1_reg_1999_reg[7]_i_1_n_5 ,\op2_assign_1_reg_1999_reg[7]_i_1_n_6 ,\op2_assign_1_reg_1999_reg[7]_i_1_n_7 ,\op2_assign_1_reg_1999_reg[7]_i_1_n_8 ,\op2_assign_1_reg_1999_reg[7]_i_1_n_9 ,\op2_assign_1_reg_1999_reg[7]_i_1_n_10 ,\op2_assign_1_reg_1999_reg[7]_i_1_n_11 }),
        .DI({\read_rows_count_reg_427_reg_n_4_[7] ,\read_rows_count_reg_427_reg_n_4_[6] ,\read_rows_count_reg_427_reg_n_4_[5] ,\read_rows_count_reg_427_reg_n_4_[4] ,\read_rows_count_reg_427_reg_n_4_[3] ,\read_rows_count_reg_427_reg_n_4_[2] ,\read_rows_count_reg_427_reg_n_4_[1] ,1'b0}),
        .O(op2_assign_1_fu_778_p2[7:0]),
        .S({\op2_assign_1_reg_1999[7]_i_2_n_4 ,\op2_assign_1_reg_1999[7]_i_3_n_4 ,\op2_assign_1_reg_1999[7]_i_4_n_4 ,\op2_assign_1_reg_1999[7]_i_5_n_4 ,\op2_assign_1_reg_1999[7]_i_6_n_4 ,\op2_assign_1_reg_1999[7]_i_7_n_4 ,\op2_assign_1_reg_1999[7]_i_8_n_4 ,\read_rows_count_reg_427_reg_n_4_[0] }));
  FDRE \op2_assign_1_reg_1999_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[8]),
        .Q(op2_assign_1_reg_1999[8]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1999_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_1_fu_778_p2[9]),
        .Q(op2_assign_1_reg_1999[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 op2_assign_fu_760_p2_carry
       (.CI(\read_rows_count_reg_427_reg_n_4_[0] ),
        .CI_TOP(1'b0),
        .CO({op2_assign_fu_760_p2_carry_n_4,op2_assign_fu_760_p2_carry_n_5,op2_assign_fu_760_p2_carry_n_6,op2_assign_fu_760_p2_carry_n_7,op2_assign_fu_760_p2_carry_n_8,op2_assign_fu_760_p2_carry_n_9,op2_assign_fu_760_p2_carry_n_10,op2_assign_fu_760_p2_carry_n_11}),
        .DI({\read_rows_count_reg_427_reg_n_4_[8] ,\read_rows_count_reg_427_reg_n_4_[7] ,\read_rows_count_reg_427_reg_n_4_[6] ,\read_rows_count_reg_427_reg_n_4_[5] ,\read_rows_count_reg_427_reg_n_4_[4] ,\read_rows_count_reg_427_reg_n_4_[3] ,\read_rows_count_reg_427_reg_n_4_[2] ,\read_rows_count_reg_427_reg_n_4_[1] }),
        .O(op2_assign_fu_760_p2[8:1]),
        .S({op2_assign_fu_760_p2_carry_i_1_n_4,op2_assign_fu_760_p2_carry_i_2_n_4,op2_assign_fu_760_p2_carry_i_3_n_4,op2_assign_fu_760_p2_carry_i_4_n_4,op2_assign_fu_760_p2_carry_i_5_n_4,op2_assign_fu_760_p2_carry_i_6_n_4,op2_assign_fu_760_p2_carry_i_7_n_4,op2_assign_fu_760_p2_carry_i_8_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 op2_assign_fu_760_p2_carry__0
       (.CI(op2_assign_fu_760_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({op2_assign_fu_760_p2_carry__0_n_4,op2_assign_fu_760_p2_carry__0_n_5,op2_assign_fu_760_p2_carry__0_n_6,op2_assign_fu_760_p2_carry__0_n_7,op2_assign_fu_760_p2_carry__0_n_8,op2_assign_fu_760_p2_carry__0_n_9,op2_assign_fu_760_p2_carry__0_n_10,op2_assign_fu_760_p2_carry__0_n_11}),
        .DI({\read_rows_count_reg_427_reg_n_4_[16] ,\read_rows_count_reg_427_reg_n_4_[15] ,\read_rows_count_reg_427_reg_n_4_[14] ,\read_rows_count_reg_427_reg_n_4_[13] ,\read_rows_count_reg_427_reg_n_4_[12] ,\read_rows_count_reg_427_reg_n_4_[11] ,\read_rows_count_reg_427_reg_n_4_[10] ,\read_rows_count_reg_427_reg_n_4_[9] }),
        .O(op2_assign_fu_760_p2[16:9]),
        .S({op2_assign_fu_760_p2_carry__0_i_1_n_4,op2_assign_fu_760_p2_carry__0_i_2_n_4,op2_assign_fu_760_p2_carry__0_i_3_n_4,op2_assign_fu_760_p2_carry__0_i_4_n_4,op2_assign_fu_760_p2_carry__0_i_5_n_4,op2_assign_fu_760_p2_carry__0_i_6_n_4,op2_assign_fu_760_p2_carry__0_i_7_n_4,op2_assign_fu_760_p2_carry__0_i_8_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__0_i_1
       (.I0(\read_rows_count_reg_427_reg_n_4_[16] ),
        .O(op2_assign_fu_760_p2_carry__0_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__0_i_2
       (.I0(\read_rows_count_reg_427_reg_n_4_[15] ),
        .O(op2_assign_fu_760_p2_carry__0_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__0_i_3
       (.I0(\read_rows_count_reg_427_reg_n_4_[14] ),
        .O(op2_assign_fu_760_p2_carry__0_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__0_i_4
       (.I0(\read_rows_count_reg_427_reg_n_4_[13] ),
        .O(op2_assign_fu_760_p2_carry__0_i_4_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__0_i_5
       (.I0(\read_rows_count_reg_427_reg_n_4_[12] ),
        .O(op2_assign_fu_760_p2_carry__0_i_5_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__0_i_6
       (.I0(\read_rows_count_reg_427_reg_n_4_[11] ),
        .O(op2_assign_fu_760_p2_carry__0_i_6_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__0_i_7
       (.I0(\read_rows_count_reg_427_reg_n_4_[10] ),
        .O(op2_assign_fu_760_p2_carry__0_i_7_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__0_i_8
       (.I0(\read_rows_count_reg_427_reg_n_4_[9] ),
        .O(op2_assign_fu_760_p2_carry__0_i_8_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 op2_assign_fu_760_p2_carry__1
       (.CI(op2_assign_fu_760_p2_carry__0_n_4),
        .CI_TOP(1'b0),
        .CO({op2_assign_fu_760_p2_carry__1_n_4,op2_assign_fu_760_p2_carry__1_n_5,op2_assign_fu_760_p2_carry__1_n_6,op2_assign_fu_760_p2_carry__1_n_7,op2_assign_fu_760_p2_carry__1_n_8,op2_assign_fu_760_p2_carry__1_n_9,op2_assign_fu_760_p2_carry__1_n_10,op2_assign_fu_760_p2_carry__1_n_11}),
        .DI({\read_rows_count_reg_427_reg_n_4_[24] ,\read_rows_count_reg_427_reg_n_4_[23] ,\read_rows_count_reg_427_reg_n_4_[22] ,\read_rows_count_reg_427_reg_n_4_[21] ,\read_rows_count_reg_427_reg_n_4_[20] ,\read_rows_count_reg_427_reg_n_4_[19] ,\read_rows_count_reg_427_reg_n_4_[18] ,\read_rows_count_reg_427_reg_n_4_[17] }),
        .O(op2_assign_fu_760_p2[24:17]),
        .S({op2_assign_fu_760_p2_carry__1_i_1_n_4,op2_assign_fu_760_p2_carry__1_i_2_n_4,op2_assign_fu_760_p2_carry__1_i_3_n_4,op2_assign_fu_760_p2_carry__1_i_4_n_4,op2_assign_fu_760_p2_carry__1_i_5_n_4,op2_assign_fu_760_p2_carry__1_i_6_n_4,op2_assign_fu_760_p2_carry__1_i_7_n_4,op2_assign_fu_760_p2_carry__1_i_8_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__1_i_1
       (.I0(\read_rows_count_reg_427_reg_n_4_[24] ),
        .O(op2_assign_fu_760_p2_carry__1_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__1_i_2
       (.I0(\read_rows_count_reg_427_reg_n_4_[23] ),
        .O(op2_assign_fu_760_p2_carry__1_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__1_i_3
       (.I0(\read_rows_count_reg_427_reg_n_4_[22] ),
        .O(op2_assign_fu_760_p2_carry__1_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__1_i_4
       (.I0(\read_rows_count_reg_427_reg_n_4_[21] ),
        .O(op2_assign_fu_760_p2_carry__1_i_4_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__1_i_5
       (.I0(\read_rows_count_reg_427_reg_n_4_[20] ),
        .O(op2_assign_fu_760_p2_carry__1_i_5_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__1_i_6
       (.I0(\read_rows_count_reg_427_reg_n_4_[19] ),
        .O(op2_assign_fu_760_p2_carry__1_i_6_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__1_i_7
       (.I0(\read_rows_count_reg_427_reg_n_4_[18] ),
        .O(op2_assign_fu_760_p2_carry__1_i_7_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__1_i_8
       (.I0(\read_rows_count_reg_427_reg_n_4_[17] ),
        .O(op2_assign_fu_760_p2_carry__1_i_8_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 op2_assign_fu_760_p2_carry__2
       (.CI(op2_assign_fu_760_p2_carry__1_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_op2_assign_fu_760_p2_carry__2_CO_UNCONNECTED[7:6],op2_assign_fu_760_p2_carry__2_n_6,op2_assign_fu_760_p2_carry__2_n_7,op2_assign_fu_760_p2_carry__2_n_8,op2_assign_fu_760_p2_carry__2_n_9,op2_assign_fu_760_p2_carry__2_n_10,op2_assign_fu_760_p2_carry__2_n_11}),
        .DI({1'b0,1'b0,\read_rows_count_reg_427_reg_n_4_[30] ,\read_rows_count_reg_427_reg_n_4_[29] ,\read_rows_count_reg_427_reg_n_4_[28] ,\read_rows_count_reg_427_reg_n_4_[27] ,\read_rows_count_reg_427_reg_n_4_[26] ,\read_rows_count_reg_427_reg_n_4_[25] }),
        .O({NLW_op2_assign_fu_760_p2_carry__2_O_UNCONNECTED[7],op2_assign_fu_760_p2[31:25]}),
        .S({1'b0,op2_assign_fu_760_p2_carry__2_i_1_n_4,op2_assign_fu_760_p2_carry__2_i_2_n_4,op2_assign_fu_760_p2_carry__2_i_3_n_4,op2_assign_fu_760_p2_carry__2_i_4_n_4,op2_assign_fu_760_p2_carry__2_i_5_n_4,op2_assign_fu_760_p2_carry__2_i_6_n_4,op2_assign_fu_760_p2_carry__2_i_7_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__2_i_1
       (.I0(\read_rows_count_reg_427_reg_n_4_[31] ),
        .O(op2_assign_fu_760_p2_carry__2_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__2_i_2
       (.I0(\read_rows_count_reg_427_reg_n_4_[30] ),
        .O(op2_assign_fu_760_p2_carry__2_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__2_i_3
       (.I0(\read_rows_count_reg_427_reg_n_4_[29] ),
        .O(op2_assign_fu_760_p2_carry__2_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__2_i_4
       (.I0(\read_rows_count_reg_427_reg_n_4_[28] ),
        .O(op2_assign_fu_760_p2_carry__2_i_4_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__2_i_5
       (.I0(\read_rows_count_reg_427_reg_n_4_[27] ),
        .O(op2_assign_fu_760_p2_carry__2_i_5_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__2_i_6
       (.I0(\read_rows_count_reg_427_reg_n_4_[26] ),
        .O(op2_assign_fu_760_p2_carry__2_i_6_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry__2_i_7
       (.I0(\read_rows_count_reg_427_reg_n_4_[25] ),
        .O(op2_assign_fu_760_p2_carry__2_i_7_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry_i_1
       (.I0(\read_rows_count_reg_427_reg_n_4_[8] ),
        .O(op2_assign_fu_760_p2_carry_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry_i_2
       (.I0(\read_rows_count_reg_427_reg_n_4_[7] ),
        .O(op2_assign_fu_760_p2_carry_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry_i_3
       (.I0(\read_rows_count_reg_427_reg_n_4_[6] ),
        .O(op2_assign_fu_760_p2_carry_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry_i_4
       (.I0(\read_rows_count_reg_427_reg_n_4_[5] ),
        .O(op2_assign_fu_760_p2_carry_i_4_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry_i_5
       (.I0(\read_rows_count_reg_427_reg_n_4_[4] ),
        .O(op2_assign_fu_760_p2_carry_i_5_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry_i_6
       (.I0(\read_rows_count_reg_427_reg_n_4_[3] ),
        .O(op2_assign_fu_760_p2_carry_i_6_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry_i_7
       (.I0(\read_rows_count_reg_427_reg_n_4_[2] ),
        .O(op2_assign_fu_760_p2_carry_i_7_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_760_p2_carry_i_8
       (.I0(\read_rows_count_reg_427_reg_n_4_[1] ),
        .O(op2_assign_fu_760_p2_carry_i_8_n_4));
  FDRE \op2_assign_reg_1980_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[0]),
        .Q(op2_assign_reg_1980[0]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[10]),
        .Q(op2_assign_reg_1980[10]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[11]),
        .Q(op2_assign_reg_1980[11]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[12]),
        .Q(op2_assign_reg_1980[12]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[13]),
        .Q(op2_assign_reg_1980[13]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[14]),
        .Q(op2_assign_reg_1980[14]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[15]),
        .Q(op2_assign_reg_1980[15]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[16]),
        .Q(op2_assign_reg_1980[16]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[17]),
        .Q(op2_assign_reg_1980[17]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[18]),
        .Q(op2_assign_reg_1980[18]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[19]),
        .Q(op2_assign_reg_1980[19]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[1]),
        .Q(op2_assign_reg_1980[1]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[20]),
        .Q(op2_assign_reg_1980[20]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[21]),
        .Q(op2_assign_reg_1980[21]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[22]),
        .Q(op2_assign_reg_1980[22]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[23]),
        .Q(op2_assign_reg_1980[23]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[24]),
        .Q(op2_assign_reg_1980[24]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[25]),
        .Q(op2_assign_reg_1980[25]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[26]),
        .Q(op2_assign_reg_1980[26]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[27]),
        .Q(op2_assign_reg_1980[27]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[28]),
        .Q(op2_assign_reg_1980[28]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[29]),
        .Q(op2_assign_reg_1980[29]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[2]),
        .Q(op2_assign_reg_1980[2]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[30]),
        .Q(op2_assign_reg_1980[30]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[31]),
        .Q(op2_assign_reg_1980[31]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[3]),
        .Q(op2_assign_reg_1980[3]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[4]),
        .Q(op2_assign_reg_1980[4]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[5]),
        .Q(op2_assign_reg_1980[5]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[6]),
        .Q(op2_assign_reg_1980[6]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[7]),
        .Q(op2_assign_reg_1980[7]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[8]),
        .Q(op2_assign_reg_1980[8]),
        .R(1'b0));
  FDRE \op2_assign_reg_1980_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(op2_assign_fu_760_p2[9]),
        .Q(op2_assign_reg_1980[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88808080)) 
    \output_rows_count_reg_415[0]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(cmp282_reg_1988),
        .I2(icmp_ln874_1_fu_1691_p2),
        .I3(icmp_ln874_fu_1681_p2),
        .I4(\cmp286_reg_1993_reg_n_4_[0] ),
        .O(output_rows_count_reg_415));
  LUT1 #(
    .INIT(2'h1)) 
    \output_rows_count_reg_415[0]_i_3 
       (.I0(output_rows_count_reg_415_reg[0]),
        .O(\output_rows_count_reg_415[0]_i_3_n_4 ));
  FDRE \output_rows_count_reg_415_reg[0] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[0]_i_2_n_19 ),
        .Q(output_rows_count_reg_415_reg[0]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \output_rows_count_reg_415_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\output_rows_count_reg_415_reg[0]_i_2_n_4 ,\output_rows_count_reg_415_reg[0]_i_2_n_5 ,\output_rows_count_reg_415_reg[0]_i_2_n_6 ,\output_rows_count_reg_415_reg[0]_i_2_n_7 ,\output_rows_count_reg_415_reg[0]_i_2_n_8 ,\output_rows_count_reg_415_reg[0]_i_2_n_9 ,\output_rows_count_reg_415_reg[0]_i_2_n_10 ,\output_rows_count_reg_415_reg[0]_i_2_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\output_rows_count_reg_415_reg[0]_i_2_n_12 ,\output_rows_count_reg_415_reg[0]_i_2_n_13 ,\output_rows_count_reg_415_reg[0]_i_2_n_14 ,\output_rows_count_reg_415_reg[0]_i_2_n_15 ,\output_rows_count_reg_415_reg[0]_i_2_n_16 ,\output_rows_count_reg_415_reg[0]_i_2_n_17 ,\output_rows_count_reg_415_reg[0]_i_2_n_18 ,\output_rows_count_reg_415_reg[0]_i_2_n_19 }),
        .S({output_rows_count_reg_415_reg[7:1],\output_rows_count_reg_415[0]_i_3_n_4 }));
  FDRE \output_rows_count_reg_415_reg[10] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[8]_i_1_n_17 ),
        .Q(output_rows_count_reg_415_reg[10]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[11] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[8]_i_1_n_16 ),
        .Q(output_rows_count_reg_415_reg[11]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[12] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[8]_i_1_n_15 ),
        .Q(output_rows_count_reg_415_reg[12]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[13] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[8]_i_1_n_14 ),
        .Q(output_rows_count_reg_415_reg[13]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[14] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[8]_i_1_n_13 ),
        .Q(output_rows_count_reg_415_reg[14]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[15] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[8]_i_1_n_12 ),
        .Q(output_rows_count_reg_415_reg[15]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[16] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[16]_i_1_n_19 ),
        .Q(output_rows_count_reg_415_reg[16]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \output_rows_count_reg_415_reg[16]_i_1 
       (.CI(\output_rows_count_reg_415_reg[8]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\output_rows_count_reg_415_reg[16]_i_1_n_4 ,\output_rows_count_reg_415_reg[16]_i_1_n_5 ,\output_rows_count_reg_415_reg[16]_i_1_n_6 ,\output_rows_count_reg_415_reg[16]_i_1_n_7 ,\output_rows_count_reg_415_reg[16]_i_1_n_8 ,\output_rows_count_reg_415_reg[16]_i_1_n_9 ,\output_rows_count_reg_415_reg[16]_i_1_n_10 ,\output_rows_count_reg_415_reg[16]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\output_rows_count_reg_415_reg[16]_i_1_n_12 ,\output_rows_count_reg_415_reg[16]_i_1_n_13 ,\output_rows_count_reg_415_reg[16]_i_1_n_14 ,\output_rows_count_reg_415_reg[16]_i_1_n_15 ,\output_rows_count_reg_415_reg[16]_i_1_n_16 ,\output_rows_count_reg_415_reg[16]_i_1_n_17 ,\output_rows_count_reg_415_reg[16]_i_1_n_18 ,\output_rows_count_reg_415_reg[16]_i_1_n_19 }),
        .S(output_rows_count_reg_415_reg[23:16]));
  FDRE \output_rows_count_reg_415_reg[17] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[16]_i_1_n_18 ),
        .Q(output_rows_count_reg_415_reg[17]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[18] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[16]_i_1_n_17 ),
        .Q(output_rows_count_reg_415_reg[18]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[19] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[16]_i_1_n_16 ),
        .Q(output_rows_count_reg_415_reg[19]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[1] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[0]_i_2_n_18 ),
        .Q(output_rows_count_reg_415_reg[1]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[20] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[16]_i_1_n_15 ),
        .Q(output_rows_count_reg_415_reg[20]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[21] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[16]_i_1_n_14 ),
        .Q(output_rows_count_reg_415_reg[21]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[22] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[16]_i_1_n_13 ),
        .Q(output_rows_count_reg_415_reg[22]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[23] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[16]_i_1_n_12 ),
        .Q(output_rows_count_reg_415_reg[23]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[24] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[24]_i_1_n_19 ),
        .Q(output_rows_count_reg_415_reg[24]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \output_rows_count_reg_415_reg[24]_i_1 
       (.CI(\output_rows_count_reg_415_reg[16]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_output_rows_count_reg_415_reg[24]_i_1_CO_UNCONNECTED [7],\output_rows_count_reg_415_reg[24]_i_1_n_5 ,\output_rows_count_reg_415_reg[24]_i_1_n_6 ,\output_rows_count_reg_415_reg[24]_i_1_n_7 ,\output_rows_count_reg_415_reg[24]_i_1_n_8 ,\output_rows_count_reg_415_reg[24]_i_1_n_9 ,\output_rows_count_reg_415_reg[24]_i_1_n_10 ,\output_rows_count_reg_415_reg[24]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\output_rows_count_reg_415_reg[24]_i_1_n_12 ,\output_rows_count_reg_415_reg[24]_i_1_n_13 ,\output_rows_count_reg_415_reg[24]_i_1_n_14 ,\output_rows_count_reg_415_reg[24]_i_1_n_15 ,\output_rows_count_reg_415_reg[24]_i_1_n_16 ,\output_rows_count_reg_415_reg[24]_i_1_n_17 ,\output_rows_count_reg_415_reg[24]_i_1_n_18 ,\output_rows_count_reg_415_reg[24]_i_1_n_19 }),
        .S(output_rows_count_reg_415_reg[31:24]));
  FDRE \output_rows_count_reg_415_reg[25] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[24]_i_1_n_18 ),
        .Q(output_rows_count_reg_415_reg[25]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[26] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[24]_i_1_n_17 ),
        .Q(output_rows_count_reg_415_reg[26]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[27] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[24]_i_1_n_16 ),
        .Q(output_rows_count_reg_415_reg[27]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[28] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[24]_i_1_n_15 ),
        .Q(output_rows_count_reg_415_reg[28]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[29] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[24]_i_1_n_14 ),
        .Q(output_rows_count_reg_415_reg[29]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[2] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[0]_i_2_n_17 ),
        .Q(output_rows_count_reg_415_reg[2]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[30] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[24]_i_1_n_13 ),
        .Q(output_rows_count_reg_415_reg[30]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[31] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[24]_i_1_n_12 ),
        .Q(output_rows_count_reg_415_reg[31]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[3] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[0]_i_2_n_16 ),
        .Q(output_rows_count_reg_415_reg[3]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[4] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[0]_i_2_n_15 ),
        .Q(output_rows_count_reg_415_reg[4]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[5] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[0]_i_2_n_14 ),
        .Q(output_rows_count_reg_415_reg[5]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[6] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[0]_i_2_n_13 ),
        .Q(output_rows_count_reg_415_reg[6]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[7] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[0]_i_2_n_12 ),
        .Q(output_rows_count_reg_415_reg[7]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  FDRE \output_rows_count_reg_415_reg[8] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[8]_i_1_n_19 ),
        .Q(output_rows_count_reg_415_reg[8]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \output_rows_count_reg_415_reg[8]_i_1 
       (.CI(\output_rows_count_reg_415_reg[0]_i_2_n_4 ),
        .CI_TOP(1'b0),
        .CO({\output_rows_count_reg_415_reg[8]_i_1_n_4 ,\output_rows_count_reg_415_reg[8]_i_1_n_5 ,\output_rows_count_reg_415_reg[8]_i_1_n_6 ,\output_rows_count_reg_415_reg[8]_i_1_n_7 ,\output_rows_count_reg_415_reg[8]_i_1_n_8 ,\output_rows_count_reg_415_reg[8]_i_1_n_9 ,\output_rows_count_reg_415_reg[8]_i_1_n_10 ,\output_rows_count_reg_415_reg[8]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\output_rows_count_reg_415_reg[8]_i_1_n_12 ,\output_rows_count_reg_415_reg[8]_i_1_n_13 ,\output_rows_count_reg_415_reg[8]_i_1_n_14 ,\output_rows_count_reg_415_reg[8]_i_1_n_15 ,\output_rows_count_reg_415_reg[8]_i_1_n_16 ,\output_rows_count_reg_415_reg[8]_i_1_n_17 ,\output_rows_count_reg_415_reg[8]_i_1_n_18 ,\output_rows_count_reg_415_reg[8]_i_1_n_19 }),
        .S(output_rows_count_reg_415_reg[15:8]));
  FDRE \output_rows_count_reg_415_reg[9] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_415),
        .D(\output_rows_count_reg_415_reg[8]_i_1_n_18 ),
        .Q(output_rows_count_reg_415_reg[9]),
        .R(\i_1_reg_392[10]_i_1_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_1_reg_2155_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_1_reg_2155_pp1_iter6_reg_reg[0]_srl3 " *) 
  SRL16E \p_Result_1_reg_2155_pp1_iter6_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Result_1_reg_2155[0]),
        .Q(\p_Result_1_reg_2155_pp1_iter6_reg_reg[0]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_1_reg_2155_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_1_reg_2155_pp1_iter6_reg_reg[1]_srl3 " *) 
  SRL16E \p_Result_1_reg_2155_pp1_iter6_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Result_1_reg_2155[1]),
        .Q(\p_Result_1_reg_2155_pp1_iter6_reg_reg[1]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_1_reg_2155_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_1_reg_2155_pp1_iter6_reg_reg[2]_srl3 " *) 
  SRL16E \p_Result_1_reg_2155_pp1_iter6_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Result_1_reg_2155[2]),
        .Q(\p_Result_1_reg_2155_pp1_iter6_reg_reg[2]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_1_reg_2155_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_1_reg_2155_pp1_iter6_reg_reg[3]_srl3 " *) 
  SRL16E \p_Result_1_reg_2155_pp1_iter6_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Result_1_reg_2155[3]),
        .Q(\p_Result_1_reg_2155_pp1_iter6_reg_reg[3]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_1_reg_2155_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_1_reg_2155_pp1_iter6_reg_reg[4]_srl3 " *) 
  SRL16E \p_Result_1_reg_2155_pp1_iter6_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Result_1_reg_2155[4]),
        .Q(\p_Result_1_reg_2155_pp1_iter6_reg_reg[4]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_1_reg_2155_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_1_reg_2155_pp1_iter6_reg_reg[5]_srl3 " *) 
  SRL16E \p_Result_1_reg_2155_pp1_iter6_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Result_1_reg_2155[5]),
        .Q(\p_Result_1_reg_2155_pp1_iter6_reg_reg[5]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_1_reg_2155_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_1_reg_2155_pp1_iter6_reg_reg[6]_srl3 " *) 
  SRL16E \p_Result_1_reg_2155_pp1_iter6_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Result_1_reg_2155[6]),
        .Q(\p_Result_1_reg_2155_pp1_iter6_reg_reg[6]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_1_reg_2155_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_1_reg_2155_pp1_iter6_reg_reg[7]_srl3 " *) 
  SRL16E \p_Result_1_reg_2155_pp1_iter6_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Result_1_reg_2155[7]),
        .Q(\p_Result_1_reg_2155_pp1_iter6_reg_reg[7]_srl3_n_4 ));
  FDRE \p_Result_1_reg_2155_pp1_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Result_1_reg_2155_pp1_iter6_reg_reg[0]_srl3_n_4 ),
        .Q(p_Result_1_reg_2155_pp1_iter7_reg[0]),
        .R(1'b0));
  FDRE \p_Result_1_reg_2155_pp1_iter7_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Result_1_reg_2155_pp1_iter6_reg_reg[1]_srl3_n_4 ),
        .Q(p_Result_1_reg_2155_pp1_iter7_reg[1]),
        .R(1'b0));
  FDRE \p_Result_1_reg_2155_pp1_iter7_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Result_1_reg_2155_pp1_iter6_reg_reg[2]_srl3_n_4 ),
        .Q(p_Result_1_reg_2155_pp1_iter7_reg[2]),
        .R(1'b0));
  FDRE \p_Result_1_reg_2155_pp1_iter7_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Result_1_reg_2155_pp1_iter6_reg_reg[3]_srl3_n_4 ),
        .Q(p_Result_1_reg_2155_pp1_iter7_reg[3]),
        .R(1'b0));
  FDRE \p_Result_1_reg_2155_pp1_iter7_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Result_1_reg_2155_pp1_iter6_reg_reg[4]_srl3_n_4 ),
        .Q(p_Result_1_reg_2155_pp1_iter7_reg[4]),
        .R(1'b0));
  FDRE \p_Result_1_reg_2155_pp1_iter7_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Result_1_reg_2155_pp1_iter6_reg_reg[5]_srl3_n_4 ),
        .Q(p_Result_1_reg_2155_pp1_iter7_reg[5]),
        .R(1'b0));
  FDRE \p_Result_1_reg_2155_pp1_iter7_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Result_1_reg_2155_pp1_iter6_reg_reg[6]_srl3_n_4 ),
        .Q(p_Result_1_reg_2155_pp1_iter7_reg[6]),
        .R(1'b0));
  FDRE \p_Result_1_reg_2155_pp1_iter7_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Result_1_reg_2155_pp1_iter6_reg_reg[7]_srl3_n_4 ),
        .Q(p_Result_1_reg_2155_pp1_iter7_reg[7]),
        .R(1'b0));
  FDRE \p_Result_1_reg_2155_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_2_0_U_n_57),
        .Q(p_Result_1_reg_2155[0]),
        .R(1'b0));
  FDRE \p_Result_1_reg_2155_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_2_0_U_n_59),
        .Q(p_Result_1_reg_2155[1]),
        .R(1'b0));
  FDRE \p_Result_1_reg_2155_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_2_0_U_n_105),
        .Q(p_Result_1_reg_2155[2]),
        .R(1'b0));
  FDRE \p_Result_1_reg_2155_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_2_0_U_n_106),
        .Q(p_Result_1_reg_2155[3]),
        .R(1'b0));
  FDRE \p_Result_1_reg_2155_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_2_0_U_n_107),
        .Q(p_Result_1_reg_2155[4]),
        .R(1'b0));
  FDRE \p_Result_1_reg_2155_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_2_0_U_n_108),
        .Q(p_Result_1_reg_2155[5]),
        .R(1'b0));
  FDRE \p_Result_1_reg_2155_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_2_0_U_n_109),
        .Q(p_Result_1_reg_2155[6]),
        .R(1'b0));
  FDRE \p_Result_1_reg_2155_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_2_0_U_n_110),
        .Q(p_Result_1_reg_2155[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_9_reg_2175_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_9_reg_2175_pp1_iter6_reg_reg[0]_srl3 " *) 
  SRL16E \p_Result_9_reg_2175_pp1_iter6_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Result_9_reg_2175[0]),
        .Q(\p_Result_9_reg_2175_pp1_iter6_reg_reg[0]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_9_reg_2175_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_9_reg_2175_pp1_iter6_reg_reg[1]_srl3 " *) 
  SRL16E \p_Result_9_reg_2175_pp1_iter6_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Result_9_reg_2175[1]),
        .Q(\p_Result_9_reg_2175_pp1_iter6_reg_reg[1]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_9_reg_2175_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_9_reg_2175_pp1_iter6_reg_reg[2]_srl3 " *) 
  SRL16E \p_Result_9_reg_2175_pp1_iter6_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Result_9_reg_2175[2]),
        .Q(\p_Result_9_reg_2175_pp1_iter6_reg_reg[2]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_9_reg_2175_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_9_reg_2175_pp1_iter6_reg_reg[3]_srl3 " *) 
  SRL16E \p_Result_9_reg_2175_pp1_iter6_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Result_9_reg_2175[3]),
        .Q(\p_Result_9_reg_2175_pp1_iter6_reg_reg[3]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_9_reg_2175_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_9_reg_2175_pp1_iter6_reg_reg[4]_srl3 " *) 
  SRL16E \p_Result_9_reg_2175_pp1_iter6_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Result_9_reg_2175[4]),
        .Q(\p_Result_9_reg_2175_pp1_iter6_reg_reg[4]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_9_reg_2175_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_9_reg_2175_pp1_iter6_reg_reg[5]_srl3 " *) 
  SRL16E \p_Result_9_reg_2175_pp1_iter6_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Result_9_reg_2175[5]),
        .Q(\p_Result_9_reg_2175_pp1_iter6_reg_reg[5]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_9_reg_2175_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_9_reg_2175_pp1_iter6_reg_reg[6]_srl3 " *) 
  SRL16E \p_Result_9_reg_2175_pp1_iter6_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Result_9_reg_2175[6]),
        .Q(\p_Result_9_reg_2175_pp1_iter6_reg_reg[6]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_9_reg_2175_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/p_Result_9_reg_2175_pp1_iter6_reg_reg[7]_srl3 " *) 
  SRL16E \p_Result_9_reg_2175_pp1_iter6_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Result_9_reg_2175[7]),
        .Q(\p_Result_9_reg_2175_pp1_iter6_reg_reg[7]_srl3_n_4 ));
  FDRE \p_Result_9_reg_2175_pp1_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Result_9_reg_2175_pp1_iter6_reg_reg[0]_srl3_n_4 ),
        .Q(p_Result_9_reg_2175_pp1_iter7_reg[0]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2175_pp1_iter7_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Result_9_reg_2175_pp1_iter6_reg_reg[1]_srl3_n_4 ),
        .Q(p_Result_9_reg_2175_pp1_iter7_reg[1]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2175_pp1_iter7_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Result_9_reg_2175_pp1_iter6_reg_reg[2]_srl3_n_4 ),
        .Q(p_Result_9_reg_2175_pp1_iter7_reg[2]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2175_pp1_iter7_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Result_9_reg_2175_pp1_iter6_reg_reg[3]_srl3_n_4 ),
        .Q(p_Result_9_reg_2175_pp1_iter7_reg[3]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2175_pp1_iter7_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Result_9_reg_2175_pp1_iter6_reg_reg[4]_srl3_n_4 ),
        .Q(p_Result_9_reg_2175_pp1_iter7_reg[4]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2175_pp1_iter7_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Result_9_reg_2175_pp1_iter6_reg_reg[5]_srl3_n_4 ),
        .Q(p_Result_9_reg_2175_pp1_iter7_reg[5]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2175_pp1_iter7_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Result_9_reg_2175_pp1_iter6_reg_reg[6]_srl3_n_4 ),
        .Q(p_Result_9_reg_2175_pp1_iter7_reg[6]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2175_pp1_iter7_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Result_9_reg_2175_pp1_iter6_reg_reg[7]_srl3_n_4 ),
        .Q(p_Result_9_reg_2175_pp1_iter7_reg[7]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2175_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_2_0_U_n_41),
        .Q(p_Result_9_reg_2175[0]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2175_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_2_0_U_n_43),
        .Q(p_Result_9_reg_2175[1]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2175_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_2_0_U_n_113),
        .Q(p_Result_9_reg_2175[2]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2175_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_2_0_U_n_114),
        .Q(p_Result_9_reg_2175[3]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2175_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_2_0_U_n_115),
        .Q(p_Result_9_reg_2175[4]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2175_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_2_0_U_n_116),
        .Q(p_Result_9_reg_2175[5]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2175_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_2_0_U_n_117),
        .Q(p_Result_9_reg_2175[6]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2175_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_2_0_U_n_118),
        .Q(p_Result_9_reg_2175[7]),
        .R(1'b0));
  FDRE \p_Result_s_reg_1957_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(p_0_in),
        .Q(p_Result_s_reg_1957),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_2_reg_2010[31]_i_1 
       (.I0(icmp_ln1494_reg_1968),
        .I1(ap_CS_fsm_state8),
        .O(\p_Val2_2_reg_2010[31]_i_1_n_4 ));
  FDSE \p_Val2_2_reg_2010_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(trunc_ln230_reg_1942[22]),
        .Q(tmp_1_fu_871_p4[0]),
        .S(\p_Val2_2_reg_2010[31]_i_1_n_4 ));
  FDSE \p_Val2_2_reg_2010_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(trunc_ln230_reg_1942[23]),
        .Q(tmp_1_fu_871_p4[1]),
        .S(\p_Val2_2_reg_2010[31]_i_1_n_4 ));
  FDSE \p_Val2_2_reg_2010_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(trunc_ln230_reg_1942[24]),
        .Q(tmp_1_fu_871_p4[2]),
        .S(\p_Val2_2_reg_2010[31]_i_1_n_4 ));
  FDRE \p_Val2_2_reg_2010_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(trunc_ln230_reg_1942[25]),
        .Q(tmp_1_fu_871_p4[3]),
        .R(\p_Val2_2_reg_2010[31]_i_1_n_4 ));
  FDSE \p_Val2_2_reg_2010_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(trunc_ln230_reg_1942[26]),
        .Q(tmp_1_fu_871_p4[4]),
        .S(\p_Val2_2_reg_2010[31]_i_1_n_4 ));
  FDSE \p_Val2_2_reg_2010_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(trunc_ln230_reg_1942[27]),
        .Q(tmp_1_fu_871_p4[5]),
        .S(\p_Val2_2_reg_2010[31]_i_1_n_4 ));
  FDRE \p_Val2_2_reg_2010_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(trunc_ln230_reg_1942[28]),
        .Q(tmp_1_fu_871_p4[6]),
        .R(\p_Val2_2_reg_2010[31]_i_1_n_4 ));
  FDRE \p_Val2_2_reg_2010_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(trunc_ln230_reg_1942[29]),
        .Q(tmp_1_fu_871_p4[7]),
        .R(\p_Val2_2_reg_2010[31]_i_1_n_4 ));
  FDRE \p_Val2_2_reg_2010_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(trunc_ln230_reg_1942[30]),
        .Q(tmp_1_fu_871_p4[8]),
        .R(\p_Val2_2_reg_2010[31]_i_1_n_4 ));
  FDRE \p_Val2_2_reg_2010_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(trunc_ln230_reg_1942[31]),
        .Q(tmp_1_fu_871_p4[9]),
        .R(\p_Val2_2_reg_2010[31]_i_1_n_4 ));
  FDSE \p_Val2_2_reg_2010_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(trunc_ln230_reg_1942[32]),
        .Q(tmp_1_fu_871_p4[10]),
        .S(\p_Val2_2_reg_2010[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \read_rows_count_reg_427[0]_i_1 
       (.I0(\read_rows_count_reg_427_reg_n_4_[0] ),
        .O(op2_assign_fu_760_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \read_rows_count_reg_427[10]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(cmp84_reg_1973),
        .O(read_rows_count_reg_4270_in[1]));
  LUT4 #(
    .INIT(16'h7F70)) 
    \read_rows_count_reg_427[10]_i_2 
       (.I0(icmp_ln886_1_fu_1727_p2),
        .I1(cmp84_reg_1973),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state5),
        .O(\read_rows_count_reg_427[10]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \read_rows_count_reg_427[10]_i_3 
       (.I0(read_rows_count_1_fu_1752_p2[10]),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state5),
        .O(\read_rows_count_reg_427[10]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \read_rows_count_reg_427[1]_i_1 
       (.I0(read_rows_count_1_fu_1752_p2[1]),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state5),
        .O(\read_rows_count_reg_427[1]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \read_rows_count_reg_427[31]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(cmp84_reg_1973),
        .I2(ap_CS_fsm_state18),
        .O(read_rows_count_reg_4270_in[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    \read_rows_count_reg_427[31]_i_2 
       (.I0(ap_CS_fsm_state18),
        .I1(cmp84_reg_1973),
        .I2(icmp_ln886_1_fu_1727_p2),
        .O(read_rows_count_reg_427));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \read_rows_count_reg_427[3]_i_1 
       (.I0(read_rows_count_1_fu_1752_p2[3]),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state5),
        .O(\read_rows_count_reg_427[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \read_rows_count_reg_427[4]_i_1 
       (.I0(read_rows_count_1_fu_1752_p2[4]),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state5),
        .O(\read_rows_count_reg_427[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \read_rows_count_reg_427[5]_i_1 
       (.I0(read_rows_count_1_fu_1752_p2[5]),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state5),
        .O(\read_rows_count_reg_427[5]_i_1_n_4 ));
  FDRE \read_rows_count_reg_427_reg[0] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(op2_assign_fu_760_p2[0]),
        .Q(\read_rows_count_reg_427_reg_n_4_[0] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDSE \read_rows_count_reg_427_reg[10] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_427[10]_i_2_n_4 ),
        .D(\read_rows_count_reg_427[10]_i_3_n_4 ),
        .Q(\read_rows_count_reg_427_reg_n_4_[10] ),
        .S(read_rows_count_reg_4270_in[1]));
  FDRE \read_rows_count_reg_427_reg[11] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[11]),
        .Q(\read_rows_count_reg_427_reg_n_4_[11] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[12] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[12]),
        .Q(\read_rows_count_reg_427_reg_n_4_[12] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[13] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[13]),
        .Q(\read_rows_count_reg_427_reg_n_4_[13] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[14] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[14]),
        .Q(\read_rows_count_reg_427_reg_n_4_[14] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[15] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[15]),
        .Q(\read_rows_count_reg_427_reg_n_4_[15] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[16] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[16]),
        .Q(\read_rows_count_reg_427_reg_n_4_[16] ),
        .R(read_rows_count_reg_4270_in[21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \read_rows_count_reg_427_reg[16]_i_1 
       (.CI(\read_rows_count_reg_427_reg[8]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\read_rows_count_reg_427_reg[16]_i_1_n_4 ,\read_rows_count_reg_427_reg[16]_i_1_n_5 ,\read_rows_count_reg_427_reg[16]_i_1_n_6 ,\read_rows_count_reg_427_reg[16]_i_1_n_7 ,\read_rows_count_reg_427_reg[16]_i_1_n_8 ,\read_rows_count_reg_427_reg[16]_i_1_n_9 ,\read_rows_count_reg_427_reg[16]_i_1_n_10 ,\read_rows_count_reg_427_reg[16]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(read_rows_count_1_fu_1752_p2[16:9]),
        .S({\read_rows_count_reg_427_reg_n_4_[16] ,\read_rows_count_reg_427_reg_n_4_[15] ,\read_rows_count_reg_427_reg_n_4_[14] ,\read_rows_count_reg_427_reg_n_4_[13] ,\read_rows_count_reg_427_reg_n_4_[12] ,\read_rows_count_reg_427_reg_n_4_[11] ,\read_rows_count_reg_427_reg_n_4_[10] ,\read_rows_count_reg_427_reg_n_4_[9] }));
  FDRE \read_rows_count_reg_427_reg[17] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[17]),
        .Q(\read_rows_count_reg_427_reg_n_4_[17] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[18] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[18]),
        .Q(\read_rows_count_reg_427_reg_n_4_[18] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[19] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[19]),
        .Q(\read_rows_count_reg_427_reg_n_4_[19] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[1] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_427[10]_i_2_n_4 ),
        .D(\read_rows_count_reg_427[1]_i_1_n_4 ),
        .Q(\read_rows_count_reg_427_reg_n_4_[1] ),
        .R(read_rows_count_reg_4270_in[1]));
  FDRE \read_rows_count_reg_427_reg[20] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[20]),
        .Q(\read_rows_count_reg_427_reg_n_4_[20] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[21] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[21]),
        .Q(\read_rows_count_reg_427_reg_n_4_[21] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[22] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[22]),
        .Q(\read_rows_count_reg_427_reg_n_4_[22] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[23] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[23]),
        .Q(\read_rows_count_reg_427_reg_n_4_[23] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[24] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[24]),
        .Q(\read_rows_count_reg_427_reg_n_4_[24] ),
        .R(read_rows_count_reg_4270_in[21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \read_rows_count_reg_427_reg[24]_i_1 
       (.CI(\read_rows_count_reg_427_reg[16]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\read_rows_count_reg_427_reg[24]_i_1_n_4 ,\read_rows_count_reg_427_reg[24]_i_1_n_5 ,\read_rows_count_reg_427_reg[24]_i_1_n_6 ,\read_rows_count_reg_427_reg[24]_i_1_n_7 ,\read_rows_count_reg_427_reg[24]_i_1_n_8 ,\read_rows_count_reg_427_reg[24]_i_1_n_9 ,\read_rows_count_reg_427_reg[24]_i_1_n_10 ,\read_rows_count_reg_427_reg[24]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(read_rows_count_1_fu_1752_p2[24:17]),
        .S({\read_rows_count_reg_427_reg_n_4_[24] ,\read_rows_count_reg_427_reg_n_4_[23] ,\read_rows_count_reg_427_reg_n_4_[22] ,\read_rows_count_reg_427_reg_n_4_[21] ,\read_rows_count_reg_427_reg_n_4_[20] ,\read_rows_count_reg_427_reg_n_4_[19] ,\read_rows_count_reg_427_reg_n_4_[18] ,\read_rows_count_reg_427_reg_n_4_[17] }));
  FDRE \read_rows_count_reg_427_reg[25] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[25]),
        .Q(\read_rows_count_reg_427_reg_n_4_[25] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[26] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[26]),
        .Q(\read_rows_count_reg_427_reg_n_4_[26] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[27] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[27]),
        .Q(\read_rows_count_reg_427_reg_n_4_[27] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[28] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[28]),
        .Q(\read_rows_count_reg_427_reg_n_4_[28] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[29] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[29]),
        .Q(\read_rows_count_reg_427_reg_n_4_[29] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[2] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[2]),
        .Q(\read_rows_count_reg_427_reg_n_4_[2] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[30] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[30]),
        .Q(\read_rows_count_reg_427_reg_n_4_[30] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[31] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[31]),
        .Q(\read_rows_count_reg_427_reg_n_4_[31] ),
        .R(read_rows_count_reg_4270_in[21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \read_rows_count_reg_427_reg[31]_i_3 
       (.CI(\read_rows_count_reg_427_reg[24]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_read_rows_count_reg_427_reg[31]_i_3_CO_UNCONNECTED [7:6],\read_rows_count_reg_427_reg[31]_i_3_n_6 ,\read_rows_count_reg_427_reg[31]_i_3_n_7 ,\read_rows_count_reg_427_reg[31]_i_3_n_8 ,\read_rows_count_reg_427_reg[31]_i_3_n_9 ,\read_rows_count_reg_427_reg[31]_i_3_n_10 ,\read_rows_count_reg_427_reg[31]_i_3_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_read_rows_count_reg_427_reg[31]_i_3_O_UNCONNECTED [7],read_rows_count_1_fu_1752_p2[31:25]}),
        .S({1'b0,\read_rows_count_reg_427_reg_n_4_[31] ,\read_rows_count_reg_427_reg_n_4_[30] ,\read_rows_count_reg_427_reg_n_4_[29] ,\read_rows_count_reg_427_reg_n_4_[28] ,\read_rows_count_reg_427_reg_n_4_[27] ,\read_rows_count_reg_427_reg_n_4_[26] ,\read_rows_count_reg_427_reg_n_4_[25] }));
  FDSE \read_rows_count_reg_427_reg[3] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_427[10]_i_2_n_4 ),
        .D(\read_rows_count_reg_427[3]_i_1_n_4 ),
        .Q(\read_rows_count_reg_427_reg_n_4_[3] ),
        .S(read_rows_count_reg_4270_in[1]));
  FDSE \read_rows_count_reg_427_reg[4] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_427[10]_i_2_n_4 ),
        .D(\read_rows_count_reg_427[4]_i_1_n_4 ),
        .Q(\read_rows_count_reg_427_reg_n_4_[4] ),
        .S(read_rows_count_reg_4270_in[1]));
  FDSE \read_rows_count_reg_427_reg[5] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_427[10]_i_2_n_4 ),
        .D(\read_rows_count_reg_427[5]_i_1_n_4 ),
        .Q(\read_rows_count_reg_427_reg_n_4_[5] ),
        .S(read_rows_count_reg_4270_in[1]));
  FDRE \read_rows_count_reg_427_reg[6] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[6]),
        .Q(\read_rows_count_reg_427_reg_n_4_[6] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[7] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[7]),
        .Q(\read_rows_count_reg_427_reg_n_4_[7] ),
        .R(read_rows_count_reg_4270_in[21]));
  FDRE \read_rows_count_reg_427_reg[8] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[8]),
        .Q(\read_rows_count_reg_427_reg_n_4_[8] ),
        .R(read_rows_count_reg_4270_in[21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \read_rows_count_reg_427_reg[8]_i_1 
       (.CI(\read_rows_count_reg_427_reg_n_4_[0] ),
        .CI_TOP(1'b0),
        .CO({\read_rows_count_reg_427_reg[8]_i_1_n_4 ,\read_rows_count_reg_427_reg[8]_i_1_n_5 ,\read_rows_count_reg_427_reg[8]_i_1_n_6 ,\read_rows_count_reg_427_reg[8]_i_1_n_7 ,\read_rows_count_reg_427_reg[8]_i_1_n_8 ,\read_rows_count_reg_427_reg[8]_i_1_n_9 ,\read_rows_count_reg_427_reg[8]_i_1_n_10 ,\read_rows_count_reg_427_reg[8]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(read_rows_count_1_fu_1752_p2[8:1]),
        .S({\read_rows_count_reg_427_reg_n_4_[8] ,\read_rows_count_reg_427_reg_n_4_[7] ,\read_rows_count_reg_427_reg_n_4_[6] ,\read_rows_count_reg_427_reg_n_4_[5] ,\read_rows_count_reg_427_reg_n_4_[4] ,\read_rows_count_reg_427_reg_n_4_[3] ,\read_rows_count_reg_427_reg_n_4_[2] ,\read_rows_count_reg_427_reg_n_4_[1] }));
  FDRE \read_rows_count_reg_427_reg[9] 
       (.C(ap_clk),
        .CE(read_rows_count_reg_427),
        .D(read_rows_count_1_fu_1752_p2[9]),
        .Q(\read_rows_count_reg_427_reg_n_4_[9] ),
        .R(read_rows_count_reg_4270_in[21]));
  CARRY8 ret_V_fu_727_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ret_V_fu_727_p2_carry_n_4,ret_V_fu_727_p2_carry_n_5,ret_V_fu_727_p2_carry_n_6,ret_V_fu_727_p2_carry_n_7,ret_V_fu_727_p2_carry_n_8,ret_V_fu_727_p2_carry_n_9,ret_V_fu_727_p2_carry_n_10,ret_V_fu_727_p2_carry_n_11}),
        .DI(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [39:32]),
        .O(NLW_ret_V_fu_727_p2_carry_O_UNCONNECTED[7:0]),
        .S({grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_83,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_84,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_85,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_86,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_87,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_88,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_89,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_90}));
  CARRY8 ret_V_fu_727_p2_carry__0
       (.CI(ret_V_fu_727_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({ret_V_fu_727_p2_carry__0_n_4,ret_V_fu_727_p2_carry__0_n_5,ret_V_fu_727_p2_carry__0_n_6,ret_V_fu_727_p2_carry__0_n_7,ret_V_fu_727_p2_carry__0_n_8,ret_V_fu_727_p2_carry__0_n_9,ret_V_fu_727_p2_carry__0_n_10,ret_V_fu_727_p2_carry__0_n_11}),
        .DI(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [47:40]),
        .O(NLW_ret_V_fu_727_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_91,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_92,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_93,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_94,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_95,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_96,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_97,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_98}));
  CARRY8 ret_V_fu_727_p2_carry__1
       (.CI(ret_V_fu_727_p2_carry__0_n_4),
        .CI_TOP(1'b0),
        .CO({ret_V_fu_727_p2_carry__1_n_4,ret_V_fu_727_p2_carry__1_n_5,ret_V_fu_727_p2_carry__1_n_6,ret_V_fu_727_p2_carry__1_n_7,ret_V_fu_727_p2_carry__1_n_8,ret_V_fu_727_p2_carry__1_n_9,ret_V_fu_727_p2_carry__1_n_10,ret_V_fu_727_p2_carry__1_n_11}),
        .DI({grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[23:20],\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [51:48]}),
        .O({ret_V_fu_727_p2_carry__1_n_12,ret_V_fu_727_p2_carry__1_n_13,NLW_ret_V_fu_727_p2_carry__1_O_UNCONNECTED[5:0]}),
        .S({grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_99,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_100,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_101,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_102,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_103,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_104,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_105,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_n_106}));
  CARRY8 ret_V_fu_727_p2_carry__2
       (.CI(ret_V_fu_727_p2_carry__1_n_4),
        .CI_TOP(1'b0),
        .CO({ret_V_fu_727_p2_carry__2_n_4,ret_V_fu_727_p2_carry__2_n_5,ret_V_fu_727_p2_carry__2_n_6,ret_V_fu_727_p2_carry__2_n_7,ret_V_fu_727_p2_carry__2_n_8,ret_V_fu_727_p2_carry__2_n_9,ret_V_fu_727_p2_carry__2_n_10,ret_V_fu_727_p2_carry__2_n_11}),
        .DI(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[31:24]),
        .O({ret_V_fu_727_p2_carry__2_n_12,ret_V_fu_727_p2_carry__2_n_13,ret_V_fu_727_p2_carry__2_n_14,ret_V_fu_727_p2_carry__2_n_15,ret_V_fu_727_p2_carry__2_n_16,ret_V_fu_727_p2_carry__2_n_17,ret_V_fu_727_p2_carry__2_n_18,ret_V_fu_727_p2_carry__2_n_19}),
        .S(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[31:24]));
  CARRY8 ret_V_fu_727_p2_carry__3
       (.CI(ret_V_fu_727_p2_carry__2_n_4),
        .CI_TOP(1'b0),
        .CO({ret_V_fu_727_p2_carry__3_n_4,ret_V_fu_727_p2_carry__3_n_5,ret_V_fu_727_p2_carry__3_n_6,ret_V_fu_727_p2_carry__3_n_7,ret_V_fu_727_p2_carry__3_n_8,ret_V_fu_727_p2_carry__3_n_9,ret_V_fu_727_p2_carry__3_n_10,ret_V_fu_727_p2_carry__3_n_11}),
        .DI(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[39:32]),
        .O({NLW_ret_V_fu_727_p2_carry__3_O_UNCONNECTED[7],ret_V_fu_727_p2_carry__3_n_13,ret_V_fu_727_p2_carry__3_n_14,ret_V_fu_727_p2_carry__3_n_15,ret_V_fu_727_p2_carry__3_n_16,ret_V_fu_727_p2_carry__3_n_17,ret_V_fu_727_p2_carry__3_n_18,ret_V_fu_727_p2_carry__3_n_19}),
        .S(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[39:32]));
  CARRY8 ret_V_fu_727_p2_carry__4
       (.CI(ret_V_fu_727_p2_carry__3_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_ret_V_fu_727_p2_carry__4_CO_UNCONNECTED[7:2],ret_V_fu_727_p2_carry__4_n_10,ret_V_fu_727_p2_carry__4_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[40]}),
        .O({NLW_ret_V_fu_727_p2_carry__4_O_UNCONNECTED[7:3],p_0_in,NLW_ret_V_fu_727_p2_carry__4_O_UNCONNECTED[1:0]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[41:40]}));
  FDRE \ret_V_reg_1952_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(ret_V_fu_727_p2_carry__1_n_13),
        .Q(trunc_ln850_3_i_fu_823_p4[0]),
        .R(1'b0));
  FDRE \ret_V_reg_1952_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(ret_V_fu_727_p2_carry__1_n_12),
        .Q(trunc_ln850_3_i_fu_823_p4[1]),
        .R(1'b0));
  FDRE \ret_V_reg_1952_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(ret_V_fu_727_p2_carry__2_n_19),
        .Q(trunc_ln850_3_i_fu_823_p4[2]),
        .R(1'b0));
  FDRE \ret_V_reg_1952_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(ret_V_fu_727_p2_carry__2_n_18),
        .Q(trunc_ln850_3_i_fu_823_p4[3]),
        .R(1'b0));
  FDRE \ret_V_reg_1952_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(ret_V_fu_727_p2_carry__2_n_17),
        .Q(trunc_ln850_3_i_fu_823_p4[4]),
        .R(1'b0));
  FDRE \ret_V_reg_1952_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(ret_V_fu_727_p2_carry__2_n_16),
        .Q(trunc_ln850_3_i_fu_823_p4[5]),
        .R(1'b0));
  FDRE \ret_V_reg_1952_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(ret_V_fu_727_p2_carry__2_n_15),
        .Q(trunc_ln850_3_i_fu_823_p4[6]),
        .R(1'b0));
  FDRE \ret_V_reg_1952_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(ret_V_fu_727_p2_carry__2_n_14),
        .Q(trunc_ln850_3_i_fu_823_p4[7]),
        .R(1'b0));
  FDRE \ret_V_reg_1952_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(ret_V_fu_727_p2_carry__2_n_13),
        .Q(trunc_ln850_3_i_fu_823_p4[8]),
        .R(1'b0));
  FDRE \ret_V_reg_1952_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(ret_V_fu_727_p2_carry__2_n_12),
        .Q(trunc_ln850_3_i_fu_823_p4[9]),
        .R(1'b0));
  FDRE \ret_V_reg_1952_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(ret_V_fu_727_p2_carry__3_n_19),
        .Q(trunc_ln850_3_i_fu_823_p4[10]),
        .R(1'b0));
  FDRE \ret_V_reg_1952_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(ret_V_fu_727_p2_carry__3_n_18),
        .Q(trunc_ln850_3_i_fu_823_p4[11]),
        .R(1'b0));
  FDRE \ret_V_reg_1952_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(ret_V_fu_727_p2_carry__3_n_17),
        .Q(trunc_ln850_3_i_fu_823_p4[12]),
        .R(1'b0));
  FDRE \ret_V_reg_1952_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(ret_V_fu_727_p2_carry__3_n_16),
        .Q(trunc_ln850_3_i_fu_823_p4[13]),
        .R(1'b0));
  FDRE \ret_V_reg_1952_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(ret_V_fu_727_p2_carry__3_n_15),
        .Q(trunc_ln850_3_i_fu_823_p4[14]),
        .R(1'b0));
  FDRE \ret_V_reg_1952_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(ret_V_fu_727_p2_carry__3_n_14),
        .Q(trunc_ln850_3_i_fu_823_p4[15]),
        .R(1'b0));
  FDRE \ret_V_reg_1952_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(ret_V_fu_727_p2_carry__3_n_13),
        .Q(trunc_ln850_3_i_fu_823_p4[16]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln1495_reg_2015[12]_i_1 
       (.I0(tmp_5_reg_1962),
        .I1(trunc_ln230_1_reg_1947[12]),
        .I2(icmp_ln1494_reg_1968),
        .O(\select_ln1495_reg_2015[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln1495_reg_2015[13]_i_1 
       (.I0(tmp_5_reg_1962),
        .I1(trunc_ln230_1_reg_1947[13]),
        .I2(icmp_ln1494_reg_1968),
        .O(\select_ln1495_reg_2015[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln1495_reg_2015[14]_i_1 
       (.I0(tmp_5_reg_1962),
        .I1(trunc_ln230_1_reg_1947[14]),
        .I2(icmp_ln1494_reg_1968),
        .O(\select_ln1495_reg_2015[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln1495_reg_2015[15]_i_1 
       (.I0(tmp_5_reg_1962),
        .I1(trunc_ln230_1_reg_1947[15]),
        .I2(icmp_ln1494_reg_1968),
        .O(\select_ln1495_reg_2015[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln1495_reg_2015[16]_i_1 
       (.I0(tmp_5_reg_1962),
        .I1(trunc_ln230_1_reg_1947[16]),
        .I2(icmp_ln1494_reg_1968),
        .O(\select_ln1495_reg_2015[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln1495_reg_2015[17]_i_1 
       (.I0(tmp_5_reg_1962),
        .I1(trunc_ln230_1_reg_1947[17]),
        .I2(icmp_ln1494_reg_1968),
        .O(\select_ln1495_reg_2015[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln1495_reg_2015[18]_i_1 
       (.I0(tmp_5_reg_1962),
        .I1(trunc_ln230_1_reg_1947[18]),
        .I2(icmp_ln1494_reg_1968),
        .O(\select_ln1495_reg_2015[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln1495_reg_2015[19]_i_1 
       (.I0(tmp_5_reg_1962),
        .I1(trunc_ln230_1_reg_1947[19]),
        .I2(icmp_ln1494_reg_1968),
        .O(\select_ln1495_reg_2015[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln1495_reg_2015[20]_i_1 
       (.I0(tmp_5_reg_1962),
        .I1(trunc_ln230_1_reg_1947[20]),
        .I2(icmp_ln1494_reg_1968),
        .O(\select_ln1495_reg_2015[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln1495_reg_2015[21]_i_1 
       (.I0(tmp_5_reg_1962),
        .I1(trunc_ln230_1_reg_1947[21]),
        .I2(icmp_ln1494_reg_1968),
        .O(\select_ln1495_reg_2015[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln1495_reg_2015[22]_i_1 
       (.I0(tmp_5_reg_1962),
        .I1(trunc_ln230_reg_1942[22]),
        .I2(icmp_ln1494_reg_1968),
        .O(\select_ln1495_reg_2015[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \select_ln1495_reg_2015[23]_i_1 
       (.I0(tmp_5_reg_1962),
        .I1(trunc_ln230_reg_1942[23]),
        .I2(icmp_ln1494_reg_1968),
        .O(\select_ln1495_reg_2015[23]_i_1_n_4 ));
  FDRE \select_ln1495_reg_2015_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\select_ln1495_reg_2015[12]_i_1_n_4 ),
        .Q(\select_ln1495_reg_2015_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \select_ln1495_reg_2015_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\select_ln1495_reg_2015[13]_i_1_n_4 ),
        .Q(\select_ln1495_reg_2015_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \select_ln1495_reg_2015_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\select_ln1495_reg_2015[14]_i_1_n_4 ),
        .Q(\select_ln1495_reg_2015_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \select_ln1495_reg_2015_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\select_ln1495_reg_2015[15]_i_1_n_4 ),
        .Q(\select_ln1495_reg_2015_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \select_ln1495_reg_2015_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\select_ln1495_reg_2015[16]_i_1_n_4 ),
        .Q(\select_ln1495_reg_2015_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \select_ln1495_reg_2015_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\select_ln1495_reg_2015[17]_i_1_n_4 ),
        .Q(\select_ln1495_reg_2015_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \select_ln1495_reg_2015_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\select_ln1495_reg_2015[18]_i_1_n_4 ),
        .Q(\select_ln1495_reg_2015_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \select_ln1495_reg_2015_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\select_ln1495_reg_2015[19]_i_1_n_4 ),
        .Q(\select_ln1495_reg_2015_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \select_ln1495_reg_2015_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\select_ln1495_reg_2015[20]_i_1_n_4 ),
        .Q(\select_ln1495_reg_2015_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \select_ln1495_reg_2015_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\select_ln1495_reg_2015[21]_i_1_n_4 ),
        .Q(\select_ln1495_reg_2015_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \select_ln1495_reg_2015_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\select_ln1495_reg_2015[22]_i_1_n_4 ),
        .Q(\select_ln1495_reg_2015_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \select_ln1495_reg_2015_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\select_ln1495_reg_2015[23]_i_1_n_4 ),
        .Q(\select_ln1495_reg_2015_reg_n_4_[23] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln331_1_reg_1889[0]_i_1 
       (.I0(\trunc_ln331_reg_1894[0]_i_1_n_4 ),
        .I1(indvar_flatten_reg_3590),
        .I2(select_ln331_1_reg_1889),
        .O(\select_ln331_1_reg_1889[0]_i_1_n_4 ));
  FDRE \select_ln331_1_reg_1889_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln331_1_reg_1889[0]_i_1_n_4 ),
        .Q(select_ln331_1_reg_1889),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln331_reg_1884[0]_i_1 
       (.I0(j_reg_381[0]),
        .I1(icmp_ln336_fu_621_p2__23),
        .O(select_ln331_fu_627_p3[0]));
  LUT5 #(
    .INIT(32'h0000EF00)) 
    \select_ln331_reg_1884[10]_i_1 
       (.I0(img_src_data_empty_n),
        .I1(\icmp_ln331_reg_1875_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln331_fu_609_p2),
        .O(select_ln331_reg_18840));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln331_reg_1884[10]_i_2 
       (.I0(j_reg_381[10]),
        .I1(icmp_ln336_fu_621_p2__23),
        .O(select_ln331_fu_627_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln331_reg_1884[1]_i_1 
       (.I0(j_reg_381[1]),
        .I1(icmp_ln336_fu_621_p2__23),
        .O(select_ln331_fu_627_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln331_reg_1884[2]_i_1 
       (.I0(j_reg_381[2]),
        .I1(icmp_ln336_fu_621_p2__23),
        .O(select_ln331_fu_627_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln331_reg_1884[3]_i_1 
       (.I0(j_reg_381[3]),
        .I1(icmp_ln336_fu_621_p2__23),
        .O(select_ln331_fu_627_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln331_reg_1884[4]_i_1 
       (.I0(j_reg_381[4]),
        .I1(icmp_ln336_fu_621_p2__23),
        .O(select_ln331_fu_627_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln331_reg_1884[5]_i_1 
       (.I0(j_reg_381[5]),
        .I1(icmp_ln336_fu_621_p2__23),
        .O(select_ln331_fu_627_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln331_reg_1884[6]_i_1 
       (.I0(j_reg_381[6]),
        .I1(icmp_ln336_fu_621_p2__23),
        .O(select_ln331_fu_627_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln331_reg_1884[7]_i_1 
       (.I0(j_reg_381[7]),
        .I1(icmp_ln336_fu_621_p2__23),
        .O(select_ln331_fu_627_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln331_reg_1884[8]_i_1 
       (.I0(j_reg_381[8]),
        .I1(icmp_ln336_fu_621_p2__23),
        .O(select_ln331_fu_627_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln331_reg_1884[9]_i_1 
       (.I0(j_reg_381[9]),
        .I1(icmp_ln336_fu_621_p2__23),
        .O(select_ln331_fu_627_p3[9]));
  FDRE \select_ln331_reg_1884_reg[0] 
       (.C(ap_clk),
        .CE(select_ln331_reg_18840),
        .D(select_ln331_fu_627_p3[0]),
        .Q(select_ln331_reg_1884[0]),
        .R(1'b0));
  FDRE \select_ln331_reg_1884_reg[10] 
       (.C(ap_clk),
        .CE(select_ln331_reg_18840),
        .D(select_ln331_fu_627_p3[10]),
        .Q(select_ln331_reg_1884[10]),
        .R(1'b0));
  FDRE \select_ln331_reg_1884_reg[1] 
       (.C(ap_clk),
        .CE(select_ln331_reg_18840),
        .D(select_ln331_fu_627_p3[1]),
        .Q(select_ln331_reg_1884[1]),
        .R(1'b0));
  FDRE \select_ln331_reg_1884_reg[2] 
       (.C(ap_clk),
        .CE(select_ln331_reg_18840),
        .D(select_ln331_fu_627_p3[2]),
        .Q(select_ln331_reg_1884[2]),
        .R(1'b0));
  FDRE \select_ln331_reg_1884_reg[3] 
       (.C(ap_clk),
        .CE(select_ln331_reg_18840),
        .D(select_ln331_fu_627_p3[3]),
        .Q(select_ln331_reg_1884[3]),
        .R(1'b0));
  FDRE \select_ln331_reg_1884_reg[4] 
       (.C(ap_clk),
        .CE(select_ln331_reg_18840),
        .D(select_ln331_fu_627_p3[4]),
        .Q(select_ln331_reg_1884[4]),
        .R(1'b0));
  FDRE \select_ln331_reg_1884_reg[5] 
       (.C(ap_clk),
        .CE(select_ln331_reg_18840),
        .D(select_ln331_fu_627_p3[5]),
        .Q(select_ln331_reg_1884[5]),
        .R(1'b0));
  FDRE \select_ln331_reg_1884_reg[6] 
       (.C(ap_clk),
        .CE(select_ln331_reg_18840),
        .D(select_ln331_fu_627_p3[6]),
        .Q(select_ln331_reg_1884[6]),
        .R(1'b0));
  FDRE \select_ln331_reg_1884_reg[7] 
       (.C(ap_clk),
        .CE(select_ln331_reg_18840),
        .D(select_ln331_fu_627_p3[7]),
        .Q(select_ln331_reg_1884[7]),
        .R(1'b0));
  FDRE \select_ln331_reg_1884_reg[8] 
       (.C(ap_clk),
        .CE(select_ln331_reg_18840),
        .D(select_ln331_fu_627_p3[8]),
        .Q(select_ln331_reg_1884[8]),
        .R(1'b0));
  FDRE \select_ln331_reg_1884_reg[9] 
       (.C(ap_clk),
        .CE(select_ln331_reg_18840),
        .D(select_ln331_fu_627_p3[9]),
        .Q(select_ln331_reg_1884[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h00F8F8F8)) 
    start_once_reg_i_1
       (.I0(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start),
        .I1(start_for_Loop_loop_height_proc1113_U0_full_n),
        .I2(start_once_reg),
        .I3(Q),
        .I4(\icmp_ln381_reg_1933_reg[0]_0 ),
        .O(start_once_reg_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_4),
        .Q(start_once_reg),
        .R(SR));
  CARRY8 sub_ln1351_1_fu_1183_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln1351_1_fu_1183_p2_carry_n_4,sub_ln1351_1_fu_1183_p2_carry_n_5,sub_ln1351_1_fu_1183_p2_carry_n_6,sub_ln1351_1_fu_1183_p2_carry_n_7,sub_ln1351_1_fu_1183_p2_carry_n_8,sub_ln1351_1_fu_1183_p2_carry_n_9,sub_ln1351_1_fu_1183_p2_carry_n_10,sub_ln1351_1_fu_1183_p2_carry_n_11}),
        .DI({line_buffer_V_2_0_U_n_98,line_buffer_V_2_0_U_n_99,line_buffer_V_2_0_U_n_100,line_buffer_V_2_0_U_n_101,line_buffer_V_2_0_U_n_102,line_buffer_V_2_0_U_n_97,line_buffer_V_2_0_U_n_72,line_buffer_V_2_0_U_n_103}),
        .O(sub_ln1351_1_fu_1183_p2[7:0]),
        .S({line_buffer_V_2_0_U_n_155,line_buffer_V_2_0_U_n_156,line_buffer_V_2_0_U_n_157,line_buffer_V_2_0_U_n_158,line_buffer_V_2_0_U_n_159,line_buffer_V_2_0_U_n_160,line_buffer_V_1_0_U_n_146,line_buffer_V_2_0_U_n_161}));
  CARRY8 sub_ln1351_1_fu_1183_p2_carry__0
       (.CI(sub_ln1351_1_fu_1183_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO(NLW_sub_ln1351_1_fu_1183_p2_carry__0_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln1351_1_fu_1183_p2_carry__0_O_UNCONNECTED[7:1],sub_ln1351_1_fu_1183_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    sub_ln1351_1_fu_1183_p2_carry_i_17
       (.I0(sub_ln1351_1_fu_1183_p2_carry_i_20_n_4),
        .I1(\icmp_ln388_reg_2020_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(line_buffer_V_2_0_U_n_122),
        .I3(sub_ln1351_1_fu_1183_p2_carry_i_21_n_4),
        .I4(line_buffer_V_2_0_U_n_124),
        .I5(line_buffer_V_2_0_U_n_125),
        .O(sub_ln1351_1_fu_1183_p2_carry_i_17_n_4));
  LUT6 #(
    .INIT(64'hCFDFFFFFFFFFFFFF)) 
    sub_ln1351_1_fu_1183_p2_carry_i_18
       (.I0(sub_ln1351_1_fu_1183_p2_carry_i_21_n_4),
        .I1(\icmp_ln388_reg_2020_pp1_iter2_reg_reg_n_4_[0] ),
        .I2(line_buffer_V_2_0_U_n_122),
        .I3(sub_ln1351_1_fu_1183_p2_carry_i_20_n_4),
        .I4(line_buffer_V_2_0_U_n_124),
        .I5(line_buffer_V_2_0_U_n_125),
        .O(sub_ln1351_1_fu_1183_p2_carry_i_18_n_4));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    sub_ln1351_1_fu_1183_p2_carry_i_20
       (.I0(first_row_index_5_reg_403_reg[1]),
        .I1(first_row_index_5_reg_403_reg[0]),
        .I2(first_row_index_5_reg_403_reg[3]),
        .I3(first_row_index_5_reg_403_reg[2]),
        .O(sub_ln1351_1_fu_1183_p2_carry_i_20_n_4));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sub_ln1351_1_fu_1183_p2_carry_i_21
       (.I0(first_row_index_5_reg_403_reg[1]),
        .I1(first_row_index_5_reg_403_reg[0]),
        .I2(first_row_index_5_reg_403_reg[3]),
        .I3(first_row_index_5_reg_403_reg[2]),
        .O(sub_ln1351_1_fu_1183_p2_carry_i_21_n_4));
  CARRY8 sub_ln1351_2_fu_1189_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln1351_2_fu_1189_p2_carry_n_4,sub_ln1351_2_fu_1189_p2_carry_n_5,sub_ln1351_2_fu_1189_p2_carry_n_6,sub_ln1351_2_fu_1189_p2_carry_n_7,sub_ln1351_2_fu_1189_p2_carry_n_8,sub_ln1351_2_fu_1189_p2_carry_n_9,sub_ln1351_2_fu_1189_p2_carry_n_10,sub_ln1351_2_fu_1189_p2_carry_n_11}),
        .DI({line_buffer_V_1_0_U_n_60,line_buffer_V_1_0_U_n_61,line_buffer_V_1_0_U_n_63,line_buffer_V_1_0_U_n_65,line_buffer_V_1_0_U_n_67,line_buffer_V_1_0_U_n_69,line_buffer_V_2_0_U_n_128,line_buffer_V_2_0_U_n_129}),
        .O(sub_ln1351_2_fu_1189_p2[7:0]),
        .S({line_buffer_V_1_0_U_n_140,line_buffer_V_1_0_U_n_141,line_buffer_V_1_0_U_n_142,line_buffer_V_1_0_U_n_143,line_buffer_V_1_0_U_n_144,line_buffer_V_1_0_U_n_145,line_buffer_V_2_0_U_n_178,line_buffer_V_2_0_U_n_179}));
  CARRY8 sub_ln1351_2_fu_1189_p2_carry__0
       (.CI(sub_ln1351_2_fu_1189_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO(NLW_sub_ln1351_2_fu_1189_p2_carry__0_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln1351_2_fu_1189_p2_carry__0_O_UNCONNECTED[7:1],sub_ln1351_2_fu_1189_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 sub_ln1351_3_fu_1278_p2__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sub_ln1351_3_fu_1278_p2__1_carry_n_4,sub_ln1351_3_fu_1278_p2__1_carry_n_5,sub_ln1351_3_fu_1278_p2__1_carry_n_6,sub_ln1351_3_fu_1278_p2__1_carry_n_7,sub_ln1351_3_fu_1278_p2__1_carry_n_8,sub_ln1351_3_fu_1278_p2__1_carry_n_9,sub_ln1351_3_fu_1278_p2__1_carry_n_10,sub_ln1351_3_fu_1278_p2__1_carry_n_11}),
        .DI({line_buffer_V_2_0_U_n_50,line_buffer_V_2_0_U_n_51,line_buffer_V_2_0_U_n_52,line_buffer_V_2_0_U_n_53,line_buffer_V_2_0_U_n_54,line_buffer_V_2_0_U_n_55,line_buffer_V_2_0_U_n_56,line_buffer_V_2_0_U_n_57}),
        .O(sub_ln1351_3_fu_1278_p2[7:0]),
        .S({line_buffer_V_2_0_U_n_137,line_buffer_V_2_0_U_n_138,line_buffer_V_2_0_U_n_139,line_buffer_V_2_0_U_n_140,line_buffer_V_2_0_U_n_141,line_buffer_V_2_0_U_n_142,line_buffer_V_2_0_U_n_143,line_buffer_V_2_0_U_n_144}));
  CARRY8 sub_ln1351_3_fu_1278_p2__1_carry__0
       (.CI(sub_ln1351_3_fu_1278_p2__1_carry_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln1351_3_fu_1278_p2__1_carry__0_CO_UNCONNECTED[7:1],sub_ln1351_3_fu_1278_p2__1_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,line_buffer_V_2_0_U_n_183}),
        .O({NLW_sub_ln1351_3_fu_1278_p2__1_carry__0_O_UNCONNECTED[7:2],sub_ln1351_3_fu_1278_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,line_buffer_V_2_0_U_n_145}));
  FDRE \sub_ln1351_3_reg_2160_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_3_fu_1278_p2[0]),
        .Q(sub_ln1351_3_reg_2160[0]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_2160_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_3_fu_1278_p2[1]),
        .Q(sub_ln1351_3_reg_2160[1]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_2160_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_3_fu_1278_p2[2]),
        .Q(sub_ln1351_3_reg_2160[2]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_2160_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_3_fu_1278_p2[3]),
        .Q(sub_ln1351_3_reg_2160[3]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_2160_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_3_fu_1278_p2[4]),
        .Q(sub_ln1351_3_reg_2160[4]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_2160_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_3_fu_1278_p2[5]),
        .Q(sub_ln1351_3_reg_2160[5]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_2160_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_3_fu_1278_p2[6]),
        .Q(sub_ln1351_3_reg_2160[6]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_2160_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_3_fu_1278_p2[7]),
        .Q(sub_ln1351_3_reg_2160[7]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_2160_reg[8] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_3_fu_1278_p2[8]),
        .Q(sub_ln1351_3_reg_2160[8]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_2160_reg[9] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_3_fu_1278_p2[9]),
        .Q(sub_ln1351_3_reg_2160[9]),
        .R(1'b0));
  CARRY8 sub_ln1351_4_fu_1284_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln1351_4_fu_1284_p2_carry_n_4,sub_ln1351_4_fu_1284_p2_carry_n_5,sub_ln1351_4_fu_1284_p2_carry_n_6,sub_ln1351_4_fu_1284_p2_carry_n_7,sub_ln1351_4_fu_1284_p2_carry_n_8,sub_ln1351_4_fu_1284_p2_carry_n_9,sub_ln1351_4_fu_1284_p2_carry_n_10,sub_ln1351_4_fu_1284_p2_carry_n_11}),
        .DI({line_buffer_V_2_0_U_n_111,line_buffer_V_2_0_U_n_45,line_buffer_V_2_0_U_n_46,line_buffer_V_2_0_U_n_47,line_buffer_V_2_0_U_n_48,line_buffer_V_2_0_U_n_49,line_buffer_V_2_0_U_n_58,line_buffer_V_2_0_U_n_104}),
        .O(sub_ln1351_4_fu_1284_p2[7:0]),
        .S({line_buffer_V_2_0_U_n_162,line_buffer_V_2_0_U_n_163,line_buffer_V_2_0_U_n_164,line_buffer_V_2_0_U_n_165,line_buffer_V_2_0_U_n_166,line_buffer_V_2_0_U_n_167,line_buffer_V_2_0_U_n_168,line_buffer_V_2_0_U_n_169}));
  CARRY8 sub_ln1351_4_fu_1284_p2_carry__0
       (.CI(sub_ln1351_4_fu_1284_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO(NLW_sub_ln1351_4_fu_1284_p2_carry__0_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln1351_4_fu_1284_p2_carry__0_O_UNCONNECTED[7:1],sub_ln1351_4_fu_1284_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 sub_ln1351_5_fu_1290_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln1351_5_fu_1290_p2_carry_n_4,sub_ln1351_5_fu_1290_p2_carry_n_5,sub_ln1351_5_fu_1290_p2_carry_n_6,sub_ln1351_5_fu_1290_p2_carry_n_7,sub_ln1351_5_fu_1290_p2_carry_n_8,sub_ln1351_5_fu_1290_p2_carry_n_9,sub_ln1351_5_fu_1290_p2_carry_n_10,sub_ln1351_5_fu_1290_p2_carry_n_11}),
        .DI({line_buffer_V_1_0_U_n_52,line_buffer_V_1_0_U_n_53,line_buffer_V_1_0_U_n_54,line_buffer_V_1_0_U_n_55,line_buffer_V_1_0_U_n_56,line_buffer_V_1_0_U_n_57,line_buffer_V_2_0_U_n_130,line_buffer_V_2_0_U_n_131}),
        .O(sub_ln1351_5_fu_1290_p2[7:0]),
        .S({line_buffer_V_1_0_U_n_134,line_buffer_V_1_0_U_n_135,line_buffer_V_1_0_U_n_136,line_buffer_V_1_0_U_n_137,line_buffer_V_1_0_U_n_138,line_buffer_V_1_0_U_n_139,line_buffer_V_2_0_U_n_184,line_buffer_V_2_0_U_n_185}));
  CARRY8 sub_ln1351_5_fu_1290_p2_carry__0
       (.CI(sub_ln1351_5_fu_1290_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO(NLW_sub_ln1351_5_fu_1290_p2_carry__0_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln1351_5_fu_1290_p2_carry__0_O_UNCONNECTED[7:1],sub_ln1351_5_fu_1290_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 sub_ln1351_6_fu_1376_p2__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sub_ln1351_6_fu_1376_p2__1_carry_n_4,sub_ln1351_6_fu_1376_p2__1_carry_n_5,sub_ln1351_6_fu_1376_p2__1_carry_n_6,sub_ln1351_6_fu_1376_p2__1_carry_n_7,sub_ln1351_6_fu_1376_p2__1_carry_n_8,sub_ln1351_6_fu_1376_p2__1_carry_n_9,sub_ln1351_6_fu_1376_p2__1_carry_n_10,sub_ln1351_6_fu_1376_p2__1_carry_n_11}),
        .DI({line_buffer_V_2_0_U_n_34,line_buffer_V_2_0_U_n_35,line_buffer_V_2_0_U_n_36,line_buffer_V_2_0_U_n_37,line_buffer_V_2_0_U_n_38,line_buffer_V_2_0_U_n_39,line_buffer_V_2_0_U_n_40,line_buffer_V_2_0_U_n_41}),
        .O(sub_ln1351_6_fu_1376_p2[7:0]),
        .S({line_buffer_V_2_0_U_n_146,line_buffer_V_2_0_U_n_147,line_buffer_V_2_0_U_n_148,line_buffer_V_2_0_U_n_149,line_buffer_V_2_0_U_n_150,line_buffer_V_2_0_U_n_151,line_buffer_V_2_0_U_n_152,line_buffer_V_2_0_U_n_153}));
  CARRY8 sub_ln1351_6_fu_1376_p2__1_carry__0
       (.CI(sub_ln1351_6_fu_1376_p2__1_carry_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln1351_6_fu_1376_p2__1_carry__0_CO_UNCONNECTED[7:1],sub_ln1351_6_fu_1376_p2__1_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,line_buffer_V_2_0_U_n_180}),
        .O({NLW_sub_ln1351_6_fu_1376_p2__1_carry__0_O_UNCONNECTED[7:2],sub_ln1351_6_fu_1376_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,line_buffer_V_2_0_U_n_154}));
  FDRE \sub_ln1351_6_reg_2180_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_6_fu_1376_p2[0]),
        .Q(sub_ln1351_6_reg_2180[0]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_2180_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_6_fu_1376_p2[1]),
        .Q(sub_ln1351_6_reg_2180[1]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_2180_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_6_fu_1376_p2[2]),
        .Q(sub_ln1351_6_reg_2180[2]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_2180_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_6_fu_1376_p2[3]),
        .Q(sub_ln1351_6_reg_2180[3]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_2180_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_6_fu_1376_p2[4]),
        .Q(sub_ln1351_6_reg_2180[4]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_2180_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_6_fu_1376_p2[5]),
        .Q(sub_ln1351_6_reg_2180[5]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_2180_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_6_fu_1376_p2[6]),
        .Q(sub_ln1351_6_reg_2180[6]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_2180_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_6_fu_1376_p2[7]),
        .Q(sub_ln1351_6_reg_2180[7]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_2180_reg[8] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_6_fu_1376_p2[8]),
        .Q(sub_ln1351_6_reg_2180[8]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_2180_reg[9] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_6_fu_1376_p2[9]),
        .Q(sub_ln1351_6_reg_2180[9]),
        .R(1'b0));
  CARRY8 sub_ln1351_7_fu_1382_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln1351_7_fu_1382_p2_carry_n_4,sub_ln1351_7_fu_1382_p2_carry_n_5,sub_ln1351_7_fu_1382_p2_carry_n_6,sub_ln1351_7_fu_1382_p2_carry_n_7,sub_ln1351_7_fu_1382_p2_carry_n_8,sub_ln1351_7_fu_1382_p2_carry_n_9,sub_ln1351_7_fu_1382_p2_carry_n_10,sub_ln1351_7_fu_1382_p2_carry_n_11}),
        .DI({line_buffer_V_2_0_U_n_119,line_buffer_V_2_0_U_n_29,line_buffer_V_2_0_U_n_30,line_buffer_V_2_0_U_n_31,line_buffer_V_2_0_U_n_32,line_buffer_V_2_0_U_n_33,line_buffer_V_2_0_U_n_42,line_buffer_V_2_0_U_n_112}),
        .O(sub_ln1351_7_fu_1382_p2[7:0]),
        .S({line_buffer_V_2_0_U_n_170,line_buffer_V_2_0_U_n_171,line_buffer_V_2_0_U_n_172,line_buffer_V_2_0_U_n_173,line_buffer_V_2_0_U_n_174,line_buffer_V_2_0_U_n_175,line_buffer_V_2_0_U_n_176,line_buffer_V_2_0_U_n_177}));
  CARRY8 sub_ln1351_7_fu_1382_p2_carry__0
       (.CI(sub_ln1351_7_fu_1382_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO(NLW_sub_ln1351_7_fu_1382_p2_carry__0_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln1351_7_fu_1382_p2_carry__0_O_UNCONNECTED[7:1],sub_ln1351_7_fu_1382_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 sub_ln1351_8_fu_1388_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln1351_8_fu_1388_p2_carry_n_4,sub_ln1351_8_fu_1388_p2_carry_n_5,sub_ln1351_8_fu_1388_p2_carry_n_6,sub_ln1351_8_fu_1388_p2_carry_n_7,sub_ln1351_8_fu_1388_p2_carry_n_8,sub_ln1351_8_fu_1388_p2_carry_n_9,sub_ln1351_8_fu_1388_p2_carry_n_10,sub_ln1351_8_fu_1388_p2_carry_n_11}),
        .DI({line_buffer_V_1_0_U_n_14,line_buffer_V_1_0_U_n_39,line_buffer_V_1_0_U_n_40,line_buffer_V_1_0_U_n_41,line_buffer_V_1_0_U_n_42,line_buffer_V_1_0_U_n_43,line_buffer_V_2_0_U_n_132,line_buffer_V_2_0_U_n_133}),
        .O(sub_ln1351_8_fu_1388_p2[7:0]),
        .S({line_buffer_V_1_0_U_n_128,line_buffer_V_1_0_U_n_129,line_buffer_V_1_0_U_n_130,line_buffer_V_1_0_U_n_131,line_buffer_V_1_0_U_n_132,line_buffer_V_1_0_U_n_133,line_buffer_V_2_0_U_n_181,line_buffer_V_2_0_U_n_182}));
  CARRY8 sub_ln1351_8_fu_1388_p2_carry__0
       (.CI(sub_ln1351_8_fu_1388_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO(NLW_sub_ln1351_8_fu_1388_p2_carry__0_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln1351_8_fu_1388_p2_carry__0_O_UNCONNECTED[7:1],sub_ln1351_8_fu_1388_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 sub_ln1351_fu_1177_p2__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sub_ln1351_fu_1177_p2__1_carry_n_4,sub_ln1351_fu_1177_p2__1_carry_n_5,sub_ln1351_fu_1177_p2__1_carry_n_6,sub_ln1351_fu_1177_p2__1_carry_n_7,sub_ln1351_fu_1177_p2__1_carry_n_8,sub_ln1351_fu_1177_p2__1_carry_n_9,sub_ln1351_fu_1177_p2__1_carry_n_10,sub_ln1351_fu_1177_p2__1_carry_n_11}),
        .DI({line_buffer_V_1_0_U_n_153,line_buffer_V_1_0_U_n_154,line_buffer_V_1_0_U_n_155,line_buffer_V_1_0_U_n_156,line_buffer_V_1_0_U_n_157,line_buffer_V_2_0_U_n_67,line_buffer_V_2_0_U_n_68,line_buffer_V_2_0_U_n_69}),
        .O(sub_ln1351_fu_1177_p2[7:0]),
        .S({line_buffer_V_1_0_U_n_148,line_buffer_V_1_0_U_n_149,line_buffer_V_1_0_U_n_150,line_buffer_V_1_0_U_n_151,line_buffer_V_1_0_U_n_152,line_buffer_V_2_0_U_n_134,line_buffer_V_2_0_U_n_135,line_buffer_V_2_0_U_n_136}));
  CARRY8 sub_ln1351_fu_1177_p2__1_carry__0
       (.CI(sub_ln1351_fu_1177_p2__1_carry_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln1351_fu_1177_p2__1_carry__0_CO_UNCONNECTED[7:1],sub_ln1351_fu_1177_p2__1_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,line_buffer_V_1_0_U_n_147}),
        .O({NLW_sub_ln1351_fu_1177_p2__1_carry__0_O_UNCONNECTED[7:2],sub_ln1351_fu_1177_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,line_buffer_V_1_0_U_n_127}));
  FDRE \sub_ln1351_reg_2133_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_fu_1177_p2[0]),
        .Q(sub_ln1351_reg_2133[0]),
        .R(1'b0));
  FDRE \sub_ln1351_reg_2133_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_fu_1177_p2[1]),
        .Q(sub_ln1351_reg_2133[1]),
        .R(1'b0));
  FDRE \sub_ln1351_reg_2133_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_fu_1177_p2[2]),
        .Q(sub_ln1351_reg_2133[2]),
        .R(1'b0));
  FDRE \sub_ln1351_reg_2133_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_fu_1177_p2[3]),
        .Q(sub_ln1351_reg_2133[3]),
        .R(1'b0));
  FDRE \sub_ln1351_reg_2133_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_fu_1177_p2[4]),
        .Q(sub_ln1351_reg_2133[4]),
        .R(1'b0));
  FDRE \sub_ln1351_reg_2133_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_fu_1177_p2[5]),
        .Q(sub_ln1351_reg_2133[5]),
        .R(1'b0));
  FDRE \sub_ln1351_reg_2133_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_fu_1177_p2[6]),
        .Q(sub_ln1351_reg_2133[6]),
        .R(1'b0));
  FDRE \sub_ln1351_reg_2133_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_fu_1177_p2[7]),
        .Q(sub_ln1351_reg_2133[7]),
        .R(1'b0));
  FDRE \sub_ln1351_reg_2133_reg[8] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_fu_1177_p2[8]),
        .Q(sub_ln1351_reg_2133[8]),
        .R(1'b0));
  FDRE \sub_ln1351_reg_2133_reg[9] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(sub_ln1351_fu_1177_p2[9]),
        .Q(sub_ln1351_reg_2133[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sub_ln851_fu_784_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sub_ln851_fu_784_p2_carry_n_4,sub_ln851_fu_784_p2_carry_n_5,sub_ln851_fu_784_p2_carry_n_6,sub_ln851_fu_784_p2_carry_n_7,sub_ln851_fu_784_p2_carry_n_8,sub_ln851_fu_784_p2_carry_n_9,sub_ln851_fu_784_p2_carry_n_10,sub_ln851_fu_784_p2_carry_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O(sub_ln851_fu_784_p2[7:0]),
        .S({sub_ln851_fu_784_p2_carry_i_1_n_4,sub_ln851_fu_784_p2_carry_i_2_n_4,sub_ln851_fu_784_p2_carry_i_3_n_4,sub_ln851_fu_784_p2_carry_i_4_n_4,sub_ln851_fu_784_p2_carry_i_5_n_4,sub_ln851_fu_784_p2_carry_i_6_n_4,sub_ln851_fu_784_p2_carry_i_7_n_4,trunc_ln230_1_reg_1947[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sub_ln851_fu_784_p2_carry__0
       (.CI(sub_ln851_fu_784_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({sub_ln851_fu_784_p2_carry__0_n_4,sub_ln851_fu_784_p2_carry__0_n_5,sub_ln851_fu_784_p2_carry__0_n_6,sub_ln851_fu_784_p2_carry__0_n_7,sub_ln851_fu_784_p2_carry__0_n_8,sub_ln851_fu_784_p2_carry__0_n_9,sub_ln851_fu_784_p2_carry__0_n_10,sub_ln851_fu_784_p2_carry__0_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln851_fu_784_p2[15:8]),
        .S({sub_ln851_fu_784_p2_carry__0_i_1_n_4,sub_ln851_fu_784_p2_carry__0_i_2_n_4,sub_ln851_fu_784_p2_carry__0_i_3_n_4,sub_ln851_fu_784_p2_carry__0_i_4_n_4,sub_ln851_fu_784_p2_carry__0_i_5_n_4,sub_ln851_fu_784_p2_carry__0_i_6_n_4,sub_ln851_fu_784_p2_carry__0_i_7_n_4,sub_ln851_fu_784_p2_carry__0_i_8_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry__0_i_1
       (.I0(trunc_ln230_1_reg_1947[15]),
        .O(sub_ln851_fu_784_p2_carry__0_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry__0_i_2
       (.I0(trunc_ln230_1_reg_1947[14]),
        .O(sub_ln851_fu_784_p2_carry__0_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry__0_i_3
       (.I0(trunc_ln230_1_reg_1947[13]),
        .O(sub_ln851_fu_784_p2_carry__0_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry__0_i_4
       (.I0(trunc_ln230_1_reg_1947[12]),
        .O(sub_ln851_fu_784_p2_carry__0_i_4_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry__0_i_5
       (.I0(trunc_ln230_1_reg_1947[11]),
        .O(sub_ln851_fu_784_p2_carry__0_i_5_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry__0_i_6
       (.I0(trunc_ln230_1_reg_1947[10]),
        .O(sub_ln851_fu_784_p2_carry__0_i_6_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry__0_i_7
       (.I0(trunc_ln230_1_reg_1947[9]),
        .O(sub_ln851_fu_784_p2_carry__0_i_7_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry__0_i_8
       (.I0(trunc_ln230_1_reg_1947[8]),
        .O(sub_ln851_fu_784_p2_carry__0_i_8_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sub_ln851_fu_784_p2_carry__1
       (.CI(sub_ln851_fu_784_p2_carry__0_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln851_fu_784_p2_carry__1_CO_UNCONNECTED[7:5],sub_ln851_fu_784_p2_carry__1_n_7,sub_ln851_fu_784_p2_carry__1_n_8,sub_ln851_fu_784_p2_carry__1_n_9,sub_ln851_fu_784_p2_carry__1_n_10,sub_ln851_fu_784_p2_carry__1_n_11}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln851_fu_784_p2_carry__1_O_UNCONNECTED[7:6],sub_ln851_fu_784_p2[21:16]}),
        .S({1'b0,1'b0,sub_ln851_fu_784_p2_carry__1_i_1_n_4,sub_ln851_fu_784_p2_carry__1_i_2_n_4,sub_ln851_fu_784_p2_carry__1_i_3_n_4,sub_ln851_fu_784_p2_carry__1_i_4_n_4,sub_ln851_fu_784_p2_carry__1_i_5_n_4,sub_ln851_fu_784_p2_carry__1_i_6_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry__1_i_1
       (.I0(trunc_ln230_1_reg_1947[21]),
        .O(sub_ln851_fu_784_p2_carry__1_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry__1_i_2
       (.I0(trunc_ln230_1_reg_1947[20]),
        .O(sub_ln851_fu_784_p2_carry__1_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry__1_i_3
       (.I0(trunc_ln230_1_reg_1947[19]),
        .O(sub_ln851_fu_784_p2_carry__1_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry__1_i_4
       (.I0(trunc_ln230_1_reg_1947[18]),
        .O(sub_ln851_fu_784_p2_carry__1_i_4_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry__1_i_5
       (.I0(trunc_ln230_1_reg_1947[17]),
        .O(sub_ln851_fu_784_p2_carry__1_i_5_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry__1_i_6
       (.I0(trunc_ln230_1_reg_1947[16]),
        .O(sub_ln851_fu_784_p2_carry__1_i_6_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry_i_1
       (.I0(trunc_ln230_1_reg_1947[7]),
        .O(sub_ln851_fu_784_p2_carry_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry_i_2
       (.I0(trunc_ln230_1_reg_1947[6]),
        .O(sub_ln851_fu_784_p2_carry_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry_i_3
       (.I0(trunc_ln230_1_reg_1947[5]),
        .O(sub_ln851_fu_784_p2_carry_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry_i_4
       (.I0(trunc_ln230_1_reg_1947[4]),
        .O(sub_ln851_fu_784_p2_carry_i_4_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry_i_5
       (.I0(trunc_ln230_1_reg_1947[3]),
        .O(sub_ln851_fu_784_p2_carry_i_5_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry_i_6
       (.I0(trunc_ln230_1_reg_1947[2]),
        .O(sub_ln851_fu_784_p2_carry_i_6_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln851_fu_784_p2_carry_i_7
       (.I0(trunc_ln230_1_reg_1947[1]),
        .O(sub_ln851_fu_784_p2_carry_i_7_n_4));
  FDRE \tmp_4_reg_2118_reg[0] 
       (.C(ap_clk),
        .CE(tmp_4_reg_21180),
        .D(\select_ln1495_reg_2015_reg_n_4_[12] ),
        .Q(tmp_4_reg_2118[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_2118_reg[10] 
       (.C(ap_clk),
        .CE(tmp_4_reg_21180),
        .D(mul_mul_12ns_12ns_22_4_1_U17_n_17),
        .Q(tmp_4_reg_2118[10]),
        .R(1'b0));
  FDRE \tmp_4_reg_2118_reg[11] 
       (.C(ap_clk),
        .CE(tmp_4_reg_21180),
        .D(grp_fu_1793_p0),
        .Q(tmp_4_reg_2118[11]),
        .R(1'b0));
  FDRE \tmp_4_reg_2118_reg[1] 
       (.C(ap_clk),
        .CE(tmp_4_reg_21180),
        .D(\select_ln1495_reg_2015_reg_n_4_[13] ),
        .Q(tmp_4_reg_2118[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_2118_reg[2] 
       (.C(ap_clk),
        .CE(tmp_4_reg_21180),
        .D(\select_ln1495_reg_2015_reg_n_4_[14] ),
        .Q(tmp_4_reg_2118[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_2118_reg[3] 
       (.C(ap_clk),
        .CE(tmp_4_reg_21180),
        .D(\select_ln1495_reg_2015_reg_n_4_[15] ),
        .Q(tmp_4_reg_2118[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_2118_reg[4] 
       (.C(ap_clk),
        .CE(tmp_4_reg_21180),
        .D(\select_ln1495_reg_2015_reg_n_4_[16] ),
        .Q(tmp_4_reg_2118[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_2118_reg[5] 
       (.C(ap_clk),
        .CE(tmp_4_reg_21180),
        .D(\select_ln1495_reg_2015_reg_n_4_[17] ),
        .Q(tmp_4_reg_2118[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_2118_reg[6] 
       (.C(ap_clk),
        .CE(tmp_4_reg_21180),
        .D(\select_ln1495_reg_2015_reg_n_4_[18] ),
        .Q(tmp_4_reg_2118[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_2118_reg[7] 
       (.C(ap_clk),
        .CE(tmp_4_reg_21180),
        .D(\select_ln1495_reg_2015_reg_n_4_[19] ),
        .Q(tmp_4_reg_2118[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_2118_reg[8] 
       (.C(ap_clk),
        .CE(tmp_4_reg_21180),
        .D(\select_ln1495_reg_2015_reg_n_4_[20] ),
        .Q(tmp_4_reg_2118[8]),
        .R(1'b0));
  FDRE \tmp_4_reg_2118_reg[9] 
       (.C(ap_clk),
        .CE(tmp_4_reg_21180),
        .D(\select_ln1495_reg_2015_reg_n_4_[21] ),
        .Q(tmp_4_reg_2118[9]),
        .R(1'b0));
  FDRE \tmp_5_reg_1962_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[41]),
        .Q(tmp_5_reg_1962),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    \tmp_V_fu_186[23]_i_1 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_4),
        .I1(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .I2(cmp84_reg_1973),
        .I3(icmp_ln886_reg_2029),
        .I4(grp_fu_1793_ce),
        .O(tmp_V_fu_1860));
  FDRE \tmp_V_fu_186_reg[0] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[0]),
        .Q(tmp_V_fu_186[0]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[10] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[10]),
        .Q(tmp_V_fu_186[10]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[11] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[11]),
        .Q(tmp_V_fu_186[11]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[12] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[12]),
        .Q(tmp_V_fu_186[12]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[13] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[13]),
        .Q(tmp_V_fu_186[13]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[14] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[14]),
        .Q(tmp_V_fu_186[14]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[15] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[15]),
        .Q(tmp_V_fu_186[15]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[16] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[16]),
        .Q(tmp_V_fu_186[16]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[17] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[17]),
        .Q(tmp_V_fu_186[17]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[18] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[18]),
        .Q(tmp_V_fu_186[18]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[19] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[19]),
        .Q(tmp_V_fu_186[19]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[1] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[1]),
        .Q(tmp_V_fu_186[1]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[20] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[20]),
        .Q(tmp_V_fu_186[20]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[21] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[21]),
        .Q(tmp_V_fu_186[21]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[22] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[22]),
        .Q(tmp_V_fu_186[22]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[23] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[23]),
        .Q(tmp_V_fu_186[23]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[2] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[2]),
        .Q(tmp_V_fu_186[2]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[3] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[3]),
        .Q(tmp_V_fu_186[3]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[4] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[4]),
        .Q(tmp_V_fu_186[4]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[5] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[5]),
        .Q(tmp_V_fu_186[5]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[6] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[6]),
        .Q(tmp_V_fu_186[6]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[7] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[7]),
        .Q(tmp_V_fu_186[7]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[8] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[8]),
        .Q(tmp_V_fu_186[8]),
        .R(1'b0));
  FDRE \tmp_V_fu_186_reg[9] 
       (.C(ap_clk),
        .CE(tmp_V_fu_1860),
        .D(D[9]),
        .Q(tmp_V_fu_186[9]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [32]),
        .Q(trunc_ln230_1_reg_1947[0]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [42]),
        .Q(trunc_ln230_1_reg_1947[10]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [43]),
        .Q(trunc_ln230_1_reg_1947[11]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [44]),
        .Q(trunc_ln230_1_reg_1947[12]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [45]),
        .Q(trunc_ln230_1_reg_1947[13]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [46]),
        .Q(trunc_ln230_1_reg_1947[14]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [47]),
        .Q(trunc_ln230_1_reg_1947[15]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [48]),
        .Q(trunc_ln230_1_reg_1947[16]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [49]),
        .Q(trunc_ln230_1_reg_1947[17]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [50]),
        .Q(trunc_ln230_1_reg_1947[18]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [51]),
        .Q(trunc_ln230_1_reg_1947[19]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [33]),
        .Q(trunc_ln230_1_reg_1947[1]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[20]),
        .Q(trunc_ln230_1_reg_1947[20]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[21]),
        .Q(trunc_ln230_1_reg_1947[21]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [34]),
        .Q(trunc_ln230_1_reg_1947[2]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [35]),
        .Q(trunc_ln230_1_reg_1947[3]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [36]),
        .Q(trunc_ln230_1_reg_1947[4]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [37]),
        .Q(trunc_ln230_1_reg_1947[5]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [38]),
        .Q(trunc_ln230_1_reg_1947[6]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [39]),
        .Q(trunc_ln230_1_reg_1947[7]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [40]),
        .Q(trunc_ln230_1_reg_1947[8]),
        .R(1'b0));
  FDRE \trunc_ln230_1_reg_1947_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\mul_34ns_42s_74_1_1_U13/resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3 [41]),
        .Q(trunc_ln230_1_reg_1947[9]),
        .R(1'b0));
  FDRE \trunc_ln230_reg_1942_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[22]),
        .Q(trunc_ln230_reg_1942[22]),
        .R(1'b0));
  FDRE \trunc_ln230_reg_1942_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[23]),
        .Q(trunc_ln230_reg_1942[23]),
        .R(1'b0));
  FDRE \trunc_ln230_reg_1942_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[24]),
        .Q(trunc_ln230_reg_1942[24]),
        .R(1'b0));
  FDRE \trunc_ln230_reg_1942_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[25]),
        .Q(trunc_ln230_reg_1942[25]),
        .R(1'b0));
  FDRE \trunc_ln230_reg_1942_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[26]),
        .Q(trunc_ln230_reg_1942[26]),
        .R(1'b0));
  FDRE \trunc_ln230_reg_1942_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[27]),
        .Q(trunc_ln230_reg_1942[27]),
        .R(1'b0));
  FDRE \trunc_ln230_reg_1942_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[28]),
        .Q(trunc_ln230_reg_1942[28]),
        .R(1'b0));
  FDRE \trunc_ln230_reg_1942_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[29]),
        .Q(trunc_ln230_reg_1942[29]),
        .R(1'b0));
  FDRE \trunc_ln230_reg_1942_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[30]),
        .Q(trunc_ln230_reg_1942[30]),
        .R(1'b0));
  FDRE \trunc_ln230_reg_1942_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[31]),
        .Q(trunc_ln230_reg_1942[31]),
        .R(1'b0));
  FDRE \trunc_ln230_reg_1942_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[32]),
        .Q(trunc_ln230_reg_1942[32]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h666656666666A666)) 
    \trunc_ln331_reg_1894[0]_i_1 
       (.I0(icmp_ln336_fu_621_p2__23),
        .I1(\i_reg_370_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\icmp_ln331_reg_1875_reg_n_4_[0] ),
        .I5(select_ln331_1_reg_1889),
        .O(\trunc_ln331_reg_1894[0]_i_1_n_4 ));
  FDRE \trunc_ln331_reg_1894_reg[0] 
       (.C(ap_clk),
        .CE(select_ln331_reg_18840),
        .D(\trunc_ln331_reg_1894[0]_i_1_n_4 ),
        .Q(trunc_ln331_reg_1894),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \trunc_ln674_reg_2128[7]_i_2 
       (.I0(line_buffer_V_2_0_U_n_125),
        .I1(\trunc_ln674_reg_2128[7]_i_4_n_4 ),
        .I2(\icmp_ln388_reg_2020_pp1_iter2_reg_reg_n_4_[0] ),
        .O(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \trunc_ln674_reg_2128[7]_i_3 
       (.I0(line_buffer_V_2_0_U_n_125),
        .I1(\trunc_ln674_reg_2128[7]_i_5_n_4 ),
        .I2(\icmp_ln388_reg_2020_pp1_iter2_reg_reg_n_4_[0] ),
        .O(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \trunc_ln674_reg_2128[7]_i_4 
       (.I0(line_buffer_V_2_0_U_n_124),
        .I1(first_row_index_5_reg_403_reg[1]),
        .I2(first_row_index_5_reg_403_reg[0]),
        .I3(first_row_index_5_reg_403_reg[3]),
        .I4(first_row_index_5_reg_403_reg[2]),
        .I5(line_buffer_V_2_0_U_n_122),
        .O(\trunc_ln674_reg_2128[7]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \trunc_ln674_reg_2128[7]_i_5 
       (.I0(line_buffer_V_2_0_U_n_124),
        .I1(first_row_index_5_reg_403_reg[1]),
        .I2(first_row_index_5_reg_403_reg[0]),
        .I3(first_row_index_5_reg_403_reg[3]),
        .I4(first_row_index_5_reg_403_reg[2]),
        .I5(line_buffer_V_2_0_U_n_122),
        .O(\trunc_ln674_reg_2128[7]_i_5_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/trunc_ln674_reg_2128_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/trunc_ln674_reg_2128_pp1_iter6_reg_reg[0]_srl3 " *) 
  SRL16E \trunc_ln674_reg_2128_pp1_iter6_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln674_reg_2128[0]),
        .Q(\trunc_ln674_reg_2128_pp1_iter6_reg_reg[0]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/trunc_ln674_reg_2128_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/trunc_ln674_reg_2128_pp1_iter6_reg_reg[1]_srl3 " *) 
  SRL16E \trunc_ln674_reg_2128_pp1_iter6_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln674_reg_2128[1]),
        .Q(\trunc_ln674_reg_2128_pp1_iter6_reg_reg[1]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/trunc_ln674_reg_2128_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/trunc_ln674_reg_2128_pp1_iter6_reg_reg[2]_srl3 " *) 
  SRL16E \trunc_ln674_reg_2128_pp1_iter6_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln674_reg_2128[2]),
        .Q(\trunc_ln674_reg_2128_pp1_iter6_reg_reg[2]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/trunc_ln674_reg_2128_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/trunc_ln674_reg_2128_pp1_iter6_reg_reg[3]_srl3 " *) 
  SRL16E \trunc_ln674_reg_2128_pp1_iter6_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln674_reg_2128[3]),
        .Q(\trunc_ln674_reg_2128_pp1_iter6_reg_reg[3]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/trunc_ln674_reg_2128_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/trunc_ln674_reg_2128_pp1_iter6_reg_reg[4]_srl3 " *) 
  SRL16E \trunc_ln674_reg_2128_pp1_iter6_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln674_reg_2128[4]),
        .Q(\trunc_ln674_reg_2128_pp1_iter6_reg_reg[4]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/trunc_ln674_reg_2128_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/trunc_ln674_reg_2128_pp1_iter6_reg_reg[5]_srl3 " *) 
  SRL16E \trunc_ln674_reg_2128_pp1_iter6_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln674_reg_2128[5]),
        .Q(\trunc_ln674_reg_2128_pp1_iter6_reg_reg[5]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/trunc_ln674_reg_2128_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/trunc_ln674_reg_2128_pp1_iter6_reg_reg[6]_srl3 " *) 
  SRL16E \trunc_ln674_reg_2128_pp1_iter6_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln674_reg_2128[6]),
        .Q(\trunc_ln674_reg_2128_pp1_iter6_reg_reg[6]_srl3_n_4 ));
  (* srl_bus_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/trunc_ln674_reg_2128_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/trunc_ln674_reg_2128_pp1_iter6_reg_reg[7]_srl3 " *) 
  SRL16E \trunc_ln674_reg_2128_pp1_iter6_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln674_reg_2128[7]),
        .Q(\trunc_ln674_reg_2128_pp1_iter6_reg_reg[7]_srl3_n_4 ));
  FDRE \trunc_ln674_reg_2128_pp1_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\trunc_ln674_reg_2128_pp1_iter6_reg_reg[0]_srl3_n_4 ),
        .Q(trunc_ln674_reg_2128_pp1_iter7_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_2128_pp1_iter7_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\trunc_ln674_reg_2128_pp1_iter6_reg_reg[1]_srl3_n_4 ),
        .Q(trunc_ln674_reg_2128_pp1_iter7_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_2128_pp1_iter7_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\trunc_ln674_reg_2128_pp1_iter6_reg_reg[2]_srl3_n_4 ),
        .Q(trunc_ln674_reg_2128_pp1_iter7_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_2128_pp1_iter7_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\trunc_ln674_reg_2128_pp1_iter6_reg_reg[3]_srl3_n_4 ),
        .Q(trunc_ln674_reg_2128_pp1_iter7_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_2128_pp1_iter7_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\trunc_ln674_reg_2128_pp1_iter6_reg_reg[4]_srl3_n_4 ),
        .Q(trunc_ln674_reg_2128_pp1_iter7_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_2128_pp1_iter7_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\trunc_ln674_reg_2128_pp1_iter6_reg_reg[5]_srl3_n_4 ),
        .Q(trunc_ln674_reg_2128_pp1_iter7_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_2128_pp1_iter7_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\trunc_ln674_reg_2128_pp1_iter6_reg_reg[6]_srl3_n_4 ),
        .Q(trunc_ln674_reg_2128_pp1_iter7_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_2128_pp1_iter7_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\trunc_ln674_reg_2128_pp1_iter6_reg_reg[7]_srl3_n_4 ),
        .Q(trunc_ln674_reg_2128_pp1_iter7_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_2128_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_2_0_U_n_71),
        .Q(trunc_ln674_reg_2128[0]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_2128_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_2_0_U_n_70),
        .Q(trunc_ln674_reg_2128[1]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_2128_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_1_0_U_n_70),
        .Q(trunc_ln674_reg_2128[2]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_2128_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_1_0_U_n_68),
        .Q(trunc_ln674_reg_2128[3]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_2128_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_1_0_U_n_66),
        .Q(trunc_ln674_reg_2128[4]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_2128_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_1_0_U_n_64),
        .Q(trunc_ln674_reg_2128[5]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_2128_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_1_0_U_n_62),
        .Q(trunc_ln674_reg_2128[6]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_2128_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_21550),
        .D(line_buffer_V_1_0_U_n_115),
        .Q(trunc_ln674_reg_2128[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln728_reg_2033[1]_i_1 
       (.I0(grp_fu_1793_ce),
        .I1(\icmp_ln388_reg_2020_reg_n_4_[0] ),
        .O(trunc_ln728_reg_20330));
  FDRE \trunc_ln728_reg_2033_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln728_reg_20330),
        .D(tmp_V_5_fu_880_p3[0]),
        .Q(trunc_ln728_reg_2033[0]),
        .R(1'b0));
  FDRE \trunc_ln728_reg_2033_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln728_reg_20330),
        .D(tmp_V_5_fu_880_p3[1]),
        .Q(trunc_ln728_reg_2033[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[10]_i_1__0 
       (.I0(push),
        .I1(pop_0),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    \usedw[8]_i_2__0 
       (.I0(push),
        .I1(pop_0),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \waddr[10]_i_1__0 
       (.I0(img_dst_data_full_n),
        .I1(ap_block_pp1_stage0_11001__4),
        .I2(and_ln486_1_reg_2044_pp1_iter7_reg),
        .I3(cmp282_reg_1988),
        .I4(ap_enable_reg_pp1_iter8_reg_n_4),
        .O(push));
  FDRE \zext_ln703_reg_1928_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[0]),
        .Q(zext_ln703_reg_1928[0]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[10]),
        .Q(zext_ln703_reg_1928[10]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[11]),
        .Q(zext_ln703_reg_1928[11]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[12]),
        .Q(zext_ln703_reg_1928[12]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[13]),
        .Q(zext_ln703_reg_1928[13]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[14]),
        .Q(zext_ln703_reg_1928[14]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[15]),
        .Q(zext_ln703_reg_1928[15]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[16]),
        .Q(zext_ln703_reg_1928[16]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[17]),
        .Q(zext_ln703_reg_1928[17]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[18]),
        .Q(zext_ln703_reg_1928[18]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[19]),
        .Q(zext_ln703_reg_1928[19]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[1]),
        .Q(zext_ln703_reg_1928[1]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[20]),
        .Q(zext_ln703_reg_1928[20]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[21]),
        .Q(zext_ln703_reg_1928[21]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[22]),
        .Q(zext_ln703_reg_1928[22]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[23]),
        .Q(zext_ln703_reg_1928[23]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[2]),
        .Q(zext_ln703_reg_1928[2]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[3]),
        .Q(zext_ln703_reg_1928[3]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[4]),
        .Q(zext_ln703_reg_1928[4]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[5]),
        .Q(zext_ln703_reg_1928[5]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[6]),
        .Q(zext_ln703_reg_1928[6]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[7]),
        .Q(zext_ln703_reg_1928[7]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[8]),
        .Q(zext_ln703_reg_1928[8]),
        .R(1'b0));
  FDRE \zext_ln703_reg_1928_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(rhs_V_fu_674_p4[9]),
        .Q(zext_ln703_reg_1928[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0
   (line_buffer_V_1_0_address06__4,
    q0,
    q1,
    Q,
    D,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    line_buffer_V_0_0_addr_2_gep_fu_345_p3,
    ram_reg_bram_0_1,
    line_buffer_V_0_0_addr_1_gep_fu_338_p3,
    ap_phi_reg_pp1_iter2_flag_write_reg_451,
    ap_enable_reg_pp1_iter2,
    ram_reg_bram_0_2,
    trunc_ln331_reg_1894,
    img_src_data_empty_n,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ap_block_pp1_stage0_11001__4,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    out,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4,
    ap_clk);
  output line_buffer_V_1_0_address06__4;
  output [23:0]q0;
  output [23:0]q1;
  input [23:0]Q;
  input [23:0]D;
  input [10:0]ram_reg_bram_0;
  input [10:0]ram_reg_bram_0_0;
  input [9:0]line_buffer_V_0_0_addr_2_gep_fu_345_p3;
  input ram_reg_bram_0_1;
  input [10:0]line_buffer_V_0_0_addr_1_gep_fu_338_p3;
  input ap_phi_reg_pp1_iter2_flag_write_reg_451;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_bram_0_2;
  input trunc_ln331_reg_1894;
  input img_src_data_empty_n;
  input ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input [0:0]ram_reg_bram_0_5;
  input ap_block_pp1_stage0_11001__4;
  input ram_reg_bram_0_6;
  input ram_reg_bram_0_7;
  input [1:0]out;
  input ram_reg_bram_0_8;
  input ram_reg_bram_0_9;
  input ram_reg_bram_0_10;
  input ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4;
  input ap_clk;

  wire [23:0]D;
  wire [23:0]Q;
  wire ap_block_pp1_stage0_11001__4;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4;
  wire ap_phi_reg_pp1_iter2_flag_write_reg_451;
  wire img_src_data_empty_n;
  wire [10:0]line_buffer_V_0_0_addr_1_gep_fu_338_p3;
  wire [9:0]line_buffer_V_0_0_addr_2_gep_fu_345_p3;
  wire line_buffer_V_1_0_address06__4;
  wire [1:0]out;
  wire [23:0]q0;
  wire [23:0]q1;
  wire [10:0]ram_reg_bram_0;
  wire [10:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire [0:0]ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire trunc_ln331_reg_1894;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_ram_16 resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_ram_U
       (.D(D),
        .Q(Q),
        .ap_block_pp1_stage0_11001__4(ap_block_pp1_stage0_11001__4),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4),
        .ap_phi_reg_pp1_iter2_flag_write_reg_451(ap_phi_reg_pp1_iter2_flag_write_reg_451),
        .\first_row_index_5_reg_403_reg[0] (line_buffer_V_1_0_address06__4),
        .img_src_data_empty_n(img_src_data_empty_n),
        .line_buffer_V_0_0_addr_1_gep_fu_338_p3(line_buffer_V_0_0_addr_1_gep_fu_338_p3),
        .line_buffer_V_0_0_addr_2_gep_fu_345_p3(line_buffer_V_0_0_addr_2_gep_fu_345_p3),
        .out(out),
        .q0(q0),
        .q1(q1),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_10(ram_reg_bram_0_9),
        .ram_reg_bram_0_11(ram_reg_bram_0_10),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_7),
        .ram_reg_bram_0_9(ram_reg_bram_0_8),
        .trunc_ln331_reg_1894(trunc_ln331_reg_1894));
endmodule

(* ORIG_REF_NAME = "resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_1
   (line_buffer_V_0_0_addr_1_gep_fu_338_p3,
    ce0370_out__0,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ,
    q0,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 ,
    ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 ,
    ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_27 ,
    q1,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_28 ,
    line_buffer_V_0_0_addr_2_gep_fu_345_p3,
    \indexx_pre_comp_V_reg_594_reg[27] ,
    S,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_29 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_30 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_31 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_32 ,
    DI,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    Q,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    line_buffer_V_1_0_address06__4,
    ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4,
    ram_reg_bram_0_4,
    ap_enable_reg_pp1_iter2,
    ap_phi_reg_pp1_iter2_flag_write_reg_451,
    ap_block_pp1_stage0_11001__4,
    ram_reg_bram_1,
    D,
    trunc_ln331_reg_1894,
    icmp_ln874_2_reg_2038_pp1_iter2_reg,
    ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2,
    sub_ln1351_8_fu_1388_p2_carry,
    ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2,
    sub_ln1351_8_fu_1388_p2_carry_0,
    sub_ln1351_6_fu_1376_p2__1_carry_i_5,
    \trunc_ln674_reg_2128_reg[0] ,
    \trunc_ln674_reg_2128_reg[0]_0 ,
    sub_ln1351_3_fu_1278_p2__1_carry_i_5,
    \sub_ln1351_reg_2133_reg[7] ,
    \sub_ln1351_reg_2133_reg[7]_0 ,
    \sub_ln1351_reg_2133_reg[7]_1 ,
    \sub_ln1351_reg_2133_reg[7]_2 ,
    \sub_ln1351_reg_2133_reg[7]_3 ,
    sub_ln1351_fu_1177_p2__1_carry_i_15,
    \p_Result_9_reg_2175_reg[7] ,
    \p_Result_9_reg_2175_reg[7]_0 ,
    img_src_data_empty_n,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    CO,
    ram_reg_bram_0_8,
    \sub_ln1351_reg_2133_reg[7]_4 ,
    \sub_ln1351_reg_2133_reg[7]_5 ,
    sub_ln1351_8_fu_1388_p2_carry_1,
    sub_ln1351_8_fu_1388_p2_carry_2,
    sub_ln1351_8_fu_1388_p2_carry_3,
    sub_ln1351_8_fu_1388_p2_carry_4,
    sub_ln1351_8_fu_1388_p2_carry_5,
    sub_ln1351_8_fu_1388_p2_carry_6,
    sub_ln1351_5_fu_1290_p2_carry,
    sub_ln1351_5_fu_1290_p2_carry_0,
    sub_ln1351_5_fu_1290_p2_carry_1,
    sub_ln1351_5_fu_1290_p2_carry_2,
    sub_ln1351_5_fu_1290_p2_carry_3,
    sub_ln1351_5_fu_1290_p2_carry_4,
    \sub_ln1351_reg_2133_reg[7]_6 ,
    \sub_ln1351_reg_2133_reg[7]_7 ,
    \sub_ln1351_reg_2133_reg[7]_8 ,
    \sub_ln1351_reg_2133_reg[7]_9 ,
    \sub_ln1351_reg_2133_reg[7]_10 ,
    ap_clk,
    addr1);
  output [8:0]line_buffer_V_0_0_addr_1_gep_fu_338_p3;
  output ce0370_out__0;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ;
  output [23:0]q0;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 ;
  output [5:0]ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 ;
  output [17:0]ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_27 ;
  output [23:0]q1;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_28 ;
  output [9:0]line_buffer_V_0_0_addr_2_gep_fu_345_p3;
  output \indexx_pre_comp_V_reg_594_reg[27] ;
  output [0:0]S;
  output [5:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_29 ;
  output [5:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_30 ;
  output [5:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_31 ;
  output [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_32 ;
  output [0:0]DI;
  output [4:0]ram_reg_bram_0;
  output [4:0]ram_reg_bram_0_0;
  input [10:0]Q;
  input [10:0]ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input line_buffer_V_1_0_address06__4;
  input ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4;
  input ram_reg_bram_0_4;
  input ap_enable_reg_pp1_iter2;
  input ap_phi_reg_pp1_iter2_flag_write_reg_451;
  input ap_block_pp1_stage0_11001__4;
  input [23:0]ram_reg_bram_1;
  input [23:0]D;
  input trunc_ln331_reg_1894;
  input icmp_ln874_2_reg_2038_pp1_iter2_reg;
  input ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2;
  input [23:0]sub_ln1351_8_fu_1388_p2_carry;
  input ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2;
  input [23:0]sub_ln1351_8_fu_1388_p2_carry_0;
  input sub_ln1351_6_fu_1376_p2__1_carry_i_5;
  input \trunc_ln674_reg_2128_reg[0] ;
  input \trunc_ln674_reg_2128_reg[0]_0 ;
  input sub_ln1351_3_fu_1278_p2__1_carry_i_5;
  input \sub_ln1351_reg_2133_reg[7] ;
  input \sub_ln1351_reg_2133_reg[7]_0 ;
  input \sub_ln1351_reg_2133_reg[7]_1 ;
  input \sub_ln1351_reg_2133_reg[7]_2 ;
  input \sub_ln1351_reg_2133_reg[7]_3 ;
  input sub_ln1351_fu_1177_p2__1_carry_i_15;
  input [23:0]\p_Result_9_reg_2175_reg[7] ;
  input [23:0]\p_Result_9_reg_2175_reg[7]_0 ;
  input img_src_data_empty_n;
  input ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input [0:0]ram_reg_bram_0_7;
  input [0:0]CO;
  input [11:0]ram_reg_bram_0_8;
  input \sub_ln1351_reg_2133_reg[7]_4 ;
  input \sub_ln1351_reg_2133_reg[7]_5 ;
  input sub_ln1351_8_fu_1388_p2_carry_1;
  input sub_ln1351_8_fu_1388_p2_carry_2;
  input sub_ln1351_8_fu_1388_p2_carry_3;
  input sub_ln1351_8_fu_1388_p2_carry_4;
  input sub_ln1351_8_fu_1388_p2_carry_5;
  input sub_ln1351_8_fu_1388_p2_carry_6;
  input sub_ln1351_5_fu_1290_p2_carry;
  input sub_ln1351_5_fu_1290_p2_carry_0;
  input sub_ln1351_5_fu_1290_p2_carry_1;
  input sub_ln1351_5_fu_1290_p2_carry_2;
  input sub_ln1351_5_fu_1290_p2_carry_3;
  input sub_ln1351_5_fu_1290_p2_carry_4;
  input \sub_ln1351_reg_2133_reg[7]_6 ;
  input \sub_ln1351_reg_2133_reg[7]_7 ;
  input \sub_ln1351_reg_2133_reg[7]_8 ;
  input \sub_ln1351_reg_2133_reg[7]_9 ;
  input \sub_ln1351_reg_2133_reg[7]_10 ;
  input ap_clk;
  input [1:0]addr1;

  wire [0:0]CO;
  wire [23:0]D;
  wire [0:0]DI;
  wire [10:0]Q;
  wire [0:0]S;
  wire [1:0]addr1;
  wire ap_block_pp1_stage0_11001__4;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2;
  wire ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2;
  wire ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4;
  wire [17:0]ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12;
  wire [5:0]ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12;
  wire ap_phi_reg_pp1_iter2_flag_write_reg_451;
  wire ce0370_out__0;
  wire icmp_ln874_2_reg_2038_pp1_iter2_reg;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_27 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_28 ;
  wire [5:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_29 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ;
  wire [5:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_30 ;
  wire [5:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_31 ;
  wire [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_32 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ;
  wire img_src_data_empty_n;
  wire \indexx_pre_comp_V_reg_594_reg[27] ;
  wire [8:0]line_buffer_V_0_0_addr_1_gep_fu_338_p3;
  wire [9:0]line_buffer_V_0_0_addr_2_gep_fu_345_p3;
  wire line_buffer_V_1_0_address06__4;
  wire [23:0]\p_Result_9_reg_2175_reg[7] ;
  wire [23:0]\p_Result_9_reg_2175_reg[7]_0 ;
  wire [23:0]q0;
  wire [23:0]q1;
  wire [4:0]ram_reg_bram_0;
  wire [4:0]ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire [0:0]ram_reg_bram_0_7;
  wire [11:0]ram_reg_bram_0_8;
  wire [23:0]ram_reg_bram_1;
  wire sub_ln1351_3_fu_1278_p2__1_carry_i_5;
  wire sub_ln1351_5_fu_1290_p2_carry;
  wire sub_ln1351_5_fu_1290_p2_carry_0;
  wire sub_ln1351_5_fu_1290_p2_carry_1;
  wire sub_ln1351_5_fu_1290_p2_carry_2;
  wire sub_ln1351_5_fu_1290_p2_carry_3;
  wire sub_ln1351_5_fu_1290_p2_carry_4;
  wire sub_ln1351_6_fu_1376_p2__1_carry_i_5;
  wire [23:0]sub_ln1351_8_fu_1388_p2_carry;
  wire [23:0]sub_ln1351_8_fu_1388_p2_carry_0;
  wire sub_ln1351_8_fu_1388_p2_carry_1;
  wire sub_ln1351_8_fu_1388_p2_carry_2;
  wire sub_ln1351_8_fu_1388_p2_carry_3;
  wire sub_ln1351_8_fu_1388_p2_carry_4;
  wire sub_ln1351_8_fu_1388_p2_carry_5;
  wire sub_ln1351_8_fu_1388_p2_carry_6;
  wire sub_ln1351_fu_1177_p2__1_carry_i_15;
  wire \sub_ln1351_reg_2133_reg[7] ;
  wire \sub_ln1351_reg_2133_reg[7]_0 ;
  wire \sub_ln1351_reg_2133_reg[7]_1 ;
  wire \sub_ln1351_reg_2133_reg[7]_10 ;
  wire \sub_ln1351_reg_2133_reg[7]_2 ;
  wire \sub_ln1351_reg_2133_reg[7]_3 ;
  wire \sub_ln1351_reg_2133_reg[7]_4 ;
  wire \sub_ln1351_reg_2133_reg[7]_5 ;
  wire \sub_ln1351_reg_2133_reg[7]_6 ;
  wire \sub_ln1351_reg_2133_reg[7]_7 ;
  wire \sub_ln1351_reg_2133_reg[7]_8 ;
  wire \sub_ln1351_reg_2133_reg[7]_9 ;
  wire trunc_ln331_reg_1894;
  wire \trunc_ln674_reg_2128_reg[0] ;
  wire \trunc_ln674_reg_2128_reg[0]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_ram_15 resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_ram_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .addr1(line_buffer_V_0_0_addr_1_gep_fu_338_p3),
        .ap_block_pp1_stage0_11001__4(ap_block_pp1_stage0_11001__4),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4),
        .ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12),
        .ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12),
        .ap_phi_reg_pp1_iter2_flag_write_reg_451(ap_phi_reg_pp1_iter2_flag_write_reg_451),
        .ce0370_out__0(ce0370_out__0),
        .icmp_ln874_2_reg_2038_pp1_iter2_reg(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_27 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_27 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_28 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_28 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_29 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_29 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_30 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_30 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_31 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_31 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_32 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_32 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ),
        .img_src_data_empty_n(img_src_data_empty_n),
        .\indexx_pre_comp_V_reg_594_reg[27] (\indexx_pre_comp_V_reg_594_reg[27] ),
        .line_buffer_V_0_0_addr_2_gep_fu_345_p3(line_buffer_V_0_0_addr_2_gep_fu_345_p3),
        .line_buffer_V_1_0_address06__4(line_buffer_V_1_0_address06__4),
        .\p_Result_9_reg_2175_reg[7] (\p_Result_9_reg_2175_reg[7] ),
        .\p_Result_9_reg_2175_reg[7]_0 (\p_Result_9_reg_2175_reg[7]_0 ),
        .q0(q0),
        .q1(q1),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_10(addr1),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_7),
        .ram_reg_bram_0_9(ram_reg_bram_0_8),
        .ram_reg_bram_1_0(ram_reg_bram_1),
        .sub_ln1351_3_fu_1278_p2__1_carry_i_5(sub_ln1351_3_fu_1278_p2__1_carry_i_5),
        .sub_ln1351_5_fu_1290_p2_carry(sub_ln1351_5_fu_1290_p2_carry),
        .sub_ln1351_5_fu_1290_p2_carry_0(sub_ln1351_5_fu_1290_p2_carry_0),
        .sub_ln1351_5_fu_1290_p2_carry_1(sub_ln1351_5_fu_1290_p2_carry_1),
        .sub_ln1351_5_fu_1290_p2_carry_2(sub_ln1351_5_fu_1290_p2_carry_2),
        .sub_ln1351_5_fu_1290_p2_carry_3(sub_ln1351_5_fu_1290_p2_carry_3),
        .sub_ln1351_5_fu_1290_p2_carry_4(sub_ln1351_5_fu_1290_p2_carry_4),
        .sub_ln1351_6_fu_1376_p2__1_carry_i_5(sub_ln1351_6_fu_1376_p2__1_carry_i_5),
        .sub_ln1351_8_fu_1388_p2_carry(sub_ln1351_8_fu_1388_p2_carry),
        .sub_ln1351_8_fu_1388_p2_carry_0(sub_ln1351_8_fu_1388_p2_carry_0),
        .sub_ln1351_8_fu_1388_p2_carry_1(sub_ln1351_8_fu_1388_p2_carry_1),
        .sub_ln1351_8_fu_1388_p2_carry_2(sub_ln1351_8_fu_1388_p2_carry_2),
        .sub_ln1351_8_fu_1388_p2_carry_3(sub_ln1351_8_fu_1388_p2_carry_3),
        .sub_ln1351_8_fu_1388_p2_carry_4(sub_ln1351_8_fu_1388_p2_carry_4),
        .sub_ln1351_8_fu_1388_p2_carry_5(sub_ln1351_8_fu_1388_p2_carry_5),
        .sub_ln1351_8_fu_1388_p2_carry_6(sub_ln1351_8_fu_1388_p2_carry_6),
        .sub_ln1351_fu_1177_p2__1_carry_i_15(sub_ln1351_fu_1177_p2__1_carry_i_15),
        .\sub_ln1351_reg_2133_reg[7] (\sub_ln1351_reg_2133_reg[7] ),
        .\sub_ln1351_reg_2133_reg[7]_0 (\sub_ln1351_reg_2133_reg[7]_0 ),
        .\sub_ln1351_reg_2133_reg[7]_1 (\sub_ln1351_reg_2133_reg[7]_1 ),
        .\sub_ln1351_reg_2133_reg[7]_10 (\sub_ln1351_reg_2133_reg[7]_10 ),
        .\sub_ln1351_reg_2133_reg[7]_2 (\sub_ln1351_reg_2133_reg[7]_2 ),
        .\sub_ln1351_reg_2133_reg[7]_3 (\sub_ln1351_reg_2133_reg[7]_3 ),
        .\sub_ln1351_reg_2133_reg[7]_4 (\sub_ln1351_reg_2133_reg[7]_4 ),
        .\sub_ln1351_reg_2133_reg[7]_5 (\sub_ln1351_reg_2133_reg[7]_5 ),
        .\sub_ln1351_reg_2133_reg[7]_6 (\sub_ln1351_reg_2133_reg[7]_6 ),
        .\sub_ln1351_reg_2133_reg[7]_7 (\sub_ln1351_reg_2133_reg[7]_7 ),
        .\sub_ln1351_reg_2133_reg[7]_8 (\sub_ln1351_reg_2133_reg[7]_8 ),
        .\sub_ln1351_reg_2133_reg[7]_9 (\sub_ln1351_reg_2133_reg[7]_9 ),
        .trunc_ln331_reg_1894(trunc_ln331_reg_1894),
        .\trunc_ln674_reg_2128_reg[0] (\trunc_ln674_reg_2128_reg[0] ),
        .\trunc_ln674_reg_2128_reg[0]_0 (\trunc_ln674_reg_2128_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_2
   (\indexx_pre_comp_V_reg_594_reg[30] ,
    q0,
    ram_reg_bram_1,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    ram_reg_bram_1_2,
    ram_reg_bram_1_3,
    DI,
    ram_reg_bram_0,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 ,
    ram_reg_bram_0_6,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    ram_reg_bram_0_12,
    ram_reg_bram_0_13,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 ,
    D,
    ram_reg_bram_0_14,
    q1,
    ram_reg_bram_0_15,
    ram_reg_bram_0_16,
    ram_reg_bram_0_17,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ,
    ram_reg_bram_0_18,
    ram_reg_bram_0_19,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ,
    ram_reg_bram_1_4,
    ap_block_pp1_stage0_11001__4,
    ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4,
    \first_row_index_5_reg_403_reg[12] ,
    \first_row_index_5_reg_403_reg[2] ,
    \first_row_index_5_reg_403_reg[5] ,
    \first_row_index_5_reg_403_reg[17] ,
    addr1,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ,
    S,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ,
    ram_reg_bram_0_20,
    ram_reg_bram_0_21,
    ram_reg_bram_1_5,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 ,
    line_buffer_V_0_0_addr_2_gep_fu_345_p3,
    Q,
    CO,
    ram_reg_bram_0_22,
    \sub_ln1351_reg_2133_reg[7] ,
    \sub_ln1351_reg_2133_reg[7]_0 ,
    sub_ln1351_6_fu_1376_p2__1_carry__0_i_2,
    ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2,
    sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0,
    \sub_ln1351_6_reg_2180_reg[7] ,
    \sub_ln1351_6_reg_2180_reg[7]_0 ,
    \sub_ln1351_6_reg_2180_reg[7]_1 ,
    \sub_ln1351_6_reg_2180_reg[7]_2 ,
    \sub_ln1351_6_reg_2180_reg[7]_3 ,
    \sub_ln1351_6_reg_2180_reg[7]_4 ,
    \sub_ln1351_3_reg_2160_reg[7] ,
    \sub_ln1351_3_reg_2160_reg[7]_0 ,
    \sub_ln1351_3_reg_2160_reg[7]_1 ,
    \sub_ln1351_3_reg_2160_reg[7]_2 ,
    \sub_ln1351_3_reg_2160_reg[7]_3 ,
    \sub_ln1351_3_reg_2160_reg[7]_4 ,
    \sub_ln1351_reg_2133_reg[7]_1 ,
    icmp_ln874_2_reg_2038_pp1_iter2_reg,
    ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12,
    ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12,
    \p_Result_9_reg_2175_reg[7] ,
    \p_Result_9_reg_2175_reg[7]_0 ,
    ap_enable_reg_pp1_iter2,
    ap_phi_reg_pp1_iter2_flag_write_reg_451,
    ram_reg_bram_0_23,
    out,
    cmp282_reg_1988,
    and_ln486_1_reg_2044_pp1_iter7_reg,
    ram_reg_bram_0_24,
    img_dst_data_full_n,
    img_src_data_empty_n,
    ram_reg_bram_0_i_47,
    icmp_ln886_reg_2029,
    cmp84_reg_1973,
    ram_reg_bram_0_i_47_0,
    ram_reg_bram_0_25,
    \sub_ln1351_3_reg_2160_reg[7]_5 ,
    \sub_ln1351_6_reg_2180_reg[7]_5 ,
    sub_ln1351_1_fu_1183_p2_carry,
    line_buffer_V_1_0_address06__4,
    ram_reg_bram_0_26,
    \sub_ln1351_6_reg_2180_reg[7]_6 ,
    \sub_ln1351_3_reg_2160_reg[7]_6 ,
    \sub_ln1351_reg_2133_reg[7]_2 ,
    \sub_ln1351_reg_2133_reg[7]_3 ,
    ap_clk,
    ram_reg_bram_0_27,
    ram_reg_bram_1_6);
  output \indexx_pre_comp_V_reg_594_reg[30] ;
  output [23:0]q0;
  output ram_reg_bram_1;
  output ram_reg_bram_1_0;
  output ram_reg_bram_1_1;
  output ram_reg_bram_1_2;
  output ram_reg_bram_1_3;
  output [7:0]DI;
  output ram_reg_bram_0;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output ram_reg_bram_0_5;
  output [7:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 ;
  output ram_reg_bram_0_6;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ;
  output ram_reg_bram_0_7;
  output ram_reg_bram_0_8;
  output ram_reg_bram_0_9;
  output ram_reg_bram_0_10;
  output ram_reg_bram_0_11;
  output ram_reg_bram_0_12;
  output ram_reg_bram_0_13;
  output [2:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 ;
  output [1:0]D;
  output ram_reg_bram_0_14;
  output [23:0]q1;
  output ram_reg_bram_0_15;
  output [5:0]ram_reg_bram_0_16;
  output ram_reg_bram_0_17;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ;
  output ram_reg_bram_0_18;
  output ram_reg_bram_0_19;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ;
  output ram_reg_bram_1_4;
  output ap_block_pp1_stage0_11001__4;
  output ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4;
  output \first_row_index_5_reg_403_reg[12] ;
  output \first_row_index_5_reg_403_reg[2] ;
  output \first_row_index_5_reg_403_reg[5] ;
  output \first_row_index_5_reg_403_reg[17] ;
  output [1:0]addr1;
  output [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ;
  output [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ;
  output [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ;
  output [2:0]S;
  output [7:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ;
  output [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ;
  output [7:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ;
  output [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ;
  output [6:0]ram_reg_bram_0_20;
  output [7:0]ram_reg_bram_0_21;
  output [7:0]ram_reg_bram_1_5;
  output [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ;
  output [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ;
  output [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 ;
  output [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 ;
  output [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 ;
  input [9:0]line_buffer_V_0_0_addr_2_gep_fu_345_p3;
  input [10:0]Q;
  input [0:0]CO;
  input [5:0]ram_reg_bram_0_22;
  input \sub_ln1351_reg_2133_reg[7] ;
  input \sub_ln1351_reg_2133_reg[7]_0 ;
  input [23:0]sub_ln1351_6_fu_1376_p2__1_carry__0_i_2;
  input ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2;
  input [23:0]sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0;
  input \sub_ln1351_6_reg_2180_reg[7] ;
  input \sub_ln1351_6_reg_2180_reg[7]_0 ;
  input \sub_ln1351_6_reg_2180_reg[7]_1 ;
  input \sub_ln1351_6_reg_2180_reg[7]_2 ;
  input \sub_ln1351_6_reg_2180_reg[7]_3 ;
  input \sub_ln1351_6_reg_2180_reg[7]_4 ;
  input \sub_ln1351_3_reg_2160_reg[7] ;
  input \sub_ln1351_3_reg_2160_reg[7]_0 ;
  input \sub_ln1351_3_reg_2160_reg[7]_1 ;
  input \sub_ln1351_3_reg_2160_reg[7]_2 ;
  input \sub_ln1351_3_reg_2160_reg[7]_3 ;
  input \sub_ln1351_3_reg_2160_reg[7]_4 ;
  input \sub_ln1351_reg_2133_reg[7]_1 ;
  input icmp_ln874_2_reg_2038_pp1_iter2_reg;
  input [5:0]ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12;
  input [17:0]ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12;
  input [23:0]\p_Result_9_reg_2175_reg[7] ;
  input [23:0]\p_Result_9_reg_2175_reg[7]_0 ;
  input ap_enable_reg_pp1_iter2;
  input ap_phi_reg_pp1_iter2_flag_write_reg_451;
  input ram_reg_bram_0_23;
  input [31:0]out;
  input cmp282_reg_1988;
  input and_ln486_1_reg_2044_pp1_iter7_reg;
  input ram_reg_bram_0_24;
  input img_dst_data_full_n;
  input img_src_data_empty_n;
  input ram_reg_bram_0_i_47;
  input icmp_ln886_reg_2029;
  input cmp84_reg_1973;
  input ram_reg_bram_0_i_47_0;
  input ram_reg_bram_0_25;
  input \sub_ln1351_3_reg_2160_reg[7]_5 ;
  input \sub_ln1351_6_reg_2180_reg[7]_5 ;
  input [5:0]sub_ln1351_1_fu_1183_p2_carry;
  input line_buffer_V_1_0_address06__4;
  input ram_reg_bram_0_26;
  input \sub_ln1351_6_reg_2180_reg[7]_6 ;
  input \sub_ln1351_3_reg_2160_reg[7]_6 ;
  input \sub_ln1351_reg_2133_reg[7]_2 ;
  input \sub_ln1351_reg_2133_reg[7]_3 ;
  input ap_clk;
  input [8:0]ram_reg_bram_0_27;
  input [23:0]ram_reg_bram_1_6;

  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]DI;
  wire [10:0]Q;
  wire [2:0]S;
  wire [1:0]addr1;
  wire and_ln486_1_reg_2044_pp1_iter7_reg;
  wire ap_block_pp1_stage0_11001__4;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2;
  wire ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4;
  wire [17:0]ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12;
  wire [5:0]ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12;
  wire ap_phi_reg_pp1_iter2_flag_write_reg_451;
  wire cmp282_reg_1988;
  wire cmp84_reg_1973;
  wire \first_row_index_5_reg_403_reg[12] ;
  wire \first_row_index_5_reg_403_reg[17] ;
  wire \first_row_index_5_reg_403_reg[2] ;
  wire \first_row_index_5_reg_403_reg[5] ;
  wire icmp_ln874_2_reg_2038_pp1_iter2_reg;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ;
  wire [7:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ;
  wire [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ;
  wire [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ;
  wire [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ;
  wire [7:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ;
  wire [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ;
  wire [2:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 ;
  wire [7:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ;
  wire [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ;
  wire [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ;
  wire [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ;
  wire [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 ;
  wire [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 ;
  wire [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ;
  wire icmp_ln886_reg_2029;
  wire img_dst_data_full_n;
  wire img_src_data_empty_n;
  wire \indexx_pre_comp_V_reg_594_reg[30] ;
  wire [9:0]line_buffer_V_0_0_addr_2_gep_fu_345_p3;
  wire line_buffer_V_1_0_address06__4;
  wire [31:0]out;
  wire [23:0]\p_Result_9_reg_2175_reg[7] ;
  wire [23:0]\p_Result_9_reg_2175_reg[7]_0 ;
  wire [23:0]q0;
  wire [23:0]q1;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire ram_reg_bram_0_12;
  wire ram_reg_bram_0_13;
  wire ram_reg_bram_0_14;
  wire ram_reg_bram_0_15;
  wire [5:0]ram_reg_bram_0_16;
  wire ram_reg_bram_0_17;
  wire ram_reg_bram_0_18;
  wire ram_reg_bram_0_19;
  wire ram_reg_bram_0_2;
  wire [6:0]ram_reg_bram_0_20;
  wire [7:0]ram_reg_bram_0_21;
  wire [5:0]ram_reg_bram_0_22;
  wire ram_reg_bram_0_23;
  wire ram_reg_bram_0_24;
  wire ram_reg_bram_0_25;
  wire ram_reg_bram_0_26;
  wire [8:0]ram_reg_bram_0_27;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire ram_reg_bram_0_i_47;
  wire ram_reg_bram_0_i_47_0;
  wire ram_reg_bram_1;
  wire ram_reg_bram_1_0;
  wire ram_reg_bram_1_1;
  wire ram_reg_bram_1_2;
  wire ram_reg_bram_1_3;
  wire ram_reg_bram_1_4;
  wire [7:0]ram_reg_bram_1_5;
  wire [23:0]ram_reg_bram_1_6;
  wire [5:0]sub_ln1351_1_fu_1183_p2_carry;
  wire \sub_ln1351_3_reg_2160_reg[7] ;
  wire \sub_ln1351_3_reg_2160_reg[7]_0 ;
  wire \sub_ln1351_3_reg_2160_reg[7]_1 ;
  wire \sub_ln1351_3_reg_2160_reg[7]_2 ;
  wire \sub_ln1351_3_reg_2160_reg[7]_3 ;
  wire \sub_ln1351_3_reg_2160_reg[7]_4 ;
  wire \sub_ln1351_3_reg_2160_reg[7]_5 ;
  wire \sub_ln1351_3_reg_2160_reg[7]_6 ;
  wire [23:0]sub_ln1351_6_fu_1376_p2__1_carry__0_i_2;
  wire [23:0]sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0;
  wire \sub_ln1351_6_reg_2180_reg[7] ;
  wire \sub_ln1351_6_reg_2180_reg[7]_0 ;
  wire \sub_ln1351_6_reg_2180_reg[7]_1 ;
  wire \sub_ln1351_6_reg_2180_reg[7]_2 ;
  wire \sub_ln1351_6_reg_2180_reg[7]_3 ;
  wire \sub_ln1351_6_reg_2180_reg[7]_4 ;
  wire \sub_ln1351_6_reg_2180_reg[7]_5 ;
  wire \sub_ln1351_6_reg_2180_reg[7]_6 ;
  wire \sub_ln1351_reg_2133_reg[7] ;
  wire \sub_ln1351_reg_2133_reg[7]_0 ;
  wire \sub_ln1351_reg_2133_reg[7]_1 ;
  wire \sub_ln1351_reg_2133_reg[7]_2 ;
  wire \sub_ln1351_reg_2133_reg[7]_3 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_ram resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_ram_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .addr1(addr1),
        .and_ln486_1_reg_2044_pp1_iter7_reg(and_ln486_1_reg_2044_pp1_iter7_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12),
        .ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12),
        .ap_phi_reg_pp1_iter2_flag_write_reg_451(ap_phi_reg_pp1_iter2_flag_write_reg_451),
        .cmp282_reg_1988(cmp282_reg_1988),
        .\cmp282_reg_1988_reg[0] (ap_block_pp1_stage0_11001__4),
        .cmp84_reg_1973(cmp84_reg_1973),
        .\first_row_index_5_reg_403_reg[0] (ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4),
        .\first_row_index_5_reg_403_reg[12] (\first_row_index_5_reg_403_reg[12] ),
        .\first_row_index_5_reg_403_reg[17] (\first_row_index_5_reg_403_reg[17] ),
        .\first_row_index_5_reg_403_reg[2] (\first_row_index_5_reg_403_reg[2] ),
        .\first_row_index_5_reg_403_reg[5] (\first_row_index_5_reg_403_reg[5] ),
        .icmp_ln874_2_reg_2038_pp1_iter2_reg(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ),
        .\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 (\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ),
        .icmp_ln886_reg_2029(icmp_ln886_reg_2029),
        .img_dst_data_full_n(img_dst_data_full_n),
        .img_src_data_empty_n(img_src_data_empty_n),
        .\indexx_pre_comp_V_reg_594_reg[30] (\indexx_pre_comp_V_reg_594_reg[30] ),
        .line_buffer_V_0_0_addr_2_gep_fu_345_p3(line_buffer_V_0_0_addr_2_gep_fu_345_p3),
        .line_buffer_V_1_0_address06__4(line_buffer_V_1_0_address06__4),
        .out(out),
        .\p_Result_9_reg_2175_reg[7] (\p_Result_9_reg_2175_reg[7] ),
        .\p_Result_9_reg_2175_reg[7]_0 (\p_Result_9_reg_2175_reg[7]_0 ),
        .q0(q0),
        .q1(q1),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_10(ram_reg_bram_0_9),
        .ram_reg_bram_0_11(ram_reg_bram_0_10),
        .ram_reg_bram_0_12(ram_reg_bram_0_11),
        .ram_reg_bram_0_13(ram_reg_bram_0_12),
        .ram_reg_bram_0_14(ram_reg_bram_0_13),
        .ram_reg_bram_0_15(ram_reg_bram_0_14),
        .ram_reg_bram_0_16(ram_reg_bram_0_15),
        .ram_reg_bram_0_17(ram_reg_bram_0_16),
        .ram_reg_bram_0_18(ram_reg_bram_0_17),
        .ram_reg_bram_0_19(ram_reg_bram_0_18),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_20(ram_reg_bram_0_19),
        .ram_reg_bram_0_21(ram_reg_bram_0_20),
        .ram_reg_bram_0_22(ram_reg_bram_0_21),
        .ram_reg_bram_0_23(ram_reg_bram_0_22),
        .ram_reg_bram_0_24(ram_reg_bram_0_23),
        .ram_reg_bram_0_25(ram_reg_bram_0_24),
        .ram_reg_bram_0_26(ram_reg_bram_0_25),
        .ram_reg_bram_0_27(ram_reg_bram_0_26),
        .ram_reg_bram_0_28(ram_reg_bram_0_27),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_7),
        .ram_reg_bram_0_9(ram_reg_bram_0_8),
        .ram_reg_bram_0_i_47_0(ram_reg_bram_0_i_47),
        .ram_reg_bram_0_i_47_1(ram_reg_bram_0_i_47_0),
        .ram_reg_bram_1_0(ram_reg_bram_1),
        .ram_reg_bram_1_1(ram_reg_bram_1_0),
        .ram_reg_bram_1_2(ram_reg_bram_1_1),
        .ram_reg_bram_1_3(ram_reg_bram_1_2),
        .ram_reg_bram_1_4(ram_reg_bram_1_3),
        .ram_reg_bram_1_5(ram_reg_bram_1_4),
        .ram_reg_bram_1_6(ram_reg_bram_1_5),
        .ram_reg_bram_1_7(ram_reg_bram_1_6),
        .sub_ln1351_1_fu_1183_p2_carry(sub_ln1351_1_fu_1183_p2_carry),
        .\sub_ln1351_3_reg_2160_reg[7] (\sub_ln1351_3_reg_2160_reg[7] ),
        .\sub_ln1351_3_reg_2160_reg[7]_0 (\sub_ln1351_3_reg_2160_reg[7]_0 ),
        .\sub_ln1351_3_reg_2160_reg[7]_1 (\sub_ln1351_3_reg_2160_reg[7]_1 ),
        .\sub_ln1351_3_reg_2160_reg[7]_2 (\sub_ln1351_3_reg_2160_reg[7]_2 ),
        .\sub_ln1351_3_reg_2160_reg[7]_3 (\sub_ln1351_3_reg_2160_reg[7]_3 ),
        .\sub_ln1351_3_reg_2160_reg[7]_4 (\sub_ln1351_3_reg_2160_reg[7]_4 ),
        .\sub_ln1351_3_reg_2160_reg[7]_5 (\sub_ln1351_3_reg_2160_reg[7]_5 ),
        .\sub_ln1351_3_reg_2160_reg[7]_6 (\sub_ln1351_3_reg_2160_reg[7]_6 ),
        .sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2),
        .sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0),
        .\sub_ln1351_6_reg_2180_reg[7] (\sub_ln1351_6_reg_2180_reg[7] ),
        .\sub_ln1351_6_reg_2180_reg[7]_0 (\sub_ln1351_6_reg_2180_reg[7]_0 ),
        .\sub_ln1351_6_reg_2180_reg[7]_1 (\sub_ln1351_6_reg_2180_reg[7]_1 ),
        .\sub_ln1351_6_reg_2180_reg[7]_2 (\sub_ln1351_6_reg_2180_reg[7]_2 ),
        .\sub_ln1351_6_reg_2180_reg[7]_3 (\sub_ln1351_6_reg_2180_reg[7]_3 ),
        .\sub_ln1351_6_reg_2180_reg[7]_4 (\sub_ln1351_6_reg_2180_reg[7]_4 ),
        .\sub_ln1351_6_reg_2180_reg[7]_5 (\sub_ln1351_6_reg_2180_reg[7]_5 ),
        .\sub_ln1351_6_reg_2180_reg[7]_6 (\sub_ln1351_6_reg_2180_reg[7]_6 ),
        .\sub_ln1351_reg_2133_reg[7] (\sub_ln1351_reg_2133_reg[7] ),
        .\sub_ln1351_reg_2133_reg[7]_0 (\sub_ln1351_reg_2133_reg[7]_0 ),
        .\sub_ln1351_reg_2133_reg[7]_1 (\sub_ln1351_reg_2133_reg[7]_1 ),
        .\sub_ln1351_reg_2133_reg[7]_2 (\sub_ln1351_reg_2133_reg[7]_2 ),
        .\sub_ln1351_reg_2133_reg[7]_3 (\sub_ln1351_reg_2133_reg[7]_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_ram
   (\indexx_pre_comp_V_reg_594_reg[30] ,
    q0,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    ram_reg_bram_1_2,
    ram_reg_bram_1_3,
    ram_reg_bram_1_4,
    DI,
    ram_reg_bram_0_0,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 ,
    ram_reg_bram_0_7,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    ram_reg_bram_0_12,
    ram_reg_bram_0_13,
    ram_reg_bram_0_14,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 ,
    D,
    ram_reg_bram_0_15,
    q1,
    ram_reg_bram_0_16,
    ram_reg_bram_0_17,
    ram_reg_bram_0_18,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ,
    ram_reg_bram_0_19,
    ram_reg_bram_0_20,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ,
    ram_reg_bram_1_5,
    \cmp282_reg_1988_reg[0] ,
    \first_row_index_5_reg_403_reg[0] ,
    \first_row_index_5_reg_403_reg[12] ,
    \first_row_index_5_reg_403_reg[2] ,
    \first_row_index_5_reg_403_reg[5] ,
    \first_row_index_5_reg_403_reg[17] ,
    addr1,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ,
    S,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ,
    ram_reg_bram_0_21,
    ram_reg_bram_0_22,
    ram_reg_bram_1_6,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 ,
    line_buffer_V_0_0_addr_2_gep_fu_345_p3,
    Q,
    CO,
    ram_reg_bram_0_23,
    \sub_ln1351_reg_2133_reg[7] ,
    \sub_ln1351_reg_2133_reg[7]_0 ,
    sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0,
    ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2,
    sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1,
    \sub_ln1351_6_reg_2180_reg[7] ,
    \sub_ln1351_6_reg_2180_reg[7]_0 ,
    \sub_ln1351_6_reg_2180_reg[7]_1 ,
    \sub_ln1351_6_reg_2180_reg[7]_2 ,
    \sub_ln1351_6_reg_2180_reg[7]_3 ,
    \sub_ln1351_6_reg_2180_reg[7]_4 ,
    \sub_ln1351_3_reg_2160_reg[7] ,
    \sub_ln1351_3_reg_2160_reg[7]_0 ,
    \sub_ln1351_3_reg_2160_reg[7]_1 ,
    \sub_ln1351_3_reg_2160_reg[7]_2 ,
    \sub_ln1351_3_reg_2160_reg[7]_3 ,
    \sub_ln1351_3_reg_2160_reg[7]_4 ,
    \sub_ln1351_reg_2133_reg[7]_1 ,
    icmp_ln874_2_reg_2038_pp1_iter2_reg,
    ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12,
    ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12,
    \p_Result_9_reg_2175_reg[7] ,
    \p_Result_9_reg_2175_reg[7]_0 ,
    ap_enable_reg_pp1_iter2,
    ap_phi_reg_pp1_iter2_flag_write_reg_451,
    ram_reg_bram_0_24,
    out,
    cmp282_reg_1988,
    and_ln486_1_reg_2044_pp1_iter7_reg,
    ram_reg_bram_0_25,
    img_dst_data_full_n,
    img_src_data_empty_n,
    ram_reg_bram_0_i_47_0,
    icmp_ln886_reg_2029,
    cmp84_reg_1973,
    ram_reg_bram_0_i_47_1,
    ram_reg_bram_0_26,
    \sub_ln1351_3_reg_2160_reg[7]_5 ,
    \sub_ln1351_6_reg_2180_reg[7]_5 ,
    sub_ln1351_1_fu_1183_p2_carry,
    line_buffer_V_1_0_address06__4,
    ram_reg_bram_0_27,
    \sub_ln1351_6_reg_2180_reg[7]_6 ,
    \sub_ln1351_3_reg_2160_reg[7]_6 ,
    \sub_ln1351_reg_2133_reg[7]_2 ,
    \sub_ln1351_reg_2133_reg[7]_3 ,
    ap_clk,
    ram_reg_bram_0_28,
    ram_reg_bram_1_7);
  output \indexx_pre_comp_V_reg_594_reg[30] ;
  output [23:0]q0;
  output ram_reg_bram_1_0;
  output ram_reg_bram_1_1;
  output ram_reg_bram_1_2;
  output ram_reg_bram_1_3;
  output ram_reg_bram_1_4;
  output [7:0]DI;
  output ram_reg_bram_0_0;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output ram_reg_bram_0_5;
  output ram_reg_bram_0_6;
  output [7:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 ;
  output ram_reg_bram_0_7;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ;
  output ram_reg_bram_0_8;
  output ram_reg_bram_0_9;
  output ram_reg_bram_0_10;
  output ram_reg_bram_0_11;
  output ram_reg_bram_0_12;
  output ram_reg_bram_0_13;
  output ram_reg_bram_0_14;
  output [2:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 ;
  output [1:0]D;
  output ram_reg_bram_0_15;
  output [23:0]q1;
  output ram_reg_bram_0_16;
  output [5:0]ram_reg_bram_0_17;
  output ram_reg_bram_0_18;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ;
  output ram_reg_bram_0_19;
  output ram_reg_bram_0_20;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ;
  output ram_reg_bram_1_5;
  output \cmp282_reg_1988_reg[0] ;
  output \first_row_index_5_reg_403_reg[0] ;
  output \first_row_index_5_reg_403_reg[12] ;
  output \first_row_index_5_reg_403_reg[2] ;
  output \first_row_index_5_reg_403_reg[5] ;
  output \first_row_index_5_reg_403_reg[17] ;
  output [1:0]addr1;
  output [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ;
  output [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ;
  output [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ;
  output [2:0]S;
  output [7:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ;
  output [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ;
  output [7:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ;
  output [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ;
  output [6:0]ram_reg_bram_0_21;
  output [7:0]ram_reg_bram_0_22;
  output [7:0]ram_reg_bram_1_6;
  output [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ;
  output [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ;
  output [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 ;
  output [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 ;
  output [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 ;
  input [9:0]line_buffer_V_0_0_addr_2_gep_fu_345_p3;
  input [10:0]Q;
  input [0:0]CO;
  input [5:0]ram_reg_bram_0_23;
  input \sub_ln1351_reg_2133_reg[7] ;
  input \sub_ln1351_reg_2133_reg[7]_0 ;
  input [23:0]sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0;
  input ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2;
  input [23:0]sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1;
  input \sub_ln1351_6_reg_2180_reg[7] ;
  input \sub_ln1351_6_reg_2180_reg[7]_0 ;
  input \sub_ln1351_6_reg_2180_reg[7]_1 ;
  input \sub_ln1351_6_reg_2180_reg[7]_2 ;
  input \sub_ln1351_6_reg_2180_reg[7]_3 ;
  input \sub_ln1351_6_reg_2180_reg[7]_4 ;
  input \sub_ln1351_3_reg_2160_reg[7] ;
  input \sub_ln1351_3_reg_2160_reg[7]_0 ;
  input \sub_ln1351_3_reg_2160_reg[7]_1 ;
  input \sub_ln1351_3_reg_2160_reg[7]_2 ;
  input \sub_ln1351_3_reg_2160_reg[7]_3 ;
  input \sub_ln1351_3_reg_2160_reg[7]_4 ;
  input \sub_ln1351_reg_2133_reg[7]_1 ;
  input icmp_ln874_2_reg_2038_pp1_iter2_reg;
  input [5:0]ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12;
  input [17:0]ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12;
  input [23:0]\p_Result_9_reg_2175_reg[7] ;
  input [23:0]\p_Result_9_reg_2175_reg[7]_0 ;
  input ap_enable_reg_pp1_iter2;
  input ap_phi_reg_pp1_iter2_flag_write_reg_451;
  input ram_reg_bram_0_24;
  input [31:0]out;
  input cmp282_reg_1988;
  input and_ln486_1_reg_2044_pp1_iter7_reg;
  input ram_reg_bram_0_25;
  input img_dst_data_full_n;
  input img_src_data_empty_n;
  input ram_reg_bram_0_i_47_0;
  input icmp_ln886_reg_2029;
  input cmp84_reg_1973;
  input ram_reg_bram_0_i_47_1;
  input ram_reg_bram_0_26;
  input \sub_ln1351_3_reg_2160_reg[7]_5 ;
  input \sub_ln1351_6_reg_2180_reg[7]_5 ;
  input [5:0]sub_ln1351_1_fu_1183_p2_carry;
  input line_buffer_V_1_0_address06__4;
  input ram_reg_bram_0_27;
  input \sub_ln1351_6_reg_2180_reg[7]_6 ;
  input \sub_ln1351_3_reg_2160_reg[7]_6 ;
  input \sub_ln1351_reg_2133_reg[7]_2 ;
  input \sub_ln1351_reg_2133_reg[7]_3 ;
  input ap_clk;
  input [8:0]ram_reg_bram_0_28;
  input [23:0]ram_reg_bram_1_7;

  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]DI;
  wire [10:0]Q;
  wire [2:0]S;
  wire [1:0]addr1;
  wire and_ln486_1_reg_2044_pp1_iter7_reg;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2;
  wire [17:0]ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12;
  wire [5:0]ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12;
  wire ap_phi_reg_pp1_iter2_flag_write_reg_451;
  wire cmp282_reg_1988;
  wire \cmp282_reg_1988_reg[0] ;
  wire cmp84_reg_1973;
  wire \first_row_index_5_reg_403_reg[0] ;
  wire \first_row_index_5_reg_403_reg[12] ;
  wire \first_row_index_5_reg_403_reg[17] ;
  wire \first_row_index_5_reg_403_reg[2] ;
  wire \first_row_index_5_reg_403_reg[5] ;
  wire icmp_ln874_2_reg_2038_pp1_iter2_reg;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ;
  wire [7:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ;
  wire [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ;
  wire [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ;
  wire [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ;
  wire [7:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ;
  wire [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ;
  wire [2:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 ;
  wire [7:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ;
  wire [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ;
  wire [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ;
  wire [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ;
  wire [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 ;
  wire [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 ;
  wire [1:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ;
  wire icmp_ln886_reg_2029;
  wire img_dst_data_full_n;
  wire img_src_data_empty_n;
  wire \indexx_pre_comp_V_reg_594_reg[30] ;
  wire [9:0]line_buffer_V_0_0_addr_2_gep_fu_345_p3;
  wire line_buffer_V_1_0_address06__4;
  wire line_buffer_V_2_0_ce0;
  wire line_buffer_V_2_0_ce1;
  wire line_buffer_V_2_0_we0;
  wire [31:0]out;
  wire [23:0]\p_Result_9_reg_2175_reg[7] ;
  wire [23:0]\p_Result_9_reg_2175_reg[7]_0 ;
  wire [23:0]q0;
  wire [23:0]q1;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire ram_reg_bram_0_12;
  wire ram_reg_bram_0_13;
  wire ram_reg_bram_0_14;
  wire ram_reg_bram_0_15;
  wire ram_reg_bram_0_16;
  wire [5:0]ram_reg_bram_0_17;
  wire ram_reg_bram_0_18;
  wire ram_reg_bram_0_19;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_20;
  wire [6:0]ram_reg_bram_0_21;
  wire [7:0]ram_reg_bram_0_22;
  wire [5:0]ram_reg_bram_0_23;
  wire ram_reg_bram_0_24;
  wire ram_reg_bram_0_25;
  wire ram_reg_bram_0_26;
  wire ram_reg_bram_0_27;
  wire [8:0]ram_reg_bram_0_28;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire ram_reg_bram_0_i_10__0_n_4;
  wire ram_reg_bram_0_i_11__0_n_4;
  wire ram_reg_bram_0_i_12__0_n_4;
  wire ram_reg_bram_0_i_13__0_n_4;
  wire ram_reg_bram_0_i_15__1_n_4;
  wire ram_reg_bram_0_i_3__0_n_4;
  wire ram_reg_bram_0_i_47_0;
  wire ram_reg_bram_0_i_47_1;
  wire ram_reg_bram_0_i_4__1_n_4;
  wire ram_reg_bram_0_i_5__0_n_4;
  wire ram_reg_bram_0_i_67_n_4;
  wire ram_reg_bram_0_i_6__0_n_4;
  wire ram_reg_bram_0_i_73_n_4;
  wire ram_reg_bram_0_i_74_n_4;
  wire ram_reg_bram_0_i_75_n_4;
  wire ram_reg_bram_0_i_79_n_4;
  wire ram_reg_bram_0_i_7__0_n_4;
  wire ram_reg_bram_0_i_8__0_n_4;
  wire ram_reg_bram_0_i_9__0_n_4;
  wire ram_reg_bram_1_0;
  wire ram_reg_bram_1_1;
  wire ram_reg_bram_1_2;
  wire ram_reg_bram_1_3;
  wire ram_reg_bram_1_4;
  wire ram_reg_bram_1_5;
  wire [7:0]ram_reg_bram_1_6;
  wire [23:0]ram_reg_bram_1_7;
  wire [5:0]sub_ln1351_1_fu_1183_p2_carry;
  wire sub_ln1351_2_fu_1189_p2_carry_i_17_n_4;
  wire sub_ln1351_2_fu_1189_p2_carry_i_20_n_4;
  wire sub_ln1351_2_fu_1189_p2_carry_i_21_n_4;
  wire sub_ln1351_3_fu_1278_p2__1_carry_i_17_n_4;
  wire sub_ln1351_3_fu_1278_p2__1_carry_i_19_n_4;
  wire sub_ln1351_3_fu_1278_p2__1_carry_i_21_n_4;
  wire sub_ln1351_3_fu_1278_p2__1_carry_i_23_n_4;
  wire sub_ln1351_3_fu_1278_p2__1_carry_i_28_n_4;
  wire \sub_ln1351_3_reg_2160_reg[7] ;
  wire \sub_ln1351_3_reg_2160_reg[7]_0 ;
  wire \sub_ln1351_3_reg_2160_reg[7]_1 ;
  wire \sub_ln1351_3_reg_2160_reg[7]_2 ;
  wire \sub_ln1351_3_reg_2160_reg[7]_3 ;
  wire \sub_ln1351_3_reg_2160_reg[7]_4 ;
  wire \sub_ln1351_3_reg_2160_reg[7]_5 ;
  wire \sub_ln1351_3_reg_2160_reg[7]_6 ;
  wire sub_ln1351_5_fu_1290_p2_carry_i_21_n_4;
  wire [23:0]sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0;
  wire [23:0]sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1;
  wire sub_ln1351_6_fu_1376_p2__1_carry_i_17_n_4;
  wire sub_ln1351_6_fu_1376_p2__1_carry_i_19_n_4;
  wire sub_ln1351_6_fu_1376_p2__1_carry_i_21_n_4;
  wire sub_ln1351_6_fu_1376_p2__1_carry_i_23_n_4;
  wire sub_ln1351_6_fu_1376_p2__1_carry_i_28_n_4;
  wire \sub_ln1351_6_reg_2180_reg[7] ;
  wire \sub_ln1351_6_reg_2180_reg[7]_0 ;
  wire \sub_ln1351_6_reg_2180_reg[7]_1 ;
  wire \sub_ln1351_6_reg_2180_reg[7]_2 ;
  wire \sub_ln1351_6_reg_2180_reg[7]_3 ;
  wire \sub_ln1351_6_reg_2180_reg[7]_4 ;
  wire \sub_ln1351_6_reg_2180_reg[7]_5 ;
  wire \sub_ln1351_6_reg_2180_reg[7]_6 ;
  wire sub_ln1351_8_fu_1388_p2_carry_i_21_n_4;
  wire \sub_ln1351_reg_2133_reg[7] ;
  wire \sub_ln1351_reg_2133_reg[7]_0 ;
  wire \sub_ln1351_reg_2133_reg[7]_1 ;
  wire \sub_ln1351_reg_2133_reg[7]_2 ;
  wire \sub_ln1351_reg_2133_reg[7]_3 ;
  wire [7:0]zext_ln215_13_fu_1344_p1;
  wire [7:0]zext_ln215_7_fu_1246_p1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:6]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_1_reg_2155[0]_i_1 
       (.I0(ram_reg_bram_0_18),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[2]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_1_reg_2155[1]_i_1 
       (.I0(ram_reg_bram_0_7),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[3]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_1_reg_2155[2]_i_1 
       (.I0(ram_reg_bram_0_6),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[4]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_1_reg_2155[3]_i_1 
       (.I0(ram_reg_bram_0_5),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[5]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_1_reg_2155[4]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[6]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_1_reg_2155[5]_i_1 
       (.I0(ram_reg_bram_0_3),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[7]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_1_reg_2155[6]_i_1 
       (.I0(ram_reg_bram_0_2),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[8]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_1_reg_2155[7]_i_1 
       (.I0(ram_reg_bram_0_19),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[9]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_9_reg_2175[0]_i_1 
       (.I0(ram_reg_bram_0_20),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[10]),
        .O(DI[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_9_reg_2175[1]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[11]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_9_reg_2175[2]_i_1 
       (.I0(ram_reg_bram_1_4),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[12]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_9_reg_2175[3]_i_1 
       (.I0(ram_reg_bram_1_3),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[13]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_9_reg_2175[4]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[14]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_9_reg_2175[5]_i_1 
       (.I0(ram_reg_bram_1_1),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[15]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_9_reg_2175[6]_i_1 
       (.I0(ram_reg_bram_1_0),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[16]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_9_reg_2175[7]_i_1 
       (.I0(ram_reg_bram_1_5),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[17]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/line_buffer_V_2_0_U/resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_0_i_3__0_n_4,ram_reg_bram_0_i_4__1_n_4,ram_reg_bram_0_i_5__0_n_4,ram_reg_bram_0_i_6__0_n_4,ram_reg_bram_0_i_7__0_n_4,ram_reg_bram_0_i_8__0_n_4,ram_reg_bram_0_i_9__0_n_4,ram_reg_bram_0_i_10__0_n_4,ram_reg_bram_0_i_11__0_n_4,ram_reg_bram_0_i_12__0_n_4,ram_reg_bram_0_i_13__0_n_4,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({addr1[1],ram_reg_bram_0_28[8],addr1[0],ram_reg_bram_0_28[7:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_1_7[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_1_7[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:16],q0[15:0]}),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q1[15:0]}),
        .DOUTPADOUTP({NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:2],q0[17:16]}),
        .DOUTPBDOUTP({NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(line_buffer_V_2_0_ce0),
        .ENBWREN(line_buffer_V_2_0_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({line_buffer_V_2_0_we0,line_buffer_V_2_0_we0,line_buffer_V_2_0_we0,line_buffer_V_2_0_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__0
       (.I0(line_buffer_V_0_0_addr_2_gep_fu_345_p3[3]),
        .I1(ram_reg_bram_0_i_15__1_n_4),
        .I2(Q[3]),
        .O(ram_reg_bram_0_i_10__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11__0
       (.I0(line_buffer_V_0_0_addr_2_gep_fu_345_p3[2]),
        .I1(ram_reg_bram_0_i_15__1_n_4),
        .I2(Q[2]),
        .O(ram_reg_bram_0_i_11__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_12__0
       (.I0(line_buffer_V_0_0_addr_2_gep_fu_345_p3[1]),
        .I1(ram_reg_bram_0_i_15__1_n_4),
        .I2(Q[1]),
        .O(ram_reg_bram_0_i_12__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_13__0
       (.I0(line_buffer_V_0_0_addr_2_gep_fu_345_p3[0]),
        .I1(ram_reg_bram_0_i_15__1_n_4),
        .I2(Q[0]),
        .O(ram_reg_bram_0_i_13__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_bram_0_i_14__0
       (.I0(\cmp282_reg_1988_reg[0] ),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ap_phi_reg_pp1_iter2_flag_write_reg_451),
        .I3(ram_reg_bram_0_24),
        .I4(\first_row_index_5_reg_403_reg[0] ),
        .O(line_buffer_V_2_0_we0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h32)) 
    ram_reg_bram_0_i_14__1
       (.I0(ram_reg_bram_0_23[4]),
        .I1(ram_reg_bram_0_23[5]),
        .I2(CO),
        .O(addr1[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_bram_0_i_15__1
       (.I0(\first_row_index_5_reg_403_reg[0] ),
        .I1(ap_phi_reg_pp1_iter2_flag_write_reg_451),
        .O(ram_reg_bram_0_i_15__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h32)) 
    ram_reg_bram_0_i_16__0
       (.I0(ram_reg_bram_0_23[2]),
        .I1(ram_reg_bram_0_23[5]),
        .I2(CO),
        .O(addr1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    ram_reg_bram_0_i_1__1
       (.I0(\cmp282_reg_1988_reg[0] ),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ap_phi_reg_pp1_iter2_flag_write_reg_451),
        .I3(ram_reg_bram_0_24),
        .I4(\first_row_index_5_reg_403_reg[0] ),
        .I5(line_buffer_V_2_0_ce1),
        .O(line_buffer_V_2_0_ce0));
  LUT6 #(
    .INIT(64'h0000000000AB0000)) 
    ram_reg_bram_0_i_2__0
       (.I0(line_buffer_V_1_0_address06__4),
        .I1(\first_row_index_5_reg_403_reg[0] ),
        .I2(ram_reg_bram_0_27),
        .I3(ram_reg_bram_0_24),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(\cmp282_reg_1988_reg[0] ),
        .O(line_buffer_V_2_0_ce1));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3__0
       (.I0(line_buffer_V_0_0_addr_2_gep_fu_345_p3[9]),
        .I1(ram_reg_bram_0_i_15__1_n_4),
        .I2(Q[10]),
        .O(ram_reg_bram_0_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    ram_reg_bram_0_i_46
       (.I0(\first_row_index_5_reg_403_reg[12] ),
        .I1(\first_row_index_5_reg_403_reg[2] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\first_row_index_5_reg_403_reg[5] ),
        .I5(\first_row_index_5_reg_403_reg[17] ),
        .O(\first_row_index_5_reg_403_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFF0080)) 
    ram_reg_bram_0_i_47
       (.I0(cmp282_reg_1988),
        .I1(and_ln486_1_reg_2044_pp1_iter7_reg),
        .I2(ram_reg_bram_0_25),
        .I3(img_dst_data_full_n),
        .I4(ram_reg_bram_0_i_67_n_4),
        .O(\cmp282_reg_1988_reg[0] ));
  LUT6 #(
    .INIT(64'hA5A6FFFFA5A60000)) 
    ram_reg_bram_0_i_4__1
       (.I0(\indexx_pre_comp_V_reg_594_reg[30] ),
        .I1(CO),
        .I2(ram_reg_bram_0_23[5]),
        .I3(ram_reg_bram_0_23[3]),
        .I4(ram_reg_bram_0_i_15__1_n_4),
        .I5(Q[9]),
        .O(ram_reg_bram_0_i_4__1_n_4));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    ram_reg_bram_0_i_53
       (.I0(ram_reg_bram_0_23[2]),
        .I1(CO),
        .I2(ram_reg_bram_0_23[5]),
        .I3(ram_reg_bram_0_23[0]),
        .I4(ram_reg_bram_0_26),
        .I5(ram_reg_bram_0_23[1]),
        .O(\indexx_pre_comp_V_reg_594_reg[30] ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5__0
       (.I0(line_buffer_V_0_0_addr_2_gep_fu_345_p3[8]),
        .I1(ram_reg_bram_0_i_15__1_n_4),
        .I2(Q[8]),
        .O(ram_reg_bram_0_i_5__0_n_4));
  LUT5 #(
    .INIT(32'h00010000)) 
    ram_reg_bram_0_i_63
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[14]),
        .I3(out[15]),
        .I4(ram_reg_bram_0_i_73_n_4),
        .O(\first_row_index_5_reg_403_reg[12] ));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_64
       (.I0(out[2]),
        .I1(out[3]),
        .O(\first_row_index_5_reg_403_reg[2] ));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_65
       (.I0(out[5]),
        .I1(out[4]),
        .I2(out[7]),
        .I3(out[6]),
        .O(\first_row_index_5_reg_403_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ram_reg_bram_0_i_66
       (.I0(ram_reg_bram_0_i_74_n_4),
        .I1(out[17]),
        .I2(out[16]),
        .I3(out[19]),
        .I4(out[18]),
        .I5(ram_reg_bram_0_i_75_n_4),
        .O(\first_row_index_5_reg_403_reg[17] ));
  LUT5 #(
    .INIT(32'h00000400)) 
    ram_reg_bram_0_i_67
       (.I0(img_src_data_empty_n),
        .I1(ram_reg_bram_0_i_47_0),
        .I2(icmp_ln886_reg_2029),
        .I3(cmp84_reg_1973),
        .I4(ram_reg_bram_0_i_47_1),
        .O(ram_reg_bram_0_i_67_n_4));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6__0
       (.I0(line_buffer_V_0_0_addr_2_gep_fu_345_p3[7]),
        .I1(ram_reg_bram_0_i_15__1_n_4),
        .I2(Q[7]),
        .O(ram_reg_bram_0_i_6__0_n_4));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_73
       (.I0(out[9]),
        .I1(out[8]),
        .I2(out[11]),
        .I3(out[10]),
        .O(ram_reg_bram_0_i_73_n_4));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_74
       (.I0(out[23]),
        .I1(out[22]),
        .I2(out[21]),
        .I3(out[20]),
        .O(ram_reg_bram_0_i_74_n_4));
  LUT5 #(
    .INIT(32'h00010000)) 
    ram_reg_bram_0_i_75
       (.I0(out[28]),
        .I1(out[29]),
        .I2(out[30]),
        .I3(out[31]),
        .I4(ram_reg_bram_0_i_79_n_4),
        .O(ram_reg_bram_0_i_75_n_4));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_79
       (.I0(out[27]),
        .I1(out[26]),
        .I2(out[25]),
        .I3(out[24]),
        .O(ram_reg_bram_0_i_79_n_4));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7__0
       (.I0(line_buffer_V_0_0_addr_2_gep_fu_345_p3[6]),
        .I1(ram_reg_bram_0_i_15__1_n_4),
        .I2(Q[6]),
        .O(ram_reg_bram_0_i_7__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__0
       (.I0(line_buffer_V_0_0_addr_2_gep_fu_345_p3[5]),
        .I1(ram_reg_bram_0_i_15__1_n_4),
        .I2(Q[5]),
        .O(ram_reg_bram_0_i_8__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__0
       (.I0(line_buffer_V_0_0_addr_2_gep_fu_345_p3[4]),
        .I1(ram_reg_bram_0_i_15__1_n_4),
        .I2(Q[4]),
        .O(ram_reg_bram_0_i_9__0_n_4));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/line_buffer_V_2_0_U/resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_1
       (.ADDRARDADDR({ram_reg_bram_0_i_3__0_n_4,ram_reg_bram_0_i_4__1_n_4,ram_reg_bram_0_i_5__0_n_4,ram_reg_bram_0_i_6__0_n_4,ram_reg_bram_0_i_7__0_n_4,ram_reg_bram_0_i_8__0_n_4,ram_reg_bram_0_i_9__0_n_4,ram_reg_bram_0_i_10__0_n_4,ram_reg_bram_0_i_11__0_n_4,ram_reg_bram_0_i_12__0_n_4,ram_reg_bram_0_i_13__0_n_4,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({addr1[1],ram_reg_bram_0_28[8],addr1[0],ram_reg_bram_0_28[7:0],1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_1_7[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[15:6],q0[23:18]}),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q1[23:18]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_2_0_ce0),
        .ENBWREN(line_buffer_V_2_0_ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({line_buffer_V_2_0_we0,line_buffer_V_2_0_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_1_fu_1183_p2_carry_i_1
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[7]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [7]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [7]),
        .O(ram_reg_bram_0_17[5]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_1_fu_1183_p2_carry_i_10
       (.I0(ram_reg_bram_0_17[4]),
        .I1(sub_ln1351_1_fu_1183_p2_carry[4]),
        .O(ram_reg_bram_0_21[5]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_1_fu_1183_p2_carry_i_11
       (.I0(ram_reg_bram_0_17[3]),
        .I1(sub_ln1351_1_fu_1183_p2_carry[3]),
        .O(ram_reg_bram_0_21[4]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_1_fu_1183_p2_carry_i_12
       (.I0(ram_reg_bram_0_17[2]),
        .I1(sub_ln1351_1_fu_1183_p2_carry[2]),
        .O(ram_reg_bram_0_21[3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_1_fu_1183_p2_carry_i_13
       (.I0(ram_reg_bram_0_17[1]),
        .I1(sub_ln1351_1_fu_1183_p2_carry[1]),
        .O(ram_reg_bram_0_21[2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_1_fu_1183_p2_carry_i_14
       (.I0(ram_reg_bram_0_16),
        .I1(sub_ln1351_1_fu_1183_p2_carry[0]),
        .O(ram_reg_bram_0_21[1]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_1_fu_1183_p2_carry_i_16
       (.I0(ram_reg_bram_0_17[0]),
        .I1(D[0]),
        .O(ram_reg_bram_0_21[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_1_fu_1183_p2_carry_i_2
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[6]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [6]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [6]),
        .O(ram_reg_bram_0_17[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_1_fu_1183_p2_carry_i_3
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[5]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [5]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [5]),
        .O(ram_reg_bram_0_17[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_1_fu_1183_p2_carry_i_4
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[4]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [4]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [4]),
        .O(ram_reg_bram_0_17[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_1_fu_1183_p2_carry_i_5
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[3]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [3]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [3]),
        .O(ram_reg_bram_0_17[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_1_fu_1183_p2_carry_i_6
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[2]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [2]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [2]),
        .O(ram_reg_bram_0_16));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_1_fu_1183_p2_carry_i_7
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[1]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [1]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [1]),
        .O(ram_reg_bram_0_15));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_1_fu_1183_p2_carry_i_8
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[0]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [0]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [0]),
        .O(ram_reg_bram_0_17[0]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_1_fu_1183_p2_carry_i_9
       (.I0(ram_reg_bram_0_17[5]),
        .I1(sub_ln1351_1_fu_1183_p2_carry[5]),
        .O(ram_reg_bram_0_21[6]));
  LUT4 #(
    .INIT(16'hB847)) 
    sub_ln1351_2_fu_1189_p2_carry_i_15
       (.I0(ram_reg_bram_0_15),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[1]),
        .I3(sub_ln1351_2_fu_1189_p2_carry_i_20_n_4),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_2_fu_1189_p2_carry_i_16
       (.I0(sub_ln1351_2_fu_1189_p2_carry_i_21_n_4),
        .I1(D[0]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_2_fu_1189_p2_carry_i_17
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[1]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[1]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[1]),
        .O(sub_ln1351_2_fu_1189_p2_carry_i_17_n_4));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sub_ln1351_2_fu_1189_p2_carry_i_20
       (.I0(sub_ln1351_2_fu_1189_p2_carry_i_17_n_4),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[1]),
        .O(sub_ln1351_2_fu_1189_p2_carry_i_20_n_4));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sub_ln1351_2_fu_1189_p2_carry_i_21
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 [0]),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[0]),
        .O(sub_ln1351_2_fu_1189_p2_carry_i_21_n_4));
  LUT3 #(
    .INIT(8'hB8)) 
    sub_ln1351_2_fu_1189_p2_carry_i_7
       (.I0(sub_ln1351_2_fu_1189_p2_carry_i_17_n_4),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[1]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    sub_ln1351_2_fu_1189_p2_carry_i_8
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 [0]),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[0]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 [0]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    sub_ln1351_3_fu_1278_p2__1_carry__0_i_1
       (.I0(\sub_ln1351_3_reg_2160_reg[7]_5 ),
        .I1(zext_ln215_7_fu_1246_p1[7]),
        .I2(ram_reg_bram_0_19),
        .I3(sub_ln1351_3_fu_1278_p2__1_carry_i_28_n_4),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hE87E7E17)) 
    sub_ln1351_3_fu_1278_p2__1_carry__0_i_2
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ),
        .I1(sub_ln1351_3_fu_1278_p2__1_carry_i_28_n_4),
        .I2(zext_ln215_7_fu_1246_p1[7]),
        .I3(\sub_ln1351_3_reg_2160_reg[7]_5 ),
        .I4(ram_reg_bram_0_19),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_1
       (.I0(\sub_ln1351_3_reg_2160_reg[7] ),
        .I1(zext_ln215_7_fu_1246_p1[6]),
        .I2(ram_reg_bram_0_2),
        .I3(sub_ln1351_3_fu_1278_p2__1_carry_i_17_n_4),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_10
       (.I0(\sub_ln1351_3_reg_2160_reg[7]_0 ),
        .I1(zext_ln215_7_fu_1246_p1[5]),
        .I2(ram_reg_bram_0_3),
        .I3(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 [5]),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 ),
        .I5(sub_ln1351_3_fu_1278_p2__1_carry_i_19_n_4),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_11
       (.I0(\sub_ln1351_3_reg_2160_reg[7]_1 ),
        .I1(zext_ln215_7_fu_1246_p1[4]),
        .I2(ram_reg_bram_0_4),
        .I3(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 [4]),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 ),
        .I5(sub_ln1351_3_fu_1278_p2__1_carry_i_21_n_4),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_12
       (.I0(\sub_ln1351_3_reg_2160_reg[7]_2 ),
        .I1(zext_ln215_7_fu_1246_p1[3]),
        .I2(ram_reg_bram_0_5),
        .I3(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 [3]),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ),
        .I5(sub_ln1351_3_fu_1278_p2__1_carry_i_23_n_4),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_13
       (.I0(\sub_ln1351_3_reg_2160_reg[7]_3 ),
        .I1(zext_ln215_7_fu_1246_p1[2]),
        .I2(ram_reg_bram_0_6),
        .I3(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 [2]),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ),
        .I5(\sub_ln1351_3_reg_2160_reg[7]_6 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 [2]));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_14
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ),
        .I1(ram_reg_bram_0_7),
        .I2(\sub_ln1351_3_reg_2160_reg[7]_4 ),
        .I3(zext_ln215_7_fu_1246_p1[0]),
        .I4(sub_ln1351_5_fu_1290_p2_carry_i_21_n_4),
        .I5(ram_reg_bram_0_18),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 [1]));
  LUT5 #(
    .INIT(32'h12EDED12)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_15
       (.I0(ram_reg_bram_0_18),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[2]),
        .I3(zext_ln215_7_fu_1246_p1[0]),
        .I4(sub_ln1351_5_fu_1290_p2_carry_i_21_n_4),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_16
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[14]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[14]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[14]),
        .O(zext_ln215_7_fu_1246_p1[6]));
  LUT3 #(
    .INIT(8'h71)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_17
       (.I0(ram_reg_bram_0_3),
        .I1(\sub_ln1351_3_reg_2160_reg[7]_0 ),
        .I2(zext_ln215_7_fu_1246_p1[5]),
        .O(sub_ln1351_3_fu_1278_p2__1_carry_i_17_n_4));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_18
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[13]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[13]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[13]),
        .O(zext_ln215_7_fu_1246_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_19
       (.I0(ram_reg_bram_0_4),
        .I1(\sub_ln1351_3_reg_2160_reg[7]_1 ),
        .I2(zext_ln215_7_fu_1246_p1[4]),
        .O(sub_ln1351_3_fu_1278_p2__1_carry_i_19_n_4));
  LUT5 #(
    .INIT(32'hFF969600)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_2
       (.I0(\sub_ln1351_3_reg_2160_reg[7]_0 ),
        .I1(zext_ln215_7_fu_1246_p1[5]),
        .I2(ram_reg_bram_0_3),
        .I3(sub_ln1351_3_fu_1278_p2__1_carry_i_19_n_4),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_20
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[12]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[12]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[12]),
        .O(zext_ln215_7_fu_1246_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_21
       (.I0(ram_reg_bram_0_5),
        .I1(\sub_ln1351_3_reg_2160_reg[7]_2 ),
        .I2(zext_ln215_7_fu_1246_p1[3]),
        .O(sub_ln1351_3_fu_1278_p2__1_carry_i_21_n_4));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_22
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[11]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[11]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[11]),
        .O(zext_ln215_7_fu_1246_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_23
       (.I0(ram_reg_bram_0_6),
        .I1(\sub_ln1351_3_reg_2160_reg[7]_3 ),
        .I2(zext_ln215_7_fu_1246_p1[2]),
        .O(sub_ln1351_3_fu_1278_p2__1_carry_i_23_n_4));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_24
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[10]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[10]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[10]),
        .O(zext_ln215_7_fu_1246_p1[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_27
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[15]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[15]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[15]),
        .O(zext_ln215_7_fu_1246_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_28
       (.I0(ram_reg_bram_0_2),
        .I1(\sub_ln1351_3_reg_2160_reg[7] ),
        .I2(zext_ln215_7_fu_1246_p1[6]),
        .O(sub_ln1351_3_fu_1278_p2__1_carry_i_28_n_4));
  LUT5 #(
    .INIT(32'hFF969600)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_3
       (.I0(\sub_ln1351_3_reg_2160_reg[7]_1 ),
        .I1(zext_ln215_7_fu_1246_p1[4]),
        .I2(ram_reg_bram_0_4),
        .I3(sub_ln1351_3_fu_1278_p2__1_carry_i_21_n_4),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 [5]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_4
       (.I0(\sub_ln1351_3_reg_2160_reg[7]_2 ),
        .I1(zext_ln215_7_fu_1246_p1[3]),
        .I2(ram_reg_bram_0_5),
        .I3(sub_ln1351_3_fu_1278_p2__1_carry_i_23_n_4),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 [4]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_5
       (.I0(\sub_ln1351_3_reg_2160_reg[7]_3 ),
        .I1(zext_ln215_7_fu_1246_p1[2]),
        .I2(ram_reg_bram_0_6),
        .I3(\sub_ln1351_3_reg_2160_reg[7]_6 ),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 [3]));
  LUT3 #(
    .INIT(8'hD4)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_6
       (.I0(ram_reg_bram_0_7),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ),
        .I2(\sub_ln1351_3_reg_2160_reg[7]_4 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_7
       (.I0(\sub_ln1351_3_reg_2160_reg[7]_4 ),
        .I1(ram_reg_bram_0_7),
        .I2(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_8
       (.I0(\sub_ln1351_3_reg_2160_reg[7]_5 ),
        .I1(zext_ln215_7_fu_1246_p1[7]),
        .I2(ram_reg_bram_0_19),
        .I3(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 [7]),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ),
        .I5(sub_ln1351_3_fu_1278_p2__1_carry_i_28_n_4),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_9
       (.I0(\sub_ln1351_3_reg_2160_reg[7] ),
        .I1(zext_ln215_7_fu_1246_p1[6]),
        .I2(ram_reg_bram_0_2),
        .I3(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 [6]),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ),
        .I5(sub_ln1351_3_fu_1278_p2__1_carry_i_17_n_4),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_4_fu_1284_p2_carry_i_1
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[15]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [15]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [15]),
        .O(ram_reg_bram_0_19));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_4_fu_1284_p2_carry_i_10
       (.I0(ram_reg_bram_0_2),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ),
        .O(ram_reg_bram_0_22[6]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_4_fu_1284_p2_carry_i_11
       (.I0(ram_reg_bram_0_3),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 ),
        .O(ram_reg_bram_0_22[5]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_4_fu_1284_p2_carry_i_12
       (.I0(ram_reg_bram_0_4),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 ),
        .O(ram_reg_bram_0_22[4]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_4_fu_1284_p2_carry_i_13
       (.I0(ram_reg_bram_0_5),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ),
        .O(ram_reg_bram_0_22[3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_4_fu_1284_p2_carry_i_14
       (.I0(ram_reg_bram_0_6),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ),
        .O(ram_reg_bram_0_22[2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_4_fu_1284_p2_carry_i_15
       (.I0(ram_reg_bram_0_7),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ),
        .O(ram_reg_bram_0_22[1]));
  LUT3 #(
    .INIT(8'hED)) 
    sub_ln1351_4_fu_1284_p2_carry_i_16
       (.I0(ram_reg_bram_0_18),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[2]),
        .O(ram_reg_bram_0_22[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_4_fu_1284_p2_carry_i_2
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[14]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [14]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [14]),
        .O(ram_reg_bram_0_2));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_4_fu_1284_p2_carry_i_3
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[13]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [13]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [13]),
        .O(ram_reg_bram_0_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_4_fu_1284_p2_carry_i_4
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[12]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [12]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [12]),
        .O(ram_reg_bram_0_4));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_4_fu_1284_p2_carry_i_5
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[11]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [11]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [11]),
        .O(ram_reg_bram_0_5));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_4_fu_1284_p2_carry_i_6
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[10]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [10]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [10]),
        .O(ram_reg_bram_0_6));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_4_fu_1284_p2_carry_i_7
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[9]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [9]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [9]),
        .O(ram_reg_bram_0_7));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_4_fu_1284_p2_carry_i_8
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[8]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [8]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [8]),
        .O(ram_reg_bram_0_18));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_4_fu_1284_p2_carry_i_9
       (.I0(ram_reg_bram_0_19),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ),
        .O(ram_reg_bram_0_22[7]));
  LUT4 #(
    .INIT(16'hB847)) 
    sub_ln1351_5_fu_1290_p2_carry_i_15
       (.I0(ram_reg_bram_0_8),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[3]),
        .I3(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 [1]));
  LUT4 #(
    .INIT(16'hB847)) 
    sub_ln1351_5_fu_1290_p2_carry_i_16
       (.I0(ram_reg_bram_0_18),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[2]),
        .I3(sub_ln1351_5_fu_1290_p2_carry_i_21_n_4),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_5_fu_1290_p2_carry_i_17
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[9]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[9]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[9]),
        .O(ram_reg_bram_0_8));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_5_fu_1290_p2_carry_i_19
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[8]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[8]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[8]),
        .O(zext_ln215_7_fu_1246_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sub_ln1351_5_fu_1290_p2_carry_i_21
       (.I0(zext_ln215_7_fu_1246_p1[0]),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[2]),
        .O(sub_ln1351_5_fu_1290_p2_carry_i_21_n_4));
  LUT3 #(
    .INIT(8'hB8)) 
    sub_ln1351_5_fu_1290_p2_carry_i_7
       (.I0(ram_reg_bram_0_8),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[3]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    sub_ln1351_5_fu_1290_p2_carry_i_8
       (.I0(zext_ln215_7_fu_1246_p1[0]),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[2]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 [0]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    sub_ln1351_6_fu_1376_p2__1_carry__0_i_1
       (.I0(\sub_ln1351_6_reg_2180_reg[7]_5 ),
        .I1(zext_ln215_13_fu_1344_p1[7]),
        .I2(ram_reg_bram_1_5),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry_i_28_n_4),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hE87E7E17)) 
    sub_ln1351_6_fu_1376_p2__1_carry__0_i_2
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ),
        .I1(sub_ln1351_6_fu_1376_p2__1_carry_i_28_n_4),
        .I2(zext_ln215_13_fu_1344_p1[7]),
        .I3(\sub_ln1351_6_reg_2180_reg[7]_5 ),
        .I4(ram_reg_bram_1_5),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_1
       (.I0(\sub_ln1351_6_reg_2180_reg[7] ),
        .I1(zext_ln215_13_fu_1344_p1[6]),
        .I2(ram_reg_bram_1_0),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry_i_17_n_4),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 ),
        .O(DI[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_10
       (.I0(\sub_ln1351_6_reg_2180_reg[7]_0 ),
        .I1(zext_ln215_13_fu_1344_p1[5]),
        .I2(ram_reg_bram_1_1),
        .I3(DI[5]),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry_i_19_n_4),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_11
       (.I0(\sub_ln1351_6_reg_2180_reg[7]_1 ),
        .I1(zext_ln215_13_fu_1344_p1[4]),
        .I2(ram_reg_bram_1_2),
        .I3(DI[4]),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry_i_21_n_4),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_12
       (.I0(\sub_ln1351_6_reg_2180_reg[7]_2 ),
        .I1(zext_ln215_13_fu_1344_p1[3]),
        .I2(ram_reg_bram_1_3),
        .I3(DI[3]),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry_i_23_n_4),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_13
       (.I0(\sub_ln1351_6_reg_2180_reg[7]_3 ),
        .I1(zext_ln215_13_fu_1344_p1[2]),
        .I2(ram_reg_bram_1_4),
        .I3(DI[2]),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ),
        .I5(\sub_ln1351_6_reg_2180_reg[7]_6 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 [2]));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_14
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ),
        .I1(ram_reg_bram_0_0),
        .I2(\sub_ln1351_6_reg_2180_reg[7]_4 ),
        .I3(zext_ln215_13_fu_1344_p1[0]),
        .I4(sub_ln1351_8_fu_1388_p2_carry_i_21_n_4),
        .I5(ram_reg_bram_0_20),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 [1]));
  LUT5 #(
    .INIT(32'h12EDED12)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_15
       (.I0(ram_reg_bram_0_20),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[10]),
        .I3(zext_ln215_13_fu_1344_p1[0]),
        .I4(sub_ln1351_8_fu_1388_p2_carry_i_21_n_4),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_16
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[22]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[22]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[22]),
        .O(zext_ln215_13_fu_1344_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_17
       (.I0(ram_reg_bram_1_1),
        .I1(\sub_ln1351_6_reg_2180_reg[7]_0 ),
        .I2(zext_ln215_13_fu_1344_p1[5]),
        .O(sub_ln1351_6_fu_1376_p2__1_carry_i_17_n_4));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_18
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[21]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[21]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[21]),
        .O(zext_ln215_13_fu_1344_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_19
       (.I0(ram_reg_bram_1_2),
        .I1(\sub_ln1351_6_reg_2180_reg[7]_1 ),
        .I2(zext_ln215_13_fu_1344_p1[4]),
        .O(sub_ln1351_6_fu_1376_p2__1_carry_i_19_n_4));
  LUT5 #(
    .INIT(32'hFF969600)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_2
       (.I0(\sub_ln1351_6_reg_2180_reg[7]_0 ),
        .I1(zext_ln215_13_fu_1344_p1[5]),
        .I2(ram_reg_bram_1_1),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry_i_19_n_4),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ),
        .O(DI[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_20
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[20]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[20]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[20]),
        .O(zext_ln215_13_fu_1344_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_21
       (.I0(ram_reg_bram_1_3),
        .I1(\sub_ln1351_6_reg_2180_reg[7]_2 ),
        .I2(zext_ln215_13_fu_1344_p1[3]),
        .O(sub_ln1351_6_fu_1376_p2__1_carry_i_21_n_4));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_22
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[19]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[19]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[19]),
        .O(zext_ln215_13_fu_1344_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_23
       (.I0(ram_reg_bram_1_4),
        .I1(\sub_ln1351_6_reg_2180_reg[7]_3 ),
        .I2(zext_ln215_13_fu_1344_p1[2]),
        .O(sub_ln1351_6_fu_1376_p2__1_carry_i_23_n_4));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_24
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[18]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[18]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[18]),
        .O(zext_ln215_13_fu_1344_p1[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_27
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[23]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[23]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[23]),
        .O(zext_ln215_13_fu_1344_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_28
       (.I0(ram_reg_bram_1_0),
        .I1(\sub_ln1351_6_reg_2180_reg[7] ),
        .I2(zext_ln215_13_fu_1344_p1[6]),
        .O(sub_ln1351_6_fu_1376_p2__1_carry_i_28_n_4));
  LUT5 #(
    .INIT(32'hFF969600)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_3
       (.I0(\sub_ln1351_6_reg_2180_reg[7]_1 ),
        .I1(zext_ln215_13_fu_1344_p1[4]),
        .I2(ram_reg_bram_1_2),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry_i_21_n_4),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ),
        .O(DI[5]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_4
       (.I0(\sub_ln1351_6_reg_2180_reg[7]_2 ),
        .I1(zext_ln215_13_fu_1344_p1[3]),
        .I2(ram_reg_bram_1_3),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry_i_23_n_4),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ),
        .O(DI[4]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_5
       (.I0(\sub_ln1351_6_reg_2180_reg[7]_3 ),
        .I1(zext_ln215_13_fu_1344_p1[2]),
        .I2(ram_reg_bram_1_4),
        .I3(\sub_ln1351_6_reg_2180_reg[7]_6 ),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ),
        .O(DI[3]));
  LUT3 #(
    .INIT(8'hD4)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_6
       (.I0(ram_reg_bram_0_0),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ),
        .I2(\sub_ln1351_6_reg_2180_reg[7]_4 ),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'h69)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_7
       (.I0(\sub_ln1351_6_reg_2180_reg[7]_4 ),
        .I1(ram_reg_bram_0_0),
        .I2(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_8
       (.I0(\sub_ln1351_6_reg_2180_reg[7]_5 ),
        .I1(zext_ln215_13_fu_1344_p1[7]),
        .I2(ram_reg_bram_1_5),
        .I3(DI[7]),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry_i_28_n_4),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_9
       (.I0(\sub_ln1351_6_reg_2180_reg[7] ),
        .I1(zext_ln215_13_fu_1344_p1[6]),
        .I2(ram_reg_bram_1_0),
        .I3(DI[6]),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 ),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry_i_17_n_4),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_7_fu_1382_p2_carry_i_1
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[23]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [23]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [23]),
        .O(ram_reg_bram_1_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_7_fu_1382_p2_carry_i_10
       (.I0(ram_reg_bram_1_0),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 ),
        .O(ram_reg_bram_1_6[6]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_7_fu_1382_p2_carry_i_11
       (.I0(ram_reg_bram_1_1),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ),
        .O(ram_reg_bram_1_6[5]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_7_fu_1382_p2_carry_i_12
       (.I0(ram_reg_bram_1_2),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ),
        .O(ram_reg_bram_1_6[4]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_7_fu_1382_p2_carry_i_13
       (.I0(ram_reg_bram_1_3),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ),
        .O(ram_reg_bram_1_6[3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_7_fu_1382_p2_carry_i_14
       (.I0(ram_reg_bram_1_4),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ),
        .O(ram_reg_bram_1_6[2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_7_fu_1382_p2_carry_i_15
       (.I0(ram_reg_bram_0_0),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ),
        .O(ram_reg_bram_1_6[1]));
  LUT3 #(
    .INIT(8'hED)) 
    sub_ln1351_7_fu_1382_p2_carry_i_16
       (.I0(ram_reg_bram_0_20),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[10]),
        .O(ram_reg_bram_1_6[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_7_fu_1382_p2_carry_i_2
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[22]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [22]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [22]),
        .O(ram_reg_bram_1_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_7_fu_1382_p2_carry_i_3
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[21]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [21]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [21]),
        .O(ram_reg_bram_1_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_7_fu_1382_p2_carry_i_4
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[20]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [20]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [20]),
        .O(ram_reg_bram_1_2));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_7_fu_1382_p2_carry_i_5
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[19]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [19]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [19]),
        .O(ram_reg_bram_1_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_7_fu_1382_p2_carry_i_6
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[18]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [18]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [18]),
        .O(ram_reg_bram_1_4));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_7_fu_1382_p2_carry_i_7
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[17]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [17]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [17]),
        .O(ram_reg_bram_0_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_7_fu_1382_p2_carry_i_8
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q1[16]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [16]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [16]),
        .O(ram_reg_bram_0_20));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_7_fu_1382_p2_carry_i_9
       (.I0(ram_reg_bram_1_5),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ),
        .O(ram_reg_bram_1_6[7]));
  LUT4 #(
    .INIT(16'hB847)) 
    sub_ln1351_8_fu_1388_p2_carry_i_15
       (.I0(ram_reg_bram_0_1),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[5]),
        .I3(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 [1]));
  LUT4 #(
    .INIT(16'hB847)) 
    sub_ln1351_8_fu_1388_p2_carry_i_16
       (.I0(ram_reg_bram_0_20),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[10]),
        .I3(sub_ln1351_8_fu_1388_p2_carry_i_21_n_4),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_8_fu_1388_p2_carry_i_17
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[17]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[17]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[17]),
        .O(ram_reg_bram_0_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_8_fu_1388_p2_carry_i_19
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[16]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[16]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[16]),
        .O(zext_ln215_13_fu_1344_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sub_ln1351_8_fu_1388_p2_carry_i_21
       (.I0(zext_ln215_13_fu_1344_p1[0]),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[4]),
        .O(sub_ln1351_8_fu_1388_p2_carry_i_21_n_4));
  LUT3 #(
    .INIT(8'hB8)) 
    sub_ln1351_8_fu_1388_p2_carry_i_7
       (.I0(ram_reg_bram_0_1),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[5]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    sub_ln1351_8_fu_1388_p2_carry_i_8
       (.I0(zext_ln215_13_fu_1344_p1[0]),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[4]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln1351_fu_1177_p2__1_carry_i_14
       (.I0(ram_reg_bram_0_16),
        .I1(sub_ln1351_1_fu_1183_p2_carry[0]),
        .I2(\sub_ln1351_reg_2133_reg[7]_2 ),
        .I3(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 [2]),
        .I4(ram_reg_bram_0_14),
        .I5(\sub_ln1351_reg_2133_reg[7]_3 ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    sub_ln1351_fu_1177_p2__1_carry_i_15
       (.I0(sub_ln1351_2_fu_1189_p2_carry_i_17_n_4),
        .I1(sub_ln1351_2_fu_1189_p2_carry_i_20_n_4),
        .I2(\sub_ln1351_reg_2133_reg[7]_1 ),
        .I3(D[0]),
        .I4(ram_reg_bram_0_17[0]),
        .I5(sub_ln1351_2_fu_1189_p2_carry_i_21_n_4),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6996)) 
    sub_ln1351_fu_1177_p2__1_carry_i_16
       (.I0(sub_ln1351_2_fu_1189_p2_carry_i_21_n_4),
        .I1(D[0]),
        .I2(ram_reg_bram_0_17[0]),
        .I3(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 [0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_fu_1177_p2__1_carry_i_18
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[6]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[6]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[6]),
        .O(ram_reg_bram_0_10));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_fu_1177_p2__1_carry_i_20
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[5]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[5]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[5]),
        .O(ram_reg_bram_0_11));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_fu_1177_p2__1_carry_i_22
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[4]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[4]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[4]),
        .O(ram_reg_bram_0_12));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_fu_1177_p2__1_carry_i_24
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[3]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[3]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[3]),
        .O(ram_reg_bram_0_13));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_fu_1177_p2__1_carry_i_26
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[2]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[2]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[2]),
        .O(ram_reg_bram_0_14));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_fu_1177_p2__1_carry_i_27
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[7]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[7]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[7]),
        .O(ram_reg_bram_0_9));
  LUT3 #(
    .INIT(8'hD4)) 
    sub_ln1351_fu_1177_p2__1_carry_i_6
       (.I0(sub_ln1351_2_fu_1189_p2_carry_i_20_n_4),
        .I1(sub_ln1351_2_fu_1189_p2_carry_i_17_n_4),
        .I2(\sub_ln1351_reg_2133_reg[7]_1 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    sub_ln1351_fu_1177_p2__1_carry_i_7
       (.I0(\sub_ln1351_reg_2133_reg[7]_1 ),
        .I1(sub_ln1351_2_fu_1189_p2_carry_i_20_n_4),
        .I2(sub_ln1351_2_fu_1189_p2_carry_i_17_n_4),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_fu_1177_p2__1_carry_i_8
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(q0[0]),
        .I2(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I3(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_0[0]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_6_fu_1376_p2__1_carry__0_i_2_1[0]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_reg_2128[0]_i_1 
       (.I0(ram_reg_bram_0_17[0]),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_reg_2128[1]_i_1 
       (.I0(ram_reg_bram_0_15),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_ram_15
   (addr1,
    ce0370_out__0,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ,
    q0,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 ,
    ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 ,
    ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_27 ,
    q1,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_28 ,
    line_buffer_V_0_0_addr_2_gep_fu_345_p3,
    \indexx_pre_comp_V_reg_594_reg[27] ,
    S,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_29 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_30 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_31 ,
    \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_32 ,
    DI,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    Q,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    line_buffer_V_1_0_address06__4,
    ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4,
    ram_reg_bram_0_5,
    ap_enable_reg_pp1_iter2,
    ap_phi_reg_pp1_iter2_flag_write_reg_451,
    ap_block_pp1_stage0_11001__4,
    ram_reg_bram_1_0,
    D,
    trunc_ln331_reg_1894,
    icmp_ln874_2_reg_2038_pp1_iter2_reg,
    ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2,
    sub_ln1351_8_fu_1388_p2_carry,
    ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2,
    sub_ln1351_8_fu_1388_p2_carry_0,
    sub_ln1351_6_fu_1376_p2__1_carry_i_5,
    \trunc_ln674_reg_2128_reg[0] ,
    \trunc_ln674_reg_2128_reg[0]_0 ,
    sub_ln1351_3_fu_1278_p2__1_carry_i_5,
    \sub_ln1351_reg_2133_reg[7] ,
    \sub_ln1351_reg_2133_reg[7]_0 ,
    \sub_ln1351_reg_2133_reg[7]_1 ,
    \sub_ln1351_reg_2133_reg[7]_2 ,
    \sub_ln1351_reg_2133_reg[7]_3 ,
    sub_ln1351_fu_1177_p2__1_carry_i_15,
    \p_Result_9_reg_2175_reg[7] ,
    \p_Result_9_reg_2175_reg[7]_0 ,
    img_src_data_empty_n,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    CO,
    ram_reg_bram_0_9,
    \sub_ln1351_reg_2133_reg[7]_4 ,
    \sub_ln1351_reg_2133_reg[7]_5 ,
    sub_ln1351_8_fu_1388_p2_carry_1,
    sub_ln1351_8_fu_1388_p2_carry_2,
    sub_ln1351_8_fu_1388_p2_carry_3,
    sub_ln1351_8_fu_1388_p2_carry_4,
    sub_ln1351_8_fu_1388_p2_carry_5,
    sub_ln1351_8_fu_1388_p2_carry_6,
    sub_ln1351_5_fu_1290_p2_carry,
    sub_ln1351_5_fu_1290_p2_carry_0,
    sub_ln1351_5_fu_1290_p2_carry_1,
    sub_ln1351_5_fu_1290_p2_carry_2,
    sub_ln1351_5_fu_1290_p2_carry_3,
    sub_ln1351_5_fu_1290_p2_carry_4,
    \sub_ln1351_reg_2133_reg[7]_6 ,
    \sub_ln1351_reg_2133_reg[7]_7 ,
    \sub_ln1351_reg_2133_reg[7]_8 ,
    \sub_ln1351_reg_2133_reg[7]_9 ,
    \sub_ln1351_reg_2133_reg[7]_10 ,
    ap_clk,
    ram_reg_bram_0_10);
  output [8:0]addr1;
  output ce0370_out__0;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ;
  output [23:0]q0;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 ;
  output [5:0]ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 ;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 ;
  output [17:0]ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_27 ;
  output [23:0]q1;
  output \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_28 ;
  output [9:0]line_buffer_V_0_0_addr_2_gep_fu_345_p3;
  output \indexx_pre_comp_V_reg_594_reg[27] ;
  output [0:0]S;
  output [5:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_29 ;
  output [5:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_30 ;
  output [5:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_31 ;
  output [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_32 ;
  output [0:0]DI;
  output [4:0]ram_reg_bram_0_0;
  output [4:0]ram_reg_bram_0_1;
  input [10:0]Q;
  input [10:0]ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input line_buffer_V_1_0_address06__4;
  input ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4;
  input ram_reg_bram_0_5;
  input ap_enable_reg_pp1_iter2;
  input ap_phi_reg_pp1_iter2_flag_write_reg_451;
  input ap_block_pp1_stage0_11001__4;
  input [23:0]ram_reg_bram_1_0;
  input [23:0]D;
  input trunc_ln331_reg_1894;
  input icmp_ln874_2_reg_2038_pp1_iter2_reg;
  input ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2;
  input [23:0]sub_ln1351_8_fu_1388_p2_carry;
  input ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2;
  input [23:0]sub_ln1351_8_fu_1388_p2_carry_0;
  input sub_ln1351_6_fu_1376_p2__1_carry_i_5;
  input \trunc_ln674_reg_2128_reg[0] ;
  input \trunc_ln674_reg_2128_reg[0]_0 ;
  input sub_ln1351_3_fu_1278_p2__1_carry_i_5;
  input \sub_ln1351_reg_2133_reg[7] ;
  input \sub_ln1351_reg_2133_reg[7]_0 ;
  input \sub_ln1351_reg_2133_reg[7]_1 ;
  input \sub_ln1351_reg_2133_reg[7]_2 ;
  input \sub_ln1351_reg_2133_reg[7]_3 ;
  input sub_ln1351_fu_1177_p2__1_carry_i_15;
  input [23:0]\p_Result_9_reg_2175_reg[7] ;
  input [23:0]\p_Result_9_reg_2175_reg[7]_0 ;
  input img_src_data_empty_n;
  input ram_reg_bram_0_6;
  input ram_reg_bram_0_7;
  input [0:0]ram_reg_bram_0_8;
  input [0:0]CO;
  input [11:0]ram_reg_bram_0_9;
  input \sub_ln1351_reg_2133_reg[7]_4 ;
  input \sub_ln1351_reg_2133_reg[7]_5 ;
  input sub_ln1351_8_fu_1388_p2_carry_1;
  input sub_ln1351_8_fu_1388_p2_carry_2;
  input sub_ln1351_8_fu_1388_p2_carry_3;
  input sub_ln1351_8_fu_1388_p2_carry_4;
  input sub_ln1351_8_fu_1388_p2_carry_5;
  input sub_ln1351_8_fu_1388_p2_carry_6;
  input sub_ln1351_5_fu_1290_p2_carry;
  input sub_ln1351_5_fu_1290_p2_carry_0;
  input sub_ln1351_5_fu_1290_p2_carry_1;
  input sub_ln1351_5_fu_1290_p2_carry_2;
  input sub_ln1351_5_fu_1290_p2_carry_3;
  input sub_ln1351_5_fu_1290_p2_carry_4;
  input \sub_ln1351_reg_2133_reg[7]_6 ;
  input \sub_ln1351_reg_2133_reg[7]_7 ;
  input \sub_ln1351_reg_2133_reg[7]_8 ;
  input \sub_ln1351_reg_2133_reg[7]_9 ;
  input \sub_ln1351_reg_2133_reg[7]_10 ;
  input ap_clk;
  input [1:0]ram_reg_bram_0_10;

  wire [0:0]CO;
  wire [23:0]D;
  wire [0:0]DI;
  wire [10:0]Q;
  wire [0:0]S;
  wire [8:0]addr1;
  wire ap_block_pp1_stage0_11001__4;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2;
  wire ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2;
  wire ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4;
  wire [17:0]ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12;
  wire [5:0]ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12;
  wire ap_phi_reg_pp1_iter2_flag_write_reg_451;
  wire ce0370_out__0;
  wire icmp_ln874_2_reg_2038_pp1_iter2_reg;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_27 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_28 ;
  wire [5:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_29 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ;
  wire [5:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_30 ;
  wire [5:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_31 ;
  wire [0:0]\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_32 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ;
  wire \icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ;
  wire img_src_data_empty_n;
  wire \indexx_pre_comp_V_reg_594_reg[27] ;
  wire [9:0]line_buffer_V_0_0_addr_2_gep_fu_345_p3;
  wire [10:0]line_buffer_V_1_0_address0;
  wire line_buffer_V_1_0_address06__4;
  wire line_buffer_V_1_0_ce0;
  wire line_buffer_V_1_0_ce1;
  wire [23:0]line_buffer_V_1_0_d0;
  wire line_buffer_V_1_0_we0;
  wire [23:0]\p_Result_9_reg_2175_reg[7] ;
  wire [23:0]\p_Result_9_reg_2175_reg[7]_0 ;
  wire [23:0]q0;
  wire [23:0]q1;
  wire [4:0]ram_reg_bram_0_0;
  wire [4:0]ram_reg_bram_0_1;
  wire [1:0]ram_reg_bram_0_10;
  wire [10:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire [0:0]ram_reg_bram_0_8;
  wire [11:0]ram_reg_bram_0_9;
  wire ram_reg_bram_0_i_33__0_n_4;
  wire ram_reg_bram_0_i_35__0_n_4;
  wire ram_reg_bram_0_i_36__0_n_4;
  wire ram_reg_bram_0_i_37__0_n_4;
  wire ram_reg_bram_0_i_68_n_4;
  wire ram_reg_bram_0_i_70_n_4;
  wire ram_reg_bram_0_i_71_n_4;
  wire ram_reg_bram_0_i_76_n_4;
  wire ram_reg_bram_0_i_77_n_4;
  wire ram_reg_bram_0_i_78_n_4;
  wire [23:0]ram_reg_bram_1_0;
  wire sub_ln1351_3_fu_1278_p2__1_carry_i_5;
  wire sub_ln1351_5_fu_1290_p2_carry;
  wire sub_ln1351_5_fu_1290_p2_carry_0;
  wire sub_ln1351_5_fu_1290_p2_carry_1;
  wire sub_ln1351_5_fu_1290_p2_carry_2;
  wire sub_ln1351_5_fu_1290_p2_carry_3;
  wire sub_ln1351_5_fu_1290_p2_carry_4;
  wire sub_ln1351_6_fu_1376_p2__1_carry_i_5;
  wire [23:0]sub_ln1351_8_fu_1388_p2_carry;
  wire [23:0]sub_ln1351_8_fu_1388_p2_carry_0;
  wire sub_ln1351_8_fu_1388_p2_carry_1;
  wire sub_ln1351_8_fu_1388_p2_carry_2;
  wire sub_ln1351_8_fu_1388_p2_carry_3;
  wire sub_ln1351_8_fu_1388_p2_carry_4;
  wire sub_ln1351_8_fu_1388_p2_carry_5;
  wire sub_ln1351_8_fu_1388_p2_carry_6;
  wire sub_ln1351_fu_1177_p2__1_carry_i_15;
  wire sub_ln1351_fu_1177_p2__1_carry_i_17_n_4;
  wire sub_ln1351_fu_1177_p2__1_carry_i_19_n_4;
  wire sub_ln1351_fu_1177_p2__1_carry_i_21_n_4;
  wire sub_ln1351_fu_1177_p2__1_carry_i_23_n_4;
  wire sub_ln1351_fu_1177_p2__1_carry_i_28_n_4;
  wire \sub_ln1351_reg_2133_reg[7] ;
  wire \sub_ln1351_reg_2133_reg[7]_0 ;
  wire \sub_ln1351_reg_2133_reg[7]_1 ;
  wire \sub_ln1351_reg_2133_reg[7]_10 ;
  wire \sub_ln1351_reg_2133_reg[7]_2 ;
  wire \sub_ln1351_reg_2133_reg[7]_3 ;
  wire \sub_ln1351_reg_2133_reg[7]_4 ;
  wire \sub_ln1351_reg_2133_reg[7]_5 ;
  wire \sub_ln1351_reg_2133_reg[7]_6 ;
  wire \sub_ln1351_reg_2133_reg[7]_7 ;
  wire \sub_ln1351_reg_2133_reg[7]_8 ;
  wire \sub_ln1351_reg_2133_reg[7]_9 ;
  wire trunc_ln331_reg_1894;
  wire \trunc_ln674_reg_2128_reg[0] ;
  wire \trunc_ln674_reg_2128_reg[0]_0 ;
  wire zext_ln427_fu_1053_p1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:6]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_Result_1_reg_2155[0]_i_2 
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q1[8]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [8]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [8]),
        .O(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_Result_1_reg_2155[1]_i_2 
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q1[9]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [9]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [9]),
        .O(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_Result_1_reg_2155[2]_i_2 
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q1[10]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [10]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [10]),
        .O(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_Result_1_reg_2155[3]_i_2 
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q1[11]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [11]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [11]),
        .O(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_Result_1_reg_2155[4]_i_2 
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q1[12]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [12]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [12]),
        .O(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_Result_1_reg_2155[5]_i_2 
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q1[13]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [13]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [13]),
        .O(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_Result_1_reg_2155[6]_i_2 
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q1[14]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [14]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [14]),
        .O(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_Result_1_reg_2155[7]_i_2 
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q1[15]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [15]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [15]),
        .O(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_Result_9_reg_2175[0]_i_2 
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q1[16]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [16]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [16]),
        .O(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_Result_9_reg_2175[1]_i_2 
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q1[17]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [17]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [17]),
        .O(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_Result_9_reg_2175[2]_i_2 
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q1[18]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [18]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [18]),
        .O(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_Result_9_reg_2175[3]_i_2 
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q1[19]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [19]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [19]),
        .O(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_Result_9_reg_2175[4]_i_2 
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q1[20]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [20]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [20]),
        .O(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_Result_9_reg_2175[5]_i_2 
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q1[21]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [21]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [21]),
        .O(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_Result_9_reg_2175[6]_i_2 
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q1[22]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [22]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [22]),
        .O(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_Result_9_reg_2175[7]_i_2 
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q1[23]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [23]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [23]),
        .O(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[17]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/line_buffer_V_1_0_U/resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({line_buffer_V_1_0_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_10[1],addr1[8],ram_reg_bram_0_10[0],addr1[7:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,line_buffer_V_1_0_d0[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,line_buffer_V_1_0_d0[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:16],q0[15:0]}),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q1[15:0]}),
        .DOUTPADOUTP({NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:2],q0[17:16]}),
        .DOUTPBDOUTP({NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(line_buffer_V_1_0_ce0),
        .ENBWREN(line_buffer_V_1_0_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({line_buffer_V_1_0_we0,line_buffer_V_1_0_we0,line_buffer_V_1_0_we0,line_buffer_V_1_0_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFEEEF222FCCCF000)) 
    ram_reg_bram_0_i_10__1
       (.I0(ram_reg_bram_0_i_36__0_n_4),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(ram_reg_bram_0_i_37__0_n_4),
        .I3(Q[3]),
        .I4(ram_reg_bram_0_2[3]),
        .I5(line_buffer_V_0_0_addr_2_gep_fu_345_p3[3]),
        .O(line_buffer_V_1_0_address0[3]));
  LUT6 #(
    .INIT(64'hFEEEF222FCCCF000)) 
    ram_reg_bram_0_i_11__1
       (.I0(ram_reg_bram_0_i_36__0_n_4),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(ram_reg_bram_0_i_37__0_n_4),
        .I3(Q[2]),
        .I4(ram_reg_bram_0_2[2]),
        .I5(line_buffer_V_0_0_addr_2_gep_fu_345_p3[2]),
        .O(line_buffer_V_1_0_address0[2]));
  LUT6 #(
    .INIT(64'hFEEEF222FCCCF000)) 
    ram_reg_bram_0_i_12__1
       (.I0(ram_reg_bram_0_i_36__0_n_4),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(ram_reg_bram_0_i_37__0_n_4),
        .I3(Q[1]),
        .I4(ram_reg_bram_0_2[1]),
        .I5(line_buffer_V_0_0_addr_2_gep_fu_345_p3[1]),
        .O(line_buffer_V_1_0_address0[1]));
  LUT6 #(
    .INIT(64'hFEEEFCCCF222F000)) 
    ram_reg_bram_0_i_13__1
       (.I0(ram_reg_bram_0_i_36__0_n_4),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(ram_reg_bram_0_i_37__0_n_4),
        .I3(Q[0]),
        .I4(line_buffer_V_0_0_addr_2_gep_fu_345_p3[0]),
        .I5(ram_reg_bram_0_2[0]),
        .O(line_buffer_V_1_0_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_14
       (.I0(ram_reg_bram_1_0[15]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[15]),
        .O(line_buffer_V_1_0_d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_15
       (.I0(ram_reg_bram_1_0[14]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[14]),
        .O(line_buffer_V_1_0_d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h32)) 
    ram_reg_bram_0_i_15__0
       (.I0(ram_reg_bram_0_9[9]),
        .I1(ram_reg_bram_0_9[11]),
        .I2(CO),
        .O(addr1[8]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_16
       (.I0(ram_reg_bram_1_0[13]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[13]),
        .O(line_buffer_V_1_0_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_17
       (.I0(ram_reg_bram_1_0[12]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[12]),
        .O(line_buffer_V_1_0_d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_bram_0_i_17__0
       (.I0(ram_reg_bram_0_9[7]),
        .I1(CO),
        .I2(ram_reg_bram_0_9[11]),
        .O(addr1[7]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_18
       (.I0(ram_reg_bram_1_0[11]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[11]),
        .O(line_buffer_V_1_0_d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h32)) 
    ram_reg_bram_0_i_18__0
       (.I0(ram_reg_bram_0_9[6]),
        .I1(ram_reg_bram_0_9[11]),
        .I2(CO),
        .O(addr1[6]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_19
       (.I0(ram_reg_bram_1_0[10]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[10]),
        .O(line_buffer_V_1_0_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h32)) 
    ram_reg_bram_0_i_19__0
       (.I0(ram_reg_bram_0_9[5]),
        .I1(ram_reg_bram_0_9[11]),
        .I2(CO),
        .O(addr1[5]));
  LUT6 #(
    .INIT(64'hFFFF3333FFFF0020)) 
    ram_reg_bram_0_i_1__0
       (.I0(ram_reg_bram_0_i_33__0_n_4),
        .I1(ap_block_pp1_stage0_11001__4),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_bram_0_5),
        .I4(ce0370_out__0),
        .I5(ram_reg_bram_0_i_35__0_n_4),
        .O(line_buffer_V_1_0_ce0));
  LUT4 #(
    .INIT(16'h0020)) 
    ram_reg_bram_0_i_2
       (.I0(ram_reg_bram_0_i_33__0_n_4),
        .I1(ap_block_pp1_stage0_11001__4),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_bram_0_5),
        .O(line_buffer_V_1_0_ce1));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_20
       (.I0(ram_reg_bram_1_0[9]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[9]),
        .O(line_buffer_V_1_0_d0[9]));
  LUT3 #(
    .INIT(8'h32)) 
    ram_reg_bram_0_i_20__0
       (.I0(ram_reg_bram_0_9[4]),
        .I1(ram_reg_bram_0_9[11]),
        .I2(CO),
        .O(addr1[4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_21
       (.I0(ram_reg_bram_1_0[8]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[8]),
        .O(line_buffer_V_1_0_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h32)) 
    ram_reg_bram_0_i_21__0
       (.I0(ram_reg_bram_0_9[3]),
        .I1(ram_reg_bram_0_9[11]),
        .I2(CO),
        .O(addr1[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_22
       (.I0(ram_reg_bram_1_0[7]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[7]),
        .O(line_buffer_V_1_0_d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h32)) 
    ram_reg_bram_0_i_22__0
       (.I0(ram_reg_bram_0_9[2]),
        .I1(ram_reg_bram_0_9[11]),
        .I2(CO),
        .O(addr1[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_23
       (.I0(ram_reg_bram_1_0[6]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[6]),
        .O(line_buffer_V_1_0_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h32)) 
    ram_reg_bram_0_i_23__0
       (.I0(ram_reg_bram_0_9[1]),
        .I1(ram_reg_bram_0_9[11]),
        .I2(CO),
        .O(addr1[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_24
       (.I0(ram_reg_bram_1_0[5]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[5]),
        .O(line_buffer_V_1_0_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h32)) 
    ram_reg_bram_0_i_24__0
       (.I0(ram_reg_bram_0_9[0]),
        .I1(ram_reg_bram_0_9[11]),
        .I2(CO),
        .O(addr1[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_25__0
       (.I0(ram_reg_bram_1_0[4]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[4]),
        .O(line_buffer_V_1_0_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_26__0
       (.I0(ram_reg_bram_1_0[3]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[3]),
        .O(line_buffer_V_1_0_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_27__0
       (.I0(ram_reg_bram_1_0[2]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[2]),
        .O(line_buffer_V_1_0_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_28__0
       (.I0(ram_reg_bram_1_0[1]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[1]),
        .O(line_buffer_V_1_0_d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_29__0
       (.I0(ram_reg_bram_1_0[0]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[0]),
        .O(line_buffer_V_1_0_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_30__0
       (.I0(ram_reg_bram_1_0[17]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[17]),
        .O(line_buffer_V_1_0_d0[17]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_31__0
       (.I0(ram_reg_bram_1_0[16]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[16]),
        .O(line_buffer_V_1_0_d0[16]));
  LUT4 #(
    .INIT(16'hF444)) 
    ram_reg_bram_0_i_32__0
       (.I0(ap_block_pp1_stage0_11001__4),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(ce0370_out__0),
        .I3(trunc_ln331_reg_1894),
        .O(line_buffer_V_1_0_we0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    ram_reg_bram_0_i_33__0
       (.I0(ram_reg_bram_0_4),
        .I1(line_buffer_V_1_0_address06__4),
        .I2(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4),
        .O(ram_reg_bram_0_i_33__0_n_4));
  LUT4 #(
    .INIT(16'hE000)) 
    ram_reg_bram_0_i_34__0
       (.I0(img_src_data_empty_n),
        .I1(ram_reg_bram_0_6),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_8),
        .O(ce0370_out__0));
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_bram_0_i_35__0
       (.I0(ap_phi_reg_pp1_iter2_flag_write_reg_451),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_bram_0_5),
        .I3(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4),
        .I4(line_buffer_V_1_0_address06__4),
        .O(ram_reg_bram_0_i_35__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h00AE0000)) 
    ram_reg_bram_0_i_36__0
       (.I0(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4),
        .I1(line_buffer_V_1_0_address06__4),
        .I2(ram_reg_bram_0_4),
        .I3(ram_reg_bram_0_5),
        .I4(ap_enable_reg_pp1_iter2),
        .O(ram_reg_bram_0_i_36__0_n_4));
  LUT6 #(
    .INIT(64'hFF08FFFFFF0BFFFF)) 
    ram_reg_bram_0_i_37__0
       (.I0(ram_reg_bram_0_4),
        .I1(line_buffer_V_1_0_address06__4),
        .I2(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4),
        .I3(ram_reg_bram_0_5),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ap_phi_reg_pp1_iter2_flag_write_reg_451),
        .O(ram_reg_bram_0_i_37__0_n_4));
  LUT6 #(
    .INIT(64'hFEEEF222FCCCF000)) 
    ram_reg_bram_0_i_3__1
       (.I0(ram_reg_bram_0_i_36__0_n_4),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(ram_reg_bram_0_i_37__0_n_4),
        .I3(Q[10]),
        .I4(ram_reg_bram_0_2[10]),
        .I5(line_buffer_V_0_0_addr_2_gep_fu_345_p3[9]),
        .O(line_buffer_V_1_0_address0[10]));
  LUT6 #(
    .INIT(64'hCCCCCCCC0FF0AAAA)) 
    ram_reg_bram_0_i_4__0
       (.I0(Q[9]),
        .I1(ram_reg_bram_0_2[9]),
        .I2(ram_reg_bram_0_3),
        .I3(addr1[8]),
        .I4(ram_reg_bram_0_i_36__0_n_4),
        .I5(ram_reg_bram_0_i_35__0_n_4),
        .O(line_buffer_V_1_0_address0[9]));
  LUT6 #(
    .INIT(64'h0000337F00003380)) 
    ram_reg_bram_0_i_51
       (.I0(ram_reg_bram_0_9[8]),
        .I1(ram_reg_bram_0_i_68_n_4),
        .I2(ram_reg_bram_0_9[9]),
        .I3(CO),
        .I4(ram_reg_bram_0_9[11]),
        .I5(ram_reg_bram_0_9[10]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_345_p3[9]));
  LUT6 #(
    .INIT(64'h0000FF7F0000FF80)) 
    ram_reg_bram_0_i_54
       (.I0(ram_reg_bram_0_9[6]),
        .I1(\indexx_pre_comp_V_reg_594_reg[27] ),
        .I2(ram_reg_bram_0_9[7]),
        .I3(CO),
        .I4(ram_reg_bram_0_9[11]),
        .I5(ram_reg_bram_0_9[8]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_345_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h0A070A08)) 
    ram_reg_bram_0_i_55
       (.I0(\indexx_pre_comp_V_reg_594_reg[27] ),
        .I1(ram_reg_bram_0_9[6]),
        .I2(ram_reg_bram_0_9[11]),
        .I3(CO),
        .I4(ram_reg_bram_0_9[7]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_345_p3[7]));
  LUT6 #(
    .INIT(64'h0000337F00003380)) 
    ram_reg_bram_0_i_56
       (.I0(ram_reg_bram_0_9[4]),
        .I1(ram_reg_bram_0_i_70_n_4),
        .I2(ram_reg_bram_0_9[5]),
        .I3(CO),
        .I4(ram_reg_bram_0_9[11]),
        .I5(ram_reg_bram_0_9[6]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_345_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h00570058)) 
    ram_reg_bram_0_i_57
       (.I0(ram_reg_bram_0_i_70_n_4),
        .I1(ram_reg_bram_0_9[4]),
        .I2(CO),
        .I3(ram_reg_bram_0_9[11]),
        .I4(ram_reg_bram_0_9[5]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_345_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hA5A6)) 
    ram_reg_bram_0_i_58
       (.I0(ram_reg_bram_0_i_70_n_4),
        .I1(CO),
        .I2(ram_reg_bram_0_9[11]),
        .I3(ram_reg_bram_0_9[4]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_345_p3[4]));
  LUT6 #(
    .INIT(64'h0000337F00003380)) 
    ram_reg_bram_0_i_59
       (.I0(ram_reg_bram_0_9[1]),
        .I1(ram_reg_bram_0_i_71_n_4),
        .I2(ram_reg_bram_0_9[2]),
        .I3(CO),
        .I4(ram_reg_bram_0_9[11]),
        .I5(ram_reg_bram_0_9[3]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_345_p3[3]));
  LUT6 #(
    .INIT(64'hFEEEF222FCCCF000)) 
    ram_reg_bram_0_i_5__1
       (.I0(ram_reg_bram_0_i_36__0_n_4),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(ram_reg_bram_0_i_37__0_n_4),
        .I3(Q[8]),
        .I4(ram_reg_bram_0_2[8]),
        .I5(line_buffer_V_0_0_addr_2_gep_fu_345_p3[8]),
        .O(line_buffer_V_1_0_address0[8]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h00570058)) 
    ram_reg_bram_0_i_60
       (.I0(ram_reg_bram_0_i_71_n_4),
        .I1(ram_reg_bram_0_9[1]),
        .I2(CO),
        .I3(ram_reg_bram_0_9[11]),
        .I4(ram_reg_bram_0_9[2]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_345_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hA5A6)) 
    ram_reg_bram_0_i_61
       (.I0(ram_reg_bram_0_i_71_n_4),
        .I1(CO),
        .I2(ram_reg_bram_0_9[11]),
        .I3(ram_reg_bram_0_9[1]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_345_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hCD32)) 
    ram_reg_bram_0_i_62
       (.I0(CO),
        .I1(ram_reg_bram_0_9[11]),
        .I2(ram_reg_bram_0_9[0]),
        .I3(zext_ln427_fu_1053_p1),
        .O(line_buffer_V_0_0_addr_2_gep_fu_345_p3[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram_reg_bram_0_i_68
       (.I0(addr1[7]),
        .I1(addr1[5]),
        .I2(addr1[3]),
        .I3(ram_reg_bram_0_i_76_n_4),
        .I4(addr1[4]),
        .I5(addr1[6]),
        .O(ram_reg_bram_0_i_68_n_4));
  LUT6 #(
    .INIT(64'h0E0C00000C0C0000)) 
    ram_reg_bram_0_i_69
       (.I0(ram_reg_bram_0_9[5]),
        .I1(CO),
        .I2(ram_reg_bram_0_9[11]),
        .I3(ram_reg_bram_0_9[3]),
        .I4(ram_reg_bram_0_i_76_n_4),
        .I5(ram_reg_bram_0_9[4]),
        .O(\indexx_pre_comp_V_reg_594_reg[27] ));
  LUT6 #(
    .INIT(64'hFEEEF222FCCCF000)) 
    ram_reg_bram_0_i_6__1
       (.I0(ram_reg_bram_0_i_36__0_n_4),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(ram_reg_bram_0_i_37__0_n_4),
        .I3(Q[7]),
        .I4(ram_reg_bram_0_2[7]),
        .I5(line_buffer_V_0_0_addr_2_gep_fu_345_p3[7]),
        .O(line_buffer_V_1_0_address0[7]));
  LUT6 #(
    .INIT(64'h0E0C00000C0C0000)) 
    ram_reg_bram_0_i_70
       (.I0(ram_reg_bram_0_9[3]),
        .I1(CO),
        .I2(ram_reg_bram_0_9[11]),
        .I3(ram_reg_bram_0_9[1]),
        .I4(ram_reg_bram_0_i_71_n_4),
        .I5(ram_reg_bram_0_9[2]),
        .O(ram_reg_bram_0_i_70_n_4));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    ram_reg_bram_0_i_71
       (.I0(ram_reg_bram_0_i_77_n_4),
        .I1(ram_reg_bram_0_i_78_n_4),
        .I2(addr1[8]),
        .I3(addr1[2]),
        .I4(addr1[0]),
        .O(ram_reg_bram_0_i_71_n_4));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    ram_reg_bram_0_i_72
       (.I0(addr1[0]),
        .I1(addr1[2]),
        .I2(addr1[8]),
        .I3(ram_reg_bram_0_i_78_n_4),
        .I4(ram_reg_bram_0_i_77_n_4),
        .O(zext_ln427_fu_1053_p1));
  LUT6 #(
    .INIT(64'hEF00000000000000)) 
    ram_reg_bram_0_i_76
       (.I0(ram_reg_bram_0_i_77_n_4),
        .I1(ram_reg_bram_0_i_78_n_4),
        .I2(addr1[8]),
        .I3(addr1[2]),
        .I4(addr1[0]),
        .I5(addr1[1]),
        .O(ram_reg_bram_0_i_76_n_4));
  LUT6 #(
    .INIT(64'hFF00FFDFFF00FFFF)) 
    ram_reg_bram_0_i_77
       (.I0(ram_reg_bram_0_9[6]),
        .I1(ram_reg_bram_0_9[7]),
        .I2(ram_reg_bram_0_9[10]),
        .I3(ram_reg_bram_0_9[11]),
        .I4(CO),
        .I5(ram_reg_bram_0_9[8]),
        .O(ram_reg_bram_0_i_77_n_4));
  LUT6 #(
    .INIT(64'hFF00FF7FFF00FFFF)) 
    ram_reg_bram_0_i_78
       (.I0(ram_reg_bram_0_9[4]),
        .I1(ram_reg_bram_0_9[3]),
        .I2(ram_reg_bram_0_9[5]),
        .I3(ram_reg_bram_0_9[11]),
        .I4(CO),
        .I5(ram_reg_bram_0_9[1]),
        .O(ram_reg_bram_0_i_78_n_4));
  LUT6 #(
    .INIT(64'hFEEEF222FCCCF000)) 
    ram_reg_bram_0_i_7__1
       (.I0(ram_reg_bram_0_i_36__0_n_4),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(ram_reg_bram_0_i_37__0_n_4),
        .I3(Q[6]),
        .I4(ram_reg_bram_0_2[6]),
        .I5(line_buffer_V_0_0_addr_2_gep_fu_345_p3[6]),
        .O(line_buffer_V_1_0_address0[6]));
  LUT6 #(
    .INIT(64'hFEEEF222FCCCF000)) 
    ram_reg_bram_0_i_8__1
       (.I0(ram_reg_bram_0_i_36__0_n_4),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(ram_reg_bram_0_i_37__0_n_4),
        .I3(Q[5]),
        .I4(ram_reg_bram_0_2[5]),
        .I5(line_buffer_V_0_0_addr_2_gep_fu_345_p3[5]),
        .O(line_buffer_V_1_0_address0[5]));
  LUT6 #(
    .INIT(64'hFEEEF222FCCCF000)) 
    ram_reg_bram_0_i_9__1
       (.I0(ram_reg_bram_0_i_36__0_n_4),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(ram_reg_bram_0_i_37__0_n_4),
        .I3(Q[4]),
        .I4(ram_reg_bram_0_2[4]),
        .I5(line_buffer_V_0_0_addr_2_gep_fu_345_p3[4]),
        .O(line_buffer_V_1_0_address0[4]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/line_buffer_V_1_0_U/resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_1
       (.ADDRARDADDR({line_buffer_V_1_0_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_10[1],addr1[8],ram_reg_bram_0_10[0],addr1[7:0],1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,line_buffer_V_1_0_d0[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[15:6],q0[23:18]}),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q1[23:18]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_1_0_ce0),
        .ENBWREN(line_buffer_V_1_0_ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({line_buffer_V_1_0_we0,line_buffer_V_1_0_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_1__0
       (.I0(ram_reg_bram_1_0[23]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[23]),
        .O(line_buffer_V_1_0_d0[23]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_2__0
       (.I0(ram_reg_bram_1_0[22]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[22]),
        .O(line_buffer_V_1_0_d0[22]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_3__0
       (.I0(ram_reg_bram_1_0[21]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[21]),
        .O(line_buffer_V_1_0_d0[21]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_4__0
       (.I0(ram_reg_bram_1_0[20]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[20]),
        .O(line_buffer_V_1_0_d0[20]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_5__0
       (.I0(ram_reg_bram_1_0[19]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[19]),
        .O(line_buffer_V_1_0_d0[19]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_6__0
       (.I0(ram_reg_bram_1_0[18]),
        .I1(ram_reg_bram_0_i_35__0_n_4),
        .I2(D[18]),
        .O(line_buffer_V_1_0_d0[18]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1351_1_fu_1183_p2_carry_i_15
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_32 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h12)) 
    sub_ln1351_1_fu_1183_p2_carry_i_19
       (.I0(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[1]),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(sub_ln1351_fu_1177_p2__1_carry_i_15),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_26 ));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    sub_ln1351_2_fu_1189_p2_carry_i_1
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q0[7]),
        .I3(sub_ln1351_8_fu_1388_p2_carry[7]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[7]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_2_fu_1189_p2_carry_i_10
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_31 [4]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_2_fu_1189_p2_carry_i_11
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_31 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_2_fu_1189_p2_carry_i_12
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_31 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_2_fu_1189_p2_carry_i_13
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_31 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_2_fu_1189_p2_carry_i_14
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 ),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_31 [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_2_fu_1189_p2_carry_i_18
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q0[1]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(sub_ln1351_8_fu_1388_p2_carry[1]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[1]),
        .O(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_2_fu_1189_p2_carry_i_19
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q0[0]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(sub_ln1351_8_fu_1388_p2_carry[0]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[0]),
        .O(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[0]));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    sub_ln1351_2_fu_1189_p2_carry_i_2
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q0[6]),
        .I3(sub_ln1351_8_fu_1388_p2_carry[6]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[6]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    sub_ln1351_2_fu_1189_p2_carry_i_3
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q0[5]),
        .I3(sub_ln1351_8_fu_1388_p2_carry[5]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[5]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    sub_ln1351_2_fu_1189_p2_carry_i_4
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q0[4]),
        .I3(sub_ln1351_8_fu_1388_p2_carry[4]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[4]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    sub_ln1351_2_fu_1189_p2_carry_i_5
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q0[3]),
        .I3(sub_ln1351_8_fu_1388_p2_carry[3]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[3]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    sub_ln1351_2_fu_1189_p2_carry_i_6
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q0[2]),
        .I3(sub_ln1351_8_fu_1388_p2_carry[2]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[2]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 ));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_2_fu_1189_p2_carry_i_9
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_28 ),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_31 [5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_25
       (.I0(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[3]),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(sub_ln1351_3_fu_1278_p2__1_carry_i_5),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h12)) 
    sub_ln1351_3_fu_1278_p2__1_carry_i_26
       (.I0(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[3]),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(sub_ln1351_3_fu_1278_p2__1_carry_i_5),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_14 ));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    sub_ln1351_5_fu_1290_p2_carry_i_1
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q0[15]),
        .I3(sub_ln1351_8_fu_1388_p2_carry[15]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[15]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_5_fu_1290_p2_carry_i_10
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ),
        .I1(sub_ln1351_5_fu_1290_p2_carry_0),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_30 [4]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_5_fu_1290_p2_carry_i_11
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ),
        .I1(sub_ln1351_5_fu_1290_p2_carry_1),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_30 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_5_fu_1290_p2_carry_i_12
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ),
        .I1(sub_ln1351_5_fu_1290_p2_carry_2),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_30 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_5_fu_1290_p2_carry_i_13
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ),
        .I1(sub_ln1351_5_fu_1290_p2_carry_3),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_30 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_5_fu_1290_p2_carry_i_14
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ),
        .I1(sub_ln1351_5_fu_1290_p2_carry_4),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_30 [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_5_fu_1290_p2_carry_i_18
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q0[9]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(sub_ln1351_8_fu_1388_p2_carry[9]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[9]),
        .O(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[3]));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    sub_ln1351_5_fu_1290_p2_carry_i_2
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q0[14]),
        .I3(sub_ln1351_8_fu_1388_p2_carry[14]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[14]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_5_fu_1290_p2_carry_i_20
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q0[8]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(sub_ln1351_8_fu_1388_p2_carry[8]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[8]),
        .O(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[2]));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    sub_ln1351_5_fu_1290_p2_carry_i_3
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q0[13]),
        .I3(sub_ln1351_8_fu_1388_p2_carry[13]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[13]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    sub_ln1351_5_fu_1290_p2_carry_i_4
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q0[12]),
        .I3(sub_ln1351_8_fu_1388_p2_carry[12]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[12]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_10 ));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    sub_ln1351_5_fu_1290_p2_carry_i_5
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q0[11]),
        .I3(sub_ln1351_8_fu_1388_p2_carry[11]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[11]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_11 ));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    sub_ln1351_5_fu_1290_p2_carry_i_6
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q0[10]),
        .I3(sub_ln1351_8_fu_1388_p2_carry[10]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[10]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_5_fu_1290_p2_carry_i_9
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_7 ),
        .I1(sub_ln1351_5_fu_1290_p2_carry),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_30 [5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_25
       (.I0(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[5]),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(sub_ln1351_6_fu_1376_p2__1_carry_i_5),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h12)) 
    sub_ln1351_6_fu_1376_p2__1_carry_i_26
       (.I0(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[5]),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(sub_ln1351_6_fu_1376_p2__1_carry_i_5),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    sub_ln1351_8_fu_1388_p2_carry_i_1
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q0[23]),
        .I3(sub_ln1351_8_fu_1388_p2_carry[23]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[23]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_8_fu_1388_p2_carry_i_10
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 ),
        .I1(sub_ln1351_8_fu_1388_p2_carry_2),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_29 [4]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_8_fu_1388_p2_carry_i_11
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ),
        .I1(sub_ln1351_8_fu_1388_p2_carry_3),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_29 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_8_fu_1388_p2_carry_i_12
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 ),
        .I1(sub_ln1351_8_fu_1388_p2_carry_4),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_29 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_8_fu_1388_p2_carry_i_13
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ),
        .I1(sub_ln1351_8_fu_1388_p2_carry_5),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_29 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_8_fu_1388_p2_carry_i_14
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ),
        .I1(sub_ln1351_8_fu_1388_p2_carry_6),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_29 [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_8_fu_1388_p2_carry_i_18
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q0[17]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(sub_ln1351_8_fu_1388_p2_carry[17]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[17]),
        .O(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[5]));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    sub_ln1351_8_fu_1388_p2_carry_i_2
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q0[22]),
        .I3(sub_ln1351_8_fu_1388_p2_carry[22]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[22]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    sub_ln1351_8_fu_1388_p2_carry_i_20
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q0[16]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(sub_ln1351_8_fu_1388_p2_carry[16]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[16]),
        .O(ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12[4]));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    sub_ln1351_8_fu_1388_p2_carry_i_3
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q0[21]),
        .I3(sub_ln1351_8_fu_1388_p2_carry[21]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[21]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    sub_ln1351_8_fu_1388_p2_carry_i_4
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q0[20]),
        .I3(sub_ln1351_8_fu_1388_p2_carry[20]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[20]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    sub_ln1351_8_fu_1388_p2_carry_i_5
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q0[19]),
        .I3(sub_ln1351_8_fu_1388_p2_carry[19]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[19]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    sub_ln1351_8_fu_1388_p2_carry_i_6
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q0[18]),
        .I3(sub_ln1351_8_fu_1388_p2_carry[18]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(sub_ln1351_8_fu_1388_p2_carry_0[18]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1351_8_fu_1388_p2_carry_i_9
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0] ),
        .I1(sub_ln1351_8_fu_1388_p2_carry_1),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_29 [5]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    sub_ln1351_fu_1177_p2__1_carry__0_i_1
       (.I0(\sub_ln1351_reg_2133_reg[7]_5 ),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_28 ),
        .I2(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ),
        .I3(sub_ln1351_fu_1177_p2__1_carry_i_28_n_4),
        .I4(\sub_ln1351_reg_2133_reg[7]_4 ),
        .O(DI));
  LUT5 #(
    .INIT(32'hE87E7E17)) 
    sub_ln1351_fu_1177_p2__1_carry__0_i_2
       (.I0(\sub_ln1351_reg_2133_reg[7]_4 ),
        .I1(sub_ln1351_fu_1177_p2__1_carry_i_28_n_4),
        .I2(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_28 ),
        .I3(\sub_ln1351_reg_2133_reg[7]_5 ),
        .I4(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ),
        .O(S));
  LUT5 #(
    .INIT(32'hFF969600)) 
    sub_ln1351_fu_1177_p2__1_carry_i_1
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ),
        .I2(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ),
        .I3(sub_ln1351_fu_1177_p2__1_carry_i_17_n_4),
        .I4(\sub_ln1351_reg_2133_reg[7]_6 ),
        .O(ram_reg_bram_0_1[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln1351_fu_1177_p2__1_carry_i_10
       (.I0(\sub_ln1351_reg_2133_reg[7] ),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ),
        .I2(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ),
        .I3(ram_reg_bram_0_1[3]),
        .I4(\sub_ln1351_reg_2133_reg[7]_6 ),
        .I5(sub_ln1351_fu_1177_p2__1_carry_i_17_n_4),
        .O(ram_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln1351_fu_1177_p2__1_carry_i_11
       (.I0(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ),
        .I2(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ),
        .I3(ram_reg_bram_0_1[2]),
        .I4(\sub_ln1351_reg_2133_reg[7]_7 ),
        .I5(sub_ln1351_fu_1177_p2__1_carry_i_19_n_4),
        .O(ram_reg_bram_0_0[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln1351_fu_1177_p2__1_carry_i_12
       (.I0(\sub_ln1351_reg_2133_reg[7]_1 ),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ),
        .I2(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ),
        .I3(ram_reg_bram_0_1[1]),
        .I4(\sub_ln1351_reg_2133_reg[7]_8 ),
        .I5(sub_ln1351_fu_1177_p2__1_carry_i_21_n_4),
        .O(ram_reg_bram_0_0[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln1351_fu_1177_p2__1_carry_i_13
       (.I0(\sub_ln1351_reg_2133_reg[7]_2 ),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ),
        .I2(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ),
        .I3(ram_reg_bram_0_1[0]),
        .I4(\sub_ln1351_reg_2133_reg[7]_9 ),
        .I5(sub_ln1351_fu_1177_p2__1_carry_i_23_n_4),
        .O(ram_reg_bram_0_0[0]));
  LUT3 #(
    .INIT(8'h71)) 
    sub_ln1351_fu_1177_p2__1_carry_i_17
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ),
        .I1(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I2(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ),
        .O(sub_ln1351_fu_1177_p2__1_carry_i_17_n_4));
  LUT3 #(
    .INIT(8'h71)) 
    sub_ln1351_fu_1177_p2__1_carry_i_19
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ),
        .I1(\sub_ln1351_reg_2133_reg[7]_1 ),
        .I2(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ),
        .O(sub_ln1351_fu_1177_p2__1_carry_i_19_n_4));
  LUT5 #(
    .INIT(32'hFF969600)) 
    sub_ln1351_fu_1177_p2__1_carry_i_2
       (.I0(\sub_ln1351_reg_2133_reg[7]_0 ),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ),
        .I2(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_18 ),
        .I3(sub_ln1351_fu_1177_p2__1_carry_i_19_n_4),
        .I4(\sub_ln1351_reg_2133_reg[7]_7 ),
        .O(ram_reg_bram_0_1[3]));
  LUT3 #(
    .INIT(8'h71)) 
    sub_ln1351_fu_1177_p2__1_carry_i_21
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ),
        .I1(\sub_ln1351_reg_2133_reg[7]_2 ),
        .I2(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ),
        .O(sub_ln1351_fu_1177_p2__1_carry_i_21_n_4));
  LUT3 #(
    .INIT(8'h71)) 
    sub_ln1351_fu_1177_p2__1_carry_i_23
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 ),
        .I1(\sub_ln1351_reg_2133_reg[7]_3 ),
        .I2(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 ),
        .O(sub_ln1351_fu_1177_p2__1_carry_i_23_n_4));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    sub_ln1351_fu_1177_p2__1_carry_i_25
       (.I0(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[1]),
        .I1(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I2(sub_ln1351_fu_1177_p2__1_carry_i_15),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_27 ));
  LUT3 #(
    .INIT(8'h71)) 
    sub_ln1351_fu_1177_p2__1_carry_i_28
       (.I0(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_16 ),
        .I1(\sub_ln1351_reg_2133_reg[7] ),
        .I2(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ),
        .O(sub_ln1351_fu_1177_p2__1_carry_i_28_n_4));
  LUT5 #(
    .INIT(32'hFF969600)) 
    sub_ln1351_fu_1177_p2__1_carry_i_3
       (.I0(\sub_ln1351_reg_2133_reg[7]_1 ),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ),
        .I2(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_20 ),
        .I3(sub_ln1351_fu_1177_p2__1_carry_i_21_n_4),
        .I4(\sub_ln1351_reg_2133_reg[7]_8 ),
        .O(ram_reg_bram_0_1[2]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    sub_ln1351_fu_1177_p2__1_carry_i_4
       (.I0(\sub_ln1351_reg_2133_reg[7]_2 ),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ),
        .I2(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_22 ),
        .I3(sub_ln1351_fu_1177_p2__1_carry_i_23_n_4),
        .I4(\sub_ln1351_reg_2133_reg[7]_9 ),
        .O(ram_reg_bram_0_1[1]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    sub_ln1351_fu_1177_p2__1_carry_i_5
       (.I0(\sub_ln1351_reg_2133_reg[7]_3 ),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 ),
        .I2(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_24 ),
        .I3(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_27 ),
        .I4(\sub_ln1351_reg_2133_reg[7]_10 ),
        .O(ram_reg_bram_0_1[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln1351_fu_1177_p2__1_carry_i_9
       (.I0(\sub_ln1351_reg_2133_reg[7]_5 ),
        .I1(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_28 ),
        .I2(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_15 ),
        .I3(ram_reg_bram_0_1[4]),
        .I4(\sub_ln1351_reg_2133_reg[7]_4 ),
        .I5(sub_ln1351_fu_1177_p2__1_carry_i_28_n_4),
        .O(ram_reg_bram_0_0[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln674_reg_2128[0]_i_2 
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q1[0]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [0]),
        .I4(\p_Result_9_reg_2175_reg[7]_0 [0]),
        .I5(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .O(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln674_reg_2128[1]_i_2 
       (.I0(\trunc_ln674_reg_2128_reg[0] ),
        .I1(q1[1]),
        .I2(\trunc_ln674_reg_2128_reg[0]_0 ),
        .I3(\p_Result_9_reg_2175_reg[7] [1]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [1]),
        .O(ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12[1]));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    \trunc_ln674_reg_2128[2]_i_1 
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q1[2]),
        .I3(\p_Result_9_reg_2175_reg[7] [2]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [2]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_25 ));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    \trunc_ln674_reg_2128[3]_i_1 
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q1[3]),
        .I3(\p_Result_9_reg_2175_reg[7] [3]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [3]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_23 ));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    \trunc_ln674_reg_2128[4]_i_1 
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q1[4]),
        .I3(\p_Result_9_reg_2175_reg[7] [4]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [4]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_21 ));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    \trunc_ln674_reg_2128[5]_i_1 
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q1[5]),
        .I3(\p_Result_9_reg_2175_reg[7] [5]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [5]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_19 ));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    \trunc_ln674_reg_2128[6]_i_1 
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q1[6]),
        .I3(\p_Result_9_reg_2175_reg[7] [6]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [6]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_17 ));
  LUT6 #(
    .INIT(64'hF5F5FB62A0A0D940)) 
    \trunc_ln674_reg_2128[7]_i_1 
       (.I0(icmp_ln874_2_reg_2038_pp1_iter2_reg),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p121__2),
        .I2(q1[7]),
        .I3(\p_Result_9_reg_2175_reg[7] [7]),
        .I4(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12111_out__2),
        .I5(\p_Result_9_reg_2175_reg[7]_0 [7]),
        .O(\icmp_ln874_2_reg_2038_pp1_iter2_reg_reg[0]_28 ));
endmodule

(* ORIG_REF_NAME = "resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_ram_16
   (\first_row_index_5_reg_403_reg[0] ,
    q0,
    q1,
    Q,
    D,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    line_buffer_V_0_0_addr_2_gep_fu_345_p3,
    ram_reg_bram_0_2,
    line_buffer_V_0_0_addr_1_gep_fu_338_p3,
    ap_phi_reg_pp1_iter2_flag_write_reg_451,
    ap_enable_reg_pp1_iter2,
    ram_reg_bram_0_3,
    trunc_ln331_reg_1894,
    img_src_data_empty_n,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ap_block_pp1_stage0_11001__4,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    out,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4,
    ap_clk);
  output \first_row_index_5_reg_403_reg[0] ;
  output [23:0]q0;
  output [23:0]q1;
  input [23:0]Q;
  input [23:0]D;
  input [10:0]ram_reg_bram_0_0;
  input [10:0]ram_reg_bram_0_1;
  input [9:0]line_buffer_V_0_0_addr_2_gep_fu_345_p3;
  input ram_reg_bram_0_2;
  input [10:0]line_buffer_V_0_0_addr_1_gep_fu_338_p3;
  input ap_phi_reg_pp1_iter2_flag_write_reg_451;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_bram_0_3;
  input trunc_ln331_reg_1894;
  input img_src_data_empty_n;
  input ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input [0:0]ram_reg_bram_0_6;
  input ap_block_pp1_stage0_11001__4;
  input ram_reg_bram_0_7;
  input ram_reg_bram_0_8;
  input [1:0]out;
  input ram_reg_bram_0_9;
  input ram_reg_bram_0_10;
  input ram_reg_bram_0_11;
  input ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4;
  input ap_clk;

  wire [23:0]D;
  wire [23:0]Q;
  wire ap_block_pp1_stage0_11001__4;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4;
  wire ap_phi_reg_pp1_iter2_flag_write_reg_451;
  wire \first_row_index_5_reg_403_reg[0] ;
  wire img_src_data_empty_n;
  wire [10:0]line_buffer_V_0_0_addr_1_gep_fu_338_p3;
  wire [9:0]line_buffer_V_0_0_addr_2_gep_fu_345_p3;
  wire [10:0]line_buffer_V_0_0_address0;
  wire line_buffer_V_0_0_address0144_out__1;
  wire line_buffer_V_0_0_address0146_out__1;
  wire line_buffer_V_0_0_address01__1;
  wire line_buffer_V_0_0_ce0;
  wire line_buffer_V_0_0_ce1;
  wire [23:0]line_buffer_V_0_0_d0;
  wire line_buffer_V_0_0_we0;
  wire [1:0]out;
  wire [23:0]q0;
  wire [23:0]q1;
  wire [10:0]ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire [0:0]ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire ram_reg_bram_0_i_44_n_4;
  wire ram_reg_bram_0_i_52_n_4;
  wire trunc_ln331_reg_1894;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:6]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/line_buffer_V_0_0_U/resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({line_buffer_V_0_0_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({line_buffer_V_0_0_addr_1_gep_fu_338_p3,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,line_buffer_V_0_0_d0[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,line_buffer_V_0_0_d0[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:16],q0[15:0]}),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q1[15:0]}),
        .DOUTPADOUTP({NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:2],q0[17:16]}),
        .DOUTPBDOUTP({NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(line_buffer_V_0_0_ce0),
        .ENBWREN(line_buffer_V_0_0_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({line_buffer_V_0_0_we0,line_buffer_V_0_0_we0,line_buffer_V_0_0_we0,line_buffer_V_0_0_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE000)) 
    ram_reg_bram_0_i_1
       (.I0(img_src_data_empty_n),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_5),
        .I3(ram_reg_bram_0_6),
        .I4(ram_reg_bram_0_i_44_n_4),
        .I5(line_buffer_V_0_0_ce1),
        .O(line_buffer_V_0_0_ce0));
  LUT6 #(
    .INIT(64'hFFFFFBEA00005140)) 
    ram_reg_bram_0_i_10
       (.I0(line_buffer_V_0_0_address0146_out__1),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(ram_reg_bram_0_0[3]),
        .I3(ram_reg_bram_0_1[3]),
        .I4(line_buffer_V_0_0_address0144_out__1),
        .I5(line_buffer_V_0_0_addr_2_gep_fu_345_p3[3]),
        .O(line_buffer_V_0_0_address0[3]));
  LUT6 #(
    .INIT(64'hFFFFFBEA00005140)) 
    ram_reg_bram_0_i_11
       (.I0(line_buffer_V_0_0_address0146_out__1),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(ram_reg_bram_0_0[2]),
        .I3(ram_reg_bram_0_1[2]),
        .I4(line_buffer_V_0_0_address0144_out__1),
        .I5(line_buffer_V_0_0_addr_2_gep_fu_345_p3[2]),
        .O(line_buffer_V_0_0_address0[2]));
  LUT6 #(
    .INIT(64'hFFFFFBEA00005140)) 
    ram_reg_bram_0_i_12
       (.I0(line_buffer_V_0_0_address0146_out__1),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(ram_reg_bram_0_0[1]),
        .I3(ram_reg_bram_0_1[1]),
        .I4(line_buffer_V_0_0_address0144_out__1),
        .I5(line_buffer_V_0_0_addr_2_gep_fu_345_p3[1]),
        .O(line_buffer_V_0_0_address0[1]));
  LUT6 #(
    .INIT(64'hFFFFFBEA00005140)) 
    ram_reg_bram_0_i_13
       (.I0(line_buffer_V_0_0_address0146_out__1),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(ram_reg_bram_0_0[0]),
        .I3(ram_reg_bram_0_1[0]),
        .I4(line_buffer_V_0_0_address0144_out__1),
        .I5(line_buffer_V_0_0_addr_2_gep_fu_345_p3[0]),
        .O(line_buffer_V_0_0_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_25
       (.I0(Q[15]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[15]),
        .O(line_buffer_V_0_0_d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_26
       (.I0(Q[14]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[14]),
        .O(line_buffer_V_0_0_d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_27
       (.I0(Q[13]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[13]),
        .O(line_buffer_V_0_0_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_28
       (.I0(Q[12]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[12]),
        .O(line_buffer_V_0_0_d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_29
       (.I0(Q[11]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[11]),
        .O(line_buffer_V_0_0_d0[11]));
  LUT6 #(
    .INIT(64'h00000000001D0000)) 
    ram_reg_bram_0_i_2__1
       (.I0(\first_row_index_5_reg_403_reg[0] ),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4),
        .I2(ram_reg_bram_0_11),
        .I3(ram_reg_bram_0_3),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ap_block_pp1_stage0_11001__4),
        .O(line_buffer_V_0_0_ce1));
  LUT6 #(
    .INIT(64'hFFFFFBEA00005140)) 
    ram_reg_bram_0_i_3
       (.I0(line_buffer_V_0_0_address0146_out__1),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(ram_reg_bram_0_0[10]),
        .I3(ram_reg_bram_0_1[10]),
        .I4(line_buffer_V_0_0_address0144_out__1),
        .I5(line_buffer_V_0_0_addr_2_gep_fu_345_p3[9]),
        .O(line_buffer_V_0_0_address0[10]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_30
       (.I0(Q[10]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[10]),
        .O(line_buffer_V_0_0_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_31
       (.I0(Q[9]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[9]),
        .O(line_buffer_V_0_0_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_32
       (.I0(Q[8]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[8]),
        .O(line_buffer_V_0_0_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_33
       (.I0(Q[7]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[7]),
        .O(line_buffer_V_0_0_d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_34
       (.I0(Q[6]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[6]),
        .O(line_buffer_V_0_0_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_35
       (.I0(Q[5]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[5]),
        .O(line_buffer_V_0_0_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_36
       (.I0(Q[4]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[4]),
        .O(line_buffer_V_0_0_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_37
       (.I0(Q[3]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[3]),
        .O(line_buffer_V_0_0_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_38
       (.I0(Q[2]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[2]),
        .O(line_buffer_V_0_0_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_39
       (.I0(Q[1]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[1]),
        .O(line_buffer_V_0_0_d0[1]));
  LUT5 #(
    .INIT(32'h44FEFE44)) 
    ram_reg_bram_0_i_4
       (.I0(line_buffer_V_0_0_address0146_out__1),
        .I1(ram_reg_bram_0_i_52_n_4),
        .I2(line_buffer_V_0_0_address0144_out__1),
        .I3(ram_reg_bram_0_2),
        .I4(line_buffer_V_0_0_addr_1_gep_fu_338_p3[9]),
        .O(line_buffer_V_0_0_address0[9]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_40
       (.I0(Q[0]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[0]),
        .O(line_buffer_V_0_0_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_41
       (.I0(Q[17]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[17]),
        .O(line_buffer_V_0_0_d0[17]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_42
       (.I0(Q[16]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[16]),
        .O(line_buffer_V_0_0_d0[16]));
  LUT6 #(
    .INIT(64'hBBBAAAAAAAAAAAAA)) 
    ram_reg_bram_0_i_43
       (.I0(ram_reg_bram_0_i_44_n_4),
        .I1(trunc_ln331_reg_1894),
        .I2(img_src_data_empty_n),
        .I3(ram_reg_bram_0_4),
        .I4(ram_reg_bram_0_5),
        .I5(ram_reg_bram_0_6),
        .O(line_buffer_V_0_0_we0));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_bram_0_i_44
       (.I0(ap_block_pp1_stage0_11001__4),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ap_phi_reg_pp1_iter2_flag_write_reg_451),
        .I3(ram_reg_bram_0_3),
        .I4(\first_row_index_5_reg_403_reg[0] ),
        .O(ram_reg_bram_0_i_44_n_4));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    ram_reg_bram_0_i_45
       (.I0(ram_reg_bram_0_7),
        .I1(ram_reg_bram_0_8),
        .I2(out[0]),
        .I3(out[1]),
        .I4(ram_reg_bram_0_9),
        .I5(ram_reg_bram_0_10),
        .O(\first_row_index_5_reg_403_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_bram_0_i_48
       (.I0(\first_row_index_5_reg_403_reg[0] ),
        .I1(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4),
        .I2(ram_reg_bram_0_3),
        .I3(ap_enable_reg_pp1_iter2),
        .O(line_buffer_V_0_0_address0146_out__1));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_bram_0_i_49
       (.I0(ap_phi_reg_pp1_iter2_flag_write_reg_451),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_bram_0_3),
        .I3(\first_row_index_5_reg_403_reg[0] ),
        .O(line_buffer_V_0_0_address01__1));
  LUT6 #(
    .INIT(64'hFFFFFBEA00005140)) 
    ram_reg_bram_0_i_5
       (.I0(line_buffer_V_0_0_address0146_out__1),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(ram_reg_bram_0_0[8]),
        .I3(ram_reg_bram_0_1[8]),
        .I4(line_buffer_V_0_0_address0144_out__1),
        .I5(line_buffer_V_0_0_addr_2_gep_fu_345_p3[8]),
        .O(line_buffer_V_0_0_address0[8]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    ram_reg_bram_0_i_50
       (.I0(ram_reg_bram_0_11),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_bram_0_3),
        .I3(ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p124__4),
        .O(line_buffer_V_0_0_address0144_out__1));
  LUT4 #(
    .INIT(16'h00CA)) 
    ram_reg_bram_0_i_52
       (.I0(ram_reg_bram_0_1[9]),
        .I1(ram_reg_bram_0_0[9]),
        .I2(line_buffer_V_0_0_address01__1),
        .I3(line_buffer_V_0_0_address0144_out__1),
        .O(ram_reg_bram_0_i_52_n_4));
  LUT6 #(
    .INIT(64'hFFFFFBEA00005140)) 
    ram_reg_bram_0_i_6
       (.I0(line_buffer_V_0_0_address0146_out__1),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(ram_reg_bram_0_0[7]),
        .I3(ram_reg_bram_0_1[7]),
        .I4(line_buffer_V_0_0_address0144_out__1),
        .I5(line_buffer_V_0_0_addr_2_gep_fu_345_p3[7]),
        .O(line_buffer_V_0_0_address0[7]));
  LUT6 #(
    .INIT(64'hFFFFFBEA00005140)) 
    ram_reg_bram_0_i_7
       (.I0(line_buffer_V_0_0_address0146_out__1),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(ram_reg_bram_0_0[6]),
        .I3(ram_reg_bram_0_1[6]),
        .I4(line_buffer_V_0_0_address0144_out__1),
        .I5(line_buffer_V_0_0_addr_2_gep_fu_345_p3[6]),
        .O(line_buffer_V_0_0_address0[6]));
  LUT6 #(
    .INIT(64'hFFFFFBEA00005140)) 
    ram_reg_bram_0_i_8
       (.I0(line_buffer_V_0_0_address0146_out__1),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(ram_reg_bram_0_0[5]),
        .I3(ram_reg_bram_0_1[5]),
        .I4(line_buffer_V_0_0_address0144_out__1),
        .I5(line_buffer_V_0_0_addr_2_gep_fu_345_p3[5]),
        .O(line_buffer_V_0_0_address0[5]));
  LUT6 #(
    .INIT(64'hFFFFFBEA00005140)) 
    ram_reg_bram_0_i_9
       (.I0(line_buffer_V_0_0_address0146_out__1),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(ram_reg_bram_0_0[4]),
        .I3(ram_reg_bram_0_1[4]),
        .I4(line_buffer_V_0_0_address0144_out__1),
        .I5(line_buffer_V_0_0_addr_2_gep_fu_345_p3[4]),
        .O(line_buffer_V_0_0_address0[4]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0/line_buffer_V_0_0_U/resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_1
       (.ADDRARDADDR({line_buffer_V_0_0_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({line_buffer_V_0_0_addr_1_gep_fu_338_p3,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,line_buffer_V_0_0_d0[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[15:6],q0[23:18]}),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q1[23:18]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_0_0_ce0),
        .ENBWREN(line_buffer_V_0_0_ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({line_buffer_V_0_0_we0,line_buffer_V_0_0_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_1
       (.I0(Q[23]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[23]),
        .O(line_buffer_V_0_0_d0[23]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_2
       (.I0(Q[22]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[22]),
        .O(line_buffer_V_0_0_d0[22]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_3
       (.I0(Q[21]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[21]),
        .O(line_buffer_V_0_0_d0[21]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_4
       (.I0(Q[20]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[20]),
        .O(line_buffer_V_0_0_d0[20]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_5
       (.I0(Q[19]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[19]),
        .O(line_buffer_V_0_0_d0[19]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_6
       (.I0(Q[18]),
        .I1(line_buffer_V_0_0_address01__1),
        .I2(D[18]),
        .O(line_buffer_V_0_0_d0[18]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_scaleCompute_17_42_20_48_16_2_s
   (p__3,
    grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return,
    S,
    ret_V_1_fu_62_p2_carry__1_0,
    DI,
    ret_V_1_fu_62_p2_carry__0_0,
    p_carry__3,
    p_carry__3_0,
    p_carry__1,
    \zext_ln703_reg_1928_reg[7] ,
    \zext_ln703_reg_1928_reg[15] ,
    \zext_ln703_reg_1928_reg[23] ,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    output_rows_count_reg_415_reg,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3,
    zext_ln703_reg_1928);
  output [19:0]p__3;
  output [21:0]grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return;
  output [7:0]S;
  output [3:0]ret_V_1_fu_62_p2_carry__1_0;
  output [3:0]DI;
  output [3:0]ret_V_1_fu_62_p2_carry__0_0;
  output [7:0]p_carry__3;
  output [7:0]p_carry__3_0;
  output p_carry__1;
  output [7:0]\zext_ln703_reg_1928_reg[7] ;
  output [7:0]\zext_ln703_reg_1928_reg[15] ;
  output [7:0]\zext_ln703_reg_1928_reg[23] ;
  input [10:0]Q;
  input DSP_A_B_DATA_INST;
  input [0:0]DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input [19:0]output_rows_count_reg_415_reg;
  input [33:0]DSP_A_B_DATA_INST_2;
  input [9:0]DSP_A_B_DATA_INST_3;
  input [23:0]zext_ln703_reg_1928;

  wire [3:0]DI;
  wire DSP_A_B_DATA_INST;
  wire [0:0]DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire [33:0]DSP_A_B_DATA_INST_2;
  wire [9:0]DSP_A_B_DATA_INST_3;
  wire [10:0]Q;
  wire [7:0]S;
  wire [21:0]grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return;
  wire mul_34ns_42s_74_1_1_U13_n_45;
  wire mul_34ns_42s_74_1_1_U13_n_46;
  wire mul_34ns_42s_74_1_1_U13_n_47;
  wire mul_34ns_42s_74_1_1_U13_n_48;
  wire mul_34ns_42s_74_1_1_U13_n_49;
  wire mul_34ns_42s_74_1_1_U13_n_50;
  wire mul_34ns_42s_74_1_1_U13_n_51;
  wire mul_34ns_42s_74_1_1_U13_n_52;
  wire mul_34ns_42s_74_1_1_U13_n_53;
  wire mul_34ns_42s_74_1_1_U13_n_54;
  wire mul_34ns_42s_74_1_1_U13_n_55;
  wire mul_34ns_42s_74_1_1_U13_n_56;
  wire mul_34ns_42s_74_1_1_U13_n_57;
  wire mul_34ns_42s_74_1_1_U13_n_58;
  wire mul_34ns_42s_74_1_1_U13_n_59;
  wire mul_34ns_42s_74_1_1_U13_n_60;
  wire mul_34ns_42s_74_1_1_U13_n_61;
  wire mul_34ns_42s_74_1_1_U13_n_62;
  wire mul_34ns_42s_74_1_1_U13_n_63;
  wire mul_34ns_42s_74_1_1_U13_n_64;
  wire mul_34ns_42s_74_1_1_U13_n_65;
  wire [19:0]output_rows_count_reg_415_reg;
  wire [19:0]p__3;
  wire p_carry__1;
  wire [7:0]p_carry__3;
  wire [7:0]p_carry__3_0;
  wire [72:52]\resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3__0 ;
  wire [3:0]ret_V_1_fu_62_p2_carry__0_0;
  wire ret_V_1_fu_62_p2_carry__0_n_10;
  wire ret_V_1_fu_62_p2_carry__0_n_11;
  wire ret_V_1_fu_62_p2_carry__0_n_4;
  wire ret_V_1_fu_62_p2_carry__0_n_5;
  wire ret_V_1_fu_62_p2_carry__0_n_6;
  wire ret_V_1_fu_62_p2_carry__0_n_7;
  wire ret_V_1_fu_62_p2_carry__0_n_8;
  wire ret_V_1_fu_62_p2_carry__0_n_9;
  wire [3:0]ret_V_1_fu_62_p2_carry__1_0;
  wire ret_V_1_fu_62_p2_carry__1_n_10;
  wire ret_V_1_fu_62_p2_carry__1_n_11;
  wire ret_V_1_fu_62_p2_carry__1_n_7;
  wire ret_V_1_fu_62_p2_carry__1_n_8;
  wire ret_V_1_fu_62_p2_carry__1_n_9;
  wire ret_V_1_fu_62_p2_carry_n_10;
  wire ret_V_1_fu_62_p2_carry_n_11;
  wire ret_V_1_fu_62_p2_carry_n_4;
  wire ret_V_1_fu_62_p2_carry_n_5;
  wire ret_V_1_fu_62_p2_carry_n_6;
  wire ret_V_1_fu_62_p2_carry_n_7;
  wire ret_V_1_fu_62_p2_carry_n_8;
  wire ret_V_1_fu_62_p2_carry_n_9;
  wire [23:0]zext_ln703_reg_1928;
  wire [7:0]\zext_ln703_reg_1928_reg[15] ;
  wire [7:0]\zext_ln703_reg_1928_reg[23] ;
  wire [7:0]\zext_ln703_reg_1928_reg[7] ;
  wire [7:5]NLW_ret_V_1_fu_62_p2_carry__1_CO_UNCONNECTED;
  wire [7:6]NLW_ret_V_1_fu_62_p2_carry__1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_fu_748_p2_carry__0_i_1
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[11]),
        .I1(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[10]),
        .O(ret_V_1_fu_62_p2_carry__0_0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln1494_fu_748_p2_carry__0_i_10
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[2]),
        .I1(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_fu_748_p2_carry__0_i_11
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[0]),
        .I1(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_fu_748_p2_carry__0_i_2
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[9]),
        .I1(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[8]),
        .O(ret_V_1_fu_62_p2_carry__0_0[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_fu_748_p2_carry__0_i_3
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[1]),
        .I1(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[0]),
        .O(ret_V_1_fu_62_p2_carry__0_0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1494_fu_748_p2_carry__0_i_5
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[12]),
        .I1(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[13]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_fu_748_p2_carry__0_i_6
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[10]),
        .I1(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[11]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_fu_748_p2_carry__0_i_7
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[8]),
        .I1(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[9]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln1494_fu_748_p2_carry__0_i_8
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[6]),
        .I1(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[7]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1494_fu_748_p2_carry__0_i_9
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[4]),
        .I1(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[5]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1494_fu_748_p2_carry__1_i_1
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[20]),
        .I1(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[21]),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_fu_748_p2_carry__1_i_2
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[19]),
        .I1(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[18]),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_fu_748_p2_carry__1_i_3
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[17]),
        .I1(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[16]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1494_fu_748_p2_carry__1_i_4
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[15]),
        .I1(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[14]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_fu_748_p2_carry__1_i_5
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[21]),
        .I1(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[20]),
        .O(ret_V_1_fu_62_p2_carry__1_0[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_fu_748_p2_carry__1_i_6
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[18]),
        .I1(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[19]),
        .O(ret_V_1_fu_62_p2_carry__1_0[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_fu_748_p2_carry__1_i_7
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[16]),
        .I1(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[17]),
        .O(ret_V_1_fu_62_p2_carry__1_0[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1494_fu_748_p2_carry__1_i_8
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[14]),
        .I1(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[15]),
        .O(ret_V_1_fu_62_p2_carry__1_0[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_34ns_42s_74_1_1 mul_34ns_42s_74_1_1_U13
       (.DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_2),
        .DSP_A_B_DATA_INST_3(DSP_A_B_DATA_INST_3),
        .O(p__3[7:0]),
        .Q(Q),
        .S({mul_34ns_42s_74_1_1_U13_n_45,mul_34ns_42s_74_1_1_U13_n_46,mul_34ns_42s_74_1_1_U13_n_47,mul_34ns_42s_74_1_1_U13_n_48,mul_34ns_42s_74_1_1_U13_n_49,mul_34ns_42s_74_1_1_U13_n_50}),
        .output_rows_count_reg_415_reg(output_rows_count_reg_415_reg),
        .p_carry__1(p_carry__1),
        .p_carry__2_i_8(p__3[15:8]),
        .p_carry__3(S[0]),
        .p_carry__3_0(ret_V_1_fu_62_p2_carry__0_0[0]),
        .p_carry__3_1(p_carry__3),
        .p_carry__3_2(p_carry__3_0),
        .p_carry__3_i_8(p__3[19:16]),
        .p_carry__4({mul_34ns_42s_74_1_1_U13_n_59,mul_34ns_42s_74_1_1_U13_n_60,mul_34ns_42s_74_1_1_U13_n_61,mul_34ns_42s_74_1_1_U13_n_62,mul_34ns_42s_74_1_1_U13_n_63,mul_34ns_42s_74_1_1_U13_n_64,mul_34ns_42s_74_1_1_U13_n_65}),
        .p_carry__5({mul_34ns_42s_74_1_1_U13_n_51,mul_34ns_42s_74_1_1_U13_n_52,mul_34ns_42s_74_1_1_U13_n_53,mul_34ns_42s_74_1_1_U13_n_54,mul_34ns_42s_74_1_1_U13_n_55,mul_34ns_42s_74_1_1_U13_n_56,mul_34ns_42s_74_1_1_U13_n_57,mul_34ns_42s_74_1_1_U13_n_58}),
        .p_carry__6_i_2(\resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3__0 ),
        .zext_ln703_reg_1928(zext_ln703_reg_1928),
        .\zext_ln703_reg_1928_reg[15] (\zext_ln703_reg_1928_reg[15] ),
        .\zext_ln703_reg_1928_reg[19] (\zext_ln703_reg_1928_reg[23] [3:0]),
        .\zext_ln703_reg_1928_reg[7] (\zext_ln703_reg_1928_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ret_V_1_fu_62_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ret_V_1_fu_62_p2_carry_n_4,ret_V_1_fu_62_p2_carry_n_5,ret_V_1_fu_62_p2_carry_n_6,ret_V_1_fu_62_p2_carry_n_7,ret_V_1_fu_62_p2_carry_n_8,ret_V_1_fu_62_p2_carry_n_9,ret_V_1_fu_62_p2_carry_n_10,ret_V_1_fu_62_p2_carry_n_11}),
        .DI({\resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3__0 [59:53],1'b0}),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[7:0]),
        .S({mul_34ns_42s_74_1_1_U13_n_59,mul_34ns_42s_74_1_1_U13_n_60,mul_34ns_42s_74_1_1_U13_n_61,mul_34ns_42s_74_1_1_U13_n_62,mul_34ns_42s_74_1_1_U13_n_63,mul_34ns_42s_74_1_1_U13_n_64,mul_34ns_42s_74_1_1_U13_n_65,\resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3__0 [52]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ret_V_1_fu_62_p2_carry__0
       (.CI(ret_V_1_fu_62_p2_carry_n_4),
        .CI_TOP(1'b0),
        .CO({ret_V_1_fu_62_p2_carry__0_n_4,ret_V_1_fu_62_p2_carry__0_n_5,ret_V_1_fu_62_p2_carry__0_n_6,ret_V_1_fu_62_p2_carry__0_n_7,ret_V_1_fu_62_p2_carry__0_n_8,ret_V_1_fu_62_p2_carry__0_n_9,ret_V_1_fu_62_p2_carry__0_n_10,ret_V_1_fu_62_p2_carry__0_n_11}),
        .DI(\resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3__0 [67:60]),
        .O(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[15:8]),
        .S({mul_34ns_42s_74_1_1_U13_n_51,mul_34ns_42s_74_1_1_U13_n_52,mul_34ns_42s_74_1_1_U13_n_53,mul_34ns_42s_74_1_1_U13_n_54,mul_34ns_42s_74_1_1_U13_n_55,mul_34ns_42s_74_1_1_U13_n_56,mul_34ns_42s_74_1_1_U13_n_57,mul_34ns_42s_74_1_1_U13_n_58}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ret_V_1_fu_62_p2_carry__1
       (.CI(ret_V_1_fu_62_p2_carry__0_n_4),
        .CI_TOP(1'b0),
        .CO({NLW_ret_V_1_fu_62_p2_carry__1_CO_UNCONNECTED[7:5],ret_V_1_fu_62_p2_carry__1_n_7,ret_V_1_fu_62_p2_carry__1_n_8,ret_V_1_fu_62_p2_carry__1_n_9,ret_V_1_fu_62_p2_carry__1_n_10,ret_V_1_fu_62_p2_carry__1_n_11}),
        .DI({1'b0,1'b0,1'b0,\resizeTry_mul_34ns_42s_74_1_1_Multiplier_1_U/p__3__0 [72:68]}),
        .O({NLW_ret_V_1_fu_62_p2_carry__1_O_UNCONNECTED[7:6],grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[21:16]}),
        .S({1'b0,1'b0,mul_34ns_42s_74_1_1_U13_n_45,mul_34ns_42s_74_1_1_U13_n_46,mul_34ns_42s_74_1_1_U13_n_47,mul_34ns_42s_74_1_1_U13_n_48,mul_34ns_42s_74_1_1_U13_n_49,mul_34ns_42s_74_1_1_U13_n_50}));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry__1_i_1
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[3]),
        .I1(zext_ln703_reg_1928[23]),
        .O(\zext_ln703_reg_1928_reg[23] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry__1_i_2
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[2]),
        .I1(zext_ln703_reg_1928[22]),
        .O(\zext_ln703_reg_1928_reg[23] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry__1_i_3
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[1]),
        .I1(zext_ln703_reg_1928[21]),
        .O(\zext_ln703_reg_1928_reg[23] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_fu_727_p2_carry__1_i_4
       (.I0(grp_scaleCompute_17_42_20_48_16_2_s_fu_581_ap_return[0]),
        .I1(zext_ln703_reg_1928[20]),
        .O(\zext_ln703_reg_1928_reg[23] [4]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_start_for_Loop_loop_height_proc1113_U0
   (start_for_Loop_loop_height_proc1113_U0_full_n,
    Loop_loop_height_proc1113_U0_ap_start,
    ap_clk,
    ap_rst_n,
    resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start,
    start_once_reg,
    Loop_loop_height_proc1113_U0_ap_ready,
    SR);
  output start_for_Loop_loop_height_proc1113_U0_full_n;
  output Loop_loop_height_proc1113_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start;
  input start_once_reg;
  input Loop_loop_height_proc1113_U0_ap_ready;
  input [0:0]SR;

  wire Loop_loop_height_proc1113_U0_ap_ready;
  wire Loop_loop_height_proc1113_U0_ap_start;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__0_n_4;
  wire internal_full_n_i_1__0_n_4;
  wire mOutPtr0__4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_4 ;
  wire \mOutPtr[1]_i_1__0_n_4 ;
  wire \mOutPtr[1]_i_2__0_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start;
  wire start_for_Loop_loop_height_proc1113_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0A0A000E0E0E0E0)) 
    internal_empty_n_i_1__0
       (.I0(Loop_loop_height_proc1113_U0_ap_start),
        .I1(mOutPtr0__4),
        .I2(ap_rst_n),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .I5(mOutPtr110_out),
        .O(internal_empty_n_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_4),
        .Q(Loop_loop_height_proc1113_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDDD5D)) 
    internal_full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(start_for_Loop_loop_height_proc1113_U0_full_n),
        .I2(mOutPtr0__4),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h07000000)) 
    internal_full_n_i_2__0
       (.I0(Loop_loop_height_proc1113_U0_ap_start),
        .I1(Loop_loop_height_proc1113_U0_ap_ready),
        .I2(start_once_reg),
        .I3(start_for_Loop_loop_height_proc1113_U0_full_n),
        .I4(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start),
        .O(mOutPtr0__4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_4),
        .Q(start_for_Loop_loop_height_proc1113_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hF7080808)) 
    \mOutPtr[1]_i_1__0 
       (.I0(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start),
        .I1(start_for_Loop_loop_height_proc1113_U0_full_n),
        .I2(start_once_reg),
        .I3(Loop_loop_height_proc1113_U0_ap_ready),
        .I4(Loop_loop_height_proc1113_U0_ap_start),
        .O(\mOutPtr[1]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hBF000000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(start_once_reg),
        .I1(start_for_Loop_loop_height_proc1113_U0_full_n),
        .I2(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start),
        .I3(Loop_loop_height_proc1113_U0_ap_start),
        .I4(Loop_loop_height_proc1113_U0_ap_ready),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_4 ),
        .D(\mOutPtr[0]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_4 ),
        .D(\mOutPtr[1]_i_2__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0
   (start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n,
    resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    start_once_reg,
    Q,
    \mOutPtr_reg[0]_0 ,
    SR);
  output start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n;
  output resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input start_once_reg;
  input [0:0]Q;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SR;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1_n_4;
  wire internal_full_n_i_1_n_4;
  wire internal_full_n_reg_0;
  wire mOutPtr0__4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr[1]_i_2_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start;
  wire start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0A0A000E0E0E0E0)) 
    internal_empty_n_i_1
       (.I0(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start),
        .I1(mOutPtr0__4),
        .I2(ap_rst_n),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .I5(mOutPtr110_out),
        .O(internal_empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h00007F00)) 
    internal_empty_n_i_2
       (.I0(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Q),
        .I3(start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n),
        .I4(start_once_reg),
        .O(mOutPtr0__4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_4),
        .Q(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF55FF55FF)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(internal_full_n_reg_0),
        .I4(start_once_reg),
        .I5(start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n),
        .O(internal_full_n_i_1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_4),
        .Q(start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB4444444)) 
    \mOutPtr[1]_i_1 
       (.I0(start_once_reg),
        .I1(start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n),
        .I2(Q),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start),
        .O(\mOutPtr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hD0000000)) 
    \mOutPtr[1]_i_3 
       (.I0(start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n),
        .I1(start_once_reg),
        .I2(resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(Q),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1_n_4 ),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1_n_4 ),
        .D(\mOutPtr[1]_i_2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_xfUDivResize
   (\Xscale64_reg_571[33]_i_11 ,
    Q);
  output [33:0]\Xscale64_reg_571[33]_i_11 ;
  input [0:0]Q;

  wire [0:0]Q;
  wire [33:0]\Xscale64_reg_571[33]_i_11 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resizeTry_mul_43ns_45ns_87_1_1 mul_43ns_45ns_87_1_1_U10
       (.Q(Q),
        .\Xscale64_reg_571[33]_i_11 (\Xscale64_reg_571[33]_i_11 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
