module MOD10_counter( input clock , input reset , output reg [3:0]Q );
  
  always @( posedge clock ) begin 
    
    
    if (reset)
      Q<= 4'b0000;
    
     else if( Q== 4'b1001)
      Q<= 4'b0000;
    
    else 
     Q <= Q+1'b1 ; 
    
    
  end 
  
endmodule 
  