Running: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o H:/ISE PHOTOS AND CODE/T1/AND gate/ANDgate/ANDgate_isim_beh.exe -prj H:/ISE PHOTOS AND CODE/T1/AND gate/ANDgate/ANDgate_beh.prj work.ANDgate 
ISim P.40xd (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "H:/ISE PHOTOS AND CODE/T1/AND gate/ANDgate/ANDgate.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity andgate
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable H:/ISE PHOTOS AND CODE/T1/AND gate/ANDgate/ANDgate_isim_beh.exe
Fuse Memory Usage: 29576 KB
Fuse CPU Usage: 999 ms
