id	area	title	year	x	y	ix
3288540	EDA	fast, efficient and predictable memory accesses: optimization algorithms for memory architecture aware compilation	2005	-0.7186441170236633	13.979027195168946	3288567
3289637	Embedded	low-overhead run-time scheduling for fine-grained acceleration of signal processing systems	2007	-1.0040177157860686	13.533593128229302	3289664
3294673	Arch	smeff: a scalable memory extension fabric for fpga	2017	-0.7129781390115114	14.08713879439404	3294700
3295792	HPC	the ibm virtual tape server: making tape controllers more autonomic	2003	-0.7329402456730783	13.810388884828123	3295819
3297468	Arch	optimizing code size for embedded real-time applications	2006	-1.0427325511504244	13.801331388028238	3297495
3298321	Embedded	multi-mode screensaver for embedded system based on μc/os-ii	2012	-1.3006794220823272	13.951427709910286	3298348
3298513	Embedded	communication-aware component allocation algorithm for a hybrid architecture	2006	-0.9371732638296374	13.579883557560914	3298540
3300290	Arch	energy efficient affine register file for gpu microarchitecture	2016	-0.5654856159816122	13.690116194437936	3300317
3300319	EDA	multithread risc architecture based on programmable interleaved pipelining	2009	-1.3046583569496213	13.242189346992042	3300346
3301690	Arch	10x10: a case study in highly-programmable and energy-efficient heterogeneous federated architecture	2015	-0.6411878385399132	14.115517332180762	3301717
3305650	EDA	polyhedral-based data reuse optimization for configurable computing	2013	-0.8516277848609114	13.345519956952922	3305677
3306418	Arch	frequent loop detection using efficient nonintrusive on-chip hardware	2005	-0.7727376546377833	14.118558803493473	3306445
3308032	Arch	reducing misses to external memory accesses in task-level pipelining	2015	-0.5868494280860923	13.423854848300055	3308059
3308324	Metrics	"""identifying """"representative"""" workloads in designing mpsoc platforms for media processing"""	2004	-1.402721663070433	13.236309068936826	3308351
3314829	HPC	adaptive estimation and prediction of power and performance in high performance computing	2010	-0.5400954469166825	14.15893968451098	3314856
3315787	EDA	a reconfigurable instruction memory hierarchy for embedded systems	2005	-0.8936133679625899	14.13279829465415	3315814
3315795	EDA	clustered multi-dictionary code compression for embedded systems	2015	-1.2557608389715378	13.87744674064783	3315822
3315978	EDA	rapid configuration and instruction selection for an asip: a case study	2003	-1.2579047328307276	13.385434205456171	3316005
3318657	Arch	eliminating redundant fragment shader executions on a mobile gpu via hardware memoization	2014	-0.7596644801513125	13.674163131267306	3318684
3319235	EDA	real-time monitoring of multicore socs through specialized hardware agents on noc network interfaces	2012	-1.2195230431327937	13.492833773812029	3319262
3325318	EDA	quantitative evaluation of resource sharing in high-level synthesis using realistic benchmarks	2013	-1.2641972963493529	13.800384276599953	3325345
3326240	EDA	towards multicore performance with configurable computing units	2016	-1.0188507285787791	13.640185579633991	3326267
3327431	EDA	dynamic memory management design methodology for reduced memory footprint in multimedia and wireless network applications	2004	-1.292280186783238	13.586735123924788	3327458
3327601	Embedded	an energy-aware synthesis methodology for os-driven multi-process embedded software	2004	-1.0622303502310515	13.89214013177642	3327628
3328613	HPC	predicting the performance of reconfigurable optical interconnects in distributed shared-memory systems	2007	-0.7966343403222772	13.964504185553274	3328640
3329192	EDA	automatic extraction of multi-objective aware pipeline parallelism using genetic algorithms	2012	-1.0961108479046986	13.429532137570845	3329219
3329724	HPC	run-time mapping of multiple communicating tasks on mpsoc platforms	2010	-0.6729405284542499	14.101659559379573	3329751
3330304	HPC	communication service for hardware tasks executed on dynamic and partial reconfigurable resources	2011	-1.0435648659492869	13.54115814916666	3330331
3333685	Embedded	system-level exploration of hierarchical storage organizations for embedded data-intensive applications	2016	-0.7059079955860466	13.20752440355644	3333712
3335175	HPC	building a flexible and scalable dram interface for networking applications on fpgas	2006	-0.5423821236507143	14.075902946778816	3335202
3337382	HPC	how green is your cloud? - a 64-b arm-based heterogeneous computing platform with noc interconnect for server-on-chip energy-efficient cloud computing	2012	-1.1475314655532631	13.976818796687944	3337409
3337477	HPC	pam-soc: a toolchain for predicting mpsoc performance	2006	-0.7091598862729376	13.229082387323466	3337504
3339163	Arch	execution latency reduction via variable latency pipeline and instruction reuse	2001	-0.7474847001779702	13.903580753980265	3339190
3339203	Embedded	partial expansion graphs: exposing parallelism and dynamic scheduling opportunities for dsp applications	2012	-1.1469264412919211	13.274353242668788	3339230
3341140	EDA	task scheduling with configuration prefetching and anti-fragmentation techniques on dynamically reconfigurable systems	2008	-1.2558751925733542	13.875136004639824	3341167
3341790	EDA	on-chip memory management for embedded mpsoc architectures based on data compression	2005	-0.7331202469733558	13.972683819096973	3341817
3346684	EDA	global array reference allocation	2002	-0.5082405772155179	13.707591150188179	3346711
3348370	Networks	optimization of non-functional properties in internet of things applications	2017	-1.3779526533095936	14.014565460842926	3348397
3349525	HPC	towards task dynamic reconfiguration over asymmetric computing platforms for uavs surveillance systems	2009	-0.6153704165933851	13.338421158315	3349552
3352296	Arch	hardware/software tradeoffs for ip-over-atm frame reassembly in an integrated architecture	2001	-1.1126982631710944	13.881499330300679	3352323
3354630	Arch	a media-oriented vector architectural extension with a high bandwidth cache system	2012	-0.8250008630105445	13.285191752748208	3354657
3354797	Arch	parallel real-time garbage collection of multiple heaps in reconfigurable hardware	2014	-1.038694168179551	13.330940729979286	3354824
3354899	EDA	on-chip memory space partitioning for chip multiprocessors using polyhedral algebra	2010	-0.6759121959733425	13.794448868376865	3354926
3354933	Embedded	employing finite automata for resource scheduling	1993	-0.7671266182489896	13.301706631495431	3354960
3356553	Arch	impact of cache architecture and interface on performance and area of fpga-based processor/parallel-accelerator systems	2012	-0.5623314248587942	13.72565340377457	3356580
3357866	EDA	architecture virtualization for run-time hardware multithreading on field programmable gate arrays	2015	-1.33620277393343	13.543166445544735	3357893
3358290	Arch	tlm modelling of 3d stacked wide i/o dram subsystems: a virtual platform for memory controller design space exploration	2013	-1.388115821190958	13.254796167136815	3358317
3358688	EDA	approxlut: a novel approximate lookup table-based accelerator	2017	-0.5307303439261946	14.137328868927117	3358715
3362999	Arch	a feasibility study on programmer specific instruction set processors	2014	-1.3938053051945505	13.21849866697941	3363026
3363189	EDA	fast, predictable and low energy memory references through architecture-aware compilation	2004	-0.9733764863448232	14.114137654708342	3363216
3363248	Embedded	synthesis of multitask implementations of simulink models with minimum delays	2010	-0.9282769138392069	13.572284892211206	3363275
3364375	Arch	energy-efficient reconfigurable cache architectures for accelerator-enabled embedded systems	2014	-0.7103491310287016	13.868445409555957	3364402
3364852	EDA	memory access optimization and ram inference for pipeline vectorization	1999	-0.5375784519304693	13.553042395338778	3364879
3369512	Arch	resource constrained modulo scheduling for coarse-grained reconfigurable arrays	2006	-0.9618005672112034	13.559029586675331	3369539
3370222	HPC	the gannet service-based soc: a service-level reconfigurable architecture	2006	-1.16399188132028	13.422165783257995	3370249
3370450	EDA	configuration scheduling for conditional branch execution onto multi-context reconfigurable architectures	2006	-1.131620730216386	13.409515409609847	3370477
3372653	Arch	a multithreaded soft processor for sopc area reduction	2006	-0.545032333425981	14.011474934859773	3372680
3372735	Embedded	a self-adaptive heterogeneous multi-core architecture for embedded real-time video object tracking	2011	-1.077388627987181	13.280888201596847	3372762
3375020	HPC	compiler strategies for transport triggered architectures	2001	-0.8365495297339798	14.089320940618961	3375047
3376179	HPC	the invasive network on chip - a multi-objective many-core communication infrastructure	2014	-0.7936455148282252	13.789772564152527	3376206
3377157	Arch	adapting the dyser architecture with dsp blocks as an overlay for the xilinx zynq	2015	-1.2327731725015632	13.222682159542627	3377184
3379354	Arch	leakage and access time tradeoffs for cache in high performance microprocessors	2010	-0.598591285391243	13.459001635509413	3379381
3380179	Arch	real-time, unobtrusive, and efficient program execution tracing with stream caches and last stream predictors	2009	-1.1622815099595811	13.63545475340605	3380206
3382575	EDA	approximate arithmetic coding for bus transition reduction in low power designs	2005	-1.3040511592404198	13.94840457400532	3382602
3383500	Arch	merge logic for clustered multithreaded vliw processors	2007	-0.7083992186346935	13.61168319701952	3383527
3384599	HPC	memory-based computing for performance and energy improvement in multicore architectures	2012	-0.7357147493901823	13.950715580258901	3384626
3385164	Arch	design and evaluation of a four-port data cache for high instruction level parallelism reconfigurable processors	2012	-0.4698922125623197	13.874937961335982	3385191
3385606	Arch	evaluation of energy savings on a vliw processor through dynamic issue-width adaptation	2015	-0.9979140595996338	14.13325844106796	3385633
3388972	HPC	task-based parallel h.264 video encoding for explicit communication architectures	2011	-0.5267451618623884	13.246082281101527	3388999
3391783	EDA	a scalable scheduling algorithm for coarse-grained reconfigurable architecture	2013	-0.8257423765508523	14.015178267353651	3391810
3394523	ML	computational ram to accelerate string matching at scale	2018	-1.2654061917667552	13.722234160799784	3394550
3394541	EDA	system design using the mips r3000/3010 risc chipset	1989	-0.8431203484339009	13.478167392955834	3394568
3394655	HPC	energy-efficient large-scale matrix multiplication on fpgas	2013	-1.1694334456308473	13.871554285234847	3394682
3396618	Visualization	polymorphic configuration architecture for cgras	2016	-0.8305687008529707	13.580640357939176	3396645
3398153	EDA	dynamic reconfiguration to support concurrent applications	1999	-0.6581804056343955	13.683865025167668	3398180
3398532	Arch	direct address translation for virtual memory in energy-efficient embedded systems	2008	-0.7487080878403748	13.926500230245715	3398559
3398572	EDA	memory management in embedded vision systems: optimization problems and solution methods	2016	-1.1198199103153057	13.517186468940569	3398599
3399817	HPC	context management scheme optimization of coarse-grained reconfigurable architecture for multimedia applications	2017	-1.3514216549012683	14.15675331656814	3399844
3401395	EDA	hardware cost design optimization for functional safety-critical parallel applications on heterogeneous distributed embedded systems	2018	-1.2593824052433495	13.891558530978545	3401422
3403473	EDA	deterministic multi-core parallel routing for fpgas	2010	-0.9583500314650414	13.795529106530065	3403500
3403625	EDA	code compression for performance enhancement of variable-length embedded processors	2008	-1.3878185122185505	13.720860653040187	3403652
3406175	Mobile	reconfiguring distributed applications in fpga accelerated cluster with wireless networking	2011	-0.7321851377041255	13.645381957649908	3406202
3406236	Embedded	dynamically reconfigurable cache for low-power embedded system	2007	-1.0860990030706303	13.97919168887614	3406263
3406709	Arch	imaging: in-memory algorithms for image processing	2018	-0.9248080421466196	13.64312126764267	3406736
3410533	Embedded	buffer management for multi-application image processing on multi-core platforms: analysis and case study	2010	-0.5945637920148276	13.300936504511554	3410560
3410703	EDA	multi-objective aware extraction of task-level parallelism using genetic algorithms	2012	-1.2265501393976392	13.456510466633118	3410730
3412648	Embedded	an efficient wcet-aware instruction scheduling and register allocation approach for clustered vliw processors	2017	-1.3056058809982405	13.272419587884539	3412675
3412734	EDA	local-and-global stall mechanism for systolic computational-memory array on extensible multi-fpga system	2010	-0.9149092064562704	13.20567662247363	3412761
3413290	Arch	heterogeneous functional units for high speed fault-tolerant execution stage	2007	-0.9763913779334288	13.932562803316545	3413317
3413848	Arch	an optimized scaled neural branch predictor	2011	-1.0281063814936784	13.942405630132873	3413875
3418904	Arch	exploiting parallelism in mobile devices	2015	-0.8693071047804868	13.827299503947707	3418931
3422316	Arch	limited address range architecture for reducing code size in embedded processors	2003	-0.9361026455629432	13.352502172154546	3422343
3424156	Arch	aggressive pipelining of irregular applications on reconfigurable hardware	2017	-0.6363159832777575	13.239325938409564	3424183
3427639	EDA	a small footprint interleaved multithreaded processor for embedded systems	2011	-1.1354876113640489	13.34134956293221	3427666
3428561	Arch	recompac: reconfigurable compute accelerator	2013	-0.5106377422003209	13.24773848010079	3428588
3430498	EDA	variable length instruction compression on transport triggered architectures	2014	-1.1029782121800455	13.980814165690525	3430525
3433741	EDA	heterogeneous multi-core platform for consumer multimedia applications	2009	-0.6790303898635256	13.66474419008759	3433768
3434140	Arch	minimizing partial reconfiguration overhead with fully streaming dma engines and intelligent icap controller (abstract only)	2010	-1.2418249109006994	13.828576078409855	3434167
3434593	Arch	inside 6th-generation intel core: new microarchitecture code-named skylake	2017	-1.239896640867868	13.791401245931047	3434620
3435094	Metrics	powervisor: a toolset for visualizing energy consumption and heat dissipation processes in modern processor architectures	2013	-1.0030495345875556	13.498840538880222	3435121
3436523	EDA	sandblaster low power dsp [parallel dsp arithmetic microarchitecture]	2004	-0.6090582545291602	13.757672694388573	3436550
3439690	Arch	register spilling for specific application domains in application specific instruction-set processors.	2014	-1.089827406290537	13.725549249972095	3439717
3440762	Arch	reducing instruction bit-width for low-power vliw architectures	2013	-1.3127489558456065	13.945913550662208	3440789
3443952	Arch	cable: a cache-based link encoder for bandwidth-starved manycores	2018	-0.491078553749791	13.567840255429097	3443979
3444769	Arch	conservation cores: reducing the energy of mature computations	2010	-0.9676893432494816	14.123664922013875	3444796
3445847	EDA	rs-fdra: a register sensitive software pipelining algorithm for embedded vliw processors	2001	-0.8653149733752865	13.641594461873266	3445874
3446926	EDA	complex task activation schemes in system level performance analysis	2007	-0.6756967558763131	13.9329414014319	3446953
3450178	EDA	automatic software hardware co-design for reconfigurable computing systems	2007	-1.4279717690779667	13.262519734782124	3450205
3454009	EDA	efficient variable partitioning and scheduling for dsp processors with multiple memory modules	2004	-1.2547902673004028	13.625141990588745	3454036
3454295	EDA	satisfying real-time constraints with custom instructions	2005	-1.2357279302473894	13.414130907965815	3454322
3454820	Arch	efficient management of memory hierarchies in embedded dram systems	1999	-0.7526490245265531	14.127594148161664	3454847
3456747	EDA	efficient partitioning technique on multiple cores based on optimal scheduling and mapping algorithm	2010	-1.3362421581805757	13.650891283367665	3456774
3457923	HPC	a systematic methodology for the application of data transfer and storage optimizing code transformations for power consumption and execution time reduction in realizations of multimedia algorithms on programmable processors	2002	-1.2139913092481134	13.639601771237793	3457950
3464508	EDA	reducing memory constraints in modulo scheduling synthesis for fpgas	2010	-1.4208044386385692	13.22255610918034	3464535
3465365	EDA	throughput propagation in constraint-based design space exploration for mixed-criticality systems	2017	-1.2877293863439592	13.872266372632707	3465392
3467279	Arch	performance and power evaluation of clustered vliw processors with wide functional units	2004	-0.7983459277823685	13.956104802865395	3467306
3467554	EDA	systematic intermediate sequence removal for reduced memory accesses	2007	-0.7652612201072798	13.641108001149092	3467581
3467716	EDA	sdvmr – managing heterogeneity in space and time on multicore socs	2010	-1.3332116009911268	13.330344874821002	3467743
3470495	EDA	scheduling temporal partitions in a multiprocessing paradigm for reconfigurable architectures	2009	-1.4227447524185637	13.733126755850384	3470522
3473162	Embedded	co-designed freertos deployed on fpga	2014	-1.1763673722033576	13.569180422370966	3473189
3473378	Arch	extending the power architecture with transprecision co-processors	2018	-1.2988021777004022	13.361491466349547	3473405
3474155	Arch	performance evaluation of an adaptive fpga for network applications	2006	-1.1985445624016238	13.624100573603954	3474182
3475793	HPC	mipt: rapid exploration and evaluation for migrating sequential algorithms to multiprocessing systems with multi-port memories	2014	-1.0595459803021978	13.279111720350373	3475820
3476748	EDA	automatic design space exploration of register bypasses in embedded processors	2007	-0.9980797454433068	13.590173404541046	3476775
3479666	EDA	memflow: memory-driven data scheduling with datapath co-design in accelerators for large-scale inference applications	2018	-0.4883029808639822	13.549753857276752	3479693
3479717	EDA	run-time accelerator binding for tile-based mixed-grained reconfigurable architectures	2014	-1.352186660758257	13.287479413315273	3479744
3484476	EDA	performance optimization of embedded applications in a hybrid reconfigurable platform	2007	-1.1502784105427701	13.234107288818645	3484503
3488456	EDA	systematic dynamic memory management design methodology for reduced memory footprint	2006	-1.3220403175732331	13.59096647858189	3488483
3488889	Arch	case study of process variation-based domain partitioning of gpgpus	2018	-0.7310968863708954	13.678019061150145	3488916
3490248	EDA	run-time hw/sw scheduling of data flow applications on reconfigurable architectures	2009	-1.2313675259997041	13.301854755018265	3490275
3490312	HPC	a smart network interface approach for distributed applications on xilinx zynq socs	2018	-1.1227505391251926	13.94059032191294	3490339
3491311	EDA	a machine learning-based strategy for efficient resource management of video encoding on heterogeneous mpsocs	2018	-1.1818254119436071	13.321105398438494	3491338
3492377	EDA	fpga memory optimization for real-time imaging	2016	-0.7627093139158883	13.660591896912205	3492404
3494941	EDA	efficiently scheduling runtime reconfigurations	2008	-0.918209868125038	14.115511316723456	3494968
3497996	EDA	implementation of asynchronous reorder buffer for asynchronous on-chip bus	2005	-0.525418387364327	13.696161377127195	3498023
3498903	SE	quality of service profiling	2010	-0.5861245720786601	13.746130916322766	3498930
3506725	EDA	partitioning and mapping in embedded multiprocessor architectures in the presence of constraints	1995	-0.8415901929461983	13.387749317863152	3506752
3506957	Arch	a true o(1) parallel deadlock detection algorithm for single-unit resource systems and its hardware implementation	2010	-1.083657378406452	13.2878548175128	3506984
3508583	EDA	partitioning and pipelined scheduling of embedded system using integer linear programming	2005	-1.3448244371294464	13.573529231073776	3508610
3509348	EDA	power-efficient vliw design using clustering and widening	2008	-0.7762092035521396	13.978001030103258	3509375
3509742	Arch	adaptive and flexible dictionary code compression for embedded applications	2006	-0.791695855821715	13.795405574130399	3509769
3510004	EDA	scavenger: automating the construction of application-optimized memory hierarchies	2015	-0.5028482329669981	14.138197700905707	3510031
3511413	EDA	data remapping for design space optimization of embedded memory systems	2003	-0.4791167814555378	13.392378757669963	3511440
3515143	Arch	a recursive-divide architecture for multiplication and division	2011	-0.6088667297535565	13.573135339410154	3515170
3516120	Arch	on-die interconnect and other challenges for chip-level multi-processing	2007	-0.5597380872866617	13.255285580683553	3516147
3517199	EDA	data and instruction memory exploration of embedded systems for multimedia applications	2001	-1.317893069424764	13.593990711936186	3517226
3517888	Arch	exploiting partial reconfiguration on a dynamic coarse grained reconfigurable architecture	2018	-0.945099390937936	14.120454478933592	3517915
3518366	EDA	power estimation of system-level buses for microprocessor-based architectures: a case study	1999	-1.3853312725928577	13.786792493401064	3518393
3518834	Theory	data compression transformations for dynamically allocated data structures	2002	-0.6676202342918048	13.627794671094485	3518861
3519304	EDA	time-constrained clustering for dse of clustered vliw-asp	2007	-1.31721390220288	13.5499648440258	3519331
3519909	Arch	a statistical machine learning based modeling and exploration framework for run-time cross-stack energy optimization	2013	-1.0343725827848058	13.827257058427017	3519936
3520123	Arch	polymorphic pipeline array: a flexible multicore accelerator with virtualized execution for mobile multimedia applications	2009	-0.8483884279593839	13.375910736953456	3520150
3520969	Arch	piperench: a coprocessor for streaming multimedia acceleration	1999	-0.8589959897792928	13.212354560675433	3520996
3521124	HPC	exploring multimedia applications locality to improve cache performance	2000	-0.560054303257244	13.218405550611026	3521151
3523084	Arch	application-oriented cache memory configuration for energy efficiency in multi-cores	2015	-0.4789069123992614	13.650435837838161	3523111
3524378	EDA	pre-characterization free, efficient power/performance analysis of embedded and general purpose software applications	2003	-0.6882005194412466	13.362390722826056	3524405
3525514	Logic	an integer linear programming model for mapping applications on hybrid systems	2009	-1.4177387964546877	13.466820589633073	3525541
3526983	EDA	rexcache: rapid exploration of unified last-level cache	2013	-0.4875171490130371	13.818840473687498	3527010
3528738	Arch	effects of program compression	2007	-1.2028997628371754	13.706468236446655	3528765
3535735	Embedded	architecture, mechanisms and scheduling analysis tool for multicore time- and space-partitioned systems	2011	-1.1336499693284603	13.363835209875223	3535762
3536829	Arch	cache memory energy exploitation in vliw architectures	2008	-1.305277855408867	13.974169979030759	3536856
3540121	Embedded	considering run-time reconfiguration overhead in task graph transformations for dynamically reconfigurable architectures	2005	-1.0784330249286254	13.447152794483372	3540148
3540827	EDA	gpiocp: timing-accurate general purpose i/o controller for many-core real-time systems	2017	-1.1581301580630172	14.147415141140161	3540854
3542196	EDA	dynamically swappable hardware design in partially reconfigurable systems	2007	-0.8346570365607008	14.043563543145778	3542223
3543096	HPC	reconfigurable sparse matrix-vector multiplication on fpgas	2010	-0.8124050634825343	13.553475214513009	3543123
3543871	Embedded	equivalence of transformations of synchronous data flow graphs: work-in-progress	2018	-0.4654822712029436	13.242051276756005	3543898
3544152	EDA	instruction re-encoding facilitating dense embedded code	2008	-1.2346991382232857	13.82884681262841	3544179
3546289	EDA	high-level power analysis for multi-core chips	2006	-0.8996508866062092	13.927647580236947	3546316
3546658	EDA	hw/sw partitioning of an embedded instruction memory decompressor	2001	-1.4277054527935122	13.456960768882515	3546685
3547108	Arch	hardware prefetching techniques for cache memories in multimedia applications	2000	-0.6040823846390244	13.387337626442296	3547135
3551145	EDA	exploiting just-enough parallelism when mapping streaming applications in hard real-time systems	2013	-1.3777046626954652	13.506413121081955	3551172
3556144	Embedded	rekonf: dynamically reconfigurable multicore architecture	2014	-1.1214205026741044	14.136471846370066	3556171
3556415	EDA	opennvm: an open-sourced fpga-based nvm controller for low level memory characterization	2015	-0.9623924379347358	13.538707119259836	3556442
3559287	Robotics	a new universal-environment adaptive multi-processor scheduler for autonomous cyber-physical system	2012	-1.3479315710908055	13.393412039185886	3559314
3559294	Arch	an lz77-style bit-level compression for trace data compaction	2015	-1.0731146309647897	13.411445331365519	3559321
3559696	Embedded	efficient run-time resource management of a manycore accelerator for stream-based applications	2013	-0.6514187481112448	14.068162164950433	3559723
3560064	EDA	energy minimization in the time-space continuum	2015	-0.9903626489473744	13.995455474163515	3560091
3561525	Arch	advanced compiling techniques to reduce ram usage of static operating systems	2004	-0.6611908692607673	13.378285129061062	3561552
3562319	Arch	power and energy characterization of an open source 25-core manycore processor	2018	-0.4877181888704723	14.108143465507252	3562346
3563298	EDA	compilers for low power with design patterns on embedded multicore systems	2013	-0.7179100641453594	13.444146258420492	3563325
3563651	EDA	hardware support for qos-based function allocation in reconfigurable systems	2004	-1.3669582177934418	13.676303762956884	3563678
3564714	EDA	on-demand reconfiguration for coprocessors in mixed criticality multicore systems	2015	-0.745050706361292	13.262105020872431	3564741
3565528	Metrics	software-based self test methodology for on-line testing of l1 caches in multithreaded multicore architectures	2013	-0.6604905440778328	13.475469857388964	3565555
3565559	EDA	automated scheduling for tightly-coupled embedded multi-core systems using hybrid genetic algorithms	2017	-1.0445175620417777	13.651816068261965	3565586
3566227	EDA	mn-gems: a timing-aware simulator for a cloud node with manycore, dram, and non-volatile memories	2011	-0.9126356093458466	13.627920768726034	3566254
3566687	Arch	tartan: evaluating spatial computation for whole program execution	2006	-0.747486818483779	13.392569598194216	3566714
3568016	EDA	an effective approach to schedule time reduction on multi-core embedded systems	2017	-1.2530544304678402	13.465244392914725	3568043
3568335	Arch	compressing heap data for improved memory performance	2006	-0.5498858263410831	13.569498190259795	3568362
3568433	DB	a complete data scheduler for multi-context reconfigurable architectures	2002	-1.000849816545278	13.992795285724	3568460
3568940	Arch	dia: a complexity-effective decoding architecture	2009	-0.8523953215147206	13.729786287405114	3568967
3572308	Embedded	dataflow programs analysis and optimization using model predictive control techniques: an example of bounded buffer scheduling	2014	-1.1016721077191731	13.64995753518192	3572335
3574739	Embedded	timed-sdf patterns for applications throughput analysis	2016	-0.5259336612648325	13.907572745639143	3574766
3575468	EDA	high-performance reduction circuits using deeply pipelined operators on fpgas	2007	-0.6006329103371525	13.802894672406113	3575495
3575594	EDA	an efficient and flexible hardware support for accelerating synchronization operations on the sthorm many-core architecture	2013	-0.8123492371741391	13.436386877718524	3575621
3578160	EDA	enabling mpsoc design space exploration on fpgas	2008	-1.101136537628188	13.594882751745047	3578187
3579533	Embedded	power-efficient microkernel of embedded operating system on chip	2006	-1.3566790856019542	13.720606584198356	3579560
3580341	EDA	automatic scenario detection for improved wcet estimation	2005	-0.6051376851826102	13.976288631140473	3580368
3582757	EDA	pipeline schedule synthesis for real-time streaming tasks with inter/intra-instance precedence constraints	2011	-0.6072530569820922	13.76212178977385	3582784
3583359	EDA	memory access optimization through combined code scheduling, memory allocation, and array binding in embedded system design	2005	-0.5618593873655616	13.986445582010687	3583386
3584595	EDA	soru: a reconfigurable vector unit for adaptable embedded systems	2009	-1.19645835870057	13.782735113376837	3584622
3585154	EDA	communication-aware design space exploration for efficient run-time mpsoc management	2011	-1.407092880844242	13.599947697681095	3585181
3585244	EDA	soclog: a real-time, automatically generated logging and profiling mechanism for fpga-based systems on chip	2016	-1.2888212641129495	13.227003598863305	3585271
3589084	Arch	optimizing dsp scheduling via address assignment with array and loop transformation	2005	-0.7649095246156409	13.620589432436	3589111
3590824	EDA	operand-value-based modeling of dynamic energy consumption of soft processors in fpga	2015	-1.2551356603638637	13.817894833326235	3590851
3595090	Arch	instruction path coprocessors	2000	-0.9356073115083324	13.427557362891283	3595117
3595278	Arch	retargetable compilation for low power	2001	-1.1829384268832253	13.990612471326894	3595305
3595325	Arch	vector processor customization for fft	2011	-0.8709568468577681	13.441782365598247	3595352
3597309	Arch	a low cost split-issue technique to improve performance of smt clustered vliw processors	2010	-0.6895709332143883	13.670606868032285	3597336
3600128	EDA	time-scalable mapping for circuit-switched gals chip multiprocessor platforms	2014	-1.161210409816831	13.67634899845293	3600155
3600295	EDA	real-time kernel support for coprocessors: empirical study of an sopc	2003	-0.7282347917719102	13.456596425972712	3600322
3601027	Metrics	method for experimental measurement of an applications memory bus usage	2010	-0.7482702183612372	13.255337234235382	3601054
3601668	Arch	microarchitecture and performance analysis of godson-2 smt processor	2006	-0.509758654726619	13.246047428348911	3601695
3603815	Arch	efficient code size reduction without performance loss	2007	-0.5348669143732698	13.456924144207857	3603842
3609030	HPC	session 3 overview: processors: high performance digital subcommittee	2012	-0.6325542660495433	13.46576585726632	3609057
3609450	Arch	custom fpga-based soft-processors for sparse graph acceleration	2015	-0.9399086723026324	13.400551620858916	3609477
3618996	PL	combinatorial problems in compiler optimization	2013	-1.014716249840122	13.530771235955504	3619023
3620051	HPC	energy-aware automatic tuning on many-core platform via differential evolution	2016	-1.1390576369094267	13.912391568094248	3620078
3621185	EDA	an fpga-based soft multiprocessor system for ipv4 packet forwarding	2005	-1.4033444005696218	13.452697804041193	3621212
3622522	EDA	synthesis-friendly techniques for tightly-coupled integration of hardware accelerators into shared-memory multi-core clusters	2013	-0.6177821264060954	13.803268795891345	3622549
3624254	EDA	data and memory optimization techniques for embedded systems	2001	-0.9966644447779441	14.08082951463104	3624281
3625220	DB	memory organization for video algorithms on programmable signal processors	1995	-1.2189115092045937	13.696592644489176	3625247
3627331	Arch	energy- and time-efficient matrix multiplication on fpgas	2005	-0.8171997120143847	13.438483698723015	3627358
3628693	Arch	power-performance trade-offs in wide and clustered vliw cores for numerical codes	2003	-0.7868345812989698	13.9119465809201	3628720
3635486	EDA	application characterization assisted system design	2016	-0.6703726430069503	13.232375844612687	3635513
3637723	Arch	energy modelling of multi-threaded, multi-core software for embedded systems	2015	-1.0848056637946806	14.157975875742949	3637750
3638054	Embedded	a dynamically adaptable bus architecture for trading-off among performance, consumption and dependability in cyber-physical systems	2014	-0.9732917598333528	13.738954202675881	3638081
3638200	Embedded	enabling streaming remoting on embedded dual-core processors	2008	-0.4820055007842863	13.56061952181909	3638227
3639237	EDA	run-time resource management in fault-tolerant network on reconfigurable chips	2009	-1.2876746881892425	14.024215582148376	3639264
3642205	HPC	implementing an interconnection network based on crossbar topology for parallel applications in mpsoc	2013	-0.8137541812905008	13.559077917584064	3642232
3642656	EDA	datapath and isa customization for soft vliw processors	2006	-1.2496728580161924	13.433034551122185	3642683
3642827	Arch	sicosys: an integrated framework for studying interconnection network performance in multiprocessor systems	2002	-0.6974322144943577	13.453277122053628	3642854
3642886	Mobile	exploiting processor heterogeneity for energy efficient context inference on mobile phones	2013	-1.0114440421727446	13.598932648156755	3642913
3647486	EDA	a novel sequential tree algorithm based on the status of the processing nodes to reduce congestion	2011	-0.6093577146328526	13.378991345050625	3647513
3649057	DB	application-specific architectures for energy-efficient database query processing and optimization	2017	-1.2958336275649818	13.312115497384582	3649084
3652443	EDA	energy-efficient parameterized 2-d separable convolution on fpga	2014	-1.2401073533839926	13.910343128593668	3652470
3654864	Embedded	dynamic task partition for video decoding on heterogeneous dual-core platforms	2013	-1.2169099524097728	13.432491975195527	3654891
3657321	Arch	contrasting instruction-fetch time and instruction-decode time branch prediction mechanisms: achieving synergy through their cooperative operation	1992	-0.8370335969201743	13.551047101496401	3657348
3660829	EDA	compiler-directed code restructuring for operating with compressed arrays	2007	-0.5330695059387714	14.130595128348045	3660856
3661140	Embedded	hardware task-status manager for an rtos with fifo communication	2014	-1.0471695827822696	13.45380774290644	3661167
3662550	Arch	dynamic rescheduling: a technique for object code compatibility in vliw architectures	1995	-0.9292159840746894	14.124269022185835	3662577
3664142	Arch	using machine-learning to efficiently explore the architecture/compiler co-design space	2009	-0.7613492363897876	13.255921218713471	3664169
3667281	Arch	an efficient vliw dsp architecture for baseband processing	2003	-0.7691438420233204	13.772698112204788	3667308
3668146	Arch	outlook for many-core systems: cloudy with a chance of virtualization	2013	-0.8318410313179	14.09129538959638	3668173
3670349	Arch	titan-r: a multigigabit reconfigurable combined compression/decompression unit	2010	-1.339757732124181	13.711945139604248	3670376
3670855	Arch	the impact of heterogeneity on a reconfigurable multicore system	2016	-0.7738566217601937	14.152282107229269	3670882
3676279	EDA	fine-grained link locking within power and latency transaction level modelling in wormhole switching non-preemptive networks on chip	2014	-0.7746065858875733	13.975334979404776	3676306
3678046	Arch	a dise implementation of dynamic code decompression	2003	-1.0576937434513998	13.74940011011916	3678073
3682648	EDA	a theory for co-scheduling hardware and software pipelines in asips and embedded processors	2002	-1.2934936534278445	13.524654603943095	3682675
3683832	Embedded	evaluating run-time resource management policies for multi-core embedded platforms with the emme evaluation framework	2012	-1.267415464601191	14.1232292966106	3683859
3684689	EDA	the memory challenge in computing systems: a survey	2017	-1.0777330039613933	14.02718375516502	3684716
3687192	HPC	application-adaptive reconfiguration of memory address shuffler for fpga-embedded instruction-set processor	2008	-0.592234069533549	13.9260177669544	3687219
3692147	HPC	effects of 3-d stacked vector cache on energy consumption	2011	-1.4244508679610173	13.833703470356125	3692174
3692256	EDA	signature-based workload estimation for mobile 3d graphics	2006	-0.9252710533456276	13.209549745796375	3692283
3693302	Arch	shiftq: a bufferred interconnect for custom loop accelerators	2001	-1.4084539122144184	13.327162035870822	3693329
3693849	Arch	system considerations in the ns32032 design	1984	-0.8780011375151885	13.497485012378053	3693876
3694296	Arch	on data forwarding in deeply pipelined soft processors	2015	-1.132145168515741	14.055429907663049	3694323
3695046	EDA	high speed cycle-approximate simulation of embedded cache-incoherent and coherent chip-multiprocessors	2018	-1.2582194577135757	13.48629396307565	3695073
3698238	Arch	bitmask-based control word compression for nisc architectures	2009	-1.4215991812490525	13.882054487331331	3698265
3699936	EDA	high-level timing analysis of concurrent applications on mpsoc platforms using memory-aware trace-driven simulations	2010	-0.7725408127706461	13.980958948965784	3699963
3700550	EDA	adaptive encoding of multimedia streams on mpsoc	2006	-0.8287329937126479	13.291091351260484	3700577
3701689	Arch	hardware virtualization on coarse-grained reconfigurable architectures	2014	-0.9215725296783528	13.642008179638342	3701716
3703823	HPC	improving scalability of cmps with dense accs coverage	2016	-0.9917277551076	14.095022908627744	3703850
3707968	Arch	a code compression advisory tool for embedded processors	2005	-1.0436826937460344	13.645283496256509	3707995
3708368	Arch	balancing programmability and silicon efficiency of heterogeneous multicore architectures	2012	-1.1861188577726467	13.968692546932855	3708395
3709771	EDA	a configuration compression approach for coarse-grain reconfigurable architecture for radar signal processing	2014	-1.3315225762999332	13.570548012796902	3709798
3713567	Arch	widening resources: a cost-effective technique for aggressive ilp architectures	1998	-0.7200135498568176	13.907935620271065	3713594
3716813	Arch	configurational workload characterization	2008	-0.5025211509308232	13.349021813573007	3716840
3720789	EDA	pareto optimal scheduling of synchronous data flow graphs via parallel methods	2015	-1.3013562652653865	13.566526218464825	3720816
3726661	Embedded	jouletrack - a web based tool for software energy profiling	2001	-1.4157673160532451	13.22871990480843	3726688
3728200	Embedded	predictable embedded multiprocessor system design	2004	-1.0111157266790698	13.96740539420751	3728227
3729372	Arch	low power data processing by elimination of redundant computations	1997	-0.6756025551456221	14.077829943733532	3729399
3729884	Arch	one billion transistors, one uniprocessor, one chip	1997	-0.6497140391717713	13.99906065439169	3729911
3731843	Arch	scmp: a single-chip message-passing parallel computer	2002	-1.0911298963447804	13.272374750045914	3731870
3732344	EDA	combining data reuse with data-level parallelization for fpga-targeted hardware compilation: a geometric programming framework	2009	-0.7865470802271691	13.379911018853884	3732371
3733040	Arch	mosaic: a scheme of mapping non-volatile boolean logic on memristor crossbar	2016	-1.3663293786885915	13.458750068629243	3733067
3734691	PL	a power reduction technique with object code merging for application specific embedded processors	2000	-1.0447856322980325	13.883486518657572	3734718
3735097	EDA	performance optimization of a multimedia player on a mobile cpu platform	2007	-0.8695657512014185	13.602118064687913	3735124
3739700	EDA	a resource manager for dynamically reconfigurable fpga-based embedded systems	2013	-1.1643063399078908	13.573450053545567	3739727
3742663	HPC	improving memory performance in reconfigurable computing architecture through hardware-assisted dynamic graph	2013	-1.0430126729262517	13.810521635854366	3742690
3743955	EDA	performance estimation of embedded applications on microcontrollers	2017	-1.325566979853117	13.672813324022956	3743982
3746950	EDA	hymacs: hybrid memory access optimization based on custom-instruction scheduling	2008	-0.7294199089858472	13.580654590250607	3746977
3747565	Arch	aisc: approximate instruction set computer	2018	-1.0823427687479628	13.322110429823642	3747592
3748380	Arch	instruction level energy model for the adapteva epiphany multi-core processor	2017	-0.6133864062667544	13.621398727359564	3748407
3750138	EDA	performance-area trade-off of address generators for address decoder-decoupled memory	2002	-1.1544089074010635	13.493085143639707	3750165
3750386	EDA	low-latency superscalar and small-code-size microcontroller core for automotive, industrial, and pc-peripheral applications	2006	-1.0244523061668087	13.823340155565932	3750413
3753171	Arch	extreme multi-core, multi-network java dataflow machine (javaflow)	2015	-0.919631326067246	13.610840768114116	3753198
3754398	Arch	parallelism level impact on energy consumption in reconfigurable devices	2011	-1.3391054535662883	13.352599622389492	3754425
3754869	Arch	on-chip message passing sub-system for embedded inter-domain communication	2016	-1.0537038574600677	13.37275570511484	3754896
3755490	EDA	a restricted dynamically reconfigurable architecture for low power processors	2013	-1.1140569107871012	13.502453967419706	3755517
3758278	Arch	improved dictionary-based code-compression schemes with xor reference for risc/vliw architecture	2010	-1.2795155949306734	13.836718815164895	3758305
3758553	HPC	basic os support for distributed reconfigurable hardware	2004	-1.1906557531570323	13.25675942656921	3758580
3760698	Robotics	emotional robot control architecture implementation using fpgas	2017	-0.9794804675220914	13.320383240499474	3760725
3761581	HPC	control flow driven splitting of loop nests at the source code level	2003	-0.7009103744414359	13.62071908872806	3761608
3763294	HPC	application defined computing in smartphones and consumer electronics	2013	-1.4023045635404583	13.851448419162214	3763321
3764721	Embedded	pats: a performance aware task scheduler for runtime reconfigurable processors	2012	-0.7779002646828772	14.060813149546338	3764748
3765001	Arch	the new kind structure design and research of loop and b-cache based on gas branch prediction	2009	-0.8613304190199024	13.288694509820807	3765028
3766168	Arch	a variable latency pipelined floating-point adder	1996	-0.7043116931719504	13.604512044592346	3766195
3766565	EDA	a methodology for automated design of hard-real-time embedded streaming systems	2012	-1.375598392615425	13.653920872169854	3766592
3766627	EDA	implementation of aes/rijndael on a dynamically reconfigurable architecture	2007	-1.3655006921349442	13.352612550804036	3766654
3767490	Arch	efficiency trends and limits from comprehensive microarchitectural adaptivity	2008	-0.5643860952444113	13.873533292257347	3767517
3768365	Arch	a new application-tuned processor architecture for high-performance reconfigurable computing	2009	-1.3312780285269072	13.430740195248655	3768392
3768462	EDA	enabling partial reconfiguration for coprocessors in mixed criticality multicore systems using pci express single-root i/o virtualization	2014	-0.7354054705507378	13.215012779317052	3768489
3768981	Arch	low-power branch prediction techniques for vliw architectures: a compiler-hints based approach	2005	-1.2718908728850458	14.072468489291134	3769008
3769340	Arch	minimal pipeline architecture - an alternative to superscalar architecture	1996	-0.7410379589714392	13.394343580177269	3769367
3769805	Arch	towards reconfigurable cache memory for a multithreaded processor.	2006	-0.7174657545347338	13.757591123450371	3769832
3770147	EDA	an algorithm for mapping loops onto coarse-grained reconfigurable architectures	2003	-1.2389466902388615	13.584677077860816	3770174
3771470	Arch	configuration cloning: exploiting regularity in dynamic dsp architectures	1999	-0.9548353238670506	13.70973743059914	3771497
3772207	EDA	multi-level dictionary used in code compression for embedded systems	2013	-1.265246595466182	13.550834886661875	3772234
3772620	EDA	code compression in arm embedded systems using multiple dictionaries	2012	-1.234173422300555	13.666844193037887	3772647
3772682	EDA	mptlsim: a simulator for x86 multicore processors	2009	-0.5170854493262775	13.224221150556259	3772709
3773265	Embedded	isolated network model based on cell for software radio system	2009	-0.7676540466653866	13.533813244151386	3773292
3775733	EDA	power-performance modeling on asymmetric multi-cores	2013	-0.5484585647050054	14.114002266794374	3775760
3776189	Embedded	static scheduling and software synthesis for dataflow graphs with symbolic model-checking	2007	-0.7011731080969245	13.721185655599056	3776216
3778387	EDA	variable partitioning and scheduling of multiple memory architectures for dsp	2002	-1.4060504961214066	13.577194857235892	3778414
3781616	EDA	integrated thermal analysis for processing in die-stacking memory	2016	-0.8586028300221855	13.898626366704967	3781643
3782217	Arch	evaluation of heterogeneous multicore cluster architectures designed for mobile computing	2018	-0.6153536487001269	13.491703385902555	3782244
3782266	Robotics	resource usage prediction for groups of dynamic image-processing tasks using markov modeling	2009	-0.7273762704317066	14.068736044386153	3782293
3783230	Arch	design methodology of the heterogeneous multi-core processor with the combination of parallelized multi-core simulator and common register file-based instruction set extension architecture	2013	-1.174616860400204	13.45426556231452	3783257
3783878	EDA	a table-based method for single-pass cache optimization	2008	-0.5135628906970029	13.360696206922245	3783905
3787602	EDA	input-driven reconfiguration for area and performance adaption of reconfigurable accelerators	2010	-1.2879182039625547	13.361669444362892	3787629
3788229	EDA	parallel distributed scalable runtime address generation scheme for a coarse grain reconfigurable computation and storage fabric	2014	-1.2036434066327872	13.574297679551892	3788256
3790951	Arch	investigating heterogeneous combination of functional units for a criticality-based low-power processor architecture	2004	-1.3784016614762653	14.044848623340894	3790978
3793864	EDA	neural network based memory access prediction support for soc dynamic reconfiguration	2006	-0.9834107808627459	13.696764787172256	3793891
3797148	Mobile	energy-optimized mapping of application to smartphone platform — a case study of mobile face recognition	2011	-0.6007477895872125	13.992901489334175	3797175
3797352	EDA	reconfigurable buffer structures for coarse-grained reconfigurable arrays	2015	-1.2410251124272023	13.399298319498355	3797379
3797753	EDA	cosi: a framework for the design of interconnection networks	2008	-1.082035086756457	13.261297781492903	3797780
3798720	EDA	a preliminary fault injection framework for evaluating multicore systems	2012	-0.6365877011590125	13.359719839880665	3798747
3800142	EDA	joint modulo scheduling and memory partitioning with multi-bank memory for high-level synthesis (abstract only)	2017	-0.599150428605605	13.408313115567047	3800169
3800568	EDA	an fpga task placement algorithm using reflected binary gray space filling curve	2014	-0.8318989817428949	13.941610185337948	3800595
3802610	Arch	an embedded co-processor architecture for energy-efficient stream computing	2014	-0.5860710587497738	13.692333034074082	3802637
3805290	EDA	efficient on-chip task scheduler and allocator for reconfigurable operating systems	2011	-1.2340665375071078	13.901201154098716	3805317
3806462	EDA	exact and approximate task assignment algorithms for pipelined software synthesis	2008	-1.2656675173806895	13.724754782482652	3806489
3807449	HPC	software fault tolerance for fpus via vectorization	2015	-0.7705001497229038	14.086753025923775	3807476
3808278	EDA	automatic architecture refinement techniques for customizing processing elements	2008	-1.1872893152440245	13.383705859146195	3808305
3808596	EDA	simulation of standard benchmarks in hardware implementations of l2 cache models in verilog hdl	2010	-0.9602361131527276	13.341077240947628	3808623
3809540	EDA	dictionary-based program compression on customizable processor architectures	2009	-1.1101763668528648	13.747892186882774	3809567
3810722	HPC	compiler driven data layout optimization for regular/irregular array access patterns	2008	-0.4998813578898893	14.025349966902244	3810749
3813627	EDA	region compression: a new scheme for memory energy minimization in embedded systems	1999	-1.108391591629006	13.832264675253105	3813654
3823112	PL	loop optimization with tradeoff between cycle count and code size for dsp applications	2004	-1.1069680307753338	13.294890220245795	3823139
3826091	EDA	finding optimal l1 cache configuration for embedded systems	2006	-1.2207286216478497	13.728783051586182	3826118
3827674	AI	multicore and fpga implementations of emotional-based agent architectures	2014	-0.938898157596888	13.417780909964767	3827701
3827994	HPC	on-chip cache algorithm design for multimedia soc	2005	-1.255409815604955	13.62464270422097	3828021
3834245	Arch	a case for a value-aware cache	2014	-0.6377131579314902	14.155561770565017	3834272
3837270	EDA	differentiated communication services for noc-based mpsocs	2014	-0.9797685865463168	13.89170056316972	3837297
3840599	Arch	exploring and predicting the effects of microarchitectural parameters and compiler optimizations on performance and energy	2012	-1.3469339401980651	13.423529148704965	3840626
3841890	EDA	automatic cache tuning for energy-efficiency using local regression modeling	2007	-0.8599834400848722	13.417711510083404	3841917
3842512	EDA	virtual floating-point units for low-power embedded processors	2012	-1.341107997438857	14.006774494846333	3842539
3844410	EDA	systemc-based design space exploration of a 3d graphics acceleration soc for consumer electronics	2007	-1.40011494656904	13.490713368988748	3844437
3845811	EDA	a static-placement, dynamic-issue framework for cgra loop accelerator	2017	-1.3782065963447054	13.664403893864154	3845838
3845856	Arch	plasticine: a reconfigurable architecture for parallel patterns	2017	-0.4973835031701008	13.212286417015333	3845883
3847304	Arch	latency-tolerant virtual cluster architecture for vliw dsp	2007	-0.7784382674740511	13.694516133884056	3847331
3847612	EDA	increasing efficiency of data-flow based middleware systems by adapting data generation	2013	-0.6811084357347963	14.03214329902719	3847639
3849220	EDA	static scheduling of periodic hardware tasks with precedence and deadline constraints on reconfigurable hardware devices	2011	-1.3413484827096729	14.030937462803125	3849247
3852877	EDA	compiler-based register name adjustment for low-power embedded processors	2003	-1.1708145171281927	13.916564668026805	3852904
3853015	Arch	architectural support for the orchestration of fine-grained multiprocessing for portable streaming applications	2009	-0.5590059076682601	13.373486740555967	3853042
3855352	Robotics	fast on-line real-time scheduling algorithm for reconfigurable computing	2005	-0.9278169599480884	13.456143226815277	3855379
3856375	Arch	efficient on-chip vector processing for multicore processors	2013	-0.7050922123902191	13.71460981566178	3856402
3857488	Vision	high-performance 3-1 interlock collapsing alu's	1994	-0.6742983479947678	13.621073466595965	3857515
3857815	EDA	multi-level on-chip memory hierarchy design for embedded chip multiprocessors	2006	-0.6857725340424253	13.967382190915155	3857842
3862035	EDA	an effective automatic memory allocation algorithm based on schedule length in a novel c to fpga compiler	2007	-0.5235483033598516	13.568363286343613	3862062
3863118	Arch	dynamic hardware reconfigurations: performance impact for mpeg2	2004	-1.3744663560436008	13.315864418353536	3863145
3864030	EDA	real-time loop scheduling with energy optimization via dvs and abb for multi-core embedded system	2007	-1.223928090306855	13.785390797561519	3864057
3869751	EDA	a hardware accelerator for javatm platforms on a 130-nm embedded processor core	2007	-1.313395449769506	13.739713808137374	3869778
3871942	EDA	performance benefits and power/energy savings of 28fol6xs-based system designs	1995	-0.639700347460598	13.428781907885337	3871969
3875529	Embedded	thread-parallel mpeg-2, mpeg-4 and h.264 video encoders for soc multi-processor architectures	2006	-1.2443419967818108	13.988272988365278	3875556
3875720	Arch	design and evaluation of high performance microprocessor with reconfigurable on-chip memory	2002	-0.6041037304682243	13.969782544272965	3875747
3880994	EDA	low energy data management for different on-chip memory levels in multi-context reconfigurable architectures	2003	-1.205251774323771	14.055961497523894	3881021
3881989	EDA	connect on the fly: enhancing and prototyping of cycle-reconfigurable modules	2016	-1.2354833063748307	13.525275863299472	3882016
3884053	Arch	exploiting ilp in page-based intelligent memory	1999	-0.6749296521182845	13.874084137465461	3884080
3884630	EDA	energy-efficient application mapping in fpga through computation in embedded memory blocks	2012	-1.360132303052336	13.299861852098047	3884657
3885120	EDA	partition based dynamic 2d hw multitasking management	2006	-0.6761581813639409	13.650695140740506	3885147
3885522	OS	variability-tolerant high-reliability multicore platforms	2012	-1.3978999865817157	14.098962262105145	3885549
3886303	Arch	ivy bridge server: a converged design	2015	-1.1400266659705212	13.723740980753892	3886330
3889012	Arch	an instruction set architecture based code compression scheme for embedded processors	2005	-1.2536009023535148	13.802238535173247	3889039
3889553	Arch	improving the scalability of high performance computer systems	2010	-1.305454472601293	13.97909978359534	3889580
3892928	EDA	cost-minimal pre-allocation of software tasks under real-time constraints	2011	-1.0646074804743684	13.67480368938339	3892955
3893848	Arch	an accurate architectural simulator for arm1136	2005	-0.4897304128454264	13.208709099524258	3893875
3893862	EDA	resource-efficient dynamic partial reconfiguration on fpgas for space instruments	2017	-1.2698354745511813	13.229555741534016	3893889
3894673	Embedded	the influence of parallel programming interfaces on multicore embedded systems	2015	-0.5784885905226994	13.516774037670505	3894700
3895466	Arch	accelerating board games through hardware/software codesign	2017	-0.9983394002377036	13.37741512053048	3895493
3896981	EDA	embedded system verification through constraint-based scheduling	2012	-1.3468605330756285	13.907438341178976	3897008
3897136	Arch	virtual power management simulation framework for computer systems	2013	-1.0043559329287384	13.512046662202273	3897163
3898976	Arch	implications of programmable general purpose processors for compression/encryption applications	2002	-0.8919263202043494	13.293517558782382	3899003
3899360	EDA	array placement for storage size reduction in embedded multimedia systems	1997	-1.081747503685089	14.12535993938401	3899387
3900420	EDA	samc: a code compression algorithm for embedded processors	1999	-1.1872069085480086	13.618842546648311	3900447
3902415	EDA	tessellating memory space for parallel access	2017	-0.8370439112362069	13.351122378866522	3902442
3904384	Arch	fsel - selective predicated execution for a configurable dsp core	2004	-0.6391348958809626	13.690976487424717	3904411
3906237	Embedded	hybrid real-time operating systems: deployment of critical freertos features on fpga	2016	-1.2449053332788966	13.611563151454227	3906264
3907798	Arch	remap: a reconfigurable architecture for chip multiprocessors	2011	-0.5170673736023502	13.762978530485704	3907825
3908521	EDA	configuration prefetch for single context reconfigurable coprocessors	1998	-1.1606977124340765	13.698410993453074	3908548
3908796	Arch	increasing microprocessor performance with tightly-coupled reconfigurable logic arrays	1998	-0.9902037680715616	13.83355363115991	3908823
3910574	Arch	potential of using a reconfigurable system on a superscalar core for ilp improvements	2014	-0.6643929356005434	13.849617336969265	3910601
3910932	Arch	legup-noc: high-level synthesis of loops with indirect addressing	2018	-1.2945220403934905	13.239620828125052	3910959
3912341	Arch	a general-purpose many-accelerator architecture based on dataflow graph clustering of applications	2014	-0.5963062042275135	13.721971793685734	3912368
3912387	EDA	an ilp formulation for task mapping and scheduling on multi-core architectures	2009	-1.2016045716502068	13.871943303825805	3912414
3912892	Arch	performance of dynamic instruction window resizing for a given power budget under dvfs control	2016	-1.2280429598292328	13.826354836587575	3912919
3915038	EDA	the acceleration of pipeline workloads under the fpga area and bandwidth constraints	2014	-0.6154388959131921	14.104555950105402	3915065
3915279	Arch	a cost effective reconfigurable memory for multimedia multithreading streaming architecture	2008	-0.8831810008291565	13.351293917084913	3915306
3918231	EDA	an efficient framework for dynamic reconfiguration of instruction-set customization	2009	-1.3177872298709483	13.351464443669155	3918258
3920111	Arch	energy-efficient specialization of functional units in a coarse-grained reconfigurable array	2011	-1.3644471257698378	13.391221582614698	3920138
3925758	EDA	accelerating low rank matrix completion on fpga	2017	-0.5490334858231803	13.40377084223132	3925785
3926556	Arch	code size reduction in heterogeneous-connectivity-based dsps using instruction set extensions	2005	-1.3845613964093384	13.250153011990216	3926583
3927143	EDA	cpcie: a compression-enabled pcie core for energy and performance optimization	2016	-1.0524752257963184	13.563588863728613	3927170
3928003	HPC	code compression in embedded processors using multi-dictionary and pattern blocks	2015	-1.2509722363265658	13.866492373695824	3928030
3929173	Embedded	adaptive allocation of software and hardware real-time tasks for fpga-based embedded systems	2006	-0.8233051327271642	13.615162847210534	3929200
3933386	Arch	efficient program control schemes for motion estimation specific processor	2011	-1.1785719277978854	13.72006459208202	3933413
3938222	Arch	haswell: the fourth-generation intel core processor	2014	-1.392329325552662	13.690543073409724	3938249
3938432	EDA	exploiting loop-level parallelism on multi-core architectures for the wimax physical layer	2008	-1.3672706034385254	13.609157402473965	3938459
3940595	HPC	unrolling-based loop mapping and scheduling	2008	-0.5212482146933263	13.437036790455284	3940622
3946029	Arch	enhancing the performance of 16-bit code using augmenting instructions	2003	-0.5799584662894207	13.962402800440076	3946056
3946653	EDA	minimizing code size via page selection optimization on partitioned memory architectures	2013	-0.8953892549608482	13.903133163180385	3946680
3947724	Arch	optimizing the data cache performance of a software mpeg-2 video decoder	1997	-0.7008373542845621	13.728023579518885	3947751
3951716	EDA	low cost task migration initiation in a heterogeneous mp-soc	2005	-0.8542441717583051	13.672048129481338	3951743
3952111	Arch	advanced branch predictors for soft processors	2014	-1.247087951691132	13.604654157004704	3952138
3952902	EDA	performance evaluation of a preloading model in dynamically reconfigurable processors	2006	-1.1313918750326768	13.77331768817183	3952929
3953369	HPC	an efficient evolutionary task scheduling/binding framework for reconfigurable systems	2016	-1.4218043663405753	13.888528076728571	3953396
3953565	EDA	an efficient and effective algorithm for online task placement with i/o communications in partially reconfigurable fpgas	2006	-0.7454218982520848	14.00393893828861	3953592
3953649	EDA	huffman-based code compression techniques for embedded processors	2010	-1.2144048515386217	13.868100890277406	3953676
3955471	Arch	dynamic co-operative intelligent memory	2008	-0.6639181338917954	13.671740502828165	3955498
3957142	HPC	computing in 3d	2015	-1.0102821603531196	13.852948611992039	3957169
3957314	Arch	performance scalability of adaptive processor architecture	2017	-0.6668195904221661	13.52964433212792	3957341
3960476	OS	a fine-grained power gating control on linux monitoring power consumption of processor functional units	2015	-1.0611930249937946	13.28662703055048	3960503
3960668	Arch	an analysis of a mesa instruction set using dynamic instruction frequencies	1982	-1.1708088783859834	13.288347495515012	3960695
3961304	Embedded	exploiting fpga-features during the emulation of a fast reactive embedded system	1999	-1.422907791177625	13.629855591440412	3961331
3961332	Embedded	a real-time software platform for the cell processor	2005	-0.6807855819317493	13.467083572698382	3961359
3962994	Arch	power-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture	2006	-0.9633480522217028	14.112375955088524	3963021
3964006	Embedded	component allocation optimization for heterogeneous cpu-gpu embedded systems	2014	-1.3258734409305348	13.68071689190428	3964033
3965803	Arch	array address translation for sdram-based video processing applications	2000	-1.1223501227639792	13.962940294798756	3965830
3965939	EDA	partial task assignment of task graphs under heterogeneous resource constraints	2003	-0.8766468848095389	13.387829830269675	3965966
3966674	EDA	an fpga task allocator with preliminary first-fit 2d packing algorithms	2011	-1.275621294081207	13.866593009608836	3966701
3967165	EDA	adaptive compression for instruction code of coarse grained reconfigurable architectures	2013	-1.1139835448848996	14.036832309740179	3967192
3968183	Embedded	accurate energy characterization of os services in embedded systems	2012	-1.1342584645482303	13.50202207694288	3968210
3968542	HPC	improving arbitration and buffer management techniques for self similar cubic network	2017	-0.9621601128918876	13.781517081395547	3968569
3974284	HPC	scheduling methodology for conditional execution of kernels onto multicontext reconfigurable architectures	2008	-0.9747600429756891	13.38537599031845	3974311
3975763	EDA	design of a decompressor engine on a sparc processor	2005	-1.1190231108838171	13.867179364399824	3975790
3976862	Arch	byte and modulo addressable parallel memory architecture for video coding	2004	-1.2324038121642775	13.783504117771841	3976889
3977157	Arch	tss: applying two-stage sampling in micro-architecture simulations	2009	-0.7656247055586366	13.375156181086162	3977184
3978076	EDA	resource constrained mapping of data flow graphs onto coarse-grained reconfigurable array	2010	-1.3860409276862546	13.588423313543757	3978103
3978824	HPC	mom: a matrix simd instruction set architecture for multimedia applications	1999	-0.8698096484533598	13.383357508563813	3978851
3983262	Arch	imposing coarse-grained reconfiguration to general purpose processors	2015	-0.8962650173482142	13.536491589353881	3983289
3985640	Arch	efficiently exploring architectural design spaces via predictive modeling	2006	-0.693343146036834	13.419481181050985	3985667
3985920	Arch	memory allocation for window-based image processing on multiple memory modules with simple addressing functions	2011	-0.7210036831922627	14.106728499077327	3985947
3988581	EDA	analytical exploration of power efficient data-reuse transformations on multimedia applications	2001	-1.1930096961312362	13.38891005245961	3988608
3989476	HPC	power, performance and area exploration for data memory assignment of multimedia applications	2004	-1.3645366747504328	13.745859194370384	3989503
3990447	EDA	task concurrency management methodology summary	2001	-0.8755033402503057	13.553418891651571	3990474
3990558	EDA	synthesis of pipelined memory access controllers for streamed data applications on fpga-based computing engines	2001	-0.9150731120760712	13.285289308183822	3990585
3991069	Embedded	online hybrid task scheduling in reconfigurable systems	2007	-1.2668738290097532	14.104749615999285	3991096
3991520	EDA	timing speculation-aware instruction set extension for resource-constrained embedded systems	2015	-1.2093774609994468	14.13146904399718	3991547
3992566	Arch	software pipelining of dataflow programs with dynamic constructs on multi-core processor	2014	-0.4646733474796668	13.208004576850165	3992593
3993428	EDA	prefetching for improved bus wrapper performance in cores	2002	-1.1273920299277524	13.490973088096947	3993455
3997134	EDA	evocaches: application-specific adaptation of cache mappings	2009	-1.1379931144999138	13.602265057813034	3997161
3997534	SE	enhancing model-based architecture optimization with monitored system runs	2015	-0.8614205177565025	13.970444391489297	3997561
3997742	Embedded	periodic real-time scheduling for fpga computers	2005	-0.7357173069995396	14.01762675641056	3997769
3998546	Robotics	a decompression core for powerpc	1998	-0.9231203375866548	13.650544228138134	3998573
4005219	EDA	mrts: run-time system for reconfigurable processors with multi-grained instruction-set extensions	2011	-0.7443985417032021	13.328725507162586	4005246
4007197	Embedded	wcet centric data allocation to scratchpad memory	2005	-0.9748987079773372	13.993566403705136	4007224
4008432	EDA	cached-code compression for energy minimization in embedded processors	2001	-0.9804415712884486	13.647869013954056	4008459
4008582	Arch	toward to utilize the heterogeneous multiple processors of the chip multiprocessor architecture	2007	-0.6367691269908172	13.488559888759198	4008609
4013202	SE	metrics for energy-aware software optimisation	2017	-1.0528847557344083	13.48785669119548	4013229
4015345	EDA	context saving and restoring for multitasking in reconfigurable systems	2005	-1.0411456860646109	13.675506507274756	4015372
4017034	Arch	microkernel hypervisor for a hybrid arm-fpga platform	2013	-0.8603731511704135	13.397911556015716	4017061
4017762	Embedded	bpe acceleration technique for s/w update for mobile phones	2010	-1.0709802066497702	13.584212875953783	4017789
4018923	EDA	resource sharing of pipelined custom hardware extension for energy-efficient application-specific instruction set processor design	2009	-1.2796393749501562	13.592896726977484	4018950
4022330	Embedded	a hardware/software kernel for system on chip designs	2004	-0.6169687060745224	13.352200368728562	4022357
4022342	EDA	block cache for embedded systems	2008	-0.8274643371175687	13.852180935648805	4022369
4022854	Arch	avoiding data conversions in embedded media processors	2005	-0.5286790157366317	13.620934588898379	4022881
4023972	Arch	energy-efficient hardware acceleration through computing in the memory	2014	-0.6499126202246099	13.720541703544438	4023999
4028959	HPC	nocvision: a network-on-chip dynamic visualization solution	2015	-1.2158953330044455	13.359861603834863	4028986
4031377	Arch	dynamic coarse grained reconfigurable architectures	2010	-0.852911324045343	13.30568248369225	4031404
4034853	Arch	a 142mops/mw integrated programmable array accelerator for smart visual processing	2017	-1.0711013904708775	13.309604821152801	4034880
4036623	Arch	fpu speedup estimation for task placement optimization on asymmetric multicore designs	2015	-0.6490891122114832	13.828070023892328	4036650
4042757	Embedded	buffer minimization for rate-optimal scheduling of synchronous dataflow graphs on multicore systems	2016	-0.8773789465010602	13.95946101672673	4042784
4043654	EDA	empirically derived abstractions in uncore power modeling for a server-class processor chip	2014	-1.418447549657515	13.727201114921598	4043681
4044348	EDA	applications of heterogeneous computing in hardware/software co-scheduling	2007	-1.2971840258950151	13.40867351446742	4044375
4047401	Arch	implementing dynamic implied addressing mode for multi-output instructions	2010	-1.2589853000021822	13.48848720544897	4047428
4048887	Arch	code density and energy efficiency of exposed datapath architectures	2015	-0.9321002320049178	13.758840576244113	4048914
4050649	Arch	synthesis of communication mechanisms for multi-tile systems based on heterogeneous multi-processor system-on-chips	2009	-1.0921933296420765	13.345385172678526	4050676
4050854	EDA	automatic generation of maps of memory accesses for energy-aware memory management	2009	-1.419885013191595	13.711562928880308	4050881
4053825	PL	bitwidth analysis with application to silicon compilation	2000	-0.9529216675897892	13.643454626224038	4053852
4053878	EDA	efficient assignment algorithm for mapping multidimensional signals into the physical memory	2008	-1.3306293625467007	13.560893264922967	4053905
4055045	EDA	an algorithmic approach by heuristics to dynamical reconfiguration of logic resources on reconfigurable fpgas	2004	-1.0062512564197372	13.875733434826872	4055072
4055164	EDA	modelling communication overhead for accessing local memories in hardware accelerators	2013	-0.6864472007147329	13.59394679856415	4055191
4057003	HPC	the investigation of the armv7 and intel haswell architectures suitability for performance and energy-aware computing	2017	-0.7272823491372092	14.131443804467395	4057030
4059810	EDA	optimal reconfiguration sequence management	2003	-1.3307579379919692	14.034919315223467	4059837
4060233	Arch	reducing code size with run-time decompression	2000	-0.8311344196710618	13.70250316437334	4060260
4060275	EDA	software/hardware co-scheduling for reconfigurable computing systems	2007	-1.3200186562618723	13.514606790275122	4060302
4061095	EDA	2d defragmentation heuristics for hardware multitasking on reconfigurable devices	2006	-0.7290227019968647	14.068504102035982	4061122
4061189	Embedded	optimized use of parallel programming interfaces in multithreaded embedded architectures	2015	-0.5432559603291133	13.48621886859844	4061216
4061776	Arch	hardware managers with file system support for faster dynamic partial reconfiguration	2014	-1.1844842389789332	13.357054374118455	4061803
4062078	Arch	online bandwidth reduction using dynamic partial reconfiguration	2016	-0.9222798978913792	13.337313151926544	4062105
4063461	Arch	optimal pipeline depth with pipeline stage unification adoption	2007	-1.107884397810786	14.158411715471717	4063488
4063472	HPC	communication models in networks-on-chip	2007	-0.8850104927070935	13.546182691358357	4063499
4065135	Arch	register spilling via transformed interference equations for pac dsp architecture	2014	-0.9858614889891556	13.445827904084606	4065162
4066870	Arch	a challenge for an efficient ami-based cache system on fpga soft processors	2015	-1.2531046712664764	13.961719517385758	4066897
4068354	EDA	understanding the power-performance tradeoff through pareto analysis of live performance data	2014	-1.3560851858521978	13.453695538852394	4068381
4069041	EDA	scalability evaluation of an fpga-based multi-core architecture with hardware-enforced domain partitioning	2014	-0.4972454385338512	13.512319966796115	4069068
4074269	Embedded	automatic synthesis of multiprocessor systems from parallel programs under preemptive scheduling	2008	-1.2658396533540943	13.842705159617651	4074296
4074334	Arch	bit section instruction set extension of arm for embedded applications	2002	-1.1604244968389965	13.376321323856304	4074361
4075831	ML	task variants with different scratchpad memory consumption in multi-task environments	2016	-0.8079423015306059	13.927715943619134	4075858
4076271	Arch	ft-matrix: a coordination-aware architecture for signal processing	2014	-0.8642951916326858	13.372947337191725	4076298
4076396	EDA	an ilp-based dma data transmission optimization algorithm for mpsoc	2014	-1.0185404652045151	13.744900999500985	4076423
4076870	EDA	co-simulation framework for networked multi-core chips with interleaving discrete event simulation tools	2015	-1.2192546747511877	13.27589318779333	4076897
4078253	HPC	trends and challenges in operating systems - from parallel computing to cloud computing	2012	-0.7083382324221454	13.654827833628573	4078280
4078290	Metrics	analyzing composability of applications on mpsoc platforms	2008	-0.609304498016999	13.822894674685529	4078317
4078394	Embedded	flash memory-based storage device for mobile embedded applications	2007	-0.969085911162112	14.151563482095273	4078421
4078630	Arch	blurring the lines between memory and computation	2017	-1.2254531630837355	13.670936792903852	4078657
4078682	Arch	a reconfigurable heterogeneous multicore with a homogeneous isa	2016	-0.9151552276186872	13.991776908325729	4078709
4079855	EDA	code generation for a novel sta architecture by using post-processing backend	2010	-0.905421333590746	13.433755414320574	4079882
4081032	Embedded	a formal model for performance and energy evaluation of embedded systems	2011	-0.6996473736315321	13.554347049381446	4081059
4081911	EDA	power aware sid-based simulator for embedded multicore dsp subsystems	2010	-0.7322571796405901	13.3564990891802	4081938
4083752	EDA	compiling for power with scalapipe	2013	-1.0056114291777591	13.554330503185634	4083779
4085013	HPC	rson: an inter/intra-chip silicon photonic network for rack-scale computing systems	2018	-0.4774625858123636	13.363810695875001	4085040
4085541	EDA	clustered multi-dictionary code compression method for portable medical electronic systems	2017	-1.2396021931911498	13.89800393910324	4085568
4086226	PL	efficient dynamic voltage/frequency scaling through algorithmic loop transformation	2009	-0.7619964232472252	13.913194033695474	4086253
4087942	EDA	mpack: global memory optimization for stream applications in high-level synthesis	2014	-1.2449183693231858	13.354657546744544	4087969
4088716	Arch	introduction to special section on probabilistic embedded computing	2013	-1.199218594873346	13.462953839161887	4088743
4088895	EDA	synthesis of partitioned shared memory architectures for energy-sufficient multi-processor soc	2004	-0.4946848472220483	13.756997963252275	4088922
4092951	EDA	kernel sharing on reconfigurable multiprocessor systems	2008	-0.7384848679636237	13.93263949573966	4092978
4093457	Arch	improving code density of embedded software using a 2-level dictionary code compression architecture	2008	-1.151175773565023	13.86527934199048	4093484
4096466	EDA	high-level synthesis with simd units	2002	-1.2817351273624351	13.373408635028868	4096493
4096643	EDA	exploiting data-level parallelism for energy-efficient implementation of ldpc decoders and dct on an fpga	2011	-1.2251444671646154	13.785219976872435	4096670
4098552	HPC	analyzing the energy consumption of the storage data path	2016	-0.7068419300310907	13.689300635198979	4098579
4099623	EDA	approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications	2018	-1.0576166778029568	13.417531196295949	4099650
4101291	Arch	efficient resource management during instruction scheduling for the epic architecture	2003	-0.6199191416280556	13.2612668135797	4101318
4102057	Embedded	rocket queue: new data sorting architecture for real-time systems	2017	-0.6204830650223186	13.93355217052571	4102084
