============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/work/anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     DELL
   Run Date =   Sun Jul  7 22:13:25 2024

   Run on =     DESKTOP-JE5465V
============================================================
RUN-1002 : start command "open_project fpga.prj"
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wizz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wizz_0.v(86)
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_1.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_1.v(72)
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_0.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_2.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_2.v(65)
HDL-1007 : analyze verilog file ../../ADC_get_module.v
HDL-1007 : analyze verilog file ../../SPI_slave_module.v
HDL-1007 : analyze verilog file ../../ad_delay_module.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../f_div10_module.v
HDL-1007 : analyze verilog file ../../fifo_module.v
HDL-1007 : analyze verilog file ../../mux2_module.v
HDL-1007 : analyze verilog file ../../top_module.v
HDL-5007 WARNING: redeclaration of ANSI port 'PULSE_G' is not allowed in ../../top_module.v(83)
HDL-1007 : analyze verilog file ../../transfer_module.v
HDL-1007 : analyze verilog file ../../DA_module.v
HDL-1007 : analyze verilog file ../../DA_top_module.v
HDL-1007 : analyze verilog file ../../get_fre.v
HDL-1007 : analyze verilog file ../../pulse.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/fpga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/fpga_gate.db" in  1.433297s wall, 1.328125s user + 0.078125s system = 1.406250s CPU (98.1%)

RUN-1004 : used memory is 293 MB, reserved memory is 268 MB, peak memory is 299 MB
RUN-1002 : start command "read_sdc -ip FIFO ../../al_ip/FIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 137438953472"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 6004364279808"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top_module
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net ad_delay/clk_20b is clkc2 of pll ad_delay/instance_name_my/pll_inst.
SYN-4019 : Net fx_clk_dup_1 is refclk of pll ad_delay/instance_name_my/pll_inst.
SYN-4027 : Net dac/u_rom_256x8b/clka is clkc0 of pll dac/instance_name_da/pll_inst.
SYN-4019 : Net dac/u_da_wave_send/clk is refclk of pll dac/instance_name_da/pll_inst.
SYN-4027 : Net fifo/fifo_generator_0_u/clkr is clkc0 of pll pll_clk/pll_inst.
SYN-4027 : Net dac/u_da_wave_send/clk is clkc1 of pll pll_clk/pll_inst.
SYN-4027 : Net ad1_clk_dup_1 is clkc2 of pll pll_clk/pll_inst.
SYN-4027 : Net clk_30m is clkc3 of pll pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll pll_clk/pll_inst.
SYN-4024 : Net "ad0_clk_dup_1" drives clk pins.
SYN-4024 : Net "csget/mcu_write_start_n" drives clk pins.
SYN-4024 : Net "PULSE_G_dup_1" drives clk pins.
SYN-4024 : Net "f_div2/clk" drives clk pins.
SYN-4025 : Tag rtl::Net PULSE_G_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad0_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad1_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad_delay/clk_20b as clock net
SYN-4025 : Tag rtl::Net clk_30m as clock net
SYN-4025 : Tag rtl::Net csget/mcu_write_start_n as clock net
SYN-4025 : Tag rtl::Net dac/u_da_wave_send/clk as clock net
SYN-4025 : Tag rtl::Net dac/u_rom_256x8b/clka as clock net
SYN-4025 : Tag rtl::Net f_div2/clk as clock net
SYN-4025 : Tag rtl::Net fifo/fifo_generator_0_u/clkr as clock net
SYN-4025 : Tag rtl::Net fx_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net ad0_clk_dup_1 to drive 77 clock pins.
SYN-4015 : Create BUFG instance for clk Net csget/mcu_write_start_n to drive 74 clock pins.
SYN-4015 : Create BUFG instance for clk Net PULSE_G_dup_1 to drive 56 clock pins.
SYN-4015 : Create BUFG instance for clk Net f_div2/clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 6098 instances
RUN-0007 : 2366 luts, 1106 seqs, 1686 mslices, 884 lslices, 30 pads, 9 brams, 7 dsps
RUN-1001 : There are total 8612 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 6036 nets have 2 pins
RUN-1001 : 2395 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 91 nets have [21 - 99] pins
RUN-1001 : 35 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     985     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     121     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |   4   |     8      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 15
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6096 instances, 2366 luts, 1106 seqs, 2570 slices, 145 macros(2570 instances: 1686 mslices 884 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 32780, tnet num: 8610, tinst num: 6096, tnode num: 36594, tedge num: 57101.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.657341s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (99.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.12219e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6096.
PHY-3001 : End clustering;  0.000055s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.29109e+06, overlap = 214.219
PHY-3002 : Step(2): len = 1.16073e+06, overlap = 314.5
PHY-3002 : Step(3): len = 670337, overlap = 560.375
PHY-3002 : Step(4): len = 614780, overlap = 621.688
PHY-3002 : Step(5): len = 403493, overlap = 712.812
PHY-3002 : Step(6): len = 388735, overlap = 735.156
PHY-3002 : Step(7): len = 318455, overlap = 748.062
PHY-3002 : Step(8): len = 300367, overlap = 768.312
PHY-3002 : Step(9): len = 262009, overlap = 807.375
PHY-3002 : Step(10): len = 244168, overlap = 876.781
PHY-3002 : Step(11): len = 220526, overlap = 928.469
PHY-3002 : Step(12): len = 202071, overlap = 968.25
PHY-3002 : Step(13): len = 188920, overlap = 996.125
PHY-3002 : Step(14): len = 177732, overlap = 1003.25
PHY-3002 : Step(15): len = 171373, overlap = 1015.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.73609e-06
PHY-3002 : Step(16): len = 205898, overlap = 863.938
PHY-3002 : Step(17): len = 238410, overlap = 787.562
PHY-3002 : Step(18): len = 234829, overlap = 725.031
PHY-3002 : Step(19): len = 244856, overlap = 674.781
PHY-3002 : Step(20): len = 239588, overlap = 555.406
PHY-3002 : Step(21): len = 237858, overlap = 527.562
PHY-3002 : Step(22): len = 228309, overlap = 438.688
PHY-3002 : Step(23): len = 225250, overlap = 406.344
PHY-3002 : Step(24): len = 216479, overlap = 407.062
PHY-3002 : Step(25): len = 214697, overlap = 403.062
PHY-3002 : Step(26): len = 214223, overlap = 390.375
PHY-3002 : Step(27): len = 210503, overlap = 361.031
PHY-3002 : Step(28): len = 211129, overlap = 319.438
PHY-3002 : Step(29): len = 212402, overlap = 311.5
PHY-3002 : Step(30): len = 209368, overlap = 308.688
PHY-3002 : Step(31): len = 208630, overlap = 299.938
PHY-3002 : Step(32): len = 206973, overlap = 296.781
PHY-3002 : Step(33): len = 205113, overlap = 265.844
PHY-3002 : Step(34): len = 203716, overlap = 252.812
PHY-3002 : Step(35): len = 203152, overlap = 238.062
PHY-3002 : Step(36): len = 202532, overlap = 220.375
PHY-3002 : Step(37): len = 202065, overlap = 211.656
PHY-3002 : Step(38): len = 200620, overlap = 205.719
PHY-3002 : Step(39): len = 200620, overlap = 207.094
PHY-3002 : Step(40): len = 200077, overlap = 200.688
PHY-3002 : Step(41): len = 200296, overlap = 185.312
PHY-3002 : Step(42): len = 200782, overlap = 175.719
PHY-3002 : Step(43): len = 200216, overlap = 163.781
PHY-3002 : Step(44): len = 200228, overlap = 160.312
PHY-3002 : Step(45): len = 200255, overlap = 177.844
PHY-3002 : Step(46): len = 198745, overlap = 182.625
PHY-3002 : Step(47): len = 198226, overlap = 187.469
PHY-3002 : Step(48): len = 196522, overlap = 194.75
PHY-3002 : Step(49): len = 196060, overlap = 196.062
PHY-3002 : Step(50): len = 195867, overlap = 212.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.47218e-06
PHY-3002 : Step(51): len = 194958, overlap = 191.156
PHY-3002 : Step(52): len = 195263, overlap = 191.156
PHY-3002 : Step(53): len = 195426, overlap = 190.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.09444e-05
PHY-3002 : Step(54): len = 205974, overlap = 150.906
PHY-3002 : Step(55): len = 207317, overlap = 143.875
PHY-3002 : Step(56): len = 209728, overlap = 152.656
PHY-3002 : Step(57): len = 211298, overlap = 156.625
PHY-3002 : Step(58): len = 219514, overlap = 136.156
PHY-3002 : Step(59): len = 226653, overlap = 116.656
PHY-3002 : Step(60): len = 233240, overlap = 91.3438
PHY-3002 : Step(61): len = 238087, overlap = 61.9375
PHY-3002 : Step(62): len = 243776, overlap = 43.4062
PHY-3002 : Step(63): len = 245521, overlap = 31.9062
PHY-3002 : Step(64): len = 242429, overlap = 44.3438
PHY-3002 : Step(65): len = 241160, overlap = 44.2188
PHY-3002 : Step(66): len = 241446, overlap = 41.75
PHY-3002 : Step(67): len = 240824, overlap = 34.6875
PHY-3002 : Step(68): len = 241013, overlap = 30
PHY-3002 : Step(69): len = 240191, overlap = 29.875
PHY-3002 : Step(70): len = 238658, overlap = 43.875
PHY-3002 : Step(71): len = 236632, overlap = 55.1562
PHY-3002 : Step(72): len = 236639, overlap = 55.1875
PHY-3002 : Step(73): len = 236523, overlap = 50.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.18887e-05
PHY-3002 : Step(74): len = 237936, overlap = 37.0938
PHY-3002 : Step(75): len = 238178, overlap = 37.1562
PHY-3002 : Step(76): len = 241240, overlap = 30.1562
PHY-3002 : Step(77): len = 244016, overlap = 32.2812
PHY-3002 : Step(78): len = 248906, overlap = 27.3125
PHY-3002 : Step(79): len = 252500, overlap = 29.625
PHY-3002 : Step(80): len = 253301, overlap = 26.8125
PHY-3002 : Step(81): len = 253804, overlap = 26.4375
PHY-3002 : Step(82): len = 254050, overlap = 24.125
PHY-3002 : Step(83): len = 254303, overlap = 28.5312
PHY-3002 : Step(84): len = 253507, overlap = 43.1562
PHY-3002 : Step(85): len = 254596, overlap = 33.375
PHY-3002 : Step(86): len = 254001, overlap = 39.75
PHY-3002 : Step(87): len = 254802, overlap = 38.5
PHY-3002 : Step(88): len = 254922, overlap = 36.3125
PHY-3002 : Step(89): len = 254503, overlap = 25.875
PHY-3002 : Step(90): len = 253878, overlap = 29.7812
PHY-3002 : Step(91): len = 254364, overlap = 27.2812
PHY-3002 : Step(92): len = 253318, overlap = 27.2812
PHY-3002 : Step(93): len = 253646, overlap = 27.3438
PHY-3002 : Step(94): len = 253470, overlap = 25.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.37774e-05
PHY-3002 : Step(95): len = 254159, overlap = 27.3125
PHY-3002 : Step(96): len = 254409, overlap = 25.0625
PHY-3002 : Step(97): len = 255117, overlap = 29.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44292e-05
PHY-3002 : Step(98): len = 255167, overlap = 24.625
PHY-3002 : Step(99): len = 255420, overlap = 24.625
PHY-3002 : Step(100): len = 261250, overlap = 32.9062
PHY-3002 : Step(101): len = 270559, overlap = 30.0625
PHY-3002 : Step(102): len = 272400, overlap = 16.1875
PHY-3002 : Step(103): len = 272822, overlap = 20.9688
PHY-3002 : Step(104): len = 273407, overlap = 23.1875
PHY-3002 : Step(105): len = 275372, overlap = 18.625
PHY-3002 : Step(106): len = 274483, overlap = 17.75
PHY-3002 : Step(107): len = 274291, overlap = 19.7812
PHY-3002 : Step(108): len = 273292, overlap = 24.2188
PHY-3002 : Step(109): len = 273652, overlap = 26.4688
PHY-3002 : Step(110): len = 273982, overlap = 28.6875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000135072
PHY-3002 : Step(111): len = 273734, overlap = 21.9688
PHY-3002 : Step(112): len = 273935, overlap = 19.7188
PHY-3002 : Step(113): len = 274216, overlap = 19.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011211s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8612.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 471088, over cnt = 1950(5%), over = 8082, worst = 22
PHY-1001 : End global iterations;  0.628304s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (129.3%)

PHY-1001 : Congestion index: top1 = 89.16, top5 = 63.52, top10 = 52.43, top15 = 46.42.
PHY-3001 : End congestion estimation;  0.766811s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (120.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.190865s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.68242e-06
PHY-3002 : Step(114): len = 266020, overlap = 37.9688
PHY-3002 : Step(115): len = 266539, overlap = 34.0625
PHY-3002 : Step(116): len = 253535, overlap = 78.3125
PHY-3002 : Step(117): len = 250953, overlap = 89.7812
PHY-3002 : Step(118): len = 237755, overlap = 81.2188
PHY-3002 : Step(119): len = 236721, overlap = 75.6875
PHY-3002 : Step(120): len = 233722, overlap = 74.3125
PHY-3002 : Step(121): len = 233465, overlap = 74.0625
PHY-3002 : Step(122): len = 233112, overlap = 78.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.36484e-06
PHY-3002 : Step(123): len = 231468, overlap = 80.0312
PHY-3002 : Step(124): len = 231363, overlap = 80.125
PHY-3002 : Step(125): len = 231199, overlap = 78.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.47297e-05
PHY-3002 : Step(126): len = 237720, overlap = 51.25
PHY-3002 : Step(127): len = 237720, overlap = 51.25
PHY-3002 : Step(128): len = 237871, overlap = 50.5938
PHY-3002 : Step(129): len = 238106, overlap = 48.3125
PHY-3002 : Step(130): len = 238565, overlap = 46.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 332/8612.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 401992, over cnt = 1747(4%), over = 7700, worst = 30
PHY-1001 : End global iterations;  0.572042s wall, 0.828125s user + 0.046875s system = 0.875000s CPU (153.0%)

PHY-1001 : Congestion index: top1 = 81.53, top5 = 64.41, top10 = 54.47, top15 = 47.70.
PHY-3001 : End congestion estimation;  0.710674s wall, 0.937500s user + 0.046875s system = 0.984375s CPU (138.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.190272s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.64879e-05
PHY-3002 : Step(131): len = 237082, overlap = 196.781
PHY-3002 : Step(132): len = 237129, overlap = 193.312
PHY-3002 : Step(133): len = 237611, overlap = 182.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.29757e-05
PHY-3002 : Step(134): len = 239404, overlap = 152.125
PHY-3002 : Step(135): len = 240082, overlap = 152.25
PHY-3002 : Step(136): len = 240718, overlap = 147.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.78535e-05
PHY-3002 : Step(137): len = 249603, overlap = 124.25
PHY-3002 : Step(138): len = 250605, overlap = 114.438
PHY-3002 : Step(139): len = 259205, overlap = 102.375
PHY-3002 : Step(140): len = 264229, overlap = 92.0625
PHY-3002 : Step(141): len = 265040, overlap = 94.4062
PHY-3002 : Step(142): len = 263377, overlap = 97.3125
PHY-3002 : Step(143): len = 263334, overlap = 97.0312
PHY-3002 : Step(144): len = 261217, overlap = 95.9375
PHY-3002 : Step(145): len = 260474, overlap = 96.8125
PHY-3002 : Step(146): len = 260651, overlap = 91.3438
PHY-3002 : Step(147): len = 260713, overlap = 91.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000115707
PHY-3002 : Step(148): len = 267583, overlap = 86.9688
PHY-3002 : Step(149): len = 268767, overlap = 86.5
PHY-3002 : Step(150): len = 277054, overlap = 80.1875
PHY-3002 : Step(151): len = 283983, overlap = 75.25
PHY-3002 : Step(152): len = 278534, overlap = 74.9062
PHY-3002 : Step(153): len = 275199, overlap = 76.0312
PHY-3002 : Step(154): len = 275192, overlap = 72
PHY-3002 : Step(155): len = 275397, overlap = 71.375
PHY-3002 : Step(156): len = 277414, overlap = 74.1562
PHY-3002 : Step(157): len = 280185, overlap = 69.2188
PHY-3002 : Step(158): len = 283471, overlap = 59.1562
PHY-3002 : Step(159): len = 285011, overlap = 47.75
PHY-3002 : Step(160): len = 284706, overlap = 47.5938
PHY-3002 : Step(161): len = 284706, overlap = 47.5938
PHY-3002 : Step(162): len = 283973, overlap = 47.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000231414
PHY-3002 : Step(163): len = 287403, overlap = 54.5
PHY-3002 : Step(164): len = 291768, overlap = 53.0312
PHY-3002 : Step(165): len = 297439, overlap = 52.2812
PHY-3002 : Step(166): len = 300434, overlap = 46.5312
PHY-3002 : Step(167): len = 304152, overlap = 40.2188
PHY-3002 : Step(168): len = 307964, overlap = 41.5312
PHY-3002 : Step(169): len = 309848, overlap = 39
PHY-3002 : Step(170): len = 308604, overlap = 42.5625
PHY-3002 : Step(171): len = 305783, overlap = 45
PHY-3002 : Step(172): len = 303995, overlap = 49.1562
PHY-3002 : Step(173): len = 303190, overlap = 45.8125
PHY-3002 : Step(174): len = 302730, overlap = 45.5938
PHY-3002 : Step(175): len = 302630, overlap = 44.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000462828
PHY-3002 : Step(176): len = 305130, overlap = 45.6562
PHY-3002 : Step(177): len = 309251, overlap = 45.0312
PHY-3002 : Step(178): len = 314899, overlap = 41.5312
PHY-3002 : Step(179): len = 319388, overlap = 40.5312
PHY-3002 : Step(180): len = 321857, overlap = 40.25
PHY-3002 : Step(181): len = 323641, overlap = 36.7188
PHY-3002 : Step(182): len = 324209, overlap = 41.9062
PHY-3002 : Step(183): len = 323490, overlap = 38.375
PHY-3002 : Step(184): len = 322829, overlap = 41.1562
PHY-3002 : Step(185): len = 322391, overlap = 40.7812
PHY-3002 : Step(186): len = 322152, overlap = 40.2812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000899328
PHY-3002 : Step(187): len = 323598, overlap = 38.0312
PHY-3002 : Step(188): len = 325853, overlap = 37.5
PHY-3002 : Step(189): len = 327745, overlap = 37.2188
PHY-3002 : Step(190): len = 330991, overlap = 36.0312
PHY-3002 : Step(191): len = 333517, overlap = 35.2188
PHY-3002 : Step(192): len = 335385, overlap = 33.5625
PHY-3002 : Step(193): len = 335823, overlap = 32.5312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00179866
PHY-3002 : Step(194): len = 336635, overlap = 32.625
PHY-3002 : Step(195): len = 341882, overlap = 35.1562
PHY-3002 : Step(196): len = 348143, overlap = 31.9688
PHY-3002 : Step(197): len = 350352, overlap = 29.5625
PHY-3002 : Step(198): len = 350613, overlap = 29.3438
PHY-3002 : Step(199): len = 350484, overlap = 29.5938
PHY-3002 : Step(200): len = 350378, overlap = 27.9062
PHY-3002 : Step(201): len = 350253, overlap = 28.1562
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00319388
PHY-3002 : Step(202): len = 350804, overlap = 27.9062
PHY-3002 : Step(203): len = 352352, overlap = 27.4375
PHY-3002 : Step(204): len = 353814, overlap = 27.375
PHY-3002 : Step(205): len = 355138, overlap = 26.7812
PHY-3002 : Step(206): len = 356755, overlap = 26.875
PHY-3002 : Step(207): len = 358034, overlap = 24.625
PHY-3002 : Step(208): len = 359580, overlap = 24.9062
PHY-3002 : Step(209): len = 360598, overlap = 22.9688
PHY-3002 : Step(210): len = 362181, overlap = 24.2812
PHY-3002 : Step(211): len = 363758, overlap = 25.1875
PHY-3002 : Step(212): len = 365342, overlap = 24.625
PHY-3002 : Step(213): len = 367672, overlap = 24.4375
PHY-3002 : Step(214): len = 369122, overlap = 24.0312
PHY-3002 : Step(215): len = 370418, overlap = 23.6562
PHY-3002 : Step(216): len = 372400, overlap = 23.7812
PHY-3002 : Step(217): len = 373926, overlap = 25.125
PHY-3002 : Step(218): len = 374289, overlap = 25
PHY-3002 : Step(219): len = 374182, overlap = 25.0625
PHY-3002 : Step(220): len = 374117, overlap = 25.7188
PHY-3002 : Step(221): len = 374041, overlap = 27.0312
PHY-3002 : Step(222): len = 374016, overlap = 24.7812
PHY-3002 : Step(223): len = 373813, overlap = 24.7188
PHY-3002 : Step(224): len = 373694, overlap = 25.1875
PHY-3002 : Step(225): len = 373738, overlap = 25.0625
PHY-3002 : Step(226): len = 373716, overlap = 24.8125
PHY-3002 : Step(227): len = 373701, overlap = 27.6562
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00578813
PHY-3002 : Step(228): len = 374032, overlap = 27.5312
PHY-3002 : Step(229): len = 375220, overlap = 27.6562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 32780, tnet num: 8610, tinst num: 6096, tnode num: 36594, tedge num: 57101.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 220.34 peak overflow 2.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 46/8612.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 612952, over cnt = 1971(5%), over = 6923, worst = 17
PHY-1001 : End global iterations;  0.663273s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (136.6%)

PHY-1001 : Congestion index: top1 = 64.46, top5 = 53.01, top10 = 46.62, top15 = 42.63.
PHY-1001 : End incremental global routing;  0.793783s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (129.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.214884s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.127664s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (120.5%)

OPT-1001 : Current memory(MB): used = 434, reserve = 413, peak = 438.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7022/8612.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 612952, over cnt = 1971(5%), over = 6923, worst = 17
PHY-1002 : len = 639072, over cnt = 1302(3%), over = 3657, worst = 16
PHY-1002 : len = 655944, over cnt = 522(1%), over = 1349, worst = 13
PHY-1002 : len = 664424, over cnt = 197(0%), over = 436, worst = 11
PHY-1002 : len = 665888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.811905s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (140.5%)

PHY-1001 : Congestion index: top1 = 50.75, top5 = 43.43, top10 = 39.70, top15 = 37.10.
OPT-1001 : End congestion update;  0.943922s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (135.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.211610s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (96.0%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.155633s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (128.4%)

OPT-1001 : Current memory(MB): used = 438, reserve = 418, peak = 438.
OPT-1001 : End physical optimization;  2.923557s wall, 3.468750s user + 0.000000s system = 3.468750s CPU (118.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2366 LUT to BLE ...
SYN-4008 : Packed 2366 LUT and 269 SEQ to BLE.
SYN-4003 : Packing 837 remaining SEQ's ...
SYN-4005 : Packed 329 SEQ with LUT/SLICE
SYN-4006 : 1805 single LUT's are left
SYN-4006 : 508 single SEQ's are left
SYN-4011 : Packing model "top_module" (AL_USER_NORMAL) with 2874/5592 primitive instances ...
PHY-3001 : End packing;  0.163653s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (105.0%)

PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 4133 instances
RUN-1001 : 2038 mslices, 2039 lslices, 30 pads, 9 brams, 7 dsps
RUN-1001 : There are total 8361 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5803 nets have 2 pins
RUN-1001 : 2379 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 92 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
PHY-3001 : design contains 4131 instances, 4077 slices, 145 macros(2570 instances: 1686 mslices 884 lslices)
PHY-3001 : Cell area utilization is 48%
PHY-3001 : After packing: Len = 376774, Over = 74.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5453/8361.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 655064, over cnt = 530(1%), over = 687, worst = 4
PHY-1002 : len = 656344, over cnt = 340(0%), over = 406, worst = 4
PHY-1002 : len = 658688, over cnt = 169(0%), over = 193, worst = 3
PHY-1002 : len = 659360, over cnt = 98(0%), over = 107, worst = 3
PHY-1002 : len = 660168, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.640766s wall, 0.671875s user + 0.046875s system = 0.718750s CPU (112.2%)

PHY-1001 : Congestion index: top1 = 50.88, top5 = 43.15, top10 = 39.43, top15 = 36.88.
PHY-3001 : End congestion estimation;  0.788125s wall, 0.828125s user + 0.046875s system = 0.875000s CPU (111.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 31251, tnet num: 8359, tinst num: 4131, tnode num: 34056, tedge num: 55060.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.858961s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.72429e-05
PHY-3002 : Step(230): len = 337798, overlap = 82.75
PHY-3002 : Step(231): len = 331353, overlap = 86.75
PHY-3002 : Step(232): len = 324884, overlap = 78.75
PHY-3002 : Step(233): len = 323920, overlap = 76.75
PHY-3002 : Step(234): len = 321352, overlap = 72.5
PHY-3002 : Step(235): len = 316453, overlap = 85.5
PHY-3002 : Step(236): len = 313383, overlap = 84.75
PHY-3002 : Step(237): len = 310584, overlap = 88.5
PHY-3002 : Step(238): len = 308629, overlap = 89.25
PHY-3002 : Step(239): len = 305266, overlap = 88.75
PHY-3002 : Step(240): len = 304047, overlap = 88.25
PHY-3002 : Step(241): len = 301690, overlap = 89.5
PHY-3002 : Step(242): len = 299975, overlap = 91.25
PHY-3002 : Step(243): len = 299122, overlap = 90
PHY-3002 : Step(244): len = 298420, overlap = 90.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.44858e-05
PHY-3002 : Step(245): len = 302596, overlap = 88.25
PHY-3002 : Step(246): len = 304344, overlap = 88
PHY-3002 : Step(247): len = 313059, overlap = 81.75
PHY-3002 : Step(248): len = 315910, overlap = 88
PHY-3002 : Step(249): len = 316712, overlap = 86.5
PHY-3002 : Step(250): len = 317835, overlap = 86.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000188972
PHY-3002 : Step(251): len = 325181, overlap = 77.25
PHY-3002 : Step(252): len = 326219, overlap = 76.5
PHY-3002 : Step(253): len = 334222, overlap = 66
PHY-3002 : Step(254): len = 335906, overlap = 62.25
PHY-3002 : Step(255): len = 342162, overlap = 50.25
PHY-3002 : Step(256): len = 345282, overlap = 49.25
PHY-3002 : Step(257): len = 347285, overlap = 50.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000377943
PHY-3002 : Step(258): len = 352753, overlap = 48
PHY-3002 : Step(259): len = 357786, overlap = 46.5
PHY-3002 : Step(260): len = 365498, overlap = 45
PHY-3002 : Step(261): len = 370068, overlap = 44
PHY-3002 : Step(262): len = 370807, overlap = 46.75
PHY-3002 : Step(263): len = 371192, overlap = 47
PHY-3002 : Step(264): len = 371302, overlap = 47
PHY-3002 : Step(265): len = 371752, overlap = 49
PHY-3002 : Step(266): len = 372119, overlap = 48.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000738108
PHY-3002 : Step(267): len = 377569, overlap = 46
PHY-3002 : Step(268): len = 385541, overlap = 43.75
PHY-3002 : Step(269): len = 392182, overlap = 41.5
PHY-3002 : Step(270): len = 397628, overlap = 40.25
PHY-3002 : Step(271): len = 399191, overlap = 38.75
PHY-3002 : Step(272): len = 399021, overlap = 39.25
PHY-3002 : Step(273): len = 398510, overlap = 38.75
PHY-3002 : Step(274): len = 398464, overlap = 40.5
PHY-3002 : Step(275): len = 398844, overlap = 40.25
PHY-3002 : Step(276): len = 399035, overlap = 40
PHY-3002 : Step(277): len = 398905, overlap = 35.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00141413
PHY-3002 : Step(278): len = 402773, overlap = 37.5
PHY-3002 : Step(279): len = 409526, overlap = 32.75
PHY-3002 : Step(280): len = 414389, overlap = 31.75
PHY-3002 : Step(281): len = 414797, overlap = 32.25
PHY-3002 : Step(282): len = 415125, overlap = 31
PHY-3002 : Step(283): len = 416154, overlap = 31
PHY-3002 : Step(284): len = 418521, overlap = 31.25
PHY-3002 : Step(285): len = 420108, overlap = 28.5
PHY-3002 : Step(286): len = 421577, overlap = 30
PHY-3002 : Step(287): len = 422410, overlap = 31.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00256901
PHY-3002 : Step(288): len = 423882, overlap = 31.25
PHY-3002 : Step(289): len = 427029, overlap = 31
PHY-3002 : Step(290): len = 431778, overlap = 29.75
PHY-3002 : Step(291): len = 435174, overlap = 29
PHY-3002 : Step(292): len = 437024, overlap = 30.25
PHY-3002 : Step(293): len = 437981, overlap = 30.75
PHY-3002 : Step(294): len = 439004, overlap = 31.75
PHY-3002 : Step(295): len = 439377, overlap = 31.5
PHY-3002 : Step(296): len = 439462, overlap = 34.25
PHY-3002 : Step(297): len = 439887, overlap = 35
PHY-3002 : Step(298): len = 440549, overlap = 34
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.563411s wall, 0.390625s user + 1.218750s system = 1.609375s CPU (285.6%)

PHY-3001 : Trial Legalized: Len = 449245
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 294/8361.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 679864, over cnt = 1071(3%), over = 1935, worst = 8
PHY-1002 : len = 686704, over cnt = 684(1%), over = 1020, worst = 6
PHY-1002 : len = 692216, over cnt = 280(0%), over = 410, worst = 6
PHY-1002 : len = 694584, over cnt = 141(0%), over = 203, worst = 4
PHY-1002 : len = 696432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.144099s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (136.6%)

PHY-1001 : Congestion index: top1 = 52.09, top5 = 43.17, top10 = 39.26, top15 = 36.74.
PHY-3001 : End congestion estimation;  1.310337s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (131.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.179958s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (104.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000136073
PHY-3002 : Step(299): len = 413735, overlap = 9.25
PHY-3002 : Step(300): len = 398664, overlap = 13
PHY-3002 : Step(301): len = 393645, overlap = 15.25
PHY-3002 : Step(302): len = 391682, overlap = 16.25
PHY-3002 : Step(303): len = 389164, overlap = 15.5
PHY-3002 : Step(304): len = 387679, overlap = 14.5
PHY-3002 : Step(305): len = 386136, overlap = 16
PHY-3002 : Step(306): len = 385039, overlap = 17.5
PHY-3002 : Step(307): len = 384561, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000272146
PHY-3002 : Step(308): len = 389894, overlap = 15
PHY-3002 : Step(309): len = 393112, overlap = 15.25
PHY-3002 : Step(310): len = 395697, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000544293
PHY-3002 : Step(311): len = 401427, overlap = 11.5
PHY-3002 : Step(312): len = 404057, overlap = 10
PHY-3002 : Step(313): len = 406623, overlap = 9.75
PHY-3002 : Step(314): len = 408269, overlap = 9.25
PHY-3002 : Step(315): len = 409448, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008668s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (180.3%)

PHY-3001 : Legalized: Len = 413650, Over = 0
PHY-3001 : Spreading special nets. 32 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.016896s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.5%)

PHY-3001 : 42 instances has been re-located, deltaX = 8, deltaY = 20, maxDist = 1.
PHY-3001 : Final: Len = 414256, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 31251, tnet num: 8359, tinst num: 4131, tnode num: 34056, tedge num: 55060.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2186/8361.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 654216, over cnt = 990(2%), over = 1674, worst = 8
PHY-1002 : len = 659624, over cnt = 639(1%), over = 892, worst = 6
PHY-1002 : len = 664912, over cnt = 213(0%), over = 276, worst = 4
PHY-1002 : len = 667056, over cnt = 78(0%), over = 100, worst = 3
PHY-1002 : len = 668368, over cnt = 4(0%), over = 5, worst = 2
PHY-1001 : End global iterations;  1.058900s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (137.2%)

PHY-1001 : Congestion index: top1 = 51.75, top5 = 42.51, top10 = 38.24, top15 = 35.60.
PHY-1001 : End incremental global routing;  1.214535s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (131.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.185178s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.513546s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (125.9%)

OPT-1001 : Current memory(MB): used = 458, reserve = 438, peak = 461.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6950/8361.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 668368, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 668376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.115022s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (108.7%)

PHY-1001 : Congestion index: top1 = 51.75, top5 = 42.51, top10 = 38.25, top15 = 35.61.
OPT-1001 : End congestion update;  0.269597s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.118722s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (92.1%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.388422s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (96.5%)

OPT-1001 : Current memory(MB): used = 460, reserve = 440, peak = 461.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.133438s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (105.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6950/8361.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 668376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.061272s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (76.5%)

PHY-1001 : Congestion index: top1 = 51.75, top5 = 42.51, top10 = 38.25, top15 = 35.61.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.117903s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (92.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 51.310345
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.092750s wall, 3.625000s user + 0.015625s system = 3.640625s CPU (117.7%)

RUN-1003 : finish command "place" in  22.219271s wall, 48.343750s user + 11.312500s system = 59.656250s CPU (268.5%)

RUN-1004 : used memory is 431 MB, reserved memory is 410 MB, peak memory is 461 MB
RUN-1002 : start command "export_db fpga_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_place.db" in  1.344275s wall, 2.109375s user + 0.031250s system = 2.140625s CPU (159.2%)

RUN-1004 : used memory is 443 MB, reserved memory is 427 MB, peak memory is 498 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 4133 instances
RUN-1001 : 2038 mslices, 2039 lslices, 30 pads, 9 brams, 7 dsps
RUN-1001 : There are total 8361 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5803 nets have 2 pins
RUN-1001 : 2379 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 92 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 31251, tnet num: 8359, tinst num: 4131, tnode num: 34056, tedge num: 55060.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2038 mslices, 2039 lslices, 30 pads, 9 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 643312, over cnt = 1054(2%), over = 1935, worst = 8
PHY-1002 : len = 650960, over cnt = 681(1%), over = 990, worst = 6
PHY-1002 : len = 658784, over cnt = 130(0%), over = 171, worst = 5
PHY-1002 : len = 661336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.019399s wall, 1.421875s user + 0.046875s system = 1.468750s CPU (144.1%)

PHY-1001 : Congestion index: top1 = 50.84, top5 = 42.15, top10 = 37.88, top15 = 35.32.
PHY-1001 : End global routing;  1.189868s wall, 1.578125s user + 0.046875s system = 1.625000s CPU (136.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 480, reserve = 463, peak = 498.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net PULSE_G_syn_5 will be merged with clock PULSE_G_dup_1
PHY-1001 : clock net ad0_clk_syn_6 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 729, reserve = 714, peak = 729.
PHY-1001 : End build detailed router design. 3.348538s wall, 3.281250s user + 0.046875s system = 3.328125s CPU (99.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 58264, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 2.943062s wall, 2.859375s user + 0.031250s system = 2.890625s CPU (98.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 58280, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.023340s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (133.9%)

PHY-1001 : Current memory(MB): used = 761, reserve = 746, peak = 761.
PHY-1001 : End phase 1; 2.975458s wall, 2.906250s user + 0.031250s system = 2.937500s CPU (98.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 70% nets.
PHY-1022 : len = 2.03978e+06, over cnt = 63(0%), over = 63, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 766, reserve = 751, peak = 766.
PHY-1001 : End initial routed; 30.413266s wall, 43.375000s user + 0.281250s system = 43.656250s CPU (143.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5901(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.607    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.021701s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 772, reserve = 757, peak = 772.
PHY-1001 : End phase 2; 31.435042s wall, 44.390625s user + 0.281250s system = 44.671875s CPU (142.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.03978e+06, over cnt = 63(0%), over = 63, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.025660s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.03744e+06, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.197754s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (102.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.03742e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.083102s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (112.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.03706e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.124473s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5901(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.607    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.014068s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (100.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 15 feed throughs used by 13 nets
PHY-1001 : End commit to database; 1.196327s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 819, reserve = 806, peak = 819.
PHY-1001 : End phase 3; 2.808872s wall, 2.796875s user + 0.015625s system = 2.812500s CPU (100.1%)

PHY-1003 : Routed, final wirelength = 2.03706e+06
PHY-1001 : Current memory(MB): used = 821, reserve = 808, peak = 821.
PHY-1001 : End export database. 0.058687s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.5%)

PHY-1001 : End detail routing;  40.875184s wall, 53.687500s user + 0.375000s system = 54.062500s CPU (132.3%)

RUN-1003 : finish command "route" in  42.940276s wall, 56.140625s user + 0.421875s system = 56.562500s CPU (131.7%)

RUN-1004 : used memory is 777 MB, reserved memory is 763 MB, peak memory is 821 MB
RUN-1002 : start command "report_area -io_info -file fpga_phy.area"
RUN-1001 : standard
***Report Model: top_module Device: EG4X20BG256***

IO Statistics
#IO                        30
  #input                   17
  #output                  13
  #inout                    0

Utilization Statistics
#lut                     7506   out of  19600   38.30%
#reg                     1203   out of  19600    6.14%
#le                      8014
  #lut only              6811   out of   8014   84.99%
  #reg only               508   out of   8014    6.34%
  #lut&reg                695   out of   8014    8.67%
#dsp                        7   out of     29   24.14%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                    10
  #oreg                     1
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                        Type               DriverType         Driver                                      Fanout
#1        fifo/fifo_generator_0_u/clkr    GCLK               pll                pll_clk/pll_inst.clkc0                      560
#2        ad0_clk_dup_1                   GCLK               mslice             ad0_clk_syn_13.f0                           58
#3        csget/mcu_write_start_n         GCLK               lslice             fre/data_fx_b_n4096_syn_185.f0              47
#4        PULSE_G_dup_1                   GCLK               lslice             PULSE_G_syn_9.f0                            29
#5        ad_delay/clk_20b                GCLK               pll                ad_delay/instance_name_my/pll_inst.clkc2    21
#6        dac/u_da_wave_send/clk          GCLK               pll                pll_clk/pll_inst.clkc1                      7
#7        ad1_clk_dup_1                   GCLK               pll                pll_clk/pll_inst.clkc2                      3
#8        f_div2/clk                      GCLK               lslice             f_div/reg0_syn_26.q0                        3
#9        dac/u_rom_256x8b/clka           GCLK               pll                dac/instance_name_da/pll_inst.clkc0         1
#10       fx_clk_dup_1                    GeneralRouting     io                 fx_clk_syn_2.di                             1
#11       sys_clk_dup_1                   GeneralRouting     io                 sys_clk_syn_2.di                            1
#12       clk_30m                         GCLK               pll                pll_clk/pll_inst.clkc3                      0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ad0_data[7]      INPUT        G16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[6]      INPUT        F15        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[5]      INPUT        D11        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[4]      INPUT        E11        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[3]      INPUT        E15        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[2]      INPUT        C16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[1]      INPUT        B16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[0]      INPUT        B14        LVCMOS25          N/A          PULLUP      IREG    
    cs_n_i         INPUT        J16        LVCMOS25          N/A          PULLUP      IREG    
  fifo_rst_n       INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
    fx_clk         INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
    mosi_i         INPUT        M16        LVCMOS25          N/A          PULLUP      NONE    
    sclk_i         INPUT        N16        LVCMOS25          N/A          PULLUP      IREG    
      sel          INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
     sel1          INPUT        R15        LVCMOS25          N/A          PULLUP      NONE    
    sys_clk        INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
   sys_rst_n       INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
    PULSE_G       OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    ad0_clk       OUTPUT        H16        LVCMOS25           8            NONE       NONE    
    ad1_clk       OUTPUT        A13        LVCMOS25           8            NONE       NONE    
    da_clk        OUTPUT        H15        LVCMOS25           8            NONE       NONE    
  da_data[7]      OUTPUT        F16        LVCMOS25           8            NONE       NONE    
  da_data[6]      OUTPUT        E16        LVCMOS25           8            NONE       NONE    
  da_data[5]      OUTPUT        C10        LVCMOS25           8            NONE       NONE    
  da_data[4]      OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  da_data[3]      OUTPUT        D16        LVCMOS25           8            NONE       NONE    
  da_data[2]      OUTPUT        C15        LVCMOS25           8            NONE       NONE    
  da_data[1]      OUTPUT        B15        LVCMOS25           8            NONE       NONE    
  da_data[0]      OUTPUT        A14        LVCMOS25           8            NONE       NONE    
    miso_o        OUTPUT        K15        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------+
|Instance                  |Module                                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------+
|top                       |top_module                             |8014   |4936    |2570    |1214    |9       |7       |
|  ad_delay                |ad_delay_module                        |52     |33      |19      |36      |0       |0       |
|    instance_name_my      |clk_wiz_1                              |1      |1       |0       |0       |0       |0       |
|  adget                   |ADC_get_module                         |3      |3       |0       |3       |0       |0       |
|  csget                   |detect_module                          |0      |0       |0       |0       |0       |0       |
|  dac                     |DA_top_module                          |10     |5       |5       |8       |1       |0       |
|    instance_name_da      |clk_wiz_2                              |0      |0       |0       |0       |0       |0       |
|    u_da_wave_send        |DA_module                              |10     |5       |5       |8       |0       |0       |
|    u_rom_256x8b          |blk_mem_gen_0                          |0      |0       |0       |0       |1       |0       |
|  f_div                   |f_div10_module                         |4      |4       |0       |4       |0       |0       |
|  f_div2                  |f_div10_module                         |5      |5       |0       |5       |0       |0       |
|  fifo                    |fifo_module                            |211    |107     |32      |173     |8       |0       |
|    fifo_generator_0_u    |FIFO                                   |149    |85      |32      |111     |8       |0       |
|      ram_inst            |ram_infer_FIFO                         |0      |0       |0       |0       |8       |0       |
|      rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_FIFO |36     |17      |0       |36      |0       |0       |
|      wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_FIFO |43     |35      |0       |43      |0       |0       |
|  fre                     |get_fre                                |6774   |4260    |2078    |897     |0       |7       |
|  mux                     |mux2_module                            |80     |74      |6       |71      |0       |0       |
|  pll_clk                 |clk_wizz_0                             |0      |0       |0       |0       |0       |0       |
|  pulse_get               |pulse                                  |18     |9       |9       |0       |0       |0       |
|  spi_slave               |SPI_slave_module                       |27     |19      |8       |6       |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5769  
    #2          2       345   
    #3          3       2018  
    #4          4        14   
    #5        5-10       15   
    #6        11-50      70   
    #7       51-100      54   
    #8       101-500     28   
    #9        >500       1    
  Average     2.66            

RUN-1002 : start command "export_db fpga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_pr.db" in  1.546588s wall, 2.500000s user + 0.000000s system = 2.500000s CPU (161.6%)

RUN-1004 : used memory is 778 MB, reserved memory is 765 MB, peak memory is 834 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 31251, tnet num: 8359, tinst num: 4131, tnode num: 34056, tedge num: 55060.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file fpga_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 8359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 12 (12 unconstrainted).
TMR-5009 WARNING: No clock constraint on 12 clock net(s): 
		PULSE_G_syn_5
		ad0_clk_syn_6
		ad1_clk_dup_1
		ad_delay/clk_20b
		clk_30m
		csget/mcu_write_start_n_syn_2
		dac/u_da_wave_send/clk
		dac/u_rom_256x8b/clka
		f_div2/clk_syn_4
		fifo/fifo_generator_0_u/clkr
		fx_clk_dup_1
		sys_clk_dup_1
USR-6122 CRITICAL-WARNING: No clock constraint on PLL ad_delay/instance_name_my/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL pll_clk/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL dac/instance_name_da/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in fpga_phy.timing, timing summary in fpga_phy.tsm.
RUN-1002 : start command "export_bid fpga_inst.bid"
PRG-1000 : <!-- HMAC is: fbad60c6debaf2a743d62dceaacd744ca2dc3b60e5cee8ed4abf5abb98f9b79e -->
RUN-1002 : start command "bitgen -bit fpga.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 4131
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 8361, pip num: 93010
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 15
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3125 valid insts, and 283075 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111111000000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file fpga.bit.
RUN-1003 : finish command "bitgen -bit fpga.bit" in  9.130429s wall, 116.828125s user + 0.109375s system = 116.937500s CPU (1280.7%)

RUN-1004 : used memory is 827 MB, reserved memory is 825 MB, peak memory is 991 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240707_221325.log"
