0.6
2017.1
Apr 14 2017
19:10:27
H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/my_alu/my_alu.sim/sim_1/behav/glbl.v,1492045073,verilog,,,,glbl,,,,,,,,
H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/my_alu/my_alu.srcs/sim_1/new/alu_sim.v,1506528446,verilog,,,,alu_sim,,,,,,,,
H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/my_alu/my_alu.srcs/sources_1/new/ALU_.v,1506528047,verilog,,,,ALU,,,,,,,,
