$date
	Sun Oct 23 07:33:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#469992
b1010 !
1"
#469994
b1010 &
b1010 %
1$
#469995
0"
#469998
b101 &
b101 %
#470002
b10000 &
b10000 %
#470006
b1000 &
b1000 %
#470010
b100 &
b100 %
#470014
b10 &
b10 %
#470018
b1 &
b1 %
1#
#470022
b0 &
0#
b0 %
0$
#1421077
b1110 !
1"
#1421078
b1110 &
b1110 %
1$
#1421079
0"
#1421082
b111 &
b111 %
#1421086
b10110 &
b10110 %
#1421090
b1011 &
b1011 %
#1421094
b100010 &
b100010 %
#1421098
b10001 &
b10001 %
#1421102
b110100 &
b110100 %
#1421106
b11010 &
b11010 %
#1421110
b1101 &
b1101 %
#1421114
b101000 &
b101000 %
#1421118
b10100 &
b10100 %
#1421122
b1010 &
b1010 %
#1421126
b101 &
b101 %
#1421130
b10000 &
b10000 %
#1421134
b1000 &
b1000 %
#1421138
b100 &
b100 %
#1421142
b10 &
b10 %
#1421146
b1 &
b1 %
1#
#1421150
b0 &
0#
b0 %
0$
#2446895
b1010 !
1"
#2446898
b1010 &
b1010 %
1$
#2446899
0"
#2446902
b101 &
b101 %
#2446906
b10000 &
b10000 %
#2446910
b1000 &
b1000 %
#2446914
b100 &
b100 %
#2446918
b10 &
b10 %
#2446922
b1 &
b1 %
1#
#2446926
b0 &
0#
b0 %
0$
#4500012
