## fix_address.vhd: 
This VHDL file aligns the output address of the nn_inference IP module with the input address of a BRAM (Block RAM) module.

## nn_ctrl.vhd: 
This VHDL file controls the nn_inference IP module, initiates its operation, and outputs the inference results to the LEDs on the PYNQ-Z1 board.

## not_gate.vhd: 
This VHDL file implements a digital logic component that performs an inversion of its input signal.

## Vivado_Design.png
This Image shows the block design created in the vivado environment.
