ld case 1 & 2: (loads mem addr 0x95 into R2 (0x12), then loads mem addr (0x12+0x38=4A) into R0)
ld R2, 0x95         // 00000_0010_0000_0000000000010010101
ld R0, 0x38(R2)     // 00000_0000_0010_0000000000000111000
01000095
00100038

ldi case 1 & 2: (loads 0x95 into R2, then loads 0x95+0x38=CD into R0) 
ldi R2, 0x95        // 00001_0010_0000_0000000000010010101
ldi R0, 0x38(R2)    // 00001_0000_0010_0000000000000111000
1200095
8100038

st case 1 & 2: (stores 0x43 to address 135)
ldi R1, 0x43        // 00001_0001_0000_0000000000001000011
st 0x87, R1         // 00010_0001_0000_0000000000010000111
08800043
10800087

st case 2: (stores 0x43 to address 202)
ldi R1, 0x43        // 00001_0001_0000_0000000000001000011
st 0x87(R1), R1     // 00010_0001_0001_0000000000010000111
08800043
10880087

addi case: (loads 15 into R4, then puts summand of R4 and -5 into R3)
ldi R4, 0xf         // 00001_0100_0000_0000000000000001111
addi R3, R4, -5     // 01100_0011_0100_1111111111111111011
0A00000F
61A7FFFB

andi case: (loads 15 into R4, then puts andi R4, 0x53 into R3)
ldi R4, 0xf         // 00001_0100_0000_0000000000000001111
andi R3, R4, 0x53   // 01101_0011_0100_0000000000001010011
0A00000F
69A00053

ori case:
ldi R4, 0xf         // 00001_0100_0000_0000000000000001111
ori R3, R4, 0x53    // 01110_0011_0100_0000000000001010011
0A00000F
71A00053