{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536473205882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536473205882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 09 14:06:45 2018 " "Processing started: Sun Sep 09 14:06:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536473205882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536473205882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ip_fifo -c ip_fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off ip_fifo -c ip_fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536473205882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1536473206220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/warship_develop/ep4ce10/verilog/9_ip_fifo/rtl/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/verilog/9_ip_fifo/rtl/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "../rtl/fifo_wr.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/rtl/fifo_wr.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473206266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473206266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/warship_develop/ep4ce10/verilog/9_ip_fifo/rtl/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/verilog/9_ip_fifo/rtl/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "../rtl/fifo_rd.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/rtl/fifo_rd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473206269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473206269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/warship_develop/ep4ce10/verilog/9_ip_fifo/rtl/ip_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/verilog/9_ip_fifo/rtl/ip_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_fifo " "Found entity 1: ip_fifo" {  } { { "../rtl/ip_fifo.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/rtl/ip_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473206271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473206271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "ipcore/fifo.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/ipcore/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473206274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473206274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ip_fifo " "Elaborating entity \"ip_fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1536473206557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:u_fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:u_fifo\"" {  } { { "../rtl/ip_fifo.v" "u_fifo" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/rtl/ip_fifo.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo:u_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\"" {  } { { "ipcore/fifo.v" "dcfifo_component" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/ipcore/fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:u_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo:u_fifo\|dcfifo:dcfifo_component\"" {  } { { "ipcore/fifo.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/ipcore/fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536473206646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:u_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo:u_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206646 ""}  } { { "ipcore/fifo.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/ipcore/fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1536473206646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_2ki1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_2ki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_2ki1 " "Found entity 1: dcfifo_2ki1" {  } { { "db/dcfifo_2ki1.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/dcfifo_2ki1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473206707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473206707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_2ki1 fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated " "Elaborating entity \"dcfifo_2ki1\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473206719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473206719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_2ki1.tdf" "rdptr_g_gray2bin" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/dcfifo_2ki1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rn6 " "Found entity 1: a_graycounter_rn6" {  } { { "db/a_graycounter_rn6.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/a_graycounter_rn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473206785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473206785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rn6 fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|a_graycounter_rn6:rdptr_g1p " "Elaborating entity \"a_graycounter_rn6\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|a_graycounter_rn6:rdptr_g1p\"" {  } { { "db/dcfifo_2ki1.tdf" "rdptr_g1p" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/dcfifo_2ki1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_n5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_n5c " "Found entity 1: a_graycounter_n5c" {  } { { "db/a_graycounter_n5c.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/a_graycounter_n5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473206846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473206846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_n5c fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|a_graycounter_n5c:wrptr_g1p " "Elaborating entity \"a_graycounter_n5c\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|a_graycounter_n5c:wrptr_g1p\"" {  } { { "db/dcfifo_2ki1.tdf" "wrptr_g1p" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/dcfifo_2ki1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_at01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_at01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_at01 " "Found entity 1: altsyncram_at01" {  } { { "db/altsyncram_at01.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/altsyncram_at01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473206910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473206910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_at01 fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|altsyncram_at01:fifo_ram " "Elaborating entity \"altsyncram_at01\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|altsyncram_at01:fifo_ram\"" {  } { { "db/dcfifo_2ki1.tdf" "fifo_ram" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/dcfifo_2ki1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473206922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473206922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|dffpipe_1v8:rs_brp " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|dffpipe_1v8:rs_brp\"" {  } { { "db/dcfifo_2ki1.tdf" "rs_brp" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/dcfifo_2ki1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_56d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_56d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_56d " "Found entity 1: alt_synch_pipe_56d" {  } { { "db/alt_synch_pipe_56d.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/alt_synch_pipe_56d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473206934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473206934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_56d fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|alt_synch_pipe_56d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_56d\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|alt_synch_pipe_56d:rs_dgwp\"" {  } { { "db/dcfifo_2ki1.tdf" "rs_dgwp" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/dcfifo_2ki1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/dffpipe_4v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473206946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473206946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|alt_synch_pipe_56d:rs_dgwp\|dffpipe_4v8:dffpipe6 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|alt_synch_pipe_56d:rs_dgwp\|dffpipe_4v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_56d.tdf" "dffpipe6" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/alt_synch_pipe_56d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_66d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_66d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_66d " "Found entity 1: alt_synch_pipe_66d" {  } { { "db/alt_synch_pipe_66d.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/alt_synch_pipe_66d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473206960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473206960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_66d fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|alt_synch_pipe_66d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_66d\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|alt_synch_pipe_66d:ws_dgrp\"" {  } { { "db/dcfifo_2ki1.tdf" "ws_dgrp" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/dcfifo_2ki1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_5v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_5v8 " "Found entity 1: dffpipe_5v8" {  } { { "db/dffpipe_5v8.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/dffpipe_5v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473206972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473206972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_5v8 fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|alt_synch_pipe_66d:ws_dgrp\|dffpipe_5v8:dffpipe9 " "Elaborating entity \"dffpipe_5v8\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|alt_synch_pipe_66d:ws_dgrp\|dffpipe_5v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_66d.tdf" "dffpipe9" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/alt_synch_pipe_66d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473206972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473207033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473207033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_2ki1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_2ki1.tdf" "rdempty_eq_comp" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/dcfifo_2ki1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473207034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_wr fifo_wr:u_fifo_wr " "Elaborating entity \"fifo_wr\" for hierarchy \"fifo_wr:u_fifo_wr\"" {  } { { "../rtl/ip_fifo.v" "u_fifo_wr" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/rtl/ip_fifo.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473207040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rd fifo_rd:u_fifo_rd " "Elaborating entity \"fifo_rd\" for hierarchy \"fifo_rd:u_fifo_rd\"" {  } { { "../rtl/ip_fifo.v" "u_fifo_rd" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/rtl/ip_fifo.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536473207041 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_fifo fifo_rd.v(35) " "Verilog HDL or VHDL warning at fifo_rd.v(35): object \"data_fifo\" assigned a value but never read" {  } { { "../rtl/fifo_rd.v" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/rtl/fifo_rd.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1536473207042 "|ip_fifo|fifo_rd:u_fifo_rd"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qu14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qu14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qu14 " "Found entity 1: altsyncram_qu14" {  } { { "db/altsyncram_qu14.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/altsyncram_qu14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473208027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473208027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0tc " "Found entity 1: mux_0tc" {  } { { "db/mux_0tc.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/mux_0tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473208160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473208160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473208241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473208241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgi " "Found entity 1: cntr_lgi" {  } { { "db/cntr_lgi.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/cntr_lgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473208348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473208348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473208408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473208408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h6j " "Found entity 1: cntr_h6j" {  } { { "db/cntr_h6j.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/cntr_h6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473208491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473208491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/cntr_jgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473208583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473208583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473208644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473208644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473208728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473208728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536473208788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536473208788 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536473208866 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1536473210100 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536473210377 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1536473210550 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1536473210564 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1536473210564 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1536473210615 "|ip_fifo|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1536473210615 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536473210745 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 77 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 77 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1536473211497 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1536473211522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536473211522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1327 " "Implemented 1327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1536473211734 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1536473211734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1274 " "Implemented 1274 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1536473211734 ""} { "Info" "ICUT_CUT_TM_RAMS" "46 " "Implemented 46 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1536473211734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1536473211734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "559 " "Peak virtual memory: 559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536473211779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 09 14:06:51 2018 " "Processing ended: Sun Sep 09 14:06:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536473211779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536473211779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536473211779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536473211779 ""}
