[config]
[config.mem_map]
flash_base = 0x0
flash_size = 0x1f40000
sram_base = 0x1fff0000
sram_size = 0x3e800
sram_base2 = 0x0
sram_size2 = 0x0
sram_base3 = 0x0
sram_size3 = 0x0
    
[config.core]
cpu_model = "cortex-m4"
num_irq = 480
bitband = 1
 
    
[mmio]
[mmio.count]
uart_count = 1
mcg_count = 0

    [mmio.uart]
    [mmio.uart.0]
    [mmio.uart.0.config]
    peripheral_type = "uart"
    CR_count = 2
    SR_count = 2
    DR_count = 2
    flag_count = 0

    [mmio.uart.0.addr]
    base_addr = 0x0
    CR1_addr = 0x0
    CR2_addr = 0x0
    SR1_addr = 0x0
    SR2_addr = 0x0
    DR1_addr = 0x0
    DR2_addr = 0x0

    [mmio.uart.0.reset]
    CR1_reset = 0x0
    CR2_reset = 0x0
    SR1_reset = 0x0
    SR2_reset = 0x0
    DR1_reset = 0x0
    DR2_reset = 0x0

    [mmio.uart.0.hardware]
    RXFIFO_Size = 16
    TXFIFO_Size = 16

    [mmio.uart.0.interrupts]
    uart = nan # Reserved for parser. Do not edit. 

    [mmio.uart.0.interrupts.RX]
    IRQn = "none"
    Emulation_Mode = "full"
    Intr_Enable = {CR = "none", bit = 0}
    Intr_Disable = {CR = "none", bit = 0}
    Intr_Status = {SR = "none", bit = 0}
    Intr_Clear = {CR = "none"}    
    Trigger = 1

    [mmio.uart.0.interrupts.TX]
    IRQn = "none"
    Emulation_Mode = "full"
    Intr_Enable = {CR = "none", bit = 0}
    Intr_Disable = {CR = "none", bit = 0}
    Intr_Status = {SR = "none", bit = 0} 
    Intr_Clear = {CR = "none"}    
    FIFO_Full = {SR = "none", bit = 0, polarity = 1}
    FIFO_Size = {SR = "none"} 
    FIFO_Count = {SR = "none"}        
    Trigger = 8

    [mmio.uart.0.interface]

    [mmio.uart.0.flags]
