
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf5_dot_product'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_2_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
root of   4 design levels: td_fused_top_tdf5_dot_product
Automatically selected td_fused_top_tdf5_dot_product as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf5_dot_product
Used module:     \td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:         \td_fused_top_ap_hmul_2_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.

2.4. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf5_dot_product
Used module:     $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:         \td_fused_top_ap_hmul_2_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule

2.5. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf5_dot_product
Used module:     $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:         \td_fused_top_ap_hmul_2_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Removed 1 unused modules.
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:246$19'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:840$311 in module FPMult_16.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:517$224 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:509$218 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:501$212 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:493$208 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:485$202 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:477$200 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:469$192 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:461$186 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:453$170 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:445$166 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:437$164 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:429$158 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:421$154 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:344$98 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:336$84 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:328$70 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:320$58 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:312$44 in module td_fused_top_tdf5_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:300$35 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:290$32 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:280$29 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:270$26 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:260$23 in module td_fused_top_tdf5_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:246$19 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:236$16 in module td_fused_top_tdf5_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:224$7 in module td_fused_top_tdf5_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:212$3 in module td_fused_top_tdf5_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:204$1 in module td_fused_top_tdf5_dot_product.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 30 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:0$305'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
  Set init value: \ap_enable_reg_pp0_iter7 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:840$311'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:751$310'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:730$344'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:726$343'.
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:719$342'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:0$305'.
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:572$271'.
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:517$224'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:509$218'.
     1/1: $1\weight_vecs_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:501$212'.
     1/1: $1\products_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:493$208'.
     1/1: $1\products_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:485$202'.
     1/1: $1\ifmap_vec_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:477$200'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:469$192'.
     1/1: $1\ap_phi_mux_jj_phi_fu_123_p4[1:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:461$186'.
     1/1: $1\ap_phi_mux_ii_phi_fu_146_p4[1:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:453$170'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:445$166'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:437$164'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:429$158'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:421$154'.
     1/1: $1\ap_condition_pp0_exit_iter1_state3[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:415$148'.
     1/1: $0\select_ln148_8_reg_460[3:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:409$140'.
     1/1: $0\select_ln148_7_reg_434[1:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:403$132'.
     1/1: $0\select_ln147_8_reg_455[1:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:397$128'.
     1/1: $0\mul_reg_485[15:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:390$124'.
     1/2: $0\weight_vecs_0_load_reg_480[15:0]
     2/2: $0\ifmap_vec_load_reg_475[15:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:370$122'.
     1/15: $0\select_ln148_8_reg_460_pp0_iter6_reg[3:0]
     2/15: $0\select_ln148_8_reg_460_pp0_iter5_reg[3:0]
     3/15: $0\select_ln148_8_reg_460_pp0_iter4_reg[3:0]
     4/15: $0\select_ln148_8_reg_460_pp0_iter3_reg[3:0]
     5/15: $0\select_ln148_8_reg_460_pp0_iter2_reg[3:0]
     6/15: $0\trunc_ln150_reg_440_pp0_iter6_reg[3:0]
     7/15: $0\trunc_ln150_reg_440_pp0_iter5_reg[3:0]
     8/15: $0\trunc_ln150_reg_440_pp0_iter4_reg[3:0]
     9/15: $0\trunc_ln150_reg_440_pp0_iter3_reg[3:0]
    10/15: $0\trunc_ln150_reg_440_pp0_iter2_reg[3:0]
    11/15: $0\icmp_ln147_reg_408_pp0_iter6_reg[0:0]
    12/15: $0\icmp_ln147_reg_408_pp0_iter5_reg[0:0]
    13/15: $0\icmp_ln147_reg_408_pp0_iter4_reg[0:0]
    14/15: $0\icmp_ln147_reg_408_pp0_iter3_reg[0:0]
    15/15: $0\icmp_ln147_reg_408_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:362$118'.
     1/3: $0\trunc_ln150_reg_440_pp0_iter1_reg[3:0]
     2/3: $0\icmp_ln147_reg_408_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln147_reg_408[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:352$112'.
     1/5: $0\trunc_ln150_reg_440[3:0]
     2/5: $0\select_ln148_reg_429[4:0]
     3/5: $0\add_ln148_reg_424[1:0]
     4/5: $0\and_ln147_reg_419[0:0]
     5/5: $0\icmp_ln148_reg_412[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:344$98'.
     1/1: $0\jj_reg_119[1:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:336$84'.
     1/1: $0\indvar_flatten_reg_108[6:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:328$70'.
     1/1: $0\indvar_flatten17_reg_97[7:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:320$58'.
     1/1: $0\ii_reg_142[1:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:312$44'.
     1/1: $0\ic_reg_131[4:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:300$35'.
     1/1: $0\ap_enable_reg_pp0_iter7[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:290$32'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:280$29'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:270$26'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:260$23'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:246$19'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:236$16'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:224$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:212$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:204$1'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:840$311'.
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:840$311'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:840$311'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:840$311'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:840$311'.
No latch inferred for signal `\td_fused_top_tdf5_dot_product.\ap_block_state1' from process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:572$271'.
No latch inferred for signal `\td_fused_top_tdf5_dot_product.\ap_NS_fsm' from process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:517$224'.
No latch inferred for signal `\td_fused_top_tdf5_dot_product.\weight_vecs_0_ce0' from process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:509$218'.
No latch inferred for signal `\td_fused_top_tdf5_dot_product.\products_0_we0' from process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:501$212'.
No latch inferred for signal `\td_fused_top_tdf5_dot_product.\products_0_ce0' from process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:493$208'.
No latch inferred for signal `\td_fused_top_tdf5_dot_product.\ifmap_vec_ce0' from process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:485$202'.
No latch inferred for signal `\td_fused_top_tdf5_dot_product.\ap_ready' from process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:477$200'.
No latch inferred for signal `\td_fused_top_tdf5_dot_product.\ap_phi_mux_jj_phi_fu_123_p4' from process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:469$192'.
No latch inferred for signal `\td_fused_top_tdf5_dot_product.\ap_phi_mux_ii_phi_fu_146_p4' from process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:461$186'.
No latch inferred for signal `\td_fused_top_tdf5_dot_product.\ap_idle_pp0' from process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:453$170'.
No latch inferred for signal `\td_fused_top_tdf5_dot_product.\ap_idle' from process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:445$166'.
No latch inferred for signal `\td_fused_top_tdf5_dot_product.\ap_done' from process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:437$164'.
No latch inferred for signal `\td_fused_top_tdf5_dot_product.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:429$158'.
No latch inferred for signal `\td_fused_top_tdf5_dot_product.\ap_condition_pp0_exit_iter1_state3' from process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:421$154'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\a_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:751$310'.
  created $dff cell `$procdff$582' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\b_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:751$310'.
  created $dff cell `$procdff$583' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\res_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:751$310'.
  created $dff cell `$procdff$584' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\dout_r' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:730$344'.
  created $dff cell `$procdff$585' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\ce_r' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:726$343'.
  created $dff cell `$procdff$586' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\din0_buf1' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:719$342'.
  created $dff cell `$procdff$587' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\din1_buf1' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:719$342'.
  created $dff cell `$procdff$588' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\select_ln148_8_reg_460' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:415$148'.
  created $dff cell `$procdff$589' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\select_ln148_7_reg_434' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:409$140'.
  created $dff cell `$procdff$590' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\select_ln147_8_reg_455' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:403$132'.
  created $dff cell `$procdff$591' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\mul_reg_485' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:397$128'.
  created $dff cell `$procdff$592' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\ifmap_vec_load_reg_475' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:390$124'.
  created $dff cell `$procdff$593' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\weight_vecs_0_load_reg_480' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:390$124'.
  created $dff cell `$procdff$594' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\icmp_ln147_reg_408_pp0_iter2_reg' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:370$122'.
  created $dff cell `$procdff$595' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\icmp_ln147_reg_408_pp0_iter3_reg' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:370$122'.
  created $dff cell `$procdff$596' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\icmp_ln147_reg_408_pp0_iter4_reg' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:370$122'.
  created $dff cell `$procdff$597' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\icmp_ln147_reg_408_pp0_iter5_reg' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:370$122'.
  created $dff cell `$procdff$598' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\icmp_ln147_reg_408_pp0_iter6_reg' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:370$122'.
  created $dff cell `$procdff$599' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\trunc_ln150_reg_440_pp0_iter2_reg' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:370$122'.
  created $dff cell `$procdff$600' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\trunc_ln150_reg_440_pp0_iter3_reg' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:370$122'.
  created $dff cell `$procdff$601' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\trunc_ln150_reg_440_pp0_iter4_reg' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:370$122'.
  created $dff cell `$procdff$602' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\trunc_ln150_reg_440_pp0_iter5_reg' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:370$122'.
  created $dff cell `$procdff$603' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\trunc_ln150_reg_440_pp0_iter6_reg' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:370$122'.
  created $dff cell `$procdff$604' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\select_ln148_8_reg_460_pp0_iter2_reg' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:370$122'.
  created $dff cell `$procdff$605' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\select_ln148_8_reg_460_pp0_iter3_reg' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:370$122'.
  created $dff cell `$procdff$606' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\select_ln148_8_reg_460_pp0_iter4_reg' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:370$122'.
  created $dff cell `$procdff$607' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\select_ln148_8_reg_460_pp0_iter5_reg' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:370$122'.
  created $dff cell `$procdff$608' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\select_ln148_8_reg_460_pp0_iter6_reg' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:370$122'.
  created $dff cell `$procdff$609' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\icmp_ln147_reg_408' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:362$118'.
  created $dff cell `$procdff$610' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\icmp_ln147_reg_408_pp0_iter1_reg' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:362$118'.
  created $dff cell `$procdff$611' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\trunc_ln150_reg_440_pp0_iter1_reg' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:362$118'.
  created $dff cell `$procdff$612' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\icmp_ln148_reg_412' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:352$112'.
  created $dff cell `$procdff$613' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\and_ln147_reg_419' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:352$112'.
  created $dff cell `$procdff$614' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\add_ln148_reg_424' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:352$112'.
  created $dff cell `$procdff$615' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\select_ln148_reg_429' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:352$112'.
  created $dff cell `$procdff$616' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\trunc_ln150_reg_440' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:352$112'.
  created $dff cell `$procdff$617' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\jj_reg_119' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:344$98'.
  created $dff cell `$procdff$618' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\indvar_flatten_reg_108' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:336$84'.
  created $dff cell `$procdff$619' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\indvar_flatten17_reg_97' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:328$70'.
  created $dff cell `$procdff$620' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\ii_reg_142' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:320$58'.
  created $dff cell `$procdff$621' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\ic_reg_131' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:312$44'.
  created $dff cell `$procdff$622' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\ap_enable_reg_pp0_iter7' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:300$35'.
  created $dff cell `$procdff$623' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:290$32'.
  created $dff cell `$procdff$624' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:280$29'.
  created $dff cell `$procdff$625' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:270$26'.
  created $dff cell `$procdff$626' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:260$23'.
  created $dff cell `$procdff$627' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:246$19'.
  created $dff cell `$procdff$628' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:236$16'.
  created $dff cell `$procdff$629' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:224$7'.
  created $dff cell `$procdff$630' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\ap_done_reg' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:212$3'.
  created $dff cell `$procdff$631' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_dot_product.\ap_CS_fsm' using process `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:204$1'.
  created $dff cell `$procdff$632' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:840$311'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:840$311'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:751$310'.
Removing empty process `td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:751$310'.
Found and cleaned up 1 empty switch in `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:730$344'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:730$344'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:726$343'.
Found and cleaned up 1 empty switch in `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:719$342'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:719$342'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:0$305'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:572$271'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:517$224'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:517$224'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:509$218'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:509$218'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:501$212'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:501$212'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:493$208'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:493$208'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:485$202'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:485$202'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:477$200'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:477$200'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:469$192'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:469$192'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:461$186'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:461$186'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:453$170'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:453$170'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:445$166'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:445$166'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:437$164'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:437$164'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:429$158'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:429$158'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:421$154'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:421$154'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:415$148'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:415$148'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:409$140'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:409$140'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:403$132'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:403$132'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:397$128'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:397$128'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:390$124'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:390$124'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:370$122'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:370$122'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:362$118'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:362$118'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:352$112'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:352$112'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:344$98'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:344$98'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:336$84'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:336$84'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:328$70'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:328$70'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:320$58'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:320$58'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:312$44'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:312$44'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:300$35'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:300$35'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:290$32'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:290$32'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:280$29'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:280$29'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:270$26'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:270$26'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:260$23'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:260$23'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:246$19'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:246$19'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:236$16'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:236$16'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:224$7'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:224$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:212$3'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:212$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:204$1'.
Removing empty process `td_fused_top_tdf5_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:204$1'.
Cleaned up 61 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module td_fused_top_tdf5_dot_product.
<suppressed ~227 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module td_fused_top_tdf5_dot_product.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `\td_fused_top_tdf5_dot_product'.
<suppressed ~201 debug messages>
Removed a total of 70 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:925$313: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:925$313: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf5_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$381.
    dead port 1/2 on $mux $procmux$379.
    dead port 2/2 on $mux $procmux$396.
    dead port 1/2 on $mux $procmux$522.
    dead port 2/2 on $mux $procmux$522.
    dead port 2/2 on $mux $procmux$388.
Removed 6 multiplexer ports.
<suppressed ~63 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module \td_fused_top_tdf5_dot_product.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf5_dot_product'.
<suppressed ~6 debug messages>
Removed a total of 3 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$582 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$583 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$584 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$588 ($dff) from module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$587 ($dff) from module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding SRST signal on $procdff$632 ($dff) from module td_fused_top_tdf5_dot_product (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$631 ($dff) from module td_fused_top_tdf5_dot_product (D = $procmux$571_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$630 ($dff) from module td_fused_top_tdf5_dot_product (D = $procmux$563_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$646 ($sdff) from module td_fused_top_tdf5_dot_product (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$629 ($dff) from module td_fused_top_tdf5_dot_product (D = $procmux$558_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$628 ($dff) from module td_fused_top_tdf5_dot_product (D = $procmux$553_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$625 ($dff) from module td_fused_top_tdf5_dot_product (D = $procmux$535_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding SRST signal on $procdff$624 ($dff) from module td_fused_top_tdf5_dot_product (D = $procmux$530_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding SRST signal on $procdff$623 ($dff) from module td_fused_top_tdf5_dot_product (D = $procmux$525_Y, Q = \ap_enable_reg_pp0_iter7, rval = 1'0).
Adding EN signal on $procdff$622 ($dff) from module td_fused_top_tdf5_dot_product (D = $procmux$520_Y, Q = \ic_reg_131).
Adding EN signal on $procdff$621 ($dff) from module td_fused_top_tdf5_dot_product (D = $procmux$515_Y, Q = \ii_reg_142).
Adding EN signal on $procdff$619 ($dff) from module td_fused_top_tdf5_dot_product (D = $procmux$505_Y, Q = \indvar_flatten_reg_108).
Adding EN signal on $procdff$618 ($dff) from module td_fused_top_tdf5_dot_product (D = $procmux$500_Y, Q = \jj_reg_119).
Adding EN signal on $procdff$617 ($dff) from module td_fused_top_tdf5_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:640$301_Y [3:0], Q = \trunc_ln150_reg_440).
Adding EN signal on $procdff$616 ($dff) from module td_fused_top_tdf5_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:640$301_Y, Q = \select_ln148_reg_429).
Adding EN signal on $procdff$615 ($dff) from module td_fused_top_tdf5_dot_product (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:550$266_Y, Q = \add_ln148_reg_424).
Adding EN signal on $procdff$614 ($dff) from module td_fused_top_tdf5_dot_product (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:558$270_Y, Q = \and_ln147_reg_419).
Adding EN signal on $procdff$613 ($dff) from module td_fused_top_tdf5_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:602$282_Y, Q = \icmp_ln148_reg_412).
Adding EN signal on $procdff$612 ($dff) from module td_fused_top_tdf5_dot_product (D = \trunc_ln150_reg_440, Q = \trunc_ln150_reg_440_pp0_iter1_reg).
Adding EN signal on $procdff$611 ($dff) from module td_fused_top_tdf5_dot_product (D = \icmp_ln147_reg_408, Q = \icmp_ln147_reg_408_pp0_iter1_reg).
Adding EN signal on $procdff$610 ($dff) from module td_fused_top_tdf5_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:600$280_Y, Q = \icmp_ln147_reg_408).
Adding EN signal on $procdff$594 ($dff) from module td_fused_top_tdf5_dot_product (D = \weight_vecs_0_q0, Q = \weight_vecs_0_load_reg_480).
Adding EN signal on $procdff$593 ($dff) from module td_fused_top_tdf5_dot_product (D = \ifmap_vec_q0, Q = \ifmap_vec_load_reg_475).
Adding EN signal on $procdff$592 ($dff) from module td_fused_top_tdf5_dot_product (D = \grp_fu_153_p2, Q = \mul_reg_485).
Adding EN signal on $procdff$591 ($dff) from module td_fused_top_tdf5_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:624$289_Y, Q = \select_ln147_8_reg_455).
Adding EN signal on $procdff$590 ($dff) from module td_fused_top_tdf5_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:630$295_Y, Q = \select_ln148_7_reg_434).
Adding EN signal on $procdff$589 ($dff) from module td_fused_top_tdf5_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v:632$297_Y, Q = \select_ln148_8_reg_460).
Adding EN signal on $procdff$620 ($dff) from module td_fused_top_tdf5_dot_product (D = $procmux$510_Y, Q = \indvar_flatten17_reg_97).
Adding SRST signal on $procdff$627 ($dff) from module td_fused_top_tdf5_dot_product (D = $procmux$545_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$626 ($dff) from module td_fused_top_tdf5_dot_product (D = $procmux$540_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_tdf5_dot_product..
Removed 47 unused cells and 531 unused wires.
<suppressed ~59 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_tdf5_dot_product.
<suppressed ~5 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_tdf5_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_tdf5_dot_product.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_tdf5_dot_product'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_tdf5_dot_product..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_tdf5_dot_product.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_tdf5_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_tdf5_dot_product.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_tdf5_dot_product'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_tdf5_dot_product..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_tdf5_dot_product.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_ap_hmul_2_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_tdf5_dot_product ===

   Number of wires:                176
   Number of wire bits:            659
   Number of public wires:         123
   Number of public wire bits:     563
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                136
     $add                           44
     $and                           18
     $dff                           45
     $dffe                          99
     $eq                            29
     $mux                          101
     $not                           12
     $or                             3
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                          11
     $sdffe                          1
     $sub                           12

=== design hierarchy ===

   td_fused_top_tdf5_dot_product      1
     $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      0
       td_fused_top_ap_hmul_2_max_dsp_16      0
         FPMult_16                   0
           FPMult_ExecuteModule      0
           FPMult_NormalizeModule      0
           FPMult_PrepModule         0
           FPMult_RoundModule        0

   Number of wires:                176
   Number of wire bits:            659
   Number of public wires:         123
   Number of public wire bits:     563
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                136
     $add                           44
     $and                           18
     $dff                           45
     $dffe                          99
     $eq                            29
     $mux                          101
     $not                           12
     $or                             3
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                          11
     $sdffe                          1
     $sub                           12

End of script. Logfile hash: 94930190cd, CPU: user 0.24s system 0.02s, MEM: 16.36 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 29% 2x read_verilog (0 sec), 24% 5x opt_expr (0 sec), ...
