

================================================================
== Synthesis Summary Report of 'kernel0'
================================================================
+ General Information: 
    * Date:           Sat Oct 15 10:48:58 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        hls_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu200-fsgd2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+----------+----------+-------------+------------+-----+
    |                                   Modules                                   |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |          |          |             |            |     |
    |                                   & Loops                                   |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   |    DSP   |      FF     |     LUT    | URAM|
    +-----------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+----------+----------+-------------+------------+-----+
    |+ kernel0*                                                                   |  Timing|  -0.00|    33783|  1.689e+05|         -|    33776|      -|  dataflow|  174 (4%)|  40 (~0%)|  22509 (~0%)|  25333 (2%)|    -|
    | + grp_A_IO_L3_in_serialize_fu_318                                           |  Timing|  -0.00|     1035|  5.175e+03|         -|     1035|      -|        no|         -|         -|    599 (~0%)|   314 (~0%)|    -|
    |  + grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51                  |  Timing|  -0.00|     1027|  5.135e+03|         -|     1027|      -|        no|         -|         -|    529 (~0%)|    90 (~0%)|    -|
    |   o VITIS_LOOP_38_1                                                         |       -|   3.65|     1025|  5.125e+03|         3|        1|   1024|       yes|         -|         -|            -|           -|    -|
    | + grp_B_IO_L3_in_serialize_fu_326                                           |  Timing|  -0.00|     1035|  5.175e+03|         -|     1035|      -|        no|         -|         -|    599 (~0%)|   314 (~0%)|    -|
    |  + grp_B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_383_1_fu_51                 |  Timing|  -0.00|     1027|  5.135e+03|         -|     1027|      -|        no|         -|         -|    529 (~0%)|    90 (~0%)|    -|
    |   o VITIS_LOOP_383_1                                                        |       -|   3.65|     1025|  5.125e+03|         3|        1|   1024|       yes|         -|         -|            -|           -|    -|
    | + grp_A_IO_L3_in_fu_334                                                     |       -|   0.83|     1026|  5.130e+03|         -|     1026|      -|        no|         -|         -|     15 (~0%)|   101 (~0%)|    -|
    |  o VITIS_LOOP_8_1_VITIS_LOOP_10_3_VITIS_LOOP_13_4_VITIS_LOOP_15_5           |       -|   3.65|     1024|  5.120e+03|         2|        1|   1024|       yes|         -|         -|            -|           -|    -|
    | + grp_B_IO_L3_in_fu_340                                                     |       -|   0.83|     1026|  5.130e+03|         -|     1026|      -|        no|         -|         -|     15 (~0%)|   101 (~0%)|    -|
    |  o VITIS_LOOP_353_1_VITIS_LOOP_355_3_VITIS_LOOP_358_4_VITIS_LOOP_360_5      |       -|   3.65|     1024|  5.120e+03|         2|        1|   1024|       yes|         -|         -|            -|           -|    -|
    | + grp_A_IO_L2_in_fu_346                                                     |       -|   0.46|    33645|  1.682e+05|         -|    33645|      -|        no|  16 (~0%)|         -|     95 (~0%)|   801 (~0%)|    -|
    |  + grp_A_IO_L2_in_intra_trans_fu_140                                        |       -|   0.46|      515|  2.575e+03|         -|      515|      -|        no|         -|         -|     35 (~0%)|   290 (~0%)|    -|
    |   + grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI_fu_36            |       -|   0.46|      514|  2.570e+03|         -|      514|      -|        no|         -|         -|     32 (~0%)|   265 (~0%)|    -|
    |    o VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3                        |       -|   3.65|      512|  2.560e+03|         2|        1|    512|       yes|         -|         -|            -|           -|    -|
    |  + grp_A_IO_L2_in_inter_trans_fu_150                                        |       -|   0.83|       25|    125.000|         -|       25|      -|        no|         -|         -|     28 (~0%)|   230 (~0%)|    -|
    |   + grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3_fu_50              |       -|   0.83|       10|     50.000|         -|       10|      -|        no|         -|         -|      7 (~0%)|    81 (~0%)|    -|
    |    o VITIS_LOOP_112_3                                                       |       -|   3.65|        8|     40.000|         2|        1|      8|       yes|         -|         -|            -|           -|    -|
    |   + grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2_fu_58              |       -|   1.04|       10|     50.000|         -|       10|      -|        no|         -|         -|     11 (~0%)|    70 (~0%)|    -|
    |    o VITIS_LOOP_100_2                                                       |       -|   3.65|        8|     40.000|         2|        1|      8|       yes|         -|         -|            -|           -|    -|
    |   o VITIS_LOOP_97_1                                                         |       -|   3.65|       24|    120.000|        12|        -|      2|        no|         -|         -|            -|           -|    -|
    |  o VITIS_LOOP_173_1                                                         |       -|   3.65|    33128|  1.656e+05|      8282|        -|      4|        no|         -|         -|            -|           -|    -|
    |   o VITIS_LOOP_174_2                                                        |       -|   3.65|     8280|  4.140e+04|      2070|        -|      4|        no|         -|         -|            -|           -|    -|
    |    o VITIS_LOOP_175_3                                                       |       -|   3.65|     2068|  1.034e+04|       517|        -|      4|        no|         -|         -|            -|           -|    -|
    | + grp_B_IO_L2_in_fu_353                                                     |       -|   0.05|    33775|  1.689e+05|         -|    33775|      -|        no|  16 (~0%)|         -|    109 (~0%)|  1867 (~0%)|    -|
    |  + grp_B_IO_L2_in_intra_trans_fu_140                                        |       -|   0.05|      517|  2.585e+03|         -|      517|      -|        no|         -|         -|     49 (~0%)|  1356 (~0%)|    -|
    |   + grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V_fu_36            |       -|   0.05|      516|  2.580e+03|         -|      516|      -|        no|         -|         -|     46 (~0%)|  1331 (~0%)|    -|
    |    o VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3                     |       -|   3.65|      514|  2.570e+03|         3|        1|    512|       yes|         -|         -|            -|           -|    -|
    |  + grp_B_IO_L2_in_inter_trans_fu_150                                        |       -|   0.83|       25|    125.000|         -|       25|      -|        no|         -|         -|     28 (~0%)|   230 (~0%)|    -|
    |   + grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_50              |       -|   0.83|       10|     50.000|         -|       10|      -|        no|         -|         -|      7 (~0%)|    81 (~0%)|    -|
    |    o VITIS_LOOP_457_3                                                       |       -|   3.65|        8|     40.000|         2|        1|      8|       yes|         -|         -|            -|           -|    -|
    |   + grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_58              |       -|   1.04|       10|     50.000|         -|       10|      -|        no|         -|         -|     11 (~0%)|    70 (~0%)|    -|
    |    o VITIS_LOOP_445_2                                                       |       -|   3.65|        8|     40.000|         2|        1|      8|       yes|         -|         -|            -|           -|    -|
    |   o VITIS_LOOP_442_1                                                        |       -|   3.65|       24|    120.000|        12|        -|      2|        no|         -|         -|            -|           -|    -|
    |  o VITIS_LOOP_518_1                                                         |       -|   3.65|    33256|  1.663e+05|      8314|        -|      4|        no|         -|         -|            -|           -|    -|
    |   o VITIS_LOOP_519_2                                                        |       -|   3.65|     8312|  4.156e+04|      2078|        -|      4|        no|         -|         -|            -|           -|    -|
    |    o VITIS_LOOP_520_3                                                       |       -|   3.65|     2076|  1.038e+04|       519|        -|      4|        no|         -|         -|            -|           -|    -|
    | + grp_A_IO_L2_in_boundary_fu_360                                            |       -|   0.46|    33645|  1.682e+05|         -|    33645|      -|        no|  16 (~0%)|         -|     78 (~0%)|   632 (~0%)|    -|
    |  + grp_A_IO_L2_in_intra_trans_fu_138                                        |       -|   0.46|      515|  2.575e+03|         -|      515|      -|        no|         -|         -|     35 (~0%)|   290 (~0%)|    -|
    |   + grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI_fu_36            |       -|   0.46|      514|  2.570e+03|         -|      514|      -|        no|         -|         -|     32 (~0%)|   265 (~0%)|    -|
    |    o VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3                        |       -|   3.65|      512|  2.560e+03|         2|        1|    512|       yes|         -|         -|            -|           -|    -|
    |  + grp_A_IO_L2_in_inter_trans_boundary_fu_148                               |       -|   1.04|       10|     50.000|         -|       10|      -|        no|         -|         -|     11 (~0%)|    70 (~0%)|    -|
    |   o VITIS_LOOP_140_2                                                        |       -|   3.65|        8|     40.000|         2|        1|      8|       yes|         -|         -|            -|           -|    -|
    |  o VITIS_LOOP_270_1                                                         |       -|   3.65|    33128|  1.656e+05|      8282|        -|      4|        no|         -|         -|            -|           -|    -|
    |   o VITIS_LOOP_271_2                                                        |       -|   3.65|     8280|  4.140e+04|      2070|        -|      4|        no|         -|         -|            -|           -|    -|
    |    o VITIS_LOOP_272_3                                                       |       -|   3.65|     2068|  1.034e+04|       517|        -|      4|        no|         -|         -|            -|           -|    -|
    | + grp_B_IO_L2_in_boundary_fu_366                                            |       -|   0.05|    33775|  1.689e+05|         -|    33775|      -|        no|  16 (~0%)|         -|     92 (~0%)|  1698 (~0%)|    -|
    |  + grp_B_IO_L2_in_intra_trans_fu_138                                        |       -|   0.05|      517|  2.585e+03|         -|      517|      -|        no|         -|         -|     49 (~0%)|  1356 (~0%)|    -|
    |   + grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V_fu_36            |       -|   0.05|      516|  2.580e+03|         -|      516|      -|        no|         -|         -|     46 (~0%)|  1331 (~0%)|    -|
    |    o VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3                     |       -|   3.65|      514|  2.570e+03|         3|        1|    512|       yes|         -|         -|            -|           -|    -|
    |  + grp_B_IO_L2_in_inter_trans_boundary_fu_148                               |       -|   1.04|       10|     50.000|         -|       10|      -|        no|         -|         -|     11 (~0%)|    70 (~0%)|    -|
    |   o VITIS_LOOP_485_2                                                        |       -|   3.65|        8|     40.000|         2|        1|      8|       yes|         -|         -|            -|           -|    -|
    |  o VITIS_LOOP_615_1                                                         |       -|   3.65|    33256|  1.663e+05|      8314|        -|      4|        no|         -|         -|            -|           -|    -|
    |   o VITIS_LOOP_616_2                                                        |       -|   3.65|     8312|  4.156e+04|      2078|        -|      4|        no|         -|         -|            -|           -|    -|
    |    o VITIS_LOOP_617_3                                                       |       -|   3.65|     2076|  1.038e+04|       519|        -|      4|        no|         -|         -|            -|           -|    -|
    | + grp_PE_wrapper7_fu_372                                                    |       -|   0.23|    32786|  1.639e+05|         -|    32786|      -|        no|   1 (~0%)|  10 (~0%)|   1369 (~0%)|  1362 (~0%)|    -|
    |  + grp_PE_fu_28                                                             |       -|   0.23|    32785|  1.639e+05|         -|    32785|      -|        no|   1 (~0%)|  10 (~0%)|   1364 (~0%)|  1283 (~0%)|    -|
    |   o VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6     |       -|   3.65|    32783|  1.639e+05|        17|        1|  32768|       yes|         -|         -|            -|           -|    -|
    | + grp_PE_wrapper8_fu_381                                                    |       -|   0.23|    32786|  1.639e+05|         -|    32786|      -|        no|   1 (~0%)|  10 (~0%)|   1369 (~0%)|  1362 (~0%)|    -|
    |  + grp_PE_fu_28                                                             |       -|   0.23|    32785|  1.639e+05|         -|    32785|      -|        no|   1 (~0%)|  10 (~0%)|   1364 (~0%)|  1283 (~0%)|    -|
    |   o VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6     |       -|   3.65|    32783|  1.639e+05|        17|        1|  32768|       yes|         -|         -|            -|           -|    -|
    | + grp_PE_wrapper9_fu_390                                                    |       -|   0.23|    32786|  1.639e+05|         -|    32786|      -|        no|   1 (~0%)|  10 (~0%)|   1369 (~0%)|  1362 (~0%)|    -|
    |  + grp_PE_fu_28                                                             |       -|   0.23|    32785|  1.639e+05|         -|    32785|      -|        no|   1 (~0%)|  10 (~0%)|   1364 (~0%)|  1283 (~0%)|    -|
    |   o VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6     |       -|   3.65|    32783|  1.639e+05|        17|        1|  32768|       yes|         -|         -|            -|           -|    -|
    | + grp_PE_wrapper_fu_399                                                     |       -|   0.23|    32786|  1.639e+05|         -|    32786|      -|        no|   1 (~0%)|  10 (~0%)|   1369 (~0%)|  1362 (~0%)|    -|
    |  + grp_PE_fu_28                                                             |       -|   0.23|    32785|  1.639e+05|         -|    32785|      -|        no|   1 (~0%)|  10 (~0%)|   1364 (~0%)|  1283 (~0%)|    -|
    |   o VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6     |       -|   3.65|    32783|  1.639e+05|        17|        1|  32768|       yes|         -|         -|            -|           -|    -|
    | + grp_A_PE_dummy_in10_fu_408                                                |       -|   2.24|    32770|  1.638e+05|         -|    32770|      -|        no|         -|         -|     19 (~0%)|    87 (~0%)|    -|
    |  o VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6      |       -|   3.65|    32768|  1.638e+05|         2|        1|  32768|       yes|         -|         -|            -|           -|    -|
    | + grp_B_PE_dummy_in11_fu_413                                                |       -|   2.24|    32770|  1.638e+05|         -|    32770|      -|        no|         -|         -|     19 (~0%)|    87 (~0%)|    -|
    |  o VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6      |       -|   3.65|    32768|  1.638e+05|         2|        1|  32768|       yes|         -|         -|            -|           -|    -|
    | + grp_C_drain_IO_L1_out_boundary_wrapper12_fu_418                           |       -|   0.40|     1425|  7.125e+03|         -|     1425|      -|        no|   4 (~0%)|         -|     53 (~0%)|   506 (~0%)|    -|
    |  + grp_C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1_fu_56           |       -|   0.40|       66|    330.000|         -|       66|      -|        no|         -|         -|     25 (~0%)|   209 (~0%)|    -|
    |   o VITIS_LOOP_849_1_VITIS_LOOP_851_2                                       |       -|   3.65|       64|    320.000|         2|        1|     64|       yes|         -|         -|            -|           -|    -|
    |  + grp_C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_fu_63             |       -|   0.68|       18|     90.000|         -|       18|      -|        no|         -|         -|     14 (~0%)|   154 (~0%)|    -|
    |   o VITIS_LOOP_927_2_VITIS_LOOP_929_3                                       |       -|   3.65|       16|     80.000|         2|        1|     16|       yes|         -|         -|            -|           -|    -|
    |  o VITIS_LOOP_1000_1_VITIS_LOOP_1001_2                                      |       -|   3.65|     1424|  7.120e+03|        89|        -|     16|        no|         -|         -|            -|           -|    -|
    | + grp_A_PE_dummy_in_fu_424                                                  |       -|   2.24|    32770|  1.638e+05|         -|    32770|      -|        no|         -|         -|     19 (~0%)|    87 (~0%)|    -|
    |  o VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6      |       -|   3.65|    32768|  1.638e+05|         2|        1|  32768|       yes|         -|         -|            -|           -|    -|
    | + grp_B_PE_dummy_in_fu_429                                                  |       -|   2.24|    32770|  1.638e+05|         -|    32770|      -|        no|         -|         -|     19 (~0%)|    87 (~0%)|    -|
    |  o VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6      |       -|   3.65|    32768|  1.638e+05|         2|        1|  32768|       yes|         -|         -|            -|           -|    -|
    | + grp_C_drain_IO_L1_out_wrapper13_fu_434                                    |       -|   0.40|     1762|  8.810e+03|         -|     1762|      -|        no|   4 (~0%)|         -|     76 (~0%)|   697 (~0%)|    -|
    |  + grp_C_drain_IO_L1_out_fu_24                                              |       -|   0.40|     1761|  8.805e+03|         -|     1761|      -|        no|   4 (~0%)|         -|     71 (~0%)|   636 (~0%)|    -|
    |   + grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_81           |       -|   0.40|       66|    330.000|         -|       66|      -|        no|         -|         -|     25 (~0%)|   209 (~0%)|    -|
    |    o VITIS_LOOP_849_1_VITIS_LOOP_851_2                                      |       -|   3.65|       64|    320.000|         2|        1|     64|       yes|         -|         -|            -|           -|    -|
    |   + grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_88           |       -|   0.84|       18|     90.000|         -|       18|      -|        no|         -|         -|      8 (~0%)|    82 (~0%)|    -|
    |    o VITIS_LOOP_899_4_VITIS_LOOP_901_5                                      |       -|   3.65|       16|     80.000|         2|        1|     16|       yes|         -|         -|            -|           -|    -|
    |   + grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_96           |       -|   0.68|       18|     90.000|         -|       18|      -|        no|         -|         -|     14 (~0%)|   154 (~0%)|    -|
    |    o VITIS_LOOP_885_2_VITIS_LOOP_887_3                                      |       -|   3.65|       16|     80.000|         2|        1|     16|       yes|         -|         -|            -|           -|    -|
    |   o VITIS_LOOP_953_1_VITIS_LOOP_954_2                                       |       -|   3.65|     1760|  8.800e+03|       110|        -|     16|        no|         -|         -|            -|           -|    -|
    |    o VITIS_LOOP_882_1                                                       |       -|   3.65|       40|    200.000|        20|        -|      2|        no|         -|         -|            -|           -|    -|
    | + grp_C_drain_IO_L1_out_boundary_wrapper_fu_441                             |       -|   0.40|     1425|  7.125e+03|         -|     1425|      -|        no|   4 (~0%)|         -|     53 (~0%)|   506 (~0%)|    -|
    |  + grp_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1_fu_56            |       -|   0.40|       66|    330.000|         -|       66|      -|        no|         -|         -|     25 (~0%)|   209 (~0%)|    -|
    |   o VITIS_LOOP_849_1_VITIS_LOOP_851_2                                       |       -|   3.65|       64|    320.000|         2|        1|     64|       yes|         -|         -|            -|           -|    -|
    |  + grp_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s_fu_63            |       -|   0.68|       18|     90.000|         -|       18|      -|        no|         -|         -|     14 (~0%)|   154 (~0%)|    -|
    |   o VITIS_LOOP_927_2_VITIS_LOOP_929_3                                       |       -|   3.65|       16|     80.000|         2|        1|     16|       yes|         -|         -|            -|           -|    -|
    |  o VITIS_LOOP_1000_1_VITIS_LOOP_1001_2                                      |       -|   3.65|     1424|  7.120e+03|        89|        -|     16|        no|         -|         -|            -|           -|    -|
    | + grp_C_drain_IO_L1_out_wrapper_fu_447                                      |       -|   0.40|     1762|  8.810e+03|         -|     1762|      -|        no|   4 (~0%)|         -|     76 (~0%)|   697 (~0%)|    -|
    |  + grp_C_drain_IO_L1_out_fu_24                                              |       -|   0.40|     1761|  8.805e+03|         -|     1761|      -|        no|   4 (~0%)|         -|     71 (~0%)|   636 (~0%)|    -|
    |   + grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_81           |       -|   0.40|       66|    330.000|         -|       66|      -|        no|         -|         -|     25 (~0%)|   209 (~0%)|    -|
    |    o VITIS_LOOP_849_1_VITIS_LOOP_851_2                                      |       -|   3.65|       64|    320.000|         2|        1|     64|       yes|         -|         -|            -|           -|    -|
    |   + grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_88           |       -|   0.84|       18|     90.000|         -|       18|      -|        no|         -|         -|      8 (~0%)|    82 (~0%)|    -|
    |    o VITIS_LOOP_899_4_VITIS_LOOP_901_5                                      |       -|   3.65|       16|     80.000|         2|        1|     16|       yes|         -|         -|            -|           -|    -|
    |   + grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_96           |       -|   0.68|       18|     90.000|         -|       18|      -|        no|         -|         -|     14 (~0%)|   154 (~0%)|    -|
    |    o VITIS_LOOP_885_2_VITIS_LOOP_887_3                                      |       -|   3.65|       16|     80.000|         2|        1|     16|       yes|         -|         -|            -|           -|    -|
    |   o VITIS_LOOP_953_1_VITIS_LOOP_954_2                                       |       -|   3.65|     1760|  8.800e+03|       110|        -|     16|        no|         -|         -|            -|           -|    -|
    |    o VITIS_LOOP_882_1                                                       |       -|   3.65|       40|    200.000|        20|        -|      2|        no|         -|         -|            -|           -|    -|
    | + grp_C_drain_IO_L2_out_boundary_fu_454                                     |       -|   0.84|      514|  2.570e+03|         -|      514|      -|        no|         -|         -|     13 (~0%)|    90 (~0%)|    -|
    |  o VITIS_LOOP_1096_1_VITIS_LOOP_1103_4_VITIS_LOOP_1105_5_VITIS_LOOP_1107_6  |       -|   3.65|      512|  2.560e+03|         2|        1|    512|       yes|         -|         -|            -|           -|    -|
    | + grp_C_drain_IO_L2_out_fu_460                                              |       -|   0.84|     1153|  5.765e+03|         -|     1153|      -|        no|         -|         -|     48 (~0%)|   358 (~0%)|    -|
    |  + grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_74             |       -|   0.84|       34|    170.000|         -|       34|      -|        no|         -|         -|      9 (~0%)|    83 (~0%)|    -|
    |   o VITIS_LOOP_1067_7_VITIS_LOOP_1069_8_VITIS_LOOP_1071_9                   |       -|   3.65|       32|    160.000|         2|        1|     32|       yes|         -|         -|            -|           -|    -|
    |  + grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_82             |       -|   0.84|       34|    170.000|         -|       34|      -|        no|         -|         -|      9 (~0%)|    83 (~0%)|    -|
    |   o VITIS_LOOP_1050_4_VITIS_LOOP_1052_5_VITIS_LOOP_1054_6                   |       -|   3.65|       32|    160.000|         2|        1|     32|       yes|         -|         -|            -|           -|    -|
    |  o VITIS_LOOP_1043_1_VITIS_LOOP_1044_2_VITIS_LOOP_1047_3                    |       -|   3.65|     1152|  5.760e+03|        36|        -|     32|        no|         -|         -|            -|           -|    -|
    | + grp_C_drain_IO_L3_out_fu_467                                              |       -|   0.84|     1026|  5.130e+03|         -|     1026|      -|        no|         -|         -|     14 (~0%)|    92 (~0%)|    -|
    |  o VITIS_LOOP_1130_1_VITIS_LOOP_1134_3_VITIS_LOOP_1138_5_VITIS_LOOP_1141_6  |       -|   3.65|     1024|  5.120e+03|         2|        1|   1024|       yes|         -|         -|            -|           -|    -|
    | + C_c_channel_entry_proc_fu_473                                             |       -|   3.65|        0|      0.000|         -|        0|      -|        no|         -|         -|     66 (~0%)|    20 (~0%)|    -|
    | + grp_C_drain_IO_L3_out_serialize_fu_478                                    |  Timing|  -0.00|     1037|  5.185e+03|         -|     1037|      -|        no|         -|         -|    599 (~0%)|   370 (~0%)|    -|
    |  + grp_C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11_fu_54             |  Timing|  -0.00|     1030|  5.150e+03|         -|     1030|      -|        no|         -|         -|    531 (~0%)|   137 (~0%)|    -|
    |   o VITIS_LOOP_1164_1                                                       |      II|   3.65|     1028|  5.140e+03|         6|        4|    256|       yes|         -|         -|            -|           -|    -|
    +-----------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+----------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface    | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|              | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem_A | 512 -> 512 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_B | 512 -> 512 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_C | 512 -> 512 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| A        | in        | ap_uint<512>* |
| B        | in        | ap_uint<512>* |
| C        | out       | ap_uint<512>* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+-------------------+-----------+----------+-----------------------+
| Argument | HW Name           | HW Type   | HW Usage | HW Info               |
+----------+-------------------+-----------+----------+-----------------------+
| A        | m_axi_gmem_A      | interface |          |                       |
| A        | s_axi_control A_1 | register  | offset   | offset=0x10, range=32 |
| A        | s_axi_control A_2 | register  | offset   | offset=0x14, range=32 |
| B        | m_axi_gmem_B      | interface |          |                       |
| B        | s_axi_control B_1 | register  | offset   | offset=0x1c, range=32 |
| B        | s_axi_control B_2 | register  | offset   | offset=0x20, range=32 |
| C        | m_axi_gmem_C      | interface |          |                       |
| C        | s_axi_control C_1 | register  | offset   | offset=0x28, range=32 |
| C        | s_axi_control C_2 | register  | offset   | offset=0x2c, range=32 |
+----------+-------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Burst Summary
+--------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| HW Interface | Loop              | Message                                                                                                                                                                                                                    | Location                      |
+--------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| m_axi_gmem_A | VITIS_LOOP_38_1   | Multiple burst reads of length 1024 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | src/kernel_kernel.cpp:38:19   |
| m_axi_gmem_B | VITIS_LOOP_383_1  | Multiple burst reads of length 1024 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | src/kernel_kernel.cpp:383:20  |
| m_axi_gmem_C | VITIS_LOOP_1164_1 | Multiple burst writes of length 256 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | src/kernel_kernel.cpp:1164:21 |
+--------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+


