
---------- Begin Simulation Statistics ----------
final_tick                                 6676945000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45726                       # Simulator instruction rate (inst/s)
host_mem_usage                                 913908                       # Number of bytes of host memory used
host_op_rate                                    54710                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   218.69                       # Real time elapsed on the host
host_tick_rate                               30531283                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11964616                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006677                       # Number of seconds simulated
sim_ticks                                  6676945000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.400375                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1442841                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1512406                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1174                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            118660                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2197530                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             104127                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          134738                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            30611                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3075048                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  335982                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10508                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3233511                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3286417                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             96886                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2395517                       # Number of branches committed
system.cpu.commit.bw_lim_events                475415                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             575                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1801095                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10020916                       # Number of instructions committed
system.cpu.commit.committedOps               11985531                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     11633818                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.030232                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.027131                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7791594     66.97%     66.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1437805     12.36%     79.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       692839      5.96%     85.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       454049      3.90%     89.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       339203      2.92%     92.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       145091      1.25%     93.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       170440      1.47%     94.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       127382      1.09%     95.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       475415      4.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11633818                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               279796                       # Number of function calls committed.
system.cpu.commit.int_insts                  10982358                       # Number of committed integer instructions.
system.cpu.commit.loads                       2585308                       # Number of loads committed
system.cpu.commit.membars                         562                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7768284     64.81%     64.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109923      0.92%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9901      0.08%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            37      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            38      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              25      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             86      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2585308     21.57%     87.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1511798     12.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11985531                       # Class of committed instruction
system.cpu.commit.refs                        4097106                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1907                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11964616                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.335398                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.335398                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1122740                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 22047                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1402793                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               14393327                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  7776329                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2806770                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  97740                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 64932                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                114581                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3075048                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1920139                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3745722                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 65482                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          418                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12625254                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  245                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           310                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  239116                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.230272                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            8051907                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1882950                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.945430                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           11918160                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.254754                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.466835                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8784984     73.71%     73.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   398306      3.34%     77.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   381230      3.20%     80.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   415472      3.49%     83.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   281316      2.36%     86.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   331611      2.78%     88.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   295574      2.48%     91.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   246922      2.07%     93.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   782745      6.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11918160                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       728106                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit        14519                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       764749                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage       1138505                       # number of prefetches that crossed the page
system.cpu.idleCycles                         1435824                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               127972                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2582739                       # Number of branches executed
system.cpu.iew.exec_nop                         25196                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.986236                       # Inst execution rate
system.cpu.iew.exec_refs                      4617692                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1580668                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  231761                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3057992                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                654                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             21072                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1638871                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13789297                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3037024                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            137474                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              13170184                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3397                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 82284                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  97740                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 86760                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1040                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            48747                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          660                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          784                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       133893                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       472678                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       127073                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            784                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        72701                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          55271                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12363411                       # num instructions consuming a value
system.cpu.iew.wb_count                      12897557                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.552868                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6835332                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.965821                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12949315                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15891537                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9471199                       # number of integer regfile writes
system.cpu.ipc                               0.748840                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.748840                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                54      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8503724     63.90%     63.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               110705      0.83%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10070      0.08%     64.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     64.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 267      0.00%     64.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                186      0.00%     64.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                234      0.00%     64.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     64.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.00%     64.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     64.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     64.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 102      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3089490     23.22%     88.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1592741     11.97%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13307663                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      138525                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010409                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   45321     32.72%     32.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     20      0.01%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     32.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  58171     41.99%     74.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 35010     25.27%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13442861                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           38679953                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12894922                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15558893                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13763447                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  13307663                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 654                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1799468                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             14481                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             79                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1310031                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      11918160                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.116587                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.789094                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7261913     60.93%     60.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1321170     11.09%     72.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1101941      9.25%     81.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              831411      6.98%     88.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              513844      4.31%     92.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              360524      3.02%     95.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              318749      2.67%     98.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              150976      1.27%     99.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               57632      0.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11918160                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.996531                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   3273                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               6534                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2635                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              5409                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             40759                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            64684                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3057992                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1638871                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9928381                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2315                       # number of misc regfile writes
system.cpu.numCycles                         13353984                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  369663                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11774593                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 130896                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  7857139                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  72839                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2288                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              20893708                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14190529                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13983237                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2826769                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 209909                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  97740                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                443993                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2208609                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17189529                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         322856                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              15013                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    497563                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            671                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             3538                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     24942312                       # The number of ROB reads
system.cpu.rob.rob_writes                    27859248                       # The number of ROB writes
system.cpu.timesIdled                          209631                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2216                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     715                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           14                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17730                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          291                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       566664                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1134480                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6799                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10629                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10629                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6799                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           288                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1115456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1115456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17716                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17716    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17716                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           92116250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6676945000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            553821                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        29756                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       532824                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4098                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13682                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13682                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        532952                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20869                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          313                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          313                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1598721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       103568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1702289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     68209216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4115584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               72324800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              21                       # Total snoops (count)
system.tol2bus.snoopTraffic                       512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           567830                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000512                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022632                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 567539     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    291      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             567830                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1212184765                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52592778                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         799440975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            12.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6676945000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               269692                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                22519                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       257856                       # number of demand (read+write) hits
system.l2.demand_hits::total                   550067                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              269692                       # number of overall hits
system.l2.overall_hits::.cpu.data               22519                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       257856                       # number of overall hits
system.l2.overall_hits::total                  550067                       # number of overall hits
system.l2.demand_misses::.cpu.inst               5397                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              12032                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17429                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              5397                       # number of overall misses
system.l2.overall_misses::.cpu.data             12032                       # number of overall misses
system.l2.overall_misses::total                 17429                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    428996000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    933471500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1362467500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    428996000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    933471500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1362467500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           275089                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34551                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       257856                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               567496                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          275089                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34551                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       257856                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              567496                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.019619                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.348239                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.030712                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.019619                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.348239                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.030712                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79487.863628                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77582.405253                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78172.442481                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79487.863628                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77582.405253                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78172.442481                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          5396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         12032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17428                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         5396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        12032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17428                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    374940000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    813151001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1188091001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    374940000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    813151001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1188091001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.019615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.348239                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.030710                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.019615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.348239                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.030710                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69484.803558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67582.363780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68171.390923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69484.803558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67582.363780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68171.390923                       # average overall mshr miss latency
system.l2.replacements                             14                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        29755                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            29755                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        29755                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        29755                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       532533                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           532533                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       532533                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       532533                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3053                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3053                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10629                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10629                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    818114500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     818114500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         13682                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13682                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.776860                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.776860                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76970.034810                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76970.034810                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10629                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10629                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    711824001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    711824001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.776860                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.776860                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66969.987863                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66969.987863                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         269692                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       257856                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             527548                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         5397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    428996000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    428996000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       275089                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       257856                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         532945                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.019619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79487.863628                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79487.863628                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5396                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5396                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    374940000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    374940000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.019615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010125                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69484.803558                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69484.803558                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19466                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19466                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1403                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1403                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    115357000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    115357000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.067229                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.067229                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82221.667855                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82221.667855                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1403                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1403                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    101327000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    101327000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.067229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72221.667855                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72221.667855                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            25                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                25                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          288                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             288                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          313                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           313                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.920128                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.920128                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          288                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          288                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      5482500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5482500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.920128                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.920128                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19036.458333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19036.458333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6676945000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11887.330816                       # Cycle average of tags in use
system.l2.tags.total_refs                     1133893                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17719                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     63.993058                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     183.564016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3831.770098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7871.996703                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.116936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.240234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.362773                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17680                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1580                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15929                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.539551                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9091175                       # Number of tag accesses
system.l2.tags.data_accesses                  9091175                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6676945000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         345344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         770048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1115392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       345344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        345344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            5396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           12032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          51721858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         115329391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             167051249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     51721858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         51721858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks           9585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 9585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks           9585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         51721858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        115329391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            167060834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      5396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     12032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000592000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36342                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17428                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17428                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    144742000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   87140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               471517000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8305.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27055.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14421                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17428                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    371.012641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   236.598312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.113315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          801     26.65%     26.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          655     21.79%     48.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          320     10.65%     59.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          209      6.95%     66.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          281      9.35%     75.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          199      6.62%     82.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          218      7.25%     89.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           57      1.90%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          266      8.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3006                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1115392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1115392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   64                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       167.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    167.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6674104500                       # Total gap between requests
system.mem_ctrls.avgGap                     382931.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       345344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       770048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 51721857.825697228312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 115329390.911562100053                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         5396                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        12032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            1                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    152949000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    318568000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28344.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26476.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9853200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5237100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            61725300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     526746480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1358412600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1420020480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3381995160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.518349                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3678818000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    222820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2775307000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11616780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6170670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62710620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     526746480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1505742210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1295953440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3408940200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        510.553884                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3353986750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    222820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3100138250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6676945000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1591515                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1591515                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1591515                       # number of overall hits
system.cpu.icache.overall_hits::total         1591515                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       328619                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         328619                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       328619                       # number of overall misses
system.cpu.icache.overall_misses::total        328619                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4776809976                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4776809976                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4776809976                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4776809976                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1920134                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1920134                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1920134                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1920134                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.171144                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.171144                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.171144                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.171144                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14536.012756                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14536.012756                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14536.012756                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14536.012756                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        21629                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1733                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.480669                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            101214                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       532824                       # number of writebacks
system.cpu.icache.writebacks::total            532824                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        53524                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        53524                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        53524                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        53524                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       275095                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       275095                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       275095                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       257857                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       532952                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3943576985                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3943576985                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3943576985                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   3099035277                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7042612262                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.143269                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.143269                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.143269                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.277560                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14335.327741                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14335.327741                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14335.327741                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12018.426015                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13214.346249                       # average overall mshr miss latency
system.cpu.icache.replacements                 532824                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1591515                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1591515                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       328619                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        328619                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4776809976                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4776809976                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1920134                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1920134                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.171144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.171144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14536.012756                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14536.012756                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        53524                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        53524                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       275095                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       275095                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3943576985                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3943576985                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.143269                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.143269                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14335.327741                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14335.327741                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       257857                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       257857                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   3099035277                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   3099035277                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12018.426015                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12018.426015                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   6676945000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6676945000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.878110                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2124467                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            532952                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.986226                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    68.097538                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    59.780573                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.532012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.467036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999048                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           53                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.414062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4373220                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4373220                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6676945000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6676945000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6676945000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6676945000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6676945000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4205638                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4205638                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4211651                       # number of overall hits
system.cpu.dcache.overall_hits::total         4211651                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       148108                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         148108                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       148115                       # number of overall misses
system.cpu.dcache.overall_misses::total        148115                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6316190164                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6316190164                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6316190164                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6316190164                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4353746                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4353746                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4359766                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4359766                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034019                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034019                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033973                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033973                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42645.840630                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42645.840630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42643.825163                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42643.825163                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        39137                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7387                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1078                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             132                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.305195                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    55.962121                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        29755                       # number of writebacks
system.cpu.dcache.writebacks::total             29755                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       113253                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       113253                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       113253                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       113253                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        34855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34862                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34862                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1235743862                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1235743862                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1236076362                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1236076362                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007996                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007996                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35453.847712                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35453.847712                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35456.266479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35456.266479                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33840                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2781736                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2781736                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        60132                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         60132                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1517999500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1517999500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2841868                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2841868                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021159                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021159                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25244.453868                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25244.453868                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        39272                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        39272                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20860                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20860                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    354476500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    354476500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007340                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007340                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16993.120805                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16993.120805                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1423899                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1423899                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        87771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        87771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4791676281                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4791676281                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.058062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.058062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54592.932529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54592.932529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        73981                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        73981                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13790                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13790                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    874957979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    874957979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009122                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009122                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63448.729442                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63448.729442                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6013                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6013                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6020                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6020                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.001163                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.001163                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       332500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       332500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        47500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        47500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      6514383                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      6514383                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31777.478049                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31777.478049                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      6309383                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      6309383                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30777.478049                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30777.478049                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          589                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          589                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       448000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       448000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.011745                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.011745                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        64000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        64000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       201500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       201500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       100750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       100750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6676945000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.880448                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4247654                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34864                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.834959                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.880448                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982305                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982305                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8756688                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8756688                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6676945000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   6676945000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
