########################  Adc module  ##########################
#
# Adc.AdcConfigSet.AdcHwUnit.AdcChannel.AdcChannelName : List of Adc Physical Channels for all HW Unit
# Adc.AdcConfigSet.AdcHwUnit0.AdcChannel.AdcChannelName : List of Adc Physical Channels for HW Unit0
# Adc.AdcConfigSet.AdcHwUnit1.AdcChannel.AdcChannelName : List of Adc Physical Channels for HW Unit1
# Adc.AdcConfigSet.AdcHwUnit : Number of ADC HW Units
# Adc.AdcConfigSet.AdcHwUnit.AdcMaxClockPrescaler:Max ADC Clock Prescaler
# Adc.AdcConfigSet.AdcHwUnits.List : Available hardware units
# Adc.AdcConfigSet.PdbHwUnit: Number of PDB Unit
# Adc.AdcConfigSet.AdcPdbChannels: Number of PDB channels
# Adc.AdcConfigSet.AdcScRegister: The number of SC registers supported
# Adc.AdcConfigSet.AdcHwTrigSrc : List of trigger sources for HW triggering
# AdcDMAPresent : DMA Present
# Adc.AdcInterrupts.List: Interrupts supported
# AdcAdcRegProtAvailable: Reg Prot available for ADC12BSARV2
# AdcPdbRegProtAvailable: Reg Prot available for PDB
# Adc.Pdb.InstanceBackToBack: Instance back to back available on PDB
# Adc.Pdb.ChannelBackToBack: Channel back to back available between CH0 and CH1 on PDB
################################################################################

Adc.AdcConfigSet.AdcHwUnit.AdcChannel.AdcChannelName:SE0_ADCH0,SE1_ADCH1,SE2_ADCH2,SE3_ADCH3,SE4_ADCH4,SE5_ADCH5,SE6_ADCH6,SE7_ADCH7,SE8_ADCH8,SE9_ADCH9,SE10_ADCH10,SE11_ADCH11,SE12_ADCH12,SE13_ADCH13,SE14_ADCH14,SE15_ADCH15,VDD_INT0_ADCH21,VDDA_INT0_ADCH21,VREFH_INT0_ADCH21,VDD_3V_INT0_ADCH21,VDD_FLASH_3V_INT0_ADCH21,VDD_LV_INT0_ADCH21,BANDGAP_ADCH27,VREFH_ADCH29,VREFL_ADCH30
Adc.AdcConfigSet.AdcHwUnit0.AdcChannel.AdcChannelName:SE0_ADCH0,SE1_ADCH1,SE2_ADCH2,SE3_ADCH3,SE4_ADCH4,SE5_ADCH5,SE6_ADCH6,SE7_ADCH7,SE8_ADCH8,SE9_ADCH9,SE10_ADCH10,SE11_ADCH11,SE12_ADCH12,SE13_ADCH13,SE14_ADCH14,SE15_ADCH15,VDD_INT0_ADCH21,VDDA_INT0_ADCH21,VREFH_INT0_ADCH21,VDD_3V_INT0_ADCH21,VDD_FLASH_3V_INT0_ADCH21,VDD_LV_INT0_ADCH21,BANDGAP_ADCH27,VREFH_ADCH29,VREFL_ADCH30
Adc.AdcConfigSet.AdcHwUnit1.AdcChannel.AdcChannelName:SE0_ADCH0,SE1_ADCH1,SE2_ADCH2,SE3_ADCH3,SE4_ADCH4,SE5_ADCH5,SE6_ADCH6,SE7_ADCH7,SE8_ADCH8,SE9_ADCH9,SE10_ADCH10,SE11_ADCH11,SE12_ADCH12,SE13_ADCH13,SE14_ADCH14,SE15_ADCH15,BANDGAP_ADCH27,VREFH_ADCH29,VREFL_ADCH30
Adc.AdcConfigSet.AdcHwUnit:2
Adc.AdcConfigSet.AdcHwUnit.AdcMaxClockPrescaler:8
Adc.AdcConfigSet.AdcHwUnits.List:ADC0,ADC1
Adc.AdcConfigSet.PdbHwUnit:2
Adc.AdcConfigSet.AdcPdbChannels:3
Adc.AdcConfigSet.AdcScRegister:24
Adc.AdcConfigSet.AdcUseAliasRegisters:TRUE
Adc.AdcConfigSet.AdcHwTrigSrc:TRIGGER_IN0
AdcDMAPresent:TRUE
Adc.AdchMask:63
Adc.AdcInterrupts.List:ADC0_COCO,ADC1_COCO
AdcAdcRegProtAvailable:FALSE
AdcPdbRegProtAvailable:FALSE
Adc.Pdb.InstanceBackToBack:TRUE
Adc.Pdb.ChannelBackToBack:FALSE
########################  Adc module: END  #####################
######################  Can_s32k146_lqfp100  Can module  ##########################
#
# Can.CanConfigSet.CanHwChannelList.MSCAN           : list of available FlexCAN controllers
# Can.CanConfigSet.CanRamBlockList                  : list of available RamBlocks
# Can.CanConfigSet.CanExpandedMBMemoryList          : List of controller support Expanded Message Buffer Memory
# Can.CanConfigSet.CanController                    : number of available FlexCAN controllers
# Can.CanConfigSet.CanMB                            : number of Message Buffers for every controller
# Can.CanConfigSet.CanController.NoMB:              : number of maximum MBs supported in hardware for every controller
# Can.CanConfigSet.RxFifoEventsUnified              : separate interrupts handlers or not will be used for the 3 events of the RxFifo.
# Can.CanConfig.InternalWakeupSupport               : support for Wakeup with Can controller capability (MCR_WAK_MSK, ESR_WAK_INT, .. bits
# Can.CanConfig.DualClockMode                       : support for switch Can controller to another clk value.
# Can.CanConfig.MemoryECC                           : platform support for FlexCAN internal memory error detection and correction
# Can.CanConfigSet.CanFdEnable                      : Enable the FD feature if CanFdEnable is STD_ON
# Can.CanConfig.CtrlClksrcAvailable                 : On some platforms CLKSRC bit it is reserved. On this case  CtrlClksrcAvailable  should be STD_OFF
# Can.CanConfig.MultipleInterrupts                  : Regulary for PPC there are groups of events mapped to one interrupt. For ARM all events are using one single interrupt(exception KFA which is ARM and
#                                                     use multiple interupts).  For PPC and KFA this should be STD_ON
# Can.CanConfigSet.CanRxFiFoEnhancedEnableList      : List of controller support Enhanced Rx FIFO
# Can.CanConfigSet.CanRxFiFoEnhancedNumFilterElement: number of maximum Enhanced RxFiFo Elements
# Can.CanConfigSet.CanPretendedNetworkingList       : List of controller support Pretended Networking
# Can.CanConfig.SwichingIsoMode                     : add support for the platsforms select between iso od non-iso for CAN FD.
# Can.CanConfigSet.CBTSupport                       : Add support the selection the CBT register
# Can.CanConfig.SupvAvailable                       : Add support the selection supervisor - user mode or no.
# Can.CanConfig.CanTxArbitrationStartDelayDefaultList : List of default value of TxArbitrationStartDelay after hardware reset.
# Can.CanConfig.MultiCoreSuport:                    : Enable Support for Multicore 
# Can.CanConfigSet.TimeStampSrcList                 : List of HR timestamp sources, Must be empty when no support.
################################################################################
Can.CanConfigSet.CanHwChannelList:FLEXCAN_0, FLEXCAN_1, FLEXCAN_2
Can.CanConfigSet.CanFdChannelList:FLEXCAN_0, FLEXCAN_1
Can.CanConfigSet.CanRamBlockList:CAN_RAM_BLOCK_0
Can.CanConfigSet.CanExpandedMBMemoryListEnable:STD_OFF
Can.CanConfigSet.CanExpandedMBMemoryList:
Can.CanConfigSet.NumOfRegion:1
Can.CanConfigSet.CanController:3
Can.CanConfigSet.CanMB:32
Can.CanConfigSet.CanController.NoMB:32, 32, 16
Can.CanConfigSet.RxFifoEventsUnified:STD_ON
Can.CanConfig.InternalWakeupSupport:STD_OFF
Can.CanConfig.MixMB:STD_OFF
Can.CanConfig.CanController.WakeUpSourceFilter:STD_OFF
Can.CanConfig.MemoryECC:STD_OFF
Can.CanConfig.CtrlClksrcAvailable:STD_ON
Can.CanConfigSet.CanFdEnable:STD_ON
Can.CanConfigSet.CanRxFiFoEnhancedEnable:STD_OFF
Can.CanConfigSet.CanRxFiFoEnhancedEnableList:
Can.CanConfigSet.CanRxFiFoEnhancedNumFilterElement:0
Can.CanConfigSet.CanRxFiFoEnhancedDeep:0
Can.CanConfigSet.CanPretendedNetworking:STD_ON
Can.CanConfigSet.CanPretendedNetworkingList:FLEXCAN_0
Can.CanConfig.SwichingIsoMode:STD_ON
Can.CanConfigSet.CBTSupport:STD_OFF
Can.CanConfigSet.ProtocolException:STD_ON
Can.CanConfigSet.EdgeFilter:STD_ON
Can.CanConfigSet.TimeStampSupport:STD_ON
Can.CanConfigSet.TimeStampSrcList:
Can.CanConfigSet.Ctrl2TimerSrcAvailableList:FLEXCAN_0
# MaxFdBaudrateValue is needed due to errata e7845 on Rainier cut 2.0
Can.CanConfigSet.MaxFdBaudrateValue:8000
Can.CanConfig.MultipleInterrupts: STD_ON
Can.CanConfig.SupvAvailable:STD_ON
Can.CanConfig.CtrlRegProtNumber:0
Can.CanConfig.EnhanceCBTSuport:STD_OFF
Can.CanConfig.MultiCoreSuport:STD_OFF
Can.CanConfig.CanTxArbitrationStartDelayDefaultList:12
######################  Can_s32k146_lqfp100  Can module: END  #####################
######################## Dio module ######################################
#                                                                                        #
# DioPackage               : Dio package name                                            #
# Dio.AvailablePortPins    : Describes the pins that are available on each port          #
#                            using bit masks. A 32 bit value describes each port.        #
#                            A bit value of one in the bit mask means that               #
#                            the corresponding pin from that port is available           #
#                            in the current package .                                    #
# Dio.InOutConfigSupported : Describes if the platform supports configuring a pin as     #
#                            Input-Output in the same time                               #
# Dio.LastPinAvailable     : The MSCR of the last pin which is available in this package #
##########################################################################################

DioPackage                                  : Dio_lqfp100
Dio.AvailablePortPinsForRead                : 0x0003FFFF,0x0003FFFF,0x0003FFFF,0x0003FFFF,0x0001FFFF
Dio.AvailablePortPinsForWrite               : 0x0003FFFF,0x0003FFFF,0x0003FFFF,0x0003FFFF,0x0001FFFF
Dio.AvailablePortPinsForReadReversedBits    : 0xFFFFC000,0xFFFFC000,0xFFFFC000,0xFFFFC000,0xFFFF8000
Dio.AvailablePortPinsForWriteReversedBits   : 0xFFFFC000,0xFFFFC000,0xFFFFC000,0xFFFFC000,0xFFFF8000
Dio.InOutConfigSupported                    : FALSE
Dio.LastPinAvailable                        : 144, 65535
######################## Dio module: END  ################################
######################  Eth_s32k146_lqfp100  Eth module  ##########################
# 
# Eth.EthGeneral.EthController.List                 : List of ENET controllers
# Eth.EthConfigSet.EthCtrlConfig.SupportRMIIList    : Support RMII on each ENET controller
# Eth.EthConfigSet.EthCtrlConfig.SupportMDIOList    : Support MDIO on each ENET controller
# Eth.EthCtrlConfig.ENET.MaxTxQueueSupport.List     : Number of MTL Transmit Queues
# Eth.EthCtrlConfig.ENET.MaxRxQueueSupport.List     : Number of MTL Receive Queues
#
################################################################################

Eth.EthGeneral.EthController.List:ENET_0

Eth.EthConfigSet.EthCtrlConfig.SupportRMIIList:STD_ON
Eth.EthConfigSet.EthCtrlConfig.SupportMDIOList:STD_ON

Eth.EthCtrlConfig.ENET.TxFifoSizeInBytes.List:2048
Eth.EthCtrlConfig.ENET.RxFifoSizeInBytes.List:2048

Eth.EthCtrlConfig.ENET.MaxTxQueueSupport.List:1
Eth.EthCtrlConfig.ENET.MaxRxQueueSupport.List:1

Eth.EthCtrlConfig.ENET.SchedulersSupported.List:1

######################  Eth_s32k146_lqfp100  Eth module: END  #####################
###################### Fls module ###########################
#
# Fls.Sector.Physical.List    :list of available Flash physical sectors
#
################################################################################

Fls.Sector.Physical.List:800_FLS_DATA_ARRAY_0_BLOCK_2_S000,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S001,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S002,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S003,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S004,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S005,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S006,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S007,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S008,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S009,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S010,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S011,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S012,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S013,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S014,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S015,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S016,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S017,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S018,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S019,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S020,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S021,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S022,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S023,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S024,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S025,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S026,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S027,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S028,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S029,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S030,\
                         800_FLS_DATA_ARRAY_0_BLOCK_2_S031,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S000,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S001,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S002,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S003,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S004,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S005,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S006,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S007,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S008,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S009,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S010,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S011,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S012,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S013,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S014,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S015,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S016,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S017,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S018,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S019,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S020,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S021,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S022,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S023,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S024,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S025,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S026,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S027,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S028,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S029,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S030,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S031,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S032,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S033,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S034,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S035,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S036,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S037,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S038,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S039,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S040,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S041,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S042,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S043,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S044,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S045,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S046,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S047,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S048,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S049,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S050,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S051,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S052,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S053,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S054,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S055,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S056,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S057,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S058,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S059,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S060,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S061,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S062,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S063,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S064,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S065,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S066,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S067,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S068,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S069,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S070,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S071,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S072,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S073,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S074,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S075,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S076,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S077,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S078,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S079,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S080,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S081,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S082,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S083,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S084,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S085,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S086,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S087,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S088,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S089,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S090,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S091,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S092,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S093,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S094,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S095,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S096,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S097,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S098,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S099,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S100,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S101,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S102,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S103,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S104,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S105,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S106,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S107,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S108,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S109,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S110,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S111,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S112,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S113,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S114,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S115,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S116,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S117,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S118,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S119,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S120,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S121,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S122,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S123,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S124,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S125,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S126,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_0_S127,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S128,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S129,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S130,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S131,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S132,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S133,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S134,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S135,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S136,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S137,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S138,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S139,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S140,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S141,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S142,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S143,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S144,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S145,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S146,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S147,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S148,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S149,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S150,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S151,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S152,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S153,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S154,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S155,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S156,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S157,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S158,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S159,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S160,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S161,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S162,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S163,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S164,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S165,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S166,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S167,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S168,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S169,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S170,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S171,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S172,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S173,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S174,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S175,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S176,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S177,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S178,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S179,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S180,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S181,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S182,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S183,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S184,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S185,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S186,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S187,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S188,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S189,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S190,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S191,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S192,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S193,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S194,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S195,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S196,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S197,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S198,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S199,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S200,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S201,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S202,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S203,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S204,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S205,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S206,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S207,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S208,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S209,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S210,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S211,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S212,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S213,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S214,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S215,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S216,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S217,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S218,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S219,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S220,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S221,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S222,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S223,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S224,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S225,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S226,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S227,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S228,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S229,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S230,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S231,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S232,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S233,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S234,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S235,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S236,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S237,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S238,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S239,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S240,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S241,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S242,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S243,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S244,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S245,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S246,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S247,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S248,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S249,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S250,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S251,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S252,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S253,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S254,\
                        1000_FLS_CODE_ARRAY_0_BLOCK_1_S255

#Maximum index of each type of sector, used to check constraints
Fls.NumberOfSectorData: 32
Fls.NumberOfSectorCode: 256

Fls.DataFlashExists:true
Fls.ECCSyndrome:0x00008200
Fls.ECCSyndromeCache:0x00008200
# Support for all the derivatives excepting the derivative which uses the M0++ core missing some registers related to read syndrome(CFSR) and data address(BFAR))
Fls.EccSyndromeAndDataAddressCheck: true
#Fls.UserModeSupport : Paramater to determine platform support run FLS driver in User Mode or not
#       - true : Support running FLS driver in User Mode
#       - false: Not support running FLS driver in User Mode
#
Fls.UserModeSupport: true
Fls.AbortHwOperationSupported:   STD_OFF
Fls.SupportSynchronizeCacheFeature: true
Fls.DFlashCacheable: STD_ON
Fls.FlsUseInterrupts: false
Fls.SupportMultiCoreFeature: false

# Internal flash memory characteristics
Fls.PFlashBaseAddr: 0x00000000
Fls.DFlashBaseAddr: 0x10000000
Fls.PFlashsize: 0x100000
Fls.DFlashsize: 0x10000
Fls.PFlashSectorsize: 0x1000
Fls.DFlashSectorsize: 0x800
Fls.Blocksize: 0x80000

Fls.Internal.Flash.Available:STD_ON
Fls.Internal.HwUnit:FTFC
Fls.Internal.WriteSize: 8

Fls.External.Qspi.Available:STD_OFF
Fls.External.HwUnit.List:FLS_QSPI_0
Fls.UsingCore.List: FLS_CM7_CORE
# Listed in QuadSPI chapter, each one has a QSPI_BUFxCR register associated. Used to store read data when using AHB read mode.
Fls.External.HwUnit.Ahb.Buffers:AHB_BUFFER_0,AHB_BUFFER_1,AHB_BUFFER_2,AHB_BUFFER_3

# Master IDs, listed in Peripheral Bridge(AIPS) chapter, 'Master ID assignments' table. Used to assign each buffer to a specific master access.
Fls.External.HwUnit.Ahb.MasterID:   FLS_CORTEX_M4_CODE,\
                                    FLS_CORTEX_M4_SYS,\
                                    FLS_DMA,\
                                    FLS_ENET

# AHB buffers total size, in bytes.
Fls.External.HwUnit.Ahb.BufferSize:1024

#
Fls.HwUnit.Channel.List:    FLS_CH_INTERN

Fls.Qspi.Channel.List:  FLS_CH_EXTERN_QSPI_0_A1,\
                        FLS_CH_EXTERN_QSPI_0_A2,\
                        FLS_CH_EXTERN_QSPI_0_B1,\
                        FLS_CH_EXTERN_QSPI_0_B2,\
                        FLS_CH_EXTERN_QSPI_0_PARALLEL_A1B1,\
                        FLS_CH_EXTERN_QSPI_0_PARALLEL_A2B2,\
                        NOT_QSPI_CHANNEL

Fls.External.LUT.Instruction.List:     QSPI_IP_LUT_INSTR_CMD,\
                                  QSPI_IP_LUT_INSTR_ADDR,\
                                  QSPI_IP_LUT_INSTR_DUMMY,\
                                  QSPI_IP_LUT_INSTR_MODE,\
                                  QSPI_IP_LUT_INSTR_MODE2,\
                                  QSPI_IP_LUT_INSTR_MODE4,\
                                  QSPI_IP_LUT_INSTR_READ,\
                                  QSPI_IP_LUT_INSTR_WRITE,\
                                  QSPI_IP_LUT_INSTR_JMP_ON_CS,\
                                  QSPI_IP_LUT_INSTR_STOP

# Number of pads/pins used for the current command.
Fls.External.LUT.Pad.List:          QSPI_IP_LUT_PADS_1, \
                                    QSPI_IP_LUT_PADS_2, \
                                    QSPI_IP_LUT_PADS_4, \
                                    QSPI_IP_LUT_PADS_8

# DQS clocks for sampling read data at Flash A QuadSPI port
Fls.HwUnit.Sampling.ModeA.List: QSPI_IP_READ_MODE_INTERNAL_DQS, \
                                QSPI_IP_READ_MODE_LOOPBACK, \
                                QSPI_IP_READ_MODE_LOOPBACK_DQS

# DQS clocks for sampling read data at Flash B QuadSPI port
Fls.HwUnit.Sampling.ModeB.List: QSPI_IP_READ_MODE_INTERNAL_DQS, \
                                QSPI_IP_READ_MODE_LOOPBACK, \
                                QSPI_IP_READ_MODE_LOOPBACK_DQS, \
                                QSPI_IP_READ_MODE_EXTERNAL_DQS

# The hardware unit read mode: single data rate or double data rate
Fls.HwUnit.ReadMode.List:   QSPI_IP_DATA_RATE_SDR, \
                            QSPI_IP_DATA_RATE_DDR

# Minimum delay, in CPU cycles, between Tx FIFO reset and Tx FIFO push
Fls.Qspi.TxDelay:0

# Minimum delay, in CPU cycles, after changing the value of the software reset bits
Fls.Qspi.SwResetDelay:0

# Default register values, device specific. If a register is not available, the value should be set to zero.
Fls.External.HwUnit.Qspi0.SFA1AD.Default:0x6C000000
Fls.External.HwUnit.Qspi0.SFA2AD.Default:0x6C000000
Fls.External.HwUnit.Qspi0.SFB1AD.Default:0x70000000
Fls.External.HwUnit.Qspi0.SFB2AD.Default:0x70000000
Fls.External.HwUnit.Qspi1.SFA1AD.Default:0
Fls.External.HwUnit.Qspi1.SFA2AD.Default:0
Fls.External.HwUnit.Qspi1.SFB1AD.Default:0
Fls.External.HwUnit.Qspi1.SFB2AD.Default:0
###################### Fls module: END  ######################
#####################  Gpt module  ##########################
#
# Gpt.GptChannelConfigSet.GptChannelConfiguration.GptHwChannel : Selects the physical GPT Channel.
#
################################################################################
Gpt.GptChannelConfigSet.GptChannelConfiguration.GptHwIp: FTM, LPIT, LPTMR, SRTC
Gpt.Num_Lpit_Hw_Modules:1
Gpt.Num_Ftm_Hw_Modules:6
Gpt.Num_Lptmr_Hw_Modules:1
Gpt.Num_Srtc_Hw_Modules:1
Gpt.GptChannelConfigSet.GptChannelConfiguration.GptHwChannel:LPIT_0_CH_0,LPIT_0_CH_1,LPIT_0_CH_2,LPIT_0_CH_3,FTM_0_CH_0,FTM_0_CH_1,FTM_0_CH_2,FTM_0_CH_3,FTM_0_CH_4,FTM_0_CH_5,FTM_0_CH_6,FTM_0_CH_7,FTM_1_CH_0,FTM_1_CH_1,FTM_1_CH_2,FTM_1_CH_3,FTM_1_CH_4,FTM_1_CH_5,FTM_1_CH_6,FTM_1_CH_7,FTM_2_CH_0,FTM_2_CH_1,FTM_2_CH_2,FTM_2_CH_3,FTM_2_CH_4,FTM_2_CH_5,FTM_2_CH_6,FTM_2_CH_7,FTM_3_CH_0,FTM_3_CH_1,FTM_3_CH_2,FTM_3_CH_3,FTM_3_CH_4,FTM_3_CH_5,FTM_3_CH_6,FTM_3_CH_7,FTM_4_CH_0,FTM_4_CH_1,FTM_4_CH_2,FTM_4_CH_3,FTM_4_CH_4,FTM_4_CH_5,FTM_4_CH_6,FTM_4_CH_7,FTM_5_CH_0,FTM_5_CH_1,FTM_5_CH_2,FTM_5_CH_3,FTM_5_CH_4,FTM_5_CH_5,FTM_5_CH_6,FTM_5_CH_7,LPTMR_0_CH_0,SRTC_0_CH_0,FTM_0_PREDEF,FTM_1_PREDEF,FTM_2_PREDEF,FTM_3_PREDEF,FTM_4_PREDEF,FTM_5_PREDEF
Gpt.GptChannelConfigSet.GptLpit.GptLpitModule:LPIT_0
Gpt.GptChannelConfigSet.GptLpit.GptLpitChannels:CH_0,CH_1,CH_2,CH_3
Gpt.GptChannelConfigSet.GptFtm.GptFtmModule.List:FTM_0,FTM_1,FTM_2,FTM_3,FTM_4,FTM_5
Gpt.GptChannelConfigSet.GptFtm.GptFtm0Channels:CH_0,CH_1,CH_2,CH_3,CH_4,CH_5,CH_6,CH_7
Gpt.GptChannelConfigSet.GptFtm.GptFtm1Channels:CH_0,CH_1,CH_2,CH_3,CH_4,CH_5,CH_6,CH_7
Gpt.GptChannelConfigSet.GptFtm.GptFtm2Channels:CH_0,CH_1,CH_2,CH_3,CH_4,CH_5,CH_6,CH_7
Gpt.GptChannelConfigSet.GptFtm.GptFtm3Channels:CH_0,CH_1,CH_2,CH_3,CH_4,CH_5,CH_6,CH_7
Gpt.GptChannelConfigSet.GptFtm.GptFtm4Channels:CH_0,CH_1,CH_2,CH_3,CH_4,CH_5,CH_6,CH_7
Gpt.GptChannelConfigSet.GptFtm.GptFtm5Channels:CH_0,CH_1,CH_2,CH_3,CH_4,CH_5,CH_6,CH_7
Gpt.GptChannelConfigSet.GptFtm.GptFtm0ChNumber:8
Gpt.GptChannelConfigSet.GptFtm.GptFtm1ChNumber:8
Gpt.GptChannelConfigSet.GptFtm.GptFtm2ChNumber:8
Gpt.GptChannelConfigSet.GptFtm.GptFtm3ChNumber:8
Gpt.GptChannelConfigSet.GptFtm.GptFtm4ChNumber:8
Gpt.GptChannelConfigSet.GptFtm.GptFtm5ChNumber:8
Gpt.GptConfig.Gpt_FTM_ModuleSingleInterrupt:STD_OFF
Gpt.GptConfig.Gpt_LPIT_ModuleSingleInterrupt:STD_OFF
######################  Gpt module: END  #####################
#####################  Icu module  ##########################

Icu.Num_Ftm_Hw_Modules:6
Icu.Ftm_Hw_Modules:0,1,2,3,4,5
Icu.Num_Ftm_Hw_Channels:8
Icu.IcuConfigSet.IcuChannel.IcuHwChannel.IcuFtmHw:0,1,2,3,4,5,6,7

Icu.Num_Lpit_Hw_Modules:1
Icu.Lpit_Hw_Modules:0
Icu.Num_Lpit_Hw_Channels:4
Icu.IcuConfigSet.IcuChannel.IcuHwChannel.IcuLpitHw:0,1,2,3

Icu.Num_Port_Hw_Modules:5
Icu.Port_Hw_Modules:0,1,2,3,4
Icu.IcuConfigSet.IcuChannel.IcuHwChannel.IcuPortHw:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17

Icu.Num_Lptmr_Hw_Modules:1
Icu.Lptmr_Hw_Modules:0
Icu.IcuConfigSet.IcuChannel.IcuHwChannel.IcuLptmrHw:0

Icu.Num_Cmp_Hw_Modules:1
Icu.Cmp_Hw_Modules:0
Icu.IcuConfigSet_IcuChannel_IcuCmp0PinInput:8

Icu.IcuConfigSet.IcuChannel.IcuHwChannel:FTM_0_CH_0,FTM_0_CH_1,FTM_0_CH_2,FTM_0_CH_3,FTM_0_CH_4,FTM_0_CH_5,FTM_0_CH_6,FTM_0_CH_7,FTM_1_CH_0,FTM_1_CH_1,FTM_1_CH_2,FTM_1_CH_3,FTM_1_CH_4,FTM_1_CH_5,FTM_1_CH_6,FTM_1_CH_7,FTM_2_CH_0,FTM_2_CH_1,FTM_2_CH_2,FTM_2_CH_3,FTM_2_CH_4,FTM_2_CH_5,FTM_2_CH_6,FTM_2_CH_7,FTM_3_CH_0,FTM_3_CH_1,FTM_3_CH_2,FTM_3_CH_3,FTM_3_CH_4,FTM_3_CH_5,FTM_3_CH_6,FTM_3_CH_7,FTM_4_CH_2,FTM_4_CH_5,FTM_4_CH_6,FTM_5_CH_0,FTM_5_CH_1,FTM_5_CH_3,FTM_5_CH_5,PORT_0,PORT_1,PORT_2,PORT_3,PORT_4,LPIT_0_CH_0,LPIT_0_CH_1,LPIT_0_CH_2,LPIT_0_CH_3,LPTMR_0_CH_0,CMP_0

Icu.ChannelType.FTM_0_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_0_CH_1:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_0_CH_2:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_0_CH_3:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_0_CH_4:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_0_CH_5:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_0_CH_6:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_0_CH_7:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_1_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_1_CH_1:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_1_CH_2:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_1_CH_3:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_1_CH_4:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_1_CH_5:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_1_CH_6:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_1_CH_7:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_2_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_2_CH_1:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_2_CH_2:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_2_CH_3:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_2_CH_4:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_2_CH_5:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_2_CH_6:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_2_CH_7:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_3_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_3_CH_1:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_3_CH_2:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_3_CH_3:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_3_CH_4:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_3_CH_5:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_3_CH_6:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_3_CH_7:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_4_CH_2:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_4_CH_5:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_4_CH_6:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_5_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_5_CH_1:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_5_CH_3:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_5_CH_5:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.PORT_0_CH_0:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_4:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_5:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_6:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_7:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_8:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_16:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_17:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_0:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_4:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_5:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_6:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_7:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_8:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_16:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_17:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_0:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_4:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_5:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_6:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_7:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_8:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_16:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_17:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_0:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_4:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_5:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_6:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_7:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_8:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_16:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_17:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_0:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_4:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_5:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_6:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_7:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_8:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_16:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.LPIT_0_CH_0:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.LPIT_0_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.LPIT_0_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.LPIT_0_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.LPTMR_0_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT

######################  Icu driver: END  #####################
#####################  I2c module  #############################
#
# I2c.I2cGlobalConfig.I2cChannel : Total number of LPI2C channels
# I2c.I2cGlobalConfig.I2cChannel.I2cHwChannel : List of LPI2C channels
# I2c.I2cGlobalConfig.I2cChannel.I2cMasterConfiguration.LPI2C_0: Setup Hold Delay value for LPI2C_0
# I2c.I2cGlobalConfig.I2cChannel.I2cMasterConfiguration.FLEXIO_0_CH_0_1: Setup Hold Delay value for FLEXIO_0_CH_0_1
# I2c.I2cGlobalConfig.I2cChannel.I2cMasterConfiguration.FLEXIO_0_CH_2_3: Setup Hold Delay value for FLEXIO_0_CH_2_3
# I2cUnifiedInterrupts: TRUE if the platform has only one interrupt vector for each LPI2C channel
#
################################################################################

I2c.I2cGlobalConfig.I2cChannel:3
I2c.I2cGlobalConfig.I2cChannel.I2cHwChannel:LPI2C_0,FLEXIO_0_CH_0_1,FLEXIO_0_CH_2_3
I2c.I2cGlobalConfig.I2cChannel.I2cMasterConfiguration.LPI2C_0:2
I2c.I2cGlobalConfig.I2cChannel.I2cMasterConfiguration.FLEXIO_0_CH_0_1:0
I2c.I2cGlobalConfig.I2cChannel.I2cMasterConfiguration.FLEXIO_0_CH_2_3:0
I2cUnifiedInterrupts:FALSE

######################  I2c module: END  ############################################  Lin_s32k146_lqfp100 Lin module  ########################
#
# Lin.LinGlobalConfig.LinChannel : Total Number of LIN Channels
# Lin.LinGlobalConfig.LinLpuartChannel : Total Number of LPUART channels
# Lin.LinGlobalConfig.LinFlexioChannel : Total Number of FLEXIO channels
# Lin.LinGlobalConfig.LinChannel.LinFlexioChannels : List of FLEXIO channels
# Lin.LinGlobalConfig.LinChannel.LinLpuartChannels : List of LPUART channels
# Lin.LinGlobalConfig.LinChannel.LinHwChannel : List the hardware for both LPUART and FLEXIO channels
# Lin.LinGlobalConfig.LinChannel.FlexioShifters : List of FLEXIO shifters
# Lin.LinGlobalConfig.LinChannel.FlexioTimers : List of FLEXIO timers
# Lin.LinMulticoreSupport: Multicore support
# Lin.LinFlexioClkDivRatio.List: List of FlexIO clock divided
#
################################################################################

Lin.LinGlobalConfig.LinChannel:5
Lin.LinGlobalConfig.LinLpuartChannel:3
Lin.LinGlobalConfig.LinFlexioChannel:2
Lin.LinGlobalConfig.LinChannel.LinFlexioChannels:FLEXIO_IP_0,FLEXIO_IP_1
Lin.LinGlobalConfig.LinChannel.LinLpuartChannels:LPUART_IP_0,LPUART_IP_1,LPUART_IP_2
Lin.LinGlobalConfig.LinChannel.LinHwChannel:LPUART_IP_0,LPUART_IP_1,LPUART_IP_2,FLEXIO_IP_0,FLEXIO_IP_1
Lin.LinGlobalConfig.LinChannel.FlexioShifters:FLEXIO_SHIFTER_0,FLEXIO_SHIFTER_1,FLEXIO_SHIFTER_2,FLEXIO_SHIFTER_3
Lin.LinGlobalConfig.LinChannel.FlexioTimers:FLEXIO_TIMER_0,FLEXIO_TIMER_1,FLEXIO_TIMER_2,FLEXIO_TIMER_3
Lin.LinMulticoreSupport:FALSE
Lin.LinFlexioClkDivRatio.List:1

######################  Lin_s32k146_lqfp100 Lin module: END  ########################
######################  Port module  ############################################
#
# Port.Package                       : Port Package
# Port.Family                        : Family name of Port Derivative
# Port.MaxPinNumber                  : The last supported pin
# Port.NotAvailablePins              : List of the pins not used as GPIO
# Port.PadModeNumber                 : Number of alternative functions for a pad
# Port.Pin16BlocksNo                 : Number of ports (16 units length) in the platform
# Port.UnimplementedPAD              : List of the pins not use
# Port.PinsWithPassiveFilter         : List of pins for which passive filter can be enabled
# Port.PinsWithDriveStrengthControl  : List of pins for which Drive Strength can be controlled
# Port.PortsWithDigitalInputFilter   : List of ports that support digital filter
# Port.Set2PinsDirectionApiAvailable : Boolean value stating if support for API that sets direction
#                                     of 2 pins is available
################################################################################################
Port.Package                       : Port_100LQFP
Port.Family                        : 146
Port.MaxPinNumber                  : 153,65535
Port.NotAvailablePins              : 18,19,20,21,22,23,24,25,26,27,28,29,30,31,50,51,52,53,54,55,56,57,58,59,60,61,62,63,82,83,84,85,86,87,88,89,90,91,92,93,94,95,114,115,116,117,118,119,120,121,122,123,124,125,126,127,145,146,147,148,149,150,151,152,153
Port.PadModeNumber                 : 8,65535
Port.Pin16BlocksNo                 : 10,65535
Port.UnimplementedPAD              : 18,19,20,21,22,23,24,51,56,58,62,63,82,84,85,86,88,89,90,116,117,121,122,127,145,146
Port.PinsWithPassiveFilter         : 5,99
Port.PinsWithDriveStrengthControl  : 10,36,37,38,96,97,111,112,128,129,132
Port.PortsWithDigitalInputFilter   : PORT_A,PORT_B,PORT_C,PORT_D,PORT_E
Port.Set2PinsDirectionApiAvailable : true
######################  Port module: END  #######################################
#####################  Spi_s32k146_lqfp100 Spi module  ##########################
#
# Spi.SpiGeneral.SpiPhyUnit.SpiPhyUnitMapping       : list of available SPI
# Spi.SpiDriver.SpiExternalDevice.SpiHwUnit         : the list of AUTOSAR comaptible pheripherals present
# Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier  : List of chip select for each HW units
# Spi.SpiDMAPresent                                 : DMA support for SPI peripheral(s)
#
################################################################################

Spi.SpiGeneral.SpiPhyUnit.SpiPhyUnitMapping:LPSPI_0,LPSPI_1,LPSPI_2,FLEXIO_SPI_0,FLEXIO_SPI_1
Spi.SpiDriver.SpiExternalDevice.SpiHwUnit:CSIB0,CSIB1,CSIB2,CSIB3,CSIB4
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.LPSPI_0:PCS0, PCS1, PCS2, PCS3
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.LPSPI_1:PCS0, PCS1, PCS2, PCS3
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.LPSPI_2:PCS0, PCS1, PCS2, PCS3
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.FLEXIO_SPI_0:PCS0
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.FLEXIO_SPI_1:PCS0
Spi.SpiChannel.SpiExternalDevice.SpiCsIdentifier.Maximum:PCS0, PCS1, PCS2, PCS3
Spi.SpiDMAPresent:TRUE
Spi.SpiFIFOSize:4
Spi.MaxFlexioInstanceSupported:2
Spi.SpiRegProtectAvailable:FALSE
Spi.SpiRegProtectMem:4
Spi.SpiFrameSizeMax:32
Spi.SpiFrameSizeMin:4
Spi.SpiHeaderNameLPSPI:S32K146_LPSPI
Spi.SpiHeaderNameFLEXIO:S32K146_FLEXIO
Spi.SpiMultiCoreSupport:FALSE
Spi.SpiFlexioClkDivRatio.List:1

######################  Spi_s32k146_lqfp100 Spi module: END  ############################################################################
##################  MCU DERIVATIVE  ###################
#######################################################
MCU.Derivative:S32K146

#######################################################
##############  CLOCKING LIMITS (IRCOSC)  ##############
#######################################################
MCU.IRCOSC.List:SIRC,FIRC
MCU.IRCOSC.Names:SIRC_CLK,FIRC_CLK

#######################################################
##############  CLOCKING LIMITS (XOSC)  ##############
#######################################################
MCU.XOSC.List:SOSC
MCU.XOSC.Names:SOSC_CLK

#######################################################
###################       PLL       ###################
#######################################################
MCU.PLL.List:SPLL
MCU.PLL.Names.List:SPLL_CLK

#######################################################
###################     SELECTOR       ################
#######################################################
MCU.SELECTOR.Names.List:SCS_RUN_CLK,SCS_VLPR_CLK,SCS_HSRUN_CLK,SCG_CLKOUT_CLK,RTC_CLK,LPO_CLK,TRACE_CLK,CLKOUT0_CLK,FTM0_EXT_CLK,FTM1_EXT_CLK,FTM2_EXT_CLK,FTM3_EXT_CLK,FTM4_EXT_CLK,FTM5_EXT_CLK,FTM0_CLK,FTM1_CLK,FTM2_CLK,FTM3_CLK,FTM4_CLK,FTM5_CLK,ADC1_CLK,LPSPI0_CLK,LPSPI1_CLK,LPSPI2_CLK,LPIT0_CLK,ADC0_CLK,FlexIO_CLK,LPI2C0_CLK,LPUART0_CLK,LPUART1_CLK,LPUART2_CLK,LPTMR0_CLK
MCU.SystemClk.List:RUN,VLPR,HSRUN

MCU.SIM.CHIPCTL.List:TRACECLK,CLKOUT
MCU.SIM.CHIPCTL.Names.List:TRACE_CLK,CLKOUT0_CLK

MCU.SIM.LPOCLKS.List:RTC,LPO
MCU.SIM.LPOCLKS.Names.List:RTC_CLK,LPO_CLK

MCU.SIM.FTMOPT0.List:FTM0,FTM1,FTM2,FTM3,FTM4,FTM5
MCU.SIM.FTMOPT0.Names.List:FTM0_EXT_CLK,FTM1_EXT_CLK,FTM2_EXT_CLK,FTM3_EXT_CLK,FTM4_EXT_CLK,FTM5_EXT_CLK
#######################################################
###################     DIVIDER        ################
#######################################################
MCU.DIVIDER.Names.List:SIRCDIV1_CLK,SIRCDIV2_CLK,FIRCDIV1_CLK,FIRCDIV2_CLK,SOSCDIV1_CLK,SOSCDIV2_CLK,SPLLDIV1_CLK,SPLLDIV2_CLK,CORE_RUN_CLK,CORE_VLPR_CLK,CORE_HSRUN_CLK,BUS_RUN_CLK,BUS_VLPR_CLK,BUS_HSRUN_CLK,SLOW_RUN_CLK,SLOW_VLPR_CLK,SLOW_HSRUN_CLK,CLKOUT0_CLK,LPTMR0_CLK,TRACE_CLK

MCU.SystemClk.DIV.List:CORE,BUS,SLOW
MCU.IRCOSC.DIV.List:Div1,Div2
MCU.XOSC.DIV.List:Div1,Div2
MCU.PLL.DIV.List:Div1,Div2
MCU.SIM.DIV.List:TRACECLK,CLKOUT
#######################################################
###############     DIVIDER TRIGGER        ############
#######################################################

#######################################################
##########  CLOCKING LIMITS (External PADS)  ##########
#######################################################
MCU.ExtClock.List:TCLK0_REF_CLK,TCLK1_REF_CLK,TCLK2_REF_CLK,RTC_CLKIN

#######################################################
###################       GATE       ##################
#######################################################
MCU.GATE.Names.List:LPO_32K_CLK,LPO_1K_CLK,ADC0_CLK,ADC1_CLK,CLKOUT0_CLK,CMP0_CLK,CRC0_CLK,DMA0_CLK,DMAMUX0_CLK,EIM0_CLK,ERM0_CLK,EWM0_CLK,FLEXCAN0_CLK,FLEXCAN1_CLK,FLEXCAN2_CLK,FlexIO_CLK,FTFC_CLK,FTM0_CLK,FTM1_CLK,FTM2_CLK,FTM3_CLK,FTM4_CLK,FTM5_CLK,LPI2C0_CLK,LPIT0_CLK,LPSPI0_CLK,LPSPI1_CLK,LPSPI2_CLK,LPTMR0_CLK,LPUART0_CLK,LPUART1_CLK,LPUART2_CLK,MPU0_CLK,MSCM0_CLK,PDB0_CLK,PDB1_CLK,PORTA_CLK,PORTB_CLK,PORTC_CLK,PORTD_CLK,PORTE_CLK,RTC0_CLK


#######################################################
#################       CMU_FC      ###################
#######################################################
#List of CMU_FC
MCU.CMU_FC.List:
MCU.CMU_FC.Default:
MCU.CMU_FC.REFERENCE.List:
#List of CMU_FCs that support Asynchronous Interrupt
MCU.CMU_FC.AsyncIE.Support:

#List of CMU_FCs that support Synchronous Interrupt
MCU.CMU_FC.SyncIE.Support:

#List of Configured frequency
MCU.ConfiguredFrequency.List:
#######################################################
################ CLOCK REFERENCE POINTS ###############
#######################################################
MCU.ClockReferencePoints.List:CUSTOM,FIRC_CLK,FIRCDIV2_CLK,FIRCDIV1_CLK,SIRC_CLK,SIRCDIV2_CLK,SIRCDIV1_CLK,SOSC_CLK,SOSCDIV2_CLK,SOSCDIV1_CLK,LPO_128K_CLK,LPO_32K_CLK,LPO_1K_CLK,SPLL_CLK,SPLLDIV2_CLK,SPLLDIV1_CLK,RUN_PRI_DIV_SYS_CLK,RUN_CORE_CLK,RUN_SYS_CLK,RUN_FLASH_CLK,RUN_BUS_CLK,HSRUN_PRI_DIV_SYS_CLK,HSRUN_CORE_CLK,HSRUN_SYS_CLK,HSRUN_FLASH_CLK,HSRUN_BUS_CLK,VLPR_PRI_DIV_SYS_CLK,VLPR_CORE_CLK,VLPR_SYS_CLK,VLPR_FLASH_CLK,VLPR_BUS_CLK,FTM3_CLK,ADC1_CLK,LPSPI0_CLK,LPSPI1_CLK,LPSPI2_CLK,LPIT0_CLK,FTM0_CLK,FTM1_CLK,FTM2_CLK,ADC0_CLK,LPTMR0_CLK,FlexIO_CLK,LPI2C0_CLK,LPUART0_CLK,LPUART1_CLK,LPUART2_CLK,FTM4_CLK,FTM5_CLK

#######################################################
###############   Producer & consumer clocks    #######
#######################################################
#List of producer clocks available on the platform
MCU.ProducerClocks.List:LPO_128K_CLK,SIRC_CLK,SIRC_VLP_CLK,SIRC_STOP_CLK,FIRC_CLK,FIRC_VLP_CLK,FIRC_STOP_CLK,SOSC_CLK,SPLL_CLK,SIRCDIV1_CLK,SIRCDIV2_CLK,FIRCDIV1_CLK,FIRCDIV2_CLK,SOSCDIV1_CLK,SOSCDIV2_CLK,SPLLDIV1_CLK,SPLLDIV2_CLK,LPO_32K_CLK,LPO_1K_CLK,TCLK0_REF_CLK,TCLK1_REF_CLK,TCLK2_REF_CLK,RTC_CLKIN,SCS_CLK,SCS_RUN_CLK,SCS_VLPR_CLK,SCS_HSRUN_CLK,CORE_CLK,CORE_RUN_CLK,CORE_VLPR_CLK,CORE_HSRUN_CLK,BUS_CLK,BUS_RUN_CLK,BUS_VLPR_CLK,BUS_HSRUN_CLK,SLOW_CLK,SLOW_RUN_CLK,SLOW_VLPR_CLK,SLOW_HSRUN_CLK,RTC_CLK,LPO_CLK,SCG_CLKOUT_CLK,FTM0_EXT_CLK,FTM1_EXT_CLK,FTM2_EXT_CLK,FTM3_EXT_CLK,FTM4_EXT_CLK,FTM5_EXT_CLK
#List of consumer clocks available on the platform
MCU.ConsumerClocks.List:ADC0_CLK,ADC1_CLK,CLKOUT0_CLK,CMP0_CLK,CRC0_CLK,DMA0_CLK,DMAMUX0_CLK,EIM0_CLK,ERM0_CLK,EWM0_CLK,FLEXCAN0_CLK,FLEXCAN1_CLK,FLEXCAN2_CLK,FlexIO_CLK,FTFC_CLK,FTM0_CLK,FTM1_CLK,FTM2_CLK,FTM3_CLK,FTM4_CLK,FTM5_CLK,LPI2C0_CLK,LPIT0_CLK,LPSPI0_CLK,LPSPI1_CLK,LPSPI2_CLK,LPTMR0_CLK,LPUART0_CLK,LPUART1_CLK,LPUART2_CLK,MPU0_CLK,MSCM0_CLK,PDB0_CLK,PDB1_CLK,PORTA_CLK,PORTB_CLK,PORTC_CLK,PORTD_CLK,PORTE_CLK,RTC0_CLK,TRACE_CLK
##################### Mcu module  ##########################
# Values according to SCG_RCCR[SCS] field description
MCU.RunSystemClkSource.List:SOSC_CLK,SIRC_CLK,FIRC_CLK,SPLL_CLK
MCU.RunSystemClkSource.Default:FIRC_CLK

# Values according to SCG_VCCR[SCS] field description
MCU.VlprSystemClkSource.List:SIRC_CLK
MCU.VlprSystemClkSource.Default:SIRC_CLK

# Values according to SCG_HCCR[SCS] field description
MCU.HsrunSystemClkSource.List:FIRC_CLK,SPLL_CLK
MCU.HsrunSystemClkSource.Default:FIRC_CLK
MCU.HsrunSystemClkSource.Exist:true

# Values according to SIM_CHIPCTL[CLKOUTSEL] field description
MCU.CLKOUT.List:SCG_CLKOUT_CLK,SOSCDIV2_CLK,SIRCDIV2_CLK,FIRCDIV2_CLK,HCLK,SPLLDIV2_CLK,BUS_CLK,LPO_128K_CLK,LPO_CLK,RTC_CLK
MCU.CLKOUT.Default:SCG_CLKOUT_CLK

# Values according to SIM_CHIPCTL[PDB_BB_SEL_1] and SIM_CHIPCTL[PDB_BB_SEL_2] field description
MCU.SIM_CHIPCTL.PDB_BB_SEL_1_2.SUPPORTED:false

# Values according to SIM_PLATCGC[CGCGPIO] field description
MCU.SIM_PLATCGC.CGCGPIO.SUPPORTED: false

# Values according to SIM_FTMOPT0 field bits description
MCU.FTMOPT0.FTM2CLKSEL.Exist:true
MCU.FTMOPT0.FTM3CLKSEL.Exist:true
MCU.FTMOPT0.FTM4CLKSEL.Exist:true
MCU.FTMOPT0.FTM5CLKSEL.Exist:true
MCU.FTMOPT0.FTM6CLKSEL.Exist:false
MCU.FTMOPT0.FTM7CLKSEL.Exist:false

# Values according to SIM_FTMOPT1 field bits description
MCU.FTMOPT1.FTM2SYNCBIT.Exist:true
MCU.FTMOPT1.FTM3SYNCBIT.Exist:true
MCU.FTMOPT1.FTM4SYNCBIT.Exist:true
MCU.FTMOPT1.FTM5SYNCBIT.Exist:true
MCU.FTMOPT1.FTM6SYNCBIT.Exist:false
MCU.FTMOPT1.FTM7SYNCBIT.Exist:false

# Values according to SIM_MISCTRL0 field bits description
MCU.MISCTRL0.FTM2_OBE_CTRL.Exist:true
MCU.MISCTRL0.FTM3_OBE_CTRL.Exist:true
MCU.MISCTRL0.FTM4_OBE_CTRL.Exist:true
MCU.MISCTRL0.FTM5_OBE_CTRL.Exist:true
MCU.MISCTRL0.FTM6_OBE_CTRL.Exist:false
MCU.MISCTRL0.FTM7_OBE_CTRL.Exist:false
MCU.MISCTRL0.RMII_CLK_OBE.Exist:false
MCU.MISCTRL0.RMII_CLK_SEL.Exist:false
MCU.MISCTRL0.QSPI_CLK_SEL.Exist:false


MCU.PerSource.List:FTFC,DMAMUX0,FLEXCAN0,FLEXCAN1,FTM3,ADC1,FLEXCAN2,LPSPI0,LPSPI1,LPSPI2,PDB1,CRC0,PDB0,LPIT0,FTM0,FTM1,FTM2,ADC0,RTC0,LPTMR0,PORTA,PORTB,PORTC,PORTD,PORTE,FlexIO,EWM0,LPI2C0,LPUART0,LPUART1,LPUART2,FTM4,FTM5,CMP0
MCU.PerSourceWithPcd.List:LPTMR0
MCU.PerSource.Default:FTFC

MCU.PerSourceWithPcsFromPlat.List:FTM0,FTM1,FTM2,FTM3,FTM4,FTM5
MCU.PerSourceWithPcsFromSlow.List:ADC1,LPSPI0,LPSPI1,LPSPI2,LPIT0,ADC0,FlexIO,LPI2C0,LPUART0,LPUART1,LPUART2,LPTMR0

MCU.Clock.Reference.Select.List:CUSTOM,FIRC_CLK,FIRCDIV2_CLK,FIRCDIV1_CLK,SIRC_CLK,SIRCDIV2_CLK,SIRCDIV1_CLK,SOSC_CLK,SOSCDIV2_CLK,SOSCDIV1_CLK,LPO_128K_CLK,LPO_32K_CLK,LPO_1K_CLK,SPLL_CLK,SPLLDIV2_CLK,SPLLDIV1_CLK,RUN_PRI_DIV_SYS_CLK,RUN_CORE_CLK,RUN_SYS_CLK,RUN_FLASH_CLK,RUN_BUS_CLK,HSRUN_PRI_DIV_SYS_CLK,HSRUN_CORE_CLK,HSRUN_SYS_CLK,HSRUN_FLASH_CLK,HSRUN_BUS_CLK,VLPR_PRI_DIV_SYS_CLK,VLPR_CORE_CLK,VLPR_SYS_CLK,VLPR_FLASH_CLK,VLPR_BUS_CLK,FTM3_CLK,ADC1_CLK,LPSPI0_CLK,LPSPI1_CLK,LPSPI2_CLK,LPIT0_CLK,FTM0_CLK,FTM1_CLK,FTM2_CLK,ADC0_CLK,LPTMR0_CLK,FlexIO_CLK,LPI2C0_CLK,LPUART0_CLK,LPUART1_CLK,LPUART2_CLK,FTM4_CLK,FTM5_CLK

#######################  IPs REG_PROTAVAILABLE  ###################################
MCU.PMC.REG_PROT.AVAILABLE:false

################################################################################
MCU.McuModuleConfiguration.McuRamSectorSettingConf.McuRamSectionBaseAddress.low:536805376
MCU.McuModuleConfiguration.McuRamSectorSettingConf.McuRamSectionBaseAddress.high:536936448
MCU.McuModuleConfiguration.McuRamSectorSettingConf.McuRamSectionSize:131071

################### CMU ###################################
MCU.CMU.UNITS:0
MCU.CMU.UNITS.List:

#######################        ERRATA           ###################################
MCU.E10777.EXIST:true

################### PMC ###################################
MCU.PMC.LVDSC1.SUPPORT:true
MCU.PMC.LVRFLG.SUPPORT:false

################### RCM ###################################
#List of RCM Config
MCU.RCM.LVDSC1.List:LVDIE,LVDRE
MCU.RCM.LVDSC2.List:LVWIE

################### PLL SUPPORT ###################################
MCU.SPLL.SUPPORT:true

################### SELECT PLL CLOCK SOURCE SUPPORTED ###################################
MCU.SPLL.SOURCE.Select.List:SOSC_CLK

################### Very Low Power RUN Maximum Frequency (Hz)###################################
MCU.VLPR.MAX.CORE.CLK:4000000
MCU.VLPR.MAX.SYS.CLK:4000000
MCU.VLPR.MAX.BUS.CLK:4000000
MCU.VLPR.MAX.FLASH.CLK:1000000

MCU.VLPR.MIN.CORE.CLK:125000
MCU.VLPR.MIN.SYS.CLK:125000
MCU.VLPR.MIN.BUS.CLK:7812.5
MCU.VLPR.MIN.FLASH.CLK:15625
################### RUN Maximum Frequency (Hz)###################################
MCU.RUN.MAX.CORE.CLK:80000000
MCU.RUN.MAX.SYS.CLK:80000000
MCU.RUN.MAX.BUS.CLK:48000000
MCU.RUN.MAX.FLASH.CLK:26666666

MCU.RUN.MIN.CORE.CLK:125000
MCU.RUN.MIN.SYS.CLK:125000
MCU.RUN.MIN.BUS.CLK:7812.5
MCU.RUN.MIN.FLASH.CLK:15625

################### BUS INTERFACE Maximum Frequency (Hz)###################################
MCU.MAX.CORE.CLK:112000000
MCU.MAX.SYS.CLK:112000000
MCU.MAX.BUS.CLK:56000000
MCU.MAX.FLASH.CLK:28000000

################### System PLL Input Maximum Frequency (Hz)###################################
MCU.MAX.SPLL.INPUT.CLK:40000000

################### McuPeripheralClockSelect ###################################
MCU.McuPeripheralClockSelect.List:CLOCK_IS_OFF,SOSC,SIRC,FIRC,SPLL

################### SLEEPONEXIT ###################################
MCU.SLEEPONEXIT.SUPPORT:true

####################### SIM_CHIPCTL TRACECLK_SEL ###################################
MCU.SIM_CHIPCTL.TRACECLK_SEL.SUPPORTED:true

#######################################################
#################        PRAMC      ###################
#######################################################
#PRAMC is/not available on the platform.
MCU.PRAMC.AVAILABLE:false

#Modules are/not available on the platform.
MCU.Partitions.List:
MCU.SIUL2.List:
MCU.CGM.CgmModules.List:
MCU.CGM0.CgmPcfs.List:
MCU.DIVIDER.TRIGGER.Names.List:
MCU.ClockDFS.List:
MCU.CGM.CgmPcfs.List:
MCU.SPECIFIC_PERIPHERAL_PRAMs.List:
MCU.MC_RGM.FuncRstDis.List:
MCU.MC_ME.HasOutputSafeState:
MCU.RGM.ResetDuringStandbySupported:
MCU.RGM.DomainResetSupported:
MCU.RGM.WarmResetSupported:

#######################################################
#########        CLOCK SOURCES MAPPING (UCT)     ######
#######################################################
MCU.RTC.ClockSelectorSourceMapping.List:SOSCDIV1_CLK,LPO_32K_CLK,RTC_CLKIN,FIRCDIV1_CLK
MCU.LPO.ClockSelectorSourceMapping.List:LPO_128K_CLK,RESERVED_CLK,LPO_32K_CLK,LPO_1K_CLK
MCU.FTMExternal.ClockSelectorSourceMapping.List:TCLK0_PIN,TCLK1_PIN,TCLK2_PIN,RESERVED_CLK
MCU.PerSourceUCT.List:FTFC,DMAMUX,FlexCAN0,FlexCAN1,FTM3,ADC1,FlexCAN2,LPSPI0,LPSPI1,LPSPI2,PDB1,CRC,PDB0,LPIT,FTM0,FTM1,FTM2,ADC0,RTC,LPTMR0,PORTA,PORTB,PORTC,PORTD,PORTE,FlexIO,EWM,LPI2C0,LPUART0,LPUART1,LPUART2,FTM4,FTM5,CMP0

MCU.PerSourceUCTClock.List:FTFC0,DMAMUX0,FLEXCAN0,FLEXCAN1,FTM3,ADC1,FLEXCAN2,LPSPI0,LPSPI1,LPSPI2,PDB1,CRC0,PDB0,LPIT0,FTM0,FTM1,FTM2,ADC0,RTC0,LPTMR0,PORTA,PORTB,PORTC,PORTD,PORTE,FlexIO0,EWM0,LPI2C0,LPUART0,LPUART1,LPUART2,FTM4,FTM5,CMP0
MCU.PerSourceSelectMapping.List:CLOCK_IS_OFF,SOSC,SIRC,FIRC,RESERVED_CLK,RESERVED_CLK,SPLL

MCU.CLKOUT.CT.List:SCG_CLKOUT_CLK,RESERVED_CLK,SOSCDIV2_CLK,RESERVED_CLK,SIRCDIV2_CLK,RESERVED_CLK,FIRCDIV2_CLK,HCLK,SPLLDIV2_CLK,BUS_CLK,LPO_128K_CLK,RESERVED_CLK,LPO_CLK,RESERVED_CLK,RTC_CLK,RESERVED_CLK

MCU.ScgClkoutSource.List:SLOW_CLK,SOSC_CLK,SIRC_CLK,FIRC_CLK,RESERVED_CLK,RESERVED_CLK,SPLL_CLK

###################### Mcu module: END  ##########################################  s32k344_mapbga257 Mcl module  ##########################
#
###############################################################################

######################################################
# CACHE
######################################################

Mcl.Cache.Support:1
Mcl.Cache.Timeout.Method:OSIF_COUNTER_DUMMY,OSIF_COUNTER_SYSTEM,OSIF_COUNTER_CUSTOM


######################################################
# DMAMUX
######################################################

# DMAMUX0
Mcl.DMAMUX0.Support:1
Mcl.DMAMUX0.Instance:DMA_IP_HW_INST_0
Mcl.DMAMUX0.Channel.List:DMA_IP_HW_CH_0,DMA_IP_HW_CH_1,DMA_IP_HW_CH_2,DMA_IP_HW_CH_3,DMA_IP_HW_CH_4,DMA_IP_HW_CH_5,DMA_IP_HW_CH_6,DMA_IP_HW_CH_7,DMA_IP_HW_CH_8,DMA_IP_HW_CH_9,DMA_IP_HW_CH_10,DMA_IP_HW_CH_11,DMA_IP_HW_CH_12,DMA_IP_HW_CH_13,DMA_IP_HW_CH_14,DMA_IP_HW_CH_15


#####################  DMA  ##########################
#
######################################################
Mcl.DMA.NumLogicChannel:16

#DMA0
Mcl.DMA0.Channel.List:DMA_IP_HW_CH_0,DMA_IP_HW_CH_1,DMA_IP_HW_CH_2,DMA_IP_HW_CH_3,DMA_IP_HW_CH_4,DMA_IP_HW_CH_5,DMA_IP_HW_CH_6,DMA_IP_HW_CH_7,DMA_IP_HW_CH_8,DMA_IP_HW_CH_9,DMA_IP_HW_CH_10,DMA_IP_HW_CH_11,DMA_IP_HW_CH_12,DMA_IP_HW_CH_13,DMA_IP_HW_CH_14,DMA_IP_HW_CH_15

#########
# S32CT
#########

MCL.DMA.INSTANCE0.AVAILABLE:0

Mcl.MclConfigSet.DmaHwInstance.List:DMA_IP_HW_INST_0

Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_DMA.List:TRGMUX_IP_OUTPUT_DMA_CH0,TRGMUX_IP_OUTPUT_DMA_CH1,TRGMUX_IP_OUTPUT_DMA_CH2,TRGMUX_IP_OUTPUT_DMA_CH3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_EXTOUT0.List:TRGMUX_IP_OUTPUT_EXTOUT0_TRGMUX_OUT0,TRGMUX_IP_OUTPUT_EXTOUT0_TRGMUX_OUT1,TRGMUX_IP_OUTPUT_EXTOUT0_TRGMUX_OUT2,TRGMUX_IP_OUTPUT_EXTOUT0_TRGMUX_OUT3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_EXTOUT1.List:TRGMUX_IP_OUTPUT_EXTOUT1_TRGMUX_OUT4,TRGMUX_IP_OUTPUT_EXTOUT1_TRGMUX_OUT5,TRGMUX_IP_OUTPUT_EXTOUT1_TRGMUX_OUT6,TRGMUX_IP_OUTPUT_EXTOUT1_TRGMUX_OUT7
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_ADC0.List:TRGMUX_IP_OUTPUT_ADC0_ADHWT_TRIG_0,TRGMUX_IP_OUTPUT_ADC0_ADHWT_TRIG_1,TRGMUX_IP_OUTPUT_ADC0_ADHWT_TRIG_2,TRGMUX_IP_OUTPUT_ADC0_ADHWT_TRIG_3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_ADC1.List:TRGMUX_IP_OUTPUT_ADC1_ADHWT_TRIG_0,TRGMUX_IP_OUTPUT_ADC1_ADHWT_TRIG_1,TRGMUX_IP_OUTPUT_ADC1_ADHWT_TRIG_2,TRGMUX_IP_OUTPUT_ADC1_ADHWT_TRIG_3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_CMP0.List:TRGMUX_IP_OUTPUT_CMP0_SAMPLE_INPUT
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_FTM0.List:TRGMUX_IP_OUTPUT_FTM0_HWTRIG0,TRGMUX_IP_OUTPUT_FTM0_FAULT0,TRGMUX_IP_OUTPUT_FTM0_FAULT1,TRGMUX_IP_OUTPUT_FTM0_FAULT2
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_FTM1.List:TRGMUX_IP_OUTPUT_FTM1_HWTRIG0,TRGMUX_IP_OUTPUT_FTM1_FAULT0,TRGMUX_IP_OUTPUT_FTM1_FAULT1,TRGMUX_IP_OUTPUT_FTM1_FAULT2
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_FTM2.List:TRGMUX_IP_OUTPUT_FTM2_HWTRIG0,TRGMUX_IP_OUTPUT_FTM2_FAULT0,TRGMUX_IP_OUTPUT_FTM2_FAULT1,TRGMUX_IP_OUTPUT_FTM2_FAULT2
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_FTM3.List:TRGMUX_IP_OUTPUT_FTM3_HWTRIG0,TRGMUX_IP_OUTPUT_FTM3_FAULT0,TRGMUX_IP_OUTPUT_FTM3_FAULT1,TRGMUX_IP_OUTPUT_FTM3_FAULT2
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_PDB0.List:TRGMUX_IP_OUTPUT_PDB0_TRIGGER_IN0
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_PDB1.List:TRGMUX_IP_OUTPUT_PDB1_TRIGGER_IN0
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_FLEXIO.List:TRGMUX_IP_OUTPUT_FLEXIO_TRG_TIM0,TRGMUX_IP_OUTPUT_FLEXIO_TRG_TIM1,TRGMUX_IP_OUTPUT_FLEXIO_TRG_TIM2,TRGMUX_IP_OUTPUT_FLEXIO_TRG_TIM3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPIT0.List:TRGMUX_IP_OUTPUT_LPIT0_TRG_CH0,TRGMUX_IP_OUTPUT_LPIT0_TRG_CH1,TRGMUX_IP_OUTPUT_LPIT0_TRG_CH2,TRGMUX_IP_OUTPUT_LPIT0_TRG_CH3
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPUART0.List:TRGMUX_IP_OUTPUT_LPUART0_TRG
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPUART1.List:TRGMUX_IP_OUTPUT_LPUART1_TRG
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPI2C0.List:TRGMUX_IP_OUTPUT_LPI2C0_TRG
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPSPI0.List:TRGMUX_IP_OUTPUT_LPSPI0_TRG
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPSPI1.List:TRGMUX_IP_OUTPUT_LPSPI1_TRG
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_LPTMR0.List:TRGMUX_IP_OUTPUT_LPTMR0_ALT0
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_FTM4.List:TRGMUX_IP_OUTPUT_FTM4_HWTRIG0
Mcl.MclConfigSet.Trgmux0.TRGMUX_IP_FTM5.List:TRGMUX_IP_OUTPUT_FTM5_HWTRIG0

Mcl.MclConfigSet.FlexioInstance.List:FLEXIO_0

#########
# TRESOS
#########

Mcl.MclConfigSet.DmaInstance:DMA_IP_HW_INST_0

Mcl.MclConfigSet.DmaChannel:DMA_IP_HW_CH_0,DMA_IP_HW_CH_1,DMA_IP_HW_CH_2,DMA_IP_HW_CH_3,DMA_IP_HW_CH_4,DMA_IP_HW_CH_5,DMA_IP_HW_CH_6,DMA_IP_HW_CH_7,DMA_IP_HW_CH_8,DMA_IP_HW_CH_9,DMA_IP_HW_CH_10,DMA_IP_HW_CH_11,DMA_IP_HW_CH_12,DMA_IP_HW_CH_13,DMA_IP_HW_CH_14,DMA_IP_HW_CH_15

Mcl.MclConfigSet.DmaMux0Source:DMA_IP_REQ_MUX0_DISABLED,DMA_IP_REQ_MUX0_LPUART0_RX,DMA_IP_REQ_MUX0_LPUART0_TX,DMA_IP_REQ_MUX0_LPUART1_RX,DMA_IP_REQ_MUX0_LPUART1_TX,DMA_IP_REQ_MUX0_LPUART2_RX,DMA_IP_REQ_MUX0_LPUART2_TX,DMA_IP_REQ_MUX0_FLEXIO_SHIFTER0,DMA_IP_REQ_MUX0_FLEXIO_SHIFTER1,DMA_IP_REQ_MUX0_FLEXIO_SHIFTER2,DMA_IP_REQ_MUX0_FLEXIO_SHIFTER3,DMA_IP_REQ_MUX0_LPSPI0_RX,DMA_IP_REQ_MUX0_LPSPI0_TX,DMA_IP_REQ_MUX0_LPSPI1_RX,DMA_IP_REQ_MUX0_LPSPI1_TX,DMA_IP_REQ_MUX0_LPSPI2_RX,DMA_IP_REQ_MUX0_LPSPI2_TX,DMA_IP_REQ_MUX0_FTM1_CHANNEL_0,DMA_IP_REQ_MUX0_FTM1_CHANNEL_1,DMA_IP_REQ_MUX0_FTM1_CHANNEL_2,DMA_IP_REQ_MUX0_FTM1_CHANNEL_3,DMA_IP_REQ_MUX0_FTM1_CHANNEL_4,DMA_IP_REQ_MUX0_FTM1_CHANNEL_5,DMA_IP_REQ_MUX0_FTM1_CHANNEL_6,DMA_IP_REQ_MUX0_FTM1_CHANNEL_7,DMA_IP_REQ_MUX0_FTM2_CHANNEL_0,DMA_IP_REQ_MUX0_FTM2_CHANNEL_1,DMA_IP_REQ_MUX0_FTM2_CHANNEL_2,DMA_IP_REQ_MUX0_FTM2_CHANNEL_3,DMA_IP_REQ_MUX0_FTM2_CHANNEL_4,DMA_IP_REQ_MUX0_FTM2_CHANNEL_5,DMA_IP_REQ_MUX0_FTM2_CHANNEL_6,DMA_IP_REQ_MUX0_FTM2_CHANNEL_7,DMA_IP_REQ_MUX0_FTM0_OR_CH0_CH7,DMA_IP_REQ_MUX0_FTM3_OR_CH0_CH7,DMA_IP_REQ_MUX0_FTM4_OR_CH0_CH7,DMA_IP_REQ_MUX0_FTM5_OR_CH0_CH7,DMA_IP_REQ_MUX0_ADC0,DMA_IP_REQ_MUX0_ADC1,DMA_IP_REQ_MUX0_LPI2C0_RX,DMA_IP_REQ_MUX0_LPI2C0_TX,DMA_IP_REQ_MUX0_PDB0,DMA_IP_REQ_MUX0_PDB1,DMA_IP_REQ_MUX0_CMP0,DMA_IP_REQ_MUX0_PORTA,DMA_IP_REQ_MUX0_PORTB,DMA_IP_REQ_MUX0_PORTC,DMA_IP_REQ_MUX0_PORTD,DMA_IP_REQ_MUX0_PORTE,DMA_IP_REQ_MUX0_FLEXCAN0,DMA_IP_REQ_MUX0_FLEXCAN1,DMA_IP_REQ_MUX0_FLEXCAN2,DMA_IP_REQ_MUX0_LPTMR0,DMA_IP_REQ_MUX0_ALWAYS_ON0,DMA_IP_REQ_MUX0_ALWAYS_ON1



Mcl.MclConfigSet.DmaLevelPrio:DMA_IP_LEVEL_PRIO0,DMA_IP_LEVEL_PRIO1,DMA_IP_LEVEL_PRIO2,DMA_IP_LEVEL_PRIO3,DMA_IP_LEVEL_PRIO4,DMA_IP_LEVEL_PRIO5,DMA_IP_LEVEL_PRIO6,DMA_IP_LEVEL_PRIO7,DMA_IP_LEVEL_PRIO8,DMA_IP_LEVEL_PRIO9,DMA_IP_LEVEL_PRIO10,DMA_IP_LEVEL_PRIO11,DMA_IP_LEVEL_PRIO12,DMA_IP_LEVEL_PRIO13,DMA_IP_LEVEL_PRIO14,DMA_IP_LEVEL_PRIO15

Mcl.MclConfigSet.DmaTransferSize:DMA_IP_TRANSFER_SIZE_1_BYTE,DMA_IP_TRANSFER_SIZE_2_BYTE,DMA_IP_TRANSFER_SIZE_4_BYTE,DMA_IP_TRANSFER_SIZE_16_BYTE,DMA_IP_TRANSFER_SIZE_32_BYTE

Mcl.MclConfigSet.DmaBandwidthControl:DMA_IP_BWC_ENGINE_NO_STALL,DMA_IP_BWC_ENGINE_4CYCLE_STALL,DMA_IP_BWC_ENGINE_8CYCLE_STALL

#####################  TRGMUX  ##########################
#
#########################################################

Mcl.MclConfigSet.Trgmux0.Group:TRGMUX_IP_DMA,TRGMUX_IP_EXTOUT0,TRGMUX_IP_EXTOUT1,TRGMUX_IP_ADC0,TRGMUX_IP_ADC1,TRGMUX_IP_CMP0,TRGMUX_IP_FTM0,TRGMUX_IP_FTM1,TRGMUX_IP_FTM2,TRGMUX_IP_FTM3,TRGMUX_IP_PDB0,TRGMUX_IP_PDB1,TRGMUX_IP_FLEXIO,TRGMUX_IP_LPIT0,TRGMUX_IP_LPUART0,TRGMUX_IP_LPUART1,TRGMUX_IP_LPI2C0,TRGMUX_IP_LPSPI0,TRGMUX_IP_LPSPI1,TRGMUX_IP_LPTMR0,TRGMUX_IP_FTM4,TRGMUX_IP_FTM5

Mcl.MclConfigSet.Trgmux0.Output:TRGMUX_IP_OUTPUT_DMA_CH0,TRGMUX_IP_OUTPUT_DMA_CH1,TRGMUX_IP_OUTPUT_DMA_CH2,TRGMUX_IP_OUTPUT_DMA_CH3,TRGMUX_IP_OUTPUT_EXTOUT0_TRGMUX_OUT0,TRGMUX_IP_OUTPUT_EXTOUT0_TRGMUX_OUT1,TRGMUX_IP_OUTPUT_EXTOUT0_TRGMUX_OUT2,TRGMUX_IP_OUTPUT_EXTOUT0_TRGMUX_OUT3,TRGMUX_IP_OUTPUT_EXTOUT1_TRGMUX_OUT4,TRGMUX_IP_OUTPUT_EXTOUT1_TRGMUX_OUT5,TRGMUX_IP_OUTPUT_EXTOUT1_TRGMUX_OUT6,TRGMUX_IP_OUTPUT_EXTOUT1_TRGMUX_OUT7,TRGMUX_IP_OUTPUT_ADC0_ADHWT_TRIG_0,TRGMUX_IP_OUTPUT_ADC0_ADHWT_TRIG_1,TRGMUX_IP_OUTPUT_ADC0_ADHWT_TRIG_2,TRGMUX_IP_OUTPUT_ADC0_ADHWT_TRIG_3,TRGMUX_IP_OUTPUT_ADC1_ADHWT_TRIG_0,TRGMUX_IP_OUTPUT_ADC1_ADHWT_TRIG_1,TRGMUX_IP_OUTPUT_ADC1_ADHWT_TRIG_2,TRGMUX_IP_OUTPUT_ADC1_ADHWT_TRIG_3,TRGMUX_IP_OUTPUT_CMP0_SAMPLE_INPUT,TRGMUX_IP_OUTPUT_FTM0_HWTRIG0,TRGMUX_IP_OUTPUT_FTM0_FAULT0,TRGMUX_IP_OUTPUT_FTM0_FAULT1,TRGMUX_IP_OUTPUT_FTM0_FAULT2,TRGMUX_IP_OUTPUT_FTM1_HWTRIG0,TRGMUX_IP_OUTPUT_FTM1_FAULT0,TRGMUX_IP_OUTPUT_FTM1_FAULT1,TRGMUX_IP_OUTPUT_FTM1_FAULT2,TRGMUX_IP_OUTPUT_FTM2_HWTRIG0,TRGMUX_IP_OUTPUT_FTM2_FAULT0,TRGMUX_IP_OUTPUT_FTM2_FAULT1,TRGMUX_IP_OUTPUT_FTM2_FAULT2,TRGMUX_IP_OUTPUT_FTM3_HWTRIG0,TRGMUX_IP_OUTPUT_FTM3_FAULT0,TRGMUX_IP_OUTPUT_FTM3_FAULT1,TRGMUX_IP_OUTPUT_FTM3_FAULT2,TRGMUX_IP_OUTPUT_PDB0_TRIGGER_IN0,TRGMUX_IP_OUTPUT_PDB1_TRIGGER_IN0,TRGMUX_IP_OUTPUT_FLEXIO_TRG_TIM0,TRGMUX_IP_OUTPUT_FLEXIO_TRG_TIM1,TRGMUX_IP_OUTPUT_FLEXIO_TRG_TIM2,TRGMUX_IP_OUTPUT_FLEXIO_TRG_TIM3,TRGMUX_IP_OUTPUT_LPIT0_TRG_CH0,TRGMUX_IP_OUTPUT_LPIT0_TRG_CH1,TRGMUX_IP_OUTPUT_LPIT0_TRG_CH2,TRGMUX_IP_OUTPUT_LPIT0_TRG_CH3,TRGMUX_IP_OUTPUT_LPUART0_TRG,TRGMUX_IP_OUTPUT_LPUART1_TRG,TRGMUX_IP_OUTPUT_LPI2C0_TRG,TRGMUX_IP_OUTPUT_LPSPI0_TRG,TRGMUX_IP_OUTPUT_LPSPI1_TRG,TRGMUX_IP_OUTPUT_LPTMR0_ALT0,TRGMUX_IP_OUTPUT_FTM4_HWTRIG0,TRGMUX_IP_OUTPUT_FTM5_HWTRIG0


Mcl.MclConfigSet.Trgmux0.Input:TRGMUX_IP_INPUT_LOGIC0_VSS,TRGMUX_IP_INPUT_LOGIC1_VDD,TRGMUX_IP_INPUT_TRGMUX_IN0,TRGMUX_IP_INPUT_TRGMUX_IN1,TRGMUX_IP_INPUT_TRGMUX_IN2,TRGMUX_IP_INPUT_TRGMUX_IN3,TRGMUX_IP_INPUT_TRGMUX_IN4,TRGMUX_IP_INPUT_TRGMUX_IN5,TRGMUX_IP_INPUT_TRGMUX_IN6,TRGMUX_IP_INPUT_TRGMUX_IN7,TRGMUX_IP_INPUT_TRGMUX_IN8,TRGMUX_IP_INPUT_TRGMUX_IN9,TRGMUX_IP_INPUT_TRGMUX_IN10,TRGMUX_IP_INPUT_TRGMUX_IN11,TRGMUX_IP_INPUT_CMP0_OUT,TRGMUX_IP_INPUT_LPIT_CH0,TRGMUX_IP_INPUT_LPIT_CH1,TRGMUX_IP_INPUT_LPIT_CH2,TRGMUX_IP_INPUT_LPIT_CH3,TRGMUX_IP_INPUT_LPTMR0,TRGMUX_IP_INPUT_FTM0_INIT_TRIG,TRGMUX_IP_INPUT_FTM0_EXT_TRIG,TRGMUX_IP_INPUT_FTM1_INIT_TRIG,TRGMUX_IP_INPUT_FTM1_EXT_TRIG,TRGMUX_IP_INPUT_FTM2_INIT_TRIG,TRGMUX_IP_INPUT_FTM2_EXT_TRIG,TRGMUX_IP_INPUT_FTM3_INIT_TRIG,TRGMUX_IP_INPUT_FTM3_EXT_TRIG,TRGMUX_IP_INPUT_ADC0_COCO_0,TRGMUX_IP_INPUT_ADC0_COCO_1,TRGMUX_IP_INPUT_ADC1_COCO_0,TRGMUX_IP_INPUT_ADC1_COCO_1,TRGMUX_IP_INPUT_PDB0_ADCH0_TRIG,TRGMUX_IP_INPUT_PDB0_PULSE_OUT,TRGMUX_IP_INPUT_PDB1_ADCH0_TRIG,TRGMUX_IP_INPUT_PDB1_PULSE_OUT,TRGMUX_IP_INPUT_RTC_ALARM,TRGMUX_IP_INPUT_RTC_SECOND,TRGMUX_IP_INPUT_FLEXIO_TRIG0,TRGMUX_IP_INPUT_FLEXIO_TRIG1,TRGMUX_IP_INPUT_FLEXIO_TRIG2,TRGMUX_IP_INPUT_FLEXIO_TRIG3,TRGMUX_IP_INPUT_LPUART0_RX_DATA,TRGMUX_IP_INPUT_LPUART0_TX_DATA,TRGMUX_IP_INPUT_LPUART0_RX_IDLE,TRGMUX_IP_INPUT_LPUART1_RX_DATA,TRGMUX_IP_INPUT_LPUART1_TX_DATA,TRGMUX_IP_INPUT_LPUART1_RX_IDLE,TRGMUX_IP_INPUT_LPI2C0_MASTER_TRIG,TRGMUX_IP_INPUT_LPI2C0_SLAVE_TRIG,TRGMUX_IP_INPUT_LPSPI0_FRAME,TRGMUX_IP_INPUT_LPSPI0_RX_DATA,TRGMUX_IP_INPUT_LPSPI1_FRAME,TRGMUX_IP_INPUT_LPSPI1_RX_DATA,TRGMUX_IP_INPUT_SIM_SW_TRIG,TRGMUX_IP_INPUT_FTM4_INIT_TRIG,TRGMUX_IP_INPUT_FTM4_EXT_TRIG,TRGMUX_IP_INPUT_FTM5_INIT_TRIG,TRGMUX_IP_INPUT_FTM5_EXT_TRIG

################################# FLEXIO  #######################################
#
################################################################################

Mcl.MclConfigSet.FlexioInstance:FLEXIO_0
Mcl.MclConfigSet.FlexioChannels:CHANNEL_0,CHANNEL_1,CHANNEL_2,CHANNEL_3
Mcl.MclConfigSet.FlexioPins:PIN_0,PIN_1,PIN_2,PIN_3,PIN_4,PIN_5,PIN_6,PIN_7

################################# FTM ##########################################
#
################################################################################
Mcl.Ftm.NumberOfModules:6
Mcl.Ftm.EnableUserMode:0

######################  s32k344_mapbga257 Mcl module: END  #####################
#####################  Ocu_s32k146_lqfp100 Ocu driver  ##########################
# Ocu.Num_Ftm_Hw_Modules:      Number of FlexTimer modules
# Ocu.Num_Ftm_Hw_Channels:     Number of channels per FlexTimer module
# Ocu.Ftm_Hw_Modules_List:     List of names for FlexTimer modules
# Ocu.Ftm_Hw_Channels_List:    List of all HW channels to be referenced for logical level
# Ocu.ISR_List:                List of all available interrupts. 
#########################################################################################
Ocu.Derivative:S32K146
Ocu.Num_Ftm_Hw_Modules:6
Ocu.Num_Ftm_Hw_Channels:8
Ocu.Ftm_Hw_Modules_List:FTM_0,FTM_1,FTM_2,FTM_3,FTM_4,FTM_5
Ocu.Ftm_Hw_Channels_List:FTM_0_CH_0,FTM_0_CH_1,FTM_0_CH_2,FTM_0_CH_3,FTM_0_CH_4,FTM_0_CH_5,FTM_0_CH_6,FTM_0_CH_7,FTM_1_CH_0,FTM_1_CH_1,FTM_1_CH_2,FTM_1_CH_3,FTM_1_CH_4,FTM_1_CH_5,FTM_1_CH_6,FTM_1_CH_7,FTM_2_CH_0,FTM_2_CH_1,FTM_2_CH_2,FTM_2_CH_3,FTM_2_CH_4,FTM_2_CH_5,FTM_2_CH_6,FTM_2_CH_7,FTM_3_CH_0,FTM_3_CH_1,FTM_3_CH_2,FTM_3_CH_3,FTM_3_CH_4,FTM_3_CH_5,FTM_3_CH_6,FTM_3_CH_7,FTM_4_CH_2,FTM_4_CH_5,FTM_4_CH_6,FTM_5_CH_0,FTM_5_CH_1,FTM_5_CH_3,FTM_5_CH_5
Ocu.ISR_List:FTM_0_CH_0_ISR,FTM_0_CH_1_ISR,FTM_0_CH_2_ISR,FTM_0_CH_3_ISR,FTM_0_CH_4_ISR,FTM_0_CH_5_ISR,FTM_0_CH_6_ISR,FTM_0_CH_7_ISR,FTM_1_CH_0_ISR,FTM_1_CH_1_ISR,FTM_1_CH_2_ISR,FTM_1_CH_3_ISR,FTM_1_CH_4_ISR,FTM_1_CH_5_ISR,FTM_1_CH_6_ISR,FTM_1_CH_7_ISR,FTM_2_CH_0_ISR,FTM_2_CH_1_ISR,FTM_2_CH_2_ISR,FTM_2_CH_3_ISR,FTM_2_CH_4_ISR,FTM_2_CH_5_ISR,FTM_2_CH_6_ISR,FTM_2_CH_7_ISR,FTM_3_CH_0_ISR,FTM_3_CH_1_ISR,FTM_3_CH_2_ISR,FTM_3_CH_3_ISR,FTM_3_CH_4_ISR,FTM_3_CH_5_ISR,FTM_3_CH_6_ISR,FTM_3_CH_7_ISR,FTM_4_CH_2_ISR,FTM_4_CH_5_ISR,FTM_4_CH_6_ISR,FTM_5_CH_0_ISR,FTM_5_CH_1_ISR,FTM_5_CH_3_ISR,FTM_5_CH_5_ISR

Ocu.Num_Emios_Hw_Modules: 0
Ocu.Num_Emios_Hw_Channels: 0

Ocu.Num_Etimer_Hw_Modules: 0
Ocu.Num_Etimer_Hw_Channels: 0

Ocu.OcuConfig.Ocu_FTM_ModuleSingleInterrupt:STD_OFF
######################   Ocu driver: END  ############################################# Wdg_s32k146_lqfp100 Wdg module ####################################
#
# Wdg.WdgInstance : list of available HW instances
# Wdg.DebugMode : list of HW instances have debug mode support
# Wdg.StopMode : list of HW instances have stop mode support
# Wdog.Ip.Feature.Unlock.Value.U32 : The 32-bit value used for unlocking the WDOG
# Wdog.Ip.Feature.Trigger.Value.U32: The 32-bit value used for resetting the WDOG counter
# Wdog.Ip.Feature.To.Reset.Value.U16: The reset value of the timeout register
# Wdog.Ip.Feature.Minimum.Timeout.Value.U16: The value minimum of the timeout register
# Wdog.Ip.Feature.Win.Reset.Value.U16: The reset value of the window register
# Wdog.Ip.Feature.Unlock16.First.Value.U16: The first 16-bit value used for unlocking the WDOG
# Wdog.Ip.Feature.Unlock16.Second.Value.U16: The second 16-bit value used for unlocking the WDOG
# Wdog.Ip.Feature.Trigger16.First.Value.U16: The first 16-bit value used for resetting the WDOG counter
# Wdog.Ip.Feature.Trigger16.Second.Value.U16: The second 16-bit value used for resetting the WDOG counter
# Wdog.Ip.Feature.Cs.Reset.Value.U16: Default reset value of the CS register
# Ewm.Ip.Feature.Key.First.Byte.U8: First byte of the EWM Service key
# Ewm.Ip.Feature.Key.Second.Byte.U8: Second byte of the EWM Service key
# Ewm.Ip.Feature.Cmph.Max.Value.U8: EWM Compare High register maximum value
################################################################################

Wdg.WdgInstance:WDOG,EWM
Wdg.Num.Of.Instances:2
Wdg.DebugMode:WDOG
Wdg.StopMode:WDOG
Swt.MinVal.TimeOut:0

Wdog.ClkFrequency:128
Ewm.ClkFrequency:128
Wdg.Has.WDOG:1
Wdg.Has.EWM:1
Wdg.Support.STP.WDOG:1
Wdg.Support.STP.EWM:0
Wdg.Support.multicore:0

Wdog.Ip.Feature.Unlock.Value.U32: 0xD928C520U
Wdog.Ip.Feature.Trigger.Value.U32: 0xB480A602U
Wdog.Ip.Feature.To.Reset.Value.U16: 0x0400U
Wdog.Ip.Feature.Minimum.Timeout.Value.U16: 0x0000U
Wdog.Ip.Feature.Win.Reset.Value.U16: 0x0000U
Wdog.Ip.Feature.Unlock16.First.Value.U16: 0xC520U
Wdog.Ip.Feature.Unlock16.Second.Value.U16: 0xD928U
Wdog.Ip.Feature.Trigger16.First.Value.U16: 0xA602U
Wdog.Ip.Feature.Trigger16.Second.Value.U16: 0xB480U
Wdog.Ip.Feature.Cs.Reset.Value.U16: 0x2980U

Ewm.Ip.Feature.Key.First.Byte.U8: 0xB4U
Ewm.Ip.Feature.Key.Second.Byte.U8: 0x2CU
Ewm.Ip.Feature.Cmph.Max.Value.U8: 0xFEU
######################## Wdg_s32k146_lqfp100 Wdg module: END  ###############################
######################## Platform_s32k146_lqfp100 Platform module ####################################
#
# Platform.irqCount                 : Number of implemented interrupts on the platform
# Platform.irqsList                 : The list of interrupt requests, as configured on the platform
# Platform.targetCoresList          : The list of cores where IRQs can be routed
############################################################################################### 

Platform.VtorAddress                : 0x1FFF0100
Platform.VtorAddressMask            : 0x1FF
Platform.irqCount                   : 102
Platform.irqsList                   : DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DMA4_IRQn, DMA5_IRQn, DMA6_IRQn,\
                                      DMA7_IRQn, DMA8_IRQn, DMA9_IRQn, DMA10_IRQn, DMA11_IRQn, DMA12_IRQn, DMA13_IRQn,\
                                      DMA14_IRQn, DMA15_IRQn, DMA_Error_IRQn, MCM_IRQn, FTFC_CMD_IRQn, FTFC_Read_Collision_IRQn,\
                                      LVD_LVW_IRQn, FTFC_Fault_IRQn, WDOG_EWM_IRQn, RCM_IRQn, LPI2C0_Master_IRQn,\
                                      LPI2C0_Slave_IRQn, LPSPI0_IRQn, LPSPI1_IRQn, LPSPI2_IRQn, LPUART0_RxTx_IRQn,\
                                      LPUART1_RxTx_IRQn, LPUART2_RxTx_IRQn, ADC0_IRQn, ADC1_IRQn, CMP0_IRQn, ERM_single_fault_IRQn,\
                                      ERM_double_fault_IRQn, RTC_IRQn, RTC_Seconds_IRQn, LPIT0_Ch0_IRQn, LPIT0_Ch1_IRQn,\
                                      LPIT0_Ch2_IRQn, LPIT0_Ch3_IRQn, PDB0_IRQn, SCG_IRQn, LPTMR0_IRQn, PORTA_IRQn, PORTB_IRQn,\
                                      PORTC_IRQn, PORTD_IRQn, PORTE_IRQn, SWI_IRQn, PDB1_IRQn, FLEXIO_IRQn, CAN0_ORed_IRQn,\
                                      CAN0_Error_IRQn, CAN0_Wake_Up_IRQn, CAN0_ORed_0_15_MB_IRQn, CAN0_ORed_16_31_MB_IRQn,\
                                      CAN1_ORed_IRQn, CAN1_Error_IRQn, CAN1_ORed_0_15_MB_IRQn, CAN1_ORed_16_31_MB_IRQn,\
                                      CAN2_ORed_IRQn, CAN2_Error_IRQn, CAN2_ORed_0_15_MB_IRQn, FTM0_Ch0_Ch1_IRQn, FTM0_Ch2_Ch3_IRQn,\
                                      FTM0_Ch4_Ch5_IRQn, FTM0_Ch6_Ch7_IRQn, FTM0_Fault_IRQn, FTM0_Ovf_Reload_IRQn, FTM1_Ch0_Ch1_IRQn,\
                                      FTM1_Ch2_Ch3_IRQn, FTM1_Ch4_Ch5_IRQn, FTM1_Ch6_Ch7_IRQn, FTM1_Fault_IRQn, FTM1_Ovf_Reload_IRQn,\
                                      FTM2_Ch0_Ch1_IRQn, FTM2_Ch2_Ch3_IRQn, FTM2_Ch4_Ch5_IRQn, FTM2_Ch6_Ch7_IRQn, FTM2_Fault_IRQn,\
                                      FTM2_Ovf_Reload_IRQn, FTM3_Ch0_Ch1_IRQn, FTM3_Ch2_Ch3_IRQn, FTM3_Ch4_Ch5_IRQn, FTM3_Ch6_Ch7_IRQn,\
                                      FTM3_Fault_IRQn, FTM3_Ovf_Reload_IRQn, FTM4_Ch0_Ch1_IRQn, FTM4_Ch2_Ch3_IRQn, FTM4_Ch4_Ch5_IRQn,\
                                      FTM4_Ch6_Ch7_IRQn, FTM4_Fault_IRQn, FTM4_Ovf_Reload_IRQn, FTM5_Ch0_Ch1_IRQn, FTM5_Ch2_Ch3_IRQn,\
                                      FTM5_Ch4_Ch5_IRQn, FTM5_Ch6_Ch7_IRQn, FTM5_Fault_IRQn, FTM5_Ovf_Reload_IRQn
Platform.mscmIrqRouter              : STD_OFF
Platform.irqPrioBits                : 4
Platform.irqMaxPrio                 : 15
Platform.targetCoresList            : M4
Platform.systemMcmInstList          : MCM
Platform.systemIrqsCount            : 6
Platform.systemIrqsList             : FPU_INPUT_DENORMAL_IRQ, FPU_INEXACT_IRQ, FPU_UNDERFLOW_IRQ, FPU_OVERFLOW_IRQ, FPU_DIVIDE_BY_ZERO_IRQ, FPU_INVALID_OPERATION_IRQ
Platform.intmCount                  : 0
Platform.intMonitorsList            : 
Platform.intmMaxLatency             : 0
Platform.msiEnabled                 : STD_OFF
Platform.msiCoresCnt                : 0
Platform.msiIrqMin                  : 0
Platform.msiIrqMax                  : 0
Platform.NvicInstances              : 1
Platform.coreMask                   : 1
Platform.targetCoresArrayList	    : True
Platform.fpu                	    : 1
Platform.InvalidateCache            : STD_OFF
Platform.ArmCortexM                : STD_ON
Platform.ArmCortexR                 : STD_OFF

######################## Platform_s32k146_lqfp100 Platform module: END  ###############################
#####################   s32k146_lqfp100 PWM module  ##########################

#### Platform resources ####
Pwm.Derivative: s32k146_lqfp100
Pwm.FtmSupported: true

#### PWM driver resources ####
Pwm.TimerPrecision: uint16
Pwm.LogicChannelsCount: 48
Pwm.ExclusiveHwInstance: true

#### FTM features ####
Pwm.FTM_PWM_HAS_FAULT: true
Pwm.FTM_PWM_HAS_MODULE_SINGLE_INTERRUPT: false
Pwm.FTM_PWM_HAS_PAIR_DEADTIME: true
Pwm.FTM_PWM_HAS_MODIFIED_COMBINE_MODE: true
Pwm.FTM_PWM_HAS_HALF_CYCLE_RELOAD: true
Pwm.FTM_PWM_HAS_RELOAD_POINT: true
Pwm.FTM_PWM_HAS_GLOBAL_LOAD_MECHANISM: true
Pwm.FTM_PWM_HAS_FIXED_CLOCK_SOURCE: true
Pwm.FTM_PWM_HAS_EXTERNAL_CLOCK: true
Pwm.FTM_PWM_HAS_SIM_EXT_CLK: false
Pwm.FTM_PWM_HAS_CHANNEL_PWM_ENABLE: true
Pwm.FTM_PWM_HAS_DITHERING: true
Pwm.FTM_PWM_HAS_DITHERING_INSTANCE0: false
Pwm.FTM_PWM_PERIPHERAL_CLOCK:
Pwm.PERI_CLK: PER_CLK
Pwm.FTIMER0_EXT_CLK: FTIMER0_CLK
Pwm.FTIMER1_EXT_CLK: FTIMER1_CLK

#### FTM resources ####
Pwm.FtmInstanceCount: 6
Pwm.FtmInstances.List: Ftm_0, Ftm_1, Ftm_2, Ftm_3, Ftm_4, Ftm_5
Pwm.FtmChannelsCount: 8
Pwm.FtmChannels: CH_0, CH_1, CH_2, CH_3, CH_4, CH_5, CH_6, CH_7
Pwm.FtmChannelsNotSupportCount : 9
Pwm.FtmChannelsNotSupport: FTM_4_CH_0, FTM_4_CH_1, FTM_4_CH_3, FTM_4_CH_4, FTM_4_CH_7, FTM_5_CH_2, FTM_5_CH_4, FTM_5_CH_6, FTM_5_CH_7

Pwm.FtmClockSources: FTM_PWM_IP_CLOCK_SOURCE_NONE, FTM_PWM_IP_CLOCK_SOURCE_SYSTEMCLK, FTM_PWM_IP_CLOCK_SOURCE_FIXEDCLK, FTM_PWM_IP_CLOCK_SOURCE_EXTERNALCLK
Pwm.FtmClockSourcesLabel: No_clock, System_clock, Fixed_clock, External_clock

Pwm.FtmClockPrescaler: FTM_PWM_IP_CLOCK_DIV_1, FTM_PWM_IP_CLOCK_DIV_2, FTM_PWM_IP_CLOCK_DIV_4, FTM_PWM_IP_CLOCK_DIV_8, FTM_PWM_IP_CLOCK_DIV_16, FTM_PWM_IP_CLOCK_DIV_32, FTM_PWM_IP_CLOCK_DIV_64, FTM_PWM_IP_CLOCK_DIV_128
Pwm.FtmClockPrescalerLabel: Divide_by_1, Divide_by_2, Divide_by_4, Divide_by_8, Divide_by_16, Divide_by_32, Divide_by_64, Divide_by_128

Pwm.FtmMode: FTM_PWM_IP_EDGE_ALIGNED, FTM_PWM_IP_CENTER_ALIGNED
Pwm.FtmModeLabel: Edge_Aligned_mode, Center_Aligned_mode

Pwm.PwmFtmChMode: FTM_PWM_IP_MODE_EDGE_ALIGNED, FTM_PWM_IP_MODE_CENTER_ALIGNED
Pwm.FtmCHannelCombine: FTM_PWM_IP_MODE_COMBINE_DISABLED, FTM_PWM_IP_MODE_COMBINE, FTM_PWM_IP_MODE_MODIFIED_COMBINE
Pwm.FtmCHannelCombineLabel: Combine_modes_disabled, Combined_Mode, Modfied_Combine_Mode

Pwm.FtmDebugMode: FTM_PWM_IP_BDM_MODE_00, FTM_PWM_IP_BDM_MODE_01, FTM_PWM_IP_BDM_MODE_10, FTM_PWM_IP_BDM_MODE_11
Pwm.FtmDebugModeLabel: Debug_Mode_00, Debug_Mode_01, Debug_Mode_10, Debug_Mode_11

Pwm.FtmDeadTimePrescaler: FTM_PWM_IP_DEADTIME_DIV_1, FTM_PWM_IP_DEADTIME_DIV_4, FTM_PWM_IP_DEADTIME_DIV_16
Pwm.FtmDeadTimePrescalerLabel: Divide_by_1, Divide_by_4, Divide_by_16

Pwm.FtmSyncMode: FTM_PWM_IP_SYNC_SWTRIGGER, FTM_PWM_IP_SYNC_HWTRIGGER
Pwm.FtmSyncModeLabel: Software_sync_trigger, Hardware_sync_trigger

Pwm.FtmSync: FTM_PWM_IP_SYNC_DISABLED, FTM_PWM_IP_SYNC_ON_CLK, FTM_PWM_IP_SYNC_ON_TRIGGER
Pwm.FtmSyncLabel: Sync_disabled, Sync_on_FTM_Clock_rising_edge, Sync_on_FTM_Sync_Trigger

Pwm.FtmOutputState: FTM_PWM_IP_OUTPUT_STATE_LOW, FTM_PWM_IP_OUTPUT_STATE_HIGH
Pwm.FtmOutputStateLabel: LOW, HIGH

Pwm.FtmPolarity: FTM_PWM_IP_POLARITY_LOW, FTM_PWM_IP_POLARITY_HIGH
Pwm.FtmPolarityLabel: Channel_active_LOW, Channel_active_HIGH

Pwm.FtmPairPolarity: FTM_PWM_IP_MAIN_INVERTED, FTM_PWM_IP_MAIN_DUPLICATED
Pwm.FtmPairPolarityLabel: Invert_Output, Duplicate_Output

Pwm.FtmTrigger: FTM_PWM_IP_INIT_TRIGG_RELOAD_POINT, FTM_PWM_IP_INIT_TRIGG_CNT_UPDATE
Pwm.FtmTriggerLabel: Trigger_on_Reload_Point, Trigger_on_Counter_Update

Pwm.FtmDitherEdge: FTM_PWM_IP_DITHER_DISABLED, FTM_PWM_IP_DITHER_LEADING_EDGE, FTM_PWM_IP_DITHER_TRAILING_EDGE
Pwm.FtmDitherEdgeLabel: Dithering_disabled, Dither_applied_to_the_leading_edge, Dither_applied_to_the_trailing_edge

Pwm.FtmFaultIdCount: 4
Pwm.FtmFaultId: FLT_0, FLT_1, FLT_2, FLT_3


#### FLEXIO Resources #####
Pwm.FlexioSupported: true

Pwm.FlexioInstanceCount: 1
Pwm.FlexioInstances: Flexio_0
Pwm.FlexioInstanceMacro: FLEXIO_INSTANCE_COUNT

Pwm.FlexioChannelCount: 4
Pwm.FlexioChannels: CH_0, CH_1, CH_2, CH_3
Pwm.FlexioChannelMacro: FLEXIO_TIMCMP_COUNT

Pwm.FlexioPinCount: 8
Pwm.FlexioPins: PIN_0, PIN_1, PIN_2, PIN_3, PIN_4, PIN_5, PIN_6, PIN_7

Pwm.FlexioHasPrescaler: false
Pwm.FlexioChannelPrescaler: FLEXIO_PWM_IP_CLK_DIV_1, FLEXIO_PWM_IP_CLK_DIV_16, FLEXIO_PWM_IP_CLK_DIV_256
Pwm.FlexioHasLowMode: false
Pwm.FlexioHasPinOverride: false
Pwm.FlexioIrqType: FLEXIO_PWM_IP_IRQ_DISABLED, FLEXIO_PWM_IP_IRQ_ON_PERIOD_END

######################   s32k146_lqfp100 PWM module: END  ############################################# Rm_s32k146_lqfp100 Rm module ####################################
#
###############################################################################################

Rm.Mpu.MinRegionSize : 32
Rm.Mpu.MinimumRegionCount : 1
Rm.Mpu.MaximumRegionCount : 8
Rm.Mpu.SuperAccessModeType: MPU_SUPERVISOR_MODE_RWX, MPU_SUPERVISOR_MODE_RX, MPU_SUPERVISOR_MODE_RW, MPU_SUPERVISOR_MODE_AS_USER_MODE
Rm.Mpu.UserAccessModeType: MPU_USER_MODE_NONE, MPU_USER_MODE_RWX, MPU_USER_MODE_RW, MPU_USER_MODE_RX, MPU_USER_MODE_R, MPU_USER_MODE_WX, MPU_USER_MODE_W, MPU_USER_MODE_X
Rm.Ipv.UserMode.Available.List:
Rm.Ipv.RegProt.Available.List:
Rm.Mpu.Master0.CoreSupport:true
Rm.Mpu.Master1.DebuggerSupport:true
Rm.Mpu.Master2.DMASupport:true
Rm.Mpu.Master3.EnetSupport:false
######################## Rm_s32k146_lqfp100 Rm module: END  ###############################
#####################  Uart_s32k146_lqfp100 Uart module  ##############################
#
# Uart.UartGlobalConfig.UartChannel : Total Number of LPUART channels and FLEXIO channels
# Uart.UartGlobalConfig.UartLpuartChannel : Total Number of LPUART channels
# Uart.UartGlobalConfig.UartFlexioChannel : Total Number of FLEXIO channels
# Uart.UartGlobalConfig.UartChannel.LpuartHWChannelList : List of LPUART channels
# Uart.UartGlobalConfig.UartChannel.FlexioHWChannelList : List of FLEXIO channels
#
#
################################################################################

Uart.UartGlobalConfig.UartChannel:7
Uart.UartGlobalConfig.UartLpuartChannel:3
Uart.UartGlobalConfig.UartFlexioChannel:4
Uart.UartGlobalConfig.UartChannel.LpuartHWChannelList:LPUART_0,LPUART_1,LPUART_2
Uart.UartGlobalConfig.UartChannel.FlexioHWChannelList:FLEXIO_0,FLEXIO_1,FLEXIO_2,FLEXIO_3

######################  Uart_s32k146_lqfp100 Uart module: END  ########################

#########################################################################################
########################    CRC MODULE - s32k146_lqfp100    #############################
#########################################################################################

# Hardware support
Crc.Hardware.UserModeSupport                : false
Crc.Hardware.NumOfCoreSupport               : 1
Crc.Hardware.Instances.List                 : CRC_HW_INSTANCE_0
Crc.Hardware.Channels.List                  : CRC_HW_CHANNEL_0
Crc.Hardware.Dma.ChannelDefault             : DMA_LOGIC_CH_0

Crc.Hardware.IsAvailable                    : true
Crc.Hardware.Protocol.IsAvailable           : false
Crc.Hardware.Width.IsAvailable              : true
Crc.Hardware.Polynom.IsAvailable            : true
Crc.Hardware.InitialSeedValue.IsAvailable   : true
Crc.Hardware.Write.BitSwap.IsAvailable      : true
Crc.Hardware.Write.ByteSwap.IsAvailable     : true
Crc.Hardware.Read.BitSwap.IsAvailable       : true
Crc.Hardware.Read.ByteSwap.IsAvailable      : true
Crc.Hardware.InverseBit.IsAvailable         : true

Crc.Hardware.Support64HardwareCalculation   : false
Crc.Hardware.WriteBitSwapInverted           : false

# ---------------------------------------------------------------------------------------
# Autosar support
Crc.AutosarType.List                        : NON_AUTOSAR, AUTOSAR_CRC_8, AUTOSAR_CRC_8H2F, AUTOSAR_CRC_16, AUTOSAR_CRC_16ARC, AUTOSAR_CRC_32, AUTOSAR_CRC_32P4, AUTOSAR_CRC_64
# Calculation support
Crc.CalculationType.List                    : CRC_IP_TABLE_CALCULATION, CRC_IP_HARDWARE_CALCULATION, CRC_IP_RUNTIME_CALCULATION

# ---------------------------------------------------------------------------------------
# AUTOSAR Calculation Types support
Crc.Autosar.Crc8Mode.List                   : CRC_8_TABLE, CRC_8_HARDWARE, CRC_8_RUNTIME
Crc.Autosar.Crc8H2FMode.List                : CRC_8H2F_TABLE, CRC_8H2F_HARDWARE, CRC_8H2F_RUNTIME
Crc.Autosar.Crc16Mode.List                  : CRC_16_TABLE, CRC_16_HARDWARE, CRC_16_RUNTIME
Crc.Autosar.Crc16ARCMode.List               : CRC_16ARC_TABLE, CRC_16ARC_HARDWARE, CRC_16ARC_RUNTIME
Crc.Autosar.Crc32Mode.List                  : CRC_32_TABLE, CRC_32_HARDWARE, CRC_32_RUNTIME
Crc.Autosar.Crc32P4Mode.List                : CRC_32P4_TABLE, CRC_32P4_HARDWARE, CRC_32P4_RUNTIME
Crc.Autosar.Crc64Mode.List                  : CRC_64_TABLE, CRC_64_HARDWARE, CRC_64_RUNTIME


# ---------------------------------------------------------------------------------------
# Protocols Types support
Crc.Protocols.AllTypes.List                 : CRC_PROTOCOL_8BIT_SAE_J1850, CRC_PROTOCOL_8BIT_H2F, CRC_PROTOCOL_16BIT_CCITT_FALSE, CRC_PROTOCOL_16BIT_ARC, CRC_PROTOCOL_32BIT_ETHERNET, CRC_PROTOCOL_32BIT_E2E_P4, CRC_PROTOCOL_64BIT_ECMA, CRC_PROTOCOL_8BIT_CUSTOM, CRC_PROTOCOL_16BIT_CUSTOM, CRC_PROTOCOL_32BIT_CUSTOM, CRC_PROTOCOL_64BIT_CUSTOM
Crc.Protocols.AutosarSupport.List           : CRC_PROTOCOL_8BIT_SAE_J1850, CRC_PROTOCOL_8BIT_H2F, CRC_PROTOCOL_16BIT_CCITT_FALSE, CRC_PROTOCOL_16BIT_ARC, CRC_PROTOCOL_32BIT_ETHERNET, CRC_PROTOCOL_32BIT_E2E_P4, CRC_PROTOCOL_64BIT_ECMA
Crc.Protocols.HardwareSupport.List          : CRC_PROTOCOL_16BIT_CUSTOM, CRC_PROTOCOL_32BIT_CUSTOM, CRC_PROTOCOL_16BIT_CCITT_FALSE, CRC_PROTOCOL_16BIT_ARC, CRC_PROTOCOL_32BIT_ETHERNET, CRC_PROTOCOL_32BIT_E2E_P4
Crc.Protocols.SwapBitByte.List              : CRC_PROTOCOL_16BIT_ARC, CRC_PROTOCOL_32BIT, CRC_PROTOCOL_32BIT_ETHERNET, CRC_PROTOCOL_32BIT_E2E_P4, CRC_PROTOCOL_64BIT_ECMA

Crc.Protocols.CustomConfig.List             : CRC_PROTOCOL_8BIT_CUSTOM, CRC_PROTOCOL_16BIT_CUSTOM, CRC_PROTOCOL_32BIT_CUSTOM, CRC_PROTOCOL_64BIT_CUSTOM

##############################    CRC MODULE: END     ##################################
######################## Crypto_s32k146_lqfp100  Crypto module ####################################
#
# Crypto.FlashModule             : Flash memory module present on chip
# Crypto.Multicore               : Support for multicore.
##############################################################################################

Crypto.FlashModule               : FTFC
Crypto.Multicore                 : STD_OFF

######################## Crypto_s32k146_lqfp100 Crypto module: END  ###############################
#####################  s32k146_lqfp100 I2s module  ##############################
#
# I2s.Sai.NumberOfInstances : Number of Sai instances
# I2s.Sai.Instance0.NumberOfChannels: Number of channels for Sai Instance 0
# I2s.Sai.Instance1.NumberOfChannels: Number of channels for Sai Instance 1
# I2s.Support.Multicore: Support Multicore
# I2s.BitClkSwapSupport: Support Bit Clock Swap feature
# I2s.SaiMasterClkSrc: Master clock source
# I2s.Flexio.Resource.Max: The number of shifter/timer channel
# I2s.Flexio.NumberOfInstances : Number of flexio instances
################################################################################

I2s.Sai.NumberOfInstances: 0
I2s.Sai.Instance0.NumberOfChannels: 0
I2s.Sai.Instance1.NumberOfChannels: 0
I2s.Support.Multicore: 0
I2s.BitClkSwapSupport: false
I2s.SaiMasterClkSrc:UNSUPPORTED
I2s.Flexio.Resource.Max: 4
I2s.Flexio.NumberOfInstances: 1
######################  s32k146_lqfp100 I2s module: END  ########################
###################### EEP module ###########################
#Eep default EepSize
Eep.EepConfigSet.EepSizevalue:4096
#Eep total Size
Eep.EepSizetotalvalue:4096
#FLEXRAM address
Eep.EepBaseAddressvalue:335544320
#High temperature chip
Eep.HTChip: false
###################### EEP module: END  ######################
#####################  Qdec_s32k146_lqfp100  #############################################
# Qdec.Num_Ftm_Hw_Modules:      Number of FlexTimer modules
# Qdec.Ftm_Hw_Modules_List:     List of all FTM modules to be referenced for logical level 
##########################################################################################

# Qdec resources derivative
Qdec.Derivative:S32K146

# FTM resources for QDEC
Qdec.Num_Ftm_Hw_Modules:2
Qdec.Ftm_Hw_Modules_List:FTM_1,FTM_2

######################  Qdec driver: END  ################################################