{C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/IM.v} {1 {vlog -work work -stats=none {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/IM.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module IM

Top level modules:
	IM

} {} {}} {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/MEM_WB.v} {1 {vlog -work work -stats=none {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/MEM_WB.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module MEM_WB

Top level modules:
	MEM_WB

} {} {}} {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/ID_EX.v} {1 {vlog -work work -stats=none {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/ID_EX.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module ID_EX

Top level modules:
	ID_EX

} {} {}} {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/Control.v} {1 {vlog -work work -stats=none {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/Control.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module Control

Top level modules:
	Control

} {} {}} {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/ALU.v} {1 {vlog -work work -stats=none {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/ALU.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/EX_MEM.v} {1 {vlog -work work -stats=none {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/EX_MEM.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module EX_MEM

Top level modules:
	EX_MEM

} {} {}} {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/IF_ID.v} {1 {vlog -work work -stats=none {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/IF_ID.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module IF_ID

Top level modules:
	IF_ID

} {} {}} {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/tb_R_PipelineCPU.v} {1 {vlog -work work -stats=none {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/tb_R_PipelineCPU.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module tb_R_PipelineCPU

Top level modules:
	tb_R_PipelineCPU

} {} {}} {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/R_PipelineCPU.v} {1 {vlog -work work -stats=none {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/R_PipelineCPU.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module R_PipelineCPU

Top level modules:
	R_PipelineCPU

} {} {}} {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/RF.v} {1 {vlog -work work -stats=none {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/RF.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module RF

Top level modules:
	RF

} {} {}} {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/Adder.v} {1 {vlog -work work -stats=none {C:/Users/jieho/Documents/coding/HDL/Computer_Organization/PA3/Part 1/Adder.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module Adder

Top level modules:
	Adder

} {} {}}
