

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Defining UVM HDL_PATH</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics,hdl_path">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Defining UVM HDL_PATH">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Defining UVM HDL_PATH" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="DefiningUVMHDL_PATH"
		  data-hnd-context="59"
		  data-hnd-title="Defining UVM HDL_PATH"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li><li><a href="AdvancedUVM.html">Advanced UVM</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="AdvancedUVM.html" title="Advanced UVM" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="AdvancedUVM.html" title="Advanced UVM" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="hdl_pathhdl_path_internalpropert.html" title="hdl_path &amp; hdl_path_internal property example" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Defining UVM HDL_PATH</h2>

            <div class="main-content">
                
<h1 class="rvps106"><a name="_Toc344308469"></a><span class="rvts0"><span class="rvts316">Introduction</span></span></h1>
<p class="rvps151"><a class="rvts423" href="https://www.agnisys.com/idesignspec-training-videos-old1/#creatinguvm" target="_blank">Training Video: Creating UVM Models</a></p>
<p class="rvps2"><span class="rvts323"><br/></span></p>
<p class="rvps12"><span class="rvts14">UVM has the facility to do backdoor access of a design. For the backdoor access of a register, an hdl path to the register is required. The hdl path of a register is the hierarchical path of the register from the top(which connects the design to the testbench) to that register in the RTL.</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts14">A UVM register model can specify arbitrary hierarchical path for blocks, register files, registers, register array and memories, that, when concatenated together, provide a unique hierarchical reference to the corresponding structure in RTL.</span></p>
<p class="rvps12"><span class="rvts14">&nbsp;</span></p>
<p class="rvps12"><span class="rvts14">In IDS, the user can define the hdl path of a design using the property ‘</span><span class="rvts15">hdl_path</span><span class="rvts14">’ with a value set to the hierarchical path.</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts14">When an hdl_path property is set in IDS for a specific element, the code corresponding to that element is created where that element is instantiated. The generated code is created in the “build” function.&nbsp;</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts14">The following section shows where hdl_path property can be added and what the result of such addition will be on the generated UVM model.</span></p>
<h2 class="rvps111"><a name="_Toc344308470"></a><span class="rvts0"><span class="rvts318">Hdl_Path on Register template</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside;">
 <li style="text-indent: 0px" class="rvps114 noindent"><span class="rvts186">The following IDS-Word and IDS-Excel examples show how the property "hdl_path" is applied on a register &nbsp;template and the corresponding UVM code. It is also possible to specify the property on the register description.&nbsp;</span></li>
</ol>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts318">Example:</span></span></h2>
<h2 class="rvps111"><span class="rvts0"><span class="rvts318">IDSWord</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps376"><img alt="" style="padding : 1px;" src="lib/NewItem778.png"></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts318">IDS</span></span><span class="rvts0"><span class="rvts292">Excel</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps376"><img alt="" style="padding : 1px;" src="lib/NewItem2794.png"></p>
<p class="rvps12"><span class="rvts26"><br/></span></p>
<p class="rvps12"><span class="rvts26">Note: All hdl_path related code is in</span><span class="rvts913"> </span><span class="rvts914">blue</span><span class="rvts913"> </span><span class="rvts26">color.</span></p>
<h4 class="rvps218"><span class="rvts0"><span class="rvts926">UVM CODE:</span></span></h4>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps154"><span class="rvts356">class Block1_block extends uvm_reg_block;</span></p>
<p class="rvps154"><span class="rvts356">&nbsp; rand Block1_Reg1 Reg1;</span></p>
<p class="rvps154"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps11"><span class="rvts356">&nbsp;&nbsp;</span></p>
<p class="rvps11"><span class="rvts356">virtual function void build();</span></p>
<p class="rvps11"><span class="rvts356">&nbsp; &nbsp; . . .&nbsp;</span></p>
<p class="rvps11"><span class="rvts356">&nbsp; &nbsp; . .&nbsp;</span></p>
<p class="rvps11"><span class="rvts356">&nbsp; //hdl_path</span></p>
<p class="rvps154"><span class="rvts356">&nbsp; &nbsp;</span><span class="rvts925">Reg1.clear_hdl_path();</span></p>
<p class="rvps154"><span class="rvts925">&nbsp; &nbsp;Reg1.add_hdl_path_slice("top.dut.r1", 0, 32); &nbsp;</span></p>
<p class="rvps154"><span class="rvts925">&nbsp; &nbsp;</span><span class="rvts356">lock_model();</span></p>
<p class="rvps154"><span class="rvts356">&nbsp;&nbsp;</span></p>
<p class="rvps154"><span class="rvts356">endfunction</span></p>
<p class="rvps154"><span class="rvts356"><br/></span></p>
<p class="rvps154"><span class="rvts356">`uvm_object_utils(Block1_block)</span></p>
<p class="rvps154"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps154"><span class="rvts356">endclass : Block1_block</span></p>
<p class="rvps154"><span class="rvts356">`endif</span></p>
<p class="rvps12"><span class="rvts919"><br/></span></p>
<p class="rvps171"><span class="rvts186">2. &nbsp;The following IDS-Word and IDS-Excel examples show how the property "hdl_path" is applied on a register field description and the corresponding UVM code</span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts927">Example</span></span></h2>
<h2 class="rvps111"><span class="rvts0"><span class="rvts927">IDSWord</span></span></h2>
<p class="rvps376"><img alt="" style="padding : 1px;" src="lib/NewItem779.png"></p>
<p class="rvps376"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts927">IDS</span></span><span class="rvts0"><span class="rvts312">Excel</span></span></h2>
<p class="rvps376"><img alt="" style="padding : 1px;" src="lib/NewItem2080.png"></p>
<p class="rvps2"><span class="rvts917"><br/></span></p>
<p class="rvps154"><span class="rvts356">class Block1_block extends uvm_reg_block;</span></p>
<p class="rvps154"><span class="rvts356">&nbsp; rand Block1_Reg1 Reg1;</span></p>
<p class="rvps154"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps11"><span class="rvts356"><br/></span></p>
<p class="rvps11"><span class="rvts356">&nbsp; virtual function void build();</span></p>
<p class="rvps11"><span class="rvts356">&nbsp; &nbsp; . . .&nbsp;</span></p>
<p class="rvps11"><span class="rvts356">&nbsp; &nbsp; . .&nbsp;</span></p>
<p class="rvps11"><span class="rvts323"><br/></span></p>
<p class="rvps11"><span class="rvts916"><br/></span></p>
<p class="rvps11"><span class="rvts916"><br/></span></p>
<p class="rvps11"><span class="rvts916">&nbsp; </span><span class="rvts356">//hdl_path</span></p>
<p class="rvps154"><span class="rvts356">&nbsp; &nbsp;</span><span class="rvts925">Reg1.clear_hdl_path(); &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><img alt="" style="width : 150px; height : 34px; padding : 1px;" src="lib/NewItem583.png"></p>
<p class="rvps154"><span class="rvts925">&nbsp; &nbsp;Reg1.add_hdl_path_slice("rtl.fld_1", 0, 8);</span><span class="rvts6">&nbsp;</span></p>
<p class="rvps225"><span class="rvts6">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><img alt="" style="width : 145px; height : 46px; padding : 1px;" src="lib/NewItem582.png"></p>
<p class="rvps154"><span class="rvts6"><br/></span></p>
<p class="rvps154"><span class="rvts925">&nbsp; &nbsp;Reg1.add_hdl_path_slice("rtl.fld_2", 9, 2);</span></p>
<p class="rvps154"><span class="rvts925">&nbsp; &nbsp;Reg1.add_hdl_path_slice("rtl.fld_3", 12, 4);</span></p>
<p class="rvps154"><span class="rvts925">&nbsp; &nbsp;Reg1.add_hdl_path_slice("rtl.fld_4", 26, 6); &nbsp;</span></p>
<p class="rvps154"><span class="rvts356">&nbsp; &nbsp;lock_model();</span></p>
<p class="rvps154"><span class="rvts356">&nbsp;&nbsp;</span></p>
<p class="rvps154"><span class="rvts356">endfunction</span></p>
<p class="rvps154"><span class="rvts356"><br/></span></p>
<p class="rvps154"><span class="rvts356">`uvm_object_utils(Block1_block)</span></p>
<p class="rvps154"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps154"><span class="rvts356">endclass : Block1_block</span></p>
<p class="rvps154"><span class="rvts356">`endif</span></p>
<p class="rvps12"><span class="rvts915">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts915"><br/></span></p>
<p class="rvps171"><span class="rvts186">3. &nbsp;If hdl_path is applied on register template and the field description, then the hdl_path of the regsiter is prepended to the hdl_path of the field &nbsp;in the generated UVM code</span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts318">Example:</span></span></h2>
<h2 class="rvps111"><span class="rvts0"><span class="rvts318">IDSWord</span></span></h2>
<p class="rvps376"><img alt="" style="padding : 1px;" src="lib/NewItem781.png"></p>
<p class="rvps376"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts318">IDS</span></span><span class="rvts0"><span class="rvts292">Excel</span></span></h2>
<p class="rvps376"><img alt="" style="padding : 1px;" src="lib/NewItem2079.png"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps154"><span class="rvts356">class Block1_block extends uvm_reg_block;</span></p>
<p class="rvps154"><span class="rvts356">&nbsp; rand Block1_Reg1 Reg1;</span></p>
<p class="rvps154"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps11"><span class="rvts356"><br/></span></p>
<p class="rvps11"><span class="rvts356">virtual function void build();</span></p>
<p class="rvps11"><span class="rvts356">&nbsp; &nbsp; . . .&nbsp;</span></p>
<p class="rvps11"><span class="rvts356">&nbsp; &nbsp; . .&nbsp;</span></p>
<p class="rvps11"><span class="rvts356">&nbsp; //hdl_path</span></p>
<p class="rvps154"><span class="rvts356">&nbsp; &nbsp;</span><span class="rvts925">Reg1.clear_hdl_path();</span></p>
<p class="rvps154"><span class="rvts925">&nbsp; &nbsp;Reg1.add_hdl_path_slice("top.dut.r1.rtl.fld_1", 0, 8);</span></p>
<p class="rvps154"><span class="rvts925">&nbsp; &nbsp;Reg1.add_hdl_path_slice("top.dut.r1.rtl.fld_2", 9, 2);</span></p>
<p class="rvps154"><span class="rvts925">&nbsp; &nbsp;Reg1.add_hdl_path_slice("top.dut.r1.rtl.fld_3", 12, 4);</span></p>
<p class="rvps154"><span class="rvts925">&nbsp; &nbsp;Reg1.add_hdl_path_slice("top.dut.r1.rtl.fld_4", 26, 6); &nbsp;</span></p>
<p class="rvps154"><span class="rvts356">&nbsp; &nbsp;lock_model();</span></p>
<p class="rvps154"><span class="rvts356"><br/></span></p>
<p class="rvps154"><span class="rvts356">endfunction</span></p>
<p class="rvps154"><span class="rvts356"><br/></span></p>
<p class="rvps154"><span class="rvts356">`uvm_object_utils(Block1_block)</span></p>
<p class="rvps154"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps154"><span class="rvts356">endclass : Block1_block</span></p>
<p class="rvps154"><span class="rvts356">`endif</span></p>
<p class="rvps12"><span class="rvts915"><br/></span></p>
<p class="rvps72"><span class="rvts920">Note</span><span class="rvts521"> the dot “.” at the first of the hdl_path property for the register fields. IDS does not, insert the concatenation operator, the user has to specify it explicitly.&nbsp;</span></p>
<h2 class="rvps111"><a name="_Toc344308472"></a><span class="rvts0"><span class="rvts318">HDl_Path in Register File</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li style="text-indent: 0px" class="rvps171 noindent"><span class="rvts186">If hdl_path is applied on registers of the RegGroup then following code will be generated for RegFile ‘Reg_group1’ is :</span></li>
</ul>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<p class="rvps2"><span class="rvts26">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts392">Note</span><span class="rvts25">:</span><span class="rvts26"> More than one register in a RegGroup makes a RegFile.</span></p>
<p class="rvps2"><span class="rvts26"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts318">Example:</span></span></h2>
<h2 class="rvps111"><span class="rvts0"><span class="rvts318">IDSWord</span></span></h2>
<p class="rvps2"><span class="rvts26"><br/></span></p>
<p class="rvps118"><img alt="" style="padding : 1px;" src="lib/NewItem783.png"></p>
<p class="rvps118"><span class="rvts186"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts318">IDS</span></span><span class="rvts0"><span class="rvts292">Excel</span></span></h2>
<p class="rvps118"><span class="rvts186"><br/></span></p>
<p class="rvps118"><img alt="" style="padding : 1px;" src="lib/NewItem2795.png"></p>
<p class="rvps118"><span class="rvts186"><br/></span></p>
<p class="rvps118"><span class="rvts186"><br/></span></p>
<p class="rvps2"><span class="rvts356">class Block1_Reg_group1 extends uvm_reg_file;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; rand Block1_Reg_group1_Reg1 Reg1;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; rand Block1_Reg_group1_Reg2 Reg2;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; . . .</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; . . &nbsp;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">`uvm_object_utils(Block1_Reg_group1)</span></p>
<p class="rvps2"><span class="rvts356">endclass</span></p>
<p class="rvps2"><span class="rvts356">`endif</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">class Block1_block extends uvm_reg_block;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;rand Block1_Reg_group1 Reg_group1[10];</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">virtual function void build();</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . . .&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . .&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . . .</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">//hdl_path</span></p>
<p class="rvps2"><span class="rvts366">foreach(Reg_groug1[Reg_groug1_i])</span></p>
<p class="rvps2"><span class="rvts366">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts366">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg_groug1[Reg_groug1_i].clear_hdl_path();</span></p>
<p class="rvps2"><span class="rvts366">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg_groug1[Reg_groug1_i].add_hdl_path("");</span></p>
<p class="rvps2"><span class="rvts366">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg_groug1[Reg_groug1_i].Reg1.clear_hdl_path();</span></p>
<p class="rvps2"><span class="rvts366">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg_groug1[Reg_groug1_i].Reg1.add_hdl_path_slice($sformatf("top.dut.RGR1.rtl.fld_1[%0d]", Reg_groug1_i), 0, 16);</span></p>
<p class="rvps2"><span class="rvts366">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg_groug1[Reg_groug1_i].Reg1.add_hdl_path_slice($sformatf("top.dut.RGR1.rtl.fld_2[%0d]", Reg_groug1_i), 16, 16);</span></p>
<p class="rvps2"><span class="rvts366">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg_groug1[Reg_groug1_i].Reg2.clear_hdl_path();</span></p>
<p class="rvps2"><span class="rvts366">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg_groug1[Reg_groug1_i].Reg2.add_hdl_path_slice($sformatf("top.dut.RGR2.rtl.fld_1[%0d]", Reg_groug1_i), 0, 16);</span></p>
<p class="rvps2"><span class="rvts366">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg_groug1[Reg_groug1_i].Reg2.add_hdl_path_slice($sformatf("top.dut.RGR2.rtl.fld_2[%0d]", Reg_groug1_i), 16, 16);</span></p>
<p class="rvps2"><span class="rvts366">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">lock_model();</span></p>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps12"><span class="rvts356">endfunction</span></p>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps12"><span class="rvts356">`uvm_object_utils(Block1_block)</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts356">endclass : Block1_block</span></p>
<p class="rvps12"><span class="rvts356">`endif</span></p>
<p class="rvps12"><span class="rvts915"><br/></span></p>
<p class="rvps2"><span class="rvts915"><br/></span></p>
<h2 class="rvps111"><a name="_Toc344308473"></a><span class="rvts0"><span class="rvts318">HDL_path on Memory</span></span></h2>
<p class="rvps2"><span class="rvts915"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li style="text-indent: 0px" class="rvps114 noindent"><span class="rvts186">If hdl_path is applied on memory then following code will be generated for memory ‘Memory1’ is :</span></li>
</ul>
<p class="rvps114"><span class="rvts186"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts318">Example:</span></span></h2>
<h2 class="rvps111"><span class="rvts0"><span class="rvts318">IDSWord</span></span></h2>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem787.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts318">IDS</span></span><span class="rvts0"><span class="rvts292">Excel</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">In IDS-Excel, an external reggroup with register becomes memory.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem2796.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps3"><span class="rvts323"><br/></span></p>
<p class="rvps6"><span class="rvts356">class Block1_block extends uvm_reg_block;</span></p>
<p class="rvps6"><span class="rvts356">&nbsp; rand Block1_Memory1_Memory1 Memory1;</span></p>
<p class="rvps6"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps6"><span class="rvts356">&nbsp;virtual function void build();</span></p>
<p class="rvps6"><span class="rvts356">&nbsp; &nbsp; . . .&nbsp;</span></p>
<p class="rvps6"><span class="rvts356">&nbsp; &nbsp; . .&nbsp;</span></p>
<p class="rvps6"><span class="rvts356">&nbsp; &nbsp; . . .</span></p>
<p class="rvps6"><span class="rvts356">&nbsp;&nbsp;</span></p>
<p class="rvps6"><span class="rvts356">//hdl_path</span></p>
<p class="rvps161"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts925">Memory1.clear_hdl_path();</span></p>
<p class="rvps161"><span class="rvts925">&nbsp; &nbsp; Memory1.add_hdl_path_slice("top.dut.mem", 0, 16); &nbsp;</span></p>
<p class="rvps6"><span class="rvts356">&nbsp; &nbsp;lock_model();</span></p>
<p class="rvps6"><span class="rvts356">&nbsp;&nbsp;</span></p>
<p class="rvps6"><span class="rvts356">endfunction</span></p>
<p class="rvps6"><span class="rvts356"><br/></span></p>
<p class="rvps6"><span class="rvts356">`uvm_object_utils(Block1_block)</span></p>
<p class="rvps6"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps6"><span class="rvts356">endclass : Block1_block</span></p>
<p class="rvps6"><span class="rvts356">`endif</span></p>
<h2 class="rvps111"><a name="_Toc344308474"></a><span class="rvts0"><span class="rvts318">HDl_Path on Block</span></span></h2>
<p class="rvps2"><span class="rvts915"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts14">If hdl_path is applied on block then following code will be generated for Block ‘Block1’ is:</span></li>
</ul>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts26">Note: In IDS, Block inside chip generate the hdl_path for block. Without top level template of the block the hdl_path is not generated.</span></p>
<p class="rvps2"><span class="rvts26"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts318">Example:</span></span></h2>
<h2 class="rvps111"><span class="rvts0"><span class="rvts318">IDSWord</span></span></h2>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem784.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts318">IDS</span></span><span class="rvts0"><span class="rvts292">Excel</span></span></h2>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem2797.png"></p>
<p class="rvps3"><span class="rvts323"><br/></span></p>
<p class="rvps11"><span class="rvts356">class Chip1_block extends uvm_reg_block;</span></p>
<p class="rvps11"><span class="rvts356">&nbsp; rand Block1_block Block1;</span></p>
<p class="rvps11"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps11"><span class="rvts356"><br/></span></p>
<p class="rvps11"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps11"><span class="rvts356">virtual function void build();</span></p>
<p class="rvps11"><span class="rvts356">&nbsp; &nbsp; . . .&nbsp;</span></p>
<p class="rvps11"><span class="rvts356">&nbsp; &nbsp; . .&nbsp;</span></p>
<p class="rvps11"><span class="rvts356">//hdl_path</span></p>
<p class="rvps11"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts925">Block1.clear_hdl_path();</span></p>
<p class="rvps11"><span class="rvts925">&nbsp; &nbsp; Block1.add_hdl_path("top.dut.blk"); &nbsp;</span></p>
<p class="rvps11"><span class="rvts356">&nbsp; &nbsp;</span></p>
<p class="rvps11"><span class="rvts356">lock_model();</span></p>
<p class="rvps11"><span class="rvts356">&nbsp;&nbsp;</span></p>
<p class="rvps11"><span class="rvts356">endfunction</span></p>
<p class="rvps11"><span class="rvts356"><br/></span></p>
<p class="rvps11"><span class="rvts356">`uvm_object_utils(Chip1_block)</span></p>
<p class="rvps11"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps11"><span class="rvts356">endclass : Chip1_block</span></p>
<p class="rvps11"><span class="rvts356">`endif</span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts918"><br/></span></span></h2>
<p class="rvps2"><span class="rvts916"><br/></span></p>
<p class="rvps2"><a name="has_hdl_path"></a><span class="rvts15">Note: </span><span class="rvts43">In hdl_path, a new function ‘has_hdl_path’ has been added before clearing the hdl_path for third party output. Now, hdl_path will be cleared only when has_hdl_path will return 1. For example,</span></p>
<p class="rvps2"><span class="rvts511">if(Block1.has_hdl_path())</span></p>
<p class="rvps22"><span class="rvts356">Block1.clear_hdl_path();</span></p>
<p class="rvps2"><span class="rvts356">Block1.add_hdl_path("top.dut.blk")</span></p>
<p class="rvps72"><span class="rvts924"><br/></span></p>
<p class="rvps2"><span class="rvts916"><br/></span></p>
<h2 class="rvps111"><a name="_Toc344308475"></a><span class="rvts0"><span class="rvts318">Top-level HDL_Path on Register Model</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">User cannot mention the top level hdl_path in the Register Model itself because in UVM, the hdl_path cannot be set in the constructor. User has to call the set_hdl_path/set_hdl_path_root in the build_phase of the class where the model’s object is being created.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Top level hdl_path makes the connection between top level of register model and top level DUT which is to be set in “build_phase” virtual method of the environment (env) class.&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">In the following example, the hdl_path is relative with respect to the enclosing element.&nbsp;</span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts318">Example:</span></span></h2>
<h2 class="rvps111"><span class="rvts0"><span class="rvts318">IDSWord</span></span></h2>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem785.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts318">IDS</span></span><span class="rvts0"><span class="rvts292">Excel</span></span></h2>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem2798.png"></p>
<p class="rvps2"><span class="rvts323"><br/></span></p>
<p class="rvps2"><span class="rvts500">Note</span><span class="rvts25">: </span><span class="rvts26">The hdl_path for the top most element (in this case, the chip is not automatically generated). The user needs to add the following code to the class where the model is created and set the hdl_path_root to a value that’s the top level RTL path.</span></p>
<p class="rvps2"><span class="rvts917"><br/></span></p>
<p class="rvps2"><span class="rvts356">class my_env extends uvm_env;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . . .&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">controller_block regmodel;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">virtual function void build_phase(uvm_phase phase);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . . .&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;</span><span class="rvts925">string hdl_root = "top.dut";</span></p>
<p class="rvps2"><span class="rvts925">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;&nbsp;void'($value$plusargs("ROOT_HDL_PATH=%s",hdl_root));</span></p>
<p class="rvps2"><span class="rvts925">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;regmodel.set_hdl_path_root(hdl_root);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">endfunction&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . . .&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">endclass</span></p>
<p class="rvps2"><span class="rvts915"><br/></span></p>
<p class="rvps2"><a name="Custom hdl path"></a><span class="rvts922">Custom hdl path in case of repeat</span></p>
<p class="rvps2"><span class="rvts921"><br/></span></p>
<p class="rvps2"><span class="rvts43">Custom hdl path in case of repeat will work with %d specifier and generate %0d in output. Example below illustrates it:</span></p>
<p class="rvps2"><span class="rvts43"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem2288.png"></p>
<p class="rvps3"><span class="rvts43"><br/></span></p>
<p class="rvps3"><span class="rvts43"><br/></span></p>
<p class="rvps2"><span class="rvts392">Note :&nbsp;</span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside;">
 <li class="rvps72 noindent"><span class="rvts186">Property ‘hdl_path’ can only be contains ‘%d’ when register is repeated.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">To generate &lt;register_name&gt;_&lt;%0d&gt; , &nbsp;‘%r’ should be followed by single space before appending &nbsp;‘_%d’.&nbsp;</span></li>
</ol>
<p class="rvps72"><span class="rvts186">&nbsp;Example : In the above example property %r _%d will replace with R1_%0d.</span></p>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<p class="rvps2"><span class="rvts923">Generated UVM RAL</span><span class="rvts260"> :&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">`ifndef CLASS_Block1_block</span></p>
<p class="rvps2"><span class="rvts356">`define CLASS_Block1_block</span></p>
<p class="rvps2"><span class="rvts356">class Block1_block extends uvm_reg_block;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; `uvm_object_utils(Block1_block)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; rand Block1_R1 R1[3];</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // Function : new</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; function new(string name = "Block1_block");</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; super.new(name, UVM_NO_COVERAGE);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endfunction</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // Function : build</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; virtual function void build();</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; //R1</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; foreach (R1[R1_i])</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; R1[R1_i] = Block1_R1::type_id::create($sformatf("R1['h%0x]", R1_i));</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; R1[R1_i].configure(this, null, $sformatf("R1['h%0x]", R1_i));</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; R1[R1_i].build();</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; //define default map and add reg/regfiles</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; default_map= create_map("default_map", 'h0, 4, UVM_BIG_ENDIAN, 1);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; foreach (R1[R1_i])</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; default_map.add_reg(R1[R1_i], 'h0 + R1_i * 'h4, "RW");</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; foreach (R1[R1_i])</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; R1[R1_i].clear_hdl_path();</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; R1[R1_i].add_hdl_path_slice($sformatf("</span><span class="rvts367">R1_%0d_F1</span><span class="rvts356">", R1_i), 0, 32);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; lock_model();</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endfunction</span></p>
<p class="rvps2"><span class="rvts356">endclass : Block1_block</span></p>
<p class="rvps2"><span class="rvts356">`endif</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts915"><br/></span></p>
<h1 class="rvps106"><a name="_Toc344308476"></a><span class="rvts0"><span class="rvts619">Conclusion&nbsp;</span></span></h1>
<p class="rvps2"><span class="rvts14">IDesignSpec™ enables users to add hdl_path to the UVM register model in the most flexible manner. It is possible to use parameters with hdl_path. For details </span><a class="rvts23" href="Parameterization.html#hdl_path%20params">refer here</a><span class="rvts14">.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Note</span><span class="rvts14">: For any component, in case of SystemRDL, input hdl_path_slice should be used for field/mem component and hdl_path for rest of other components.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">For more information, contact Agnisys® Support Team at </span><a class="rvts23" href="mailto:support@agnisys.com">support@agnisys.com</a><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/step-by-step-guides/how-to-convert-a-word-docx-file-to-an-epub-or-kindle-ebook/">Effortlessly Publish Your Word Document as an eBook</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

