{"vcs1":{"timestamp_begin":1684262003.104408640, "rt":1.40, "ut":0.36, "st":0.21}}
{"vcselab":{"timestamp_begin":1684262004.595248235, "rt":1.22, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1684262005.881440442, "rt":0.47, "ut":0.22, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684262002.462826543}
{"VCS_COMP_START_TIME": 1684262002.462826543}
{"VCS_COMP_END_TIME": 1684262007.903587945}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330304}}
{"stitch_vcselab": {"peak_mem": 211888}}
