<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>PACE 1.0 Chip - PACE Project | NUS</title>

    <!-- SEO Meta Tags -->
    <meta name="description" content="PACE 1.0 accelerator chip - Silicon-proven CGRA achieving 360 GOPS/W efficiency">
    <meta name="keywords" content="PACE 1.0, CGRA Chip, Hardware Accelerator, Edge Computing, IoT">

    <link rel="stylesheet" href="styles.css">
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css">
</head>
<body>
    <!-- Navigation Header -->
    <nav class="navbar">
        <div class="nav-container">
            <div class="nav-left">
                <a href="overview.html" class="nav-logo">
                    <img src="nus-logo.svg" alt="NUS" class="logo-img">
                    <span class="logo-text">PACE Project</span>
                </a>
            </div>
            <button class="nav-toggle" id="navToggle">
                <span></span>
                <span></span>
                <span></span>
            </button>
            <ul class="nav-menu" id="navMenu">
                <li><a href="overview.html" class="nav-link">Overview</a></li>
                
                
                <li><a href="pace1.html" class="nav-link active">PACE 1.0</a></li>
                <li><a href="pace2.html" class="nav-link">PACE 2.0</a></li>
                <li><a href="walkingwizard.html" class="nav-link">WalkingWizard</a></li>
                <li><a href="compiler.html" class="nav-link">Compiler</a></li>
                <li><a href="publications.html" class="nav-link">Publications</a></li>
                <li><a href="team.html" class="nav-link">Team</a></li>
                <li><a href="contact.html" class="nav-link">Contact</a></li>
            </ul>
        </div>
    </nav>

    <!-- Page Header -->
    <section class="page-header">
        <div class="container">
            <h1>PACE 1.0 Accelerator Chip</h1>
            <p class="page-subtitle">Silicon-Proven CGRA Technology</p>
            <div class="status-badge success">
                <i class="fas fa-check-circle"></i> Successfully Taped Out & Tested
            </div>
        </div>
    </section>

    <!-- Main Content -->
    <section class="section">
        <div class="container">
            <div class="content-wrapper">
                <h2>Achievement Milestone</h2>
                <p class="lead">
                    The PACE 1.0 chip was sent for fabrication in December 2023 and has been successfully
                    tested and measured. This represents a major milestone in bringing efficient edge computing
                    to IoT devices.
                </p>

                <div class="specs-grid">
                    <div class="spec-card highlight">
                        <div class="spec-icon">
                            <i class="fas fa-bolt"></i>
                        </div>
                        <div class="spec-value">360</div>
                        <div class="spec-unit">GOPS/W</div>
                        <div class="spec-label">Peak Efficiency at 0.6V</div>
                    </div>
                    <div class="spec-card">
                        <div class="spec-icon">
                            <i class="fas fa-tachometer-alt"></i>
                        </div>
                        <div class="spec-value">105</div>
                        <div class="spec-unit">MHz</div>
                        <div class="spec-label">Maximum Frequency</div>
                    </div>
                    <div class="spec-card">
                        <div class="spec-icon">
                            <i class="fas fa-battery-three-quarters"></i>
                        </div>
                        <div class="spec-value">43</div>
                        <div class="spec-unit">mW</div>
                        <div class="spec-label">Power at 1V (100% PE)</div>
                    </div>
                    <div class="spec-card">
                        <div class="spec-icon">
                            <i class="fas fa-memory"></i>
                        </div>
                        <div class="spec-value">64</div>
                        <div class="spec-unit">KB</div>
                        <div class="spec-label">Total Memory</div>
                    </div>
                </div>

                <h2>Architecture Overview</h2>

                <div class="image-gallery">
                    <div class="gallery-item-large">
                        <img src="images/page4_img1.png" alt="PACE Block Diagram">
                        <p class="image-caption">PACE Architecture - Block diagram showing 8x8 PE array and memory modules</p>
                    </div>
                </div>

                <div class="image-gallery">
                    <div class="gallery-row">
                        <div class="gallery-item">
                            <img src="images/page4_img2.png" alt="PE Instructions">
                            <p class="image-caption">Supported Instructions - 17 operations per PE</p>
                        </div>
                        <div class="gallery-item">
                            <img src="images/page4_img3.png" alt="NOP Optimization">
                            <p class="image-caption">NOP State Microarchitecture and Power Optimization</p>
                        </div>
                    </div>
                </div>

                <h3>Power Consumption by Operation</h3>
                <div class="image-gallery">
                    <div class="gallery-item-large">
                        <img src="images/page5_img1.png" alt="ALU Power Consumption">
                        <p class="image-caption">Power consumption for each ALU operation at 100MHz, 0.9V</p>
                    </div>
                </div>

                <h2>RISC-V SoC Integration</h2>

                <div class="image-gallery">
                    <div class="gallery-item-large">
                        <img src="images/page6_img1.png" alt="PACE-V SoC Architecture">
                        <p class="image-caption">PACE-V SoC with Rocket CPU Integration</p>
                    </div>
                </div>

                <div class="image-gallery">
                    <div class="gallery-item-large">
                        <img src="images/page6_img2.png" alt="Boot Flow Diagram">
                        <p class="image-caption">PACE-V SoC Bootup Flow from I2C EEPROM</p>
                    </div>
                </div>

                <h2>Physical Implementation</h2>

                <div class="image-gallery">
                    <div class="gallery-row">
                        <div class="gallery-item">
                            <img src="images/page7_img1.png" alt="Clock Root Schematic">
                            <p class="image-caption">Clock Root Schematic and Specifications</p>
                        </div>
                        <div class="gallery-item">
                            <img src="images/page7_img2.png" alt="Clock Root Layout">
                            <p class="image-caption">Clock Root Layout and Post-layout Simulation</p>
                        </div>
                    </div>
                </div>

                <h3>Chip Layout and Bonding</h3>
                <div class="image-gallery">
                    <div class="gallery-item-large">
                        <img src="images/page8_img1.png" alt="PACE Chip Layout">
                        <p class="image-caption">PACE v1.0 Chip Layout - 8x8 PE Array with Memory Modules</p>
                    </div>
                </div>

                <div class="image-gallery">
                    <div class="gallery-item-large">
                        <img src="images/page8_img2.png" alt="Pin Bonding Diagram">
                        <p class="image-caption">Pin Out and Wire Bonding Diagram for PACE v1.0</p>
                    </div>
                </div>

                <h3>PCB Design</h3>
                <div class="image-gallery">
                    <div class="gallery-item-large">
                        <img src="images/page8_img3.png" alt="PCB Design">
                        <p class="image-caption">PCB Design for PACE 1.0 Chip Integration</p>
                    </div>
                </div>

                <h3>Area and Power Breakdown</h3>
                <div class="image-gallery">
                    <div class="gallery-row">
                        <div class="gallery-item">
                            <img src="images/page9_img1.png" alt="Area Breakdown">
                            <p class="image-caption">Area Breakdown for RISC-V PACE SoC and PACE Accelerator</p>
                        </div>
                        <div class="gallery-item">
                            <img src="images/page9_img2.png" alt="Power Breakdown">
                            <p class="image-caption">Simulation Power Breakdown when Running Microspeech Kernel</p>
                        </div>
                    </div>
                </div>

                <h2>FPGA Emulation</h2>

                <div class="image-gallery">
                    <div class="gallery-item-large">
                        <img src="images/page10_img1.png" alt="FPGA Emulation System">
                        <p class="image-caption">FPGA Emulation of PACE Design - System Diagram</p>
                    </div>
                </div>

                <div class="image-gallery">
                    <div class="gallery-item-large">
                        <img src="images/page10_img2.png" alt="Digilent Genesys 2 FPGA">
                        <p class="image-caption">Digilent Genesys 2 FPGA Board with PACE Implementation</p>
                    </div>
                </div>

                <h2>Technical Specifications</h2>

                <div class="specs-table">
                    <table>
                        <thead>
                            <tr>
                                <th>Parameter</th>
                                <th>Specification</th>
                            </tr>
                        </thead>
                        <tbody>
                            <tr>
                                <td><strong>Process Technology</strong></td>
                                <td>UMC 40nm CMOS</td>
                            </tr>
                            <tr>
                                <td><strong>Architecture</strong></td>
                                <td>8x8 PE array (64 processing elements)</td>
                            </tr>
                            <tr>
                                <td><strong>Die Size</strong></td>
                                <td>4mm x 2.4mm (PACE takes ~30% of total SoC)</td>
                            </tr>
                            <tr>
                                <td><strong>Peak Performance</strong></td>
                                <td>142 GOPS/W @ 0.9V, 462 GOPS/W @ 0.5V, 568 GOPS/W @ 0.45V</td>
                            </tr>
                            <tr>
                                <td><strong>Instructions per PE</strong></td>
                                <td>17 optimized operations</td>
                            </tr>
                            <tr>
                                <td><strong>Memory Configuration</strong></td>
                                <td>8 data memory modules (8KB each)</td>
                            </tr>
                            <tr>
                                <td><strong>Router Architecture</strong></td>
                                <td>Buffer-less single-cycle multi-hop</td>
                            </tr>
                        </tbody>
                    </table>
                </div>

                <h2>RISC-V SoC Integration</h2>
                <p>
                    PACE 1.0 is integrated with a RISC-V processor (Rocket CPU) in a System-on-Chip configuration
                    to maximize efficiency and minimize data transfer overhead.
                </p>

                <div class="feature-list-section">
                    <h3>Rocket CPU Features:</h3>
                    <ul class="feature-list">
                        <li><i class="fas fa-check"></i> 5-stage in-order scalar core</li>
                        <li><i class="fas fa-check"></i> RV32G/RV64G ISA support</li>
                        <li><i class="fas fa-check"></i> Memory Management Unit (MMU)</li>
                        <li><i class="fas fa-check"></i> Non-blocking data cache</li>
                        <li><i class="fas fa-check"></i> Branch prediction (BTB, BHT, RAS)</li>
                        <li><i class="fas fa-check"></i> Custom BootROM firmware (~200 bytes)</li>
                        <li><i class="fas fa-check"></i> I2C EEPROM boot support</li>
                    </ul>
                </div>

                <h2>Performance Analysis</h2>

                <div class="performance-section">
                    <h3>Process-Normalized Performance</h3>
                    <p>
                        When normalized for process technology, PACE 1.0 demonstrates highly competitive performance
                        compared to state-of-the-art accelerators:
                    </p>
                    <div class="performance-cards">
                        <div class="perf-card">
                            <div class="perf-value">673</div>
                            <div class="perf-unit">GOPS/W</div>
                            <div class="perf-label">Normalized to 28nm</div>
                        </div>
                        <div class="perf-card">
                            <div class="perf-value">~1090</div>
                            <div class="perf-unit">GOPS/W</div>
                            <div class="perf-label">Normalized to 22nm</div>
                        </div>
                    </div>

                    <h3>Power Optimizations</h3>
                    <ul class="optimization-list">
                        <li>
                            <strong>19.06% power reduction</strong> through improved ALU and memory integration
                            <span class="detail">PE power consumption reduced to ~700 µW at 0.9V, 100 MHz</span>
                        </li>
                        <li>
                            <strong>24% idle power reduction</strong> with NOP instruction and clock-gating
                            <span class="detail">Individual tiles can be clock gated by the compiler</span>
                        </li>
                    </ul>
                </div>

                <h2>FPGA Emulation Platform</h2>
                <div class="highlight-box">
                    <h3><i class="fas fa-microchip"></i> Development Platform</h3>
                    <p>
                        PACE RTL design successfully migrated to <strong>Digilent Genesys 2 FPGA</strong>
                        (Xilinx Kintex-7™ XC7K325T-2FFG900C) for verification and application demonstration.
                    </p>
                    <ul>
                        <li>Clock generator mapped to MMCM module</li>
                        <li>SRAM mapped to block RAM</li>
                        <li>Two FPGA boards deployed (IME and NUS)</li>
                        <li>Successfully verified Array Add and MicroSpeech applications</li>
                    </ul>
                </div>

                <h2>Area and Power Breakdown</h2>
                <div class="breakdown-stats">
                    <div class="breakdown-item">
                        <h4>Area Distribution</h4>
                        <ul>
                            <li>PACE accelerator: 30% of SoC die</li>
                            <li>64 PEs: 71% of PACE area</li>
                            <li>Configuration memory: 47% of PE area</li>
                            <li>Data memory: 29% of PACE area</li>
                        </ul>
                    </div>
                    <div class="breakdown-item">
                        <h4>Power Distribution</h4>
                        <ul>
                            <li>PEs: 97% of PACE power during processing</li>
                            <li>Configuration memory: 52% of PE power</li>
                            <li>Tile controller: 23% of PE power</li>
                            <li>Router: 14% of PE power</li>
                        </ul>
                    </div>
                </div>

                <div class="next-steps">
                    <h3>Continue Exploring</h3>
                    <div class="next-links">
                        <a href="pace2.html" class="next-link">
                            <i class="fas fa-arrow-right"></i>
                            <span>PACE 2.0 Roadmap</span>
                        </a>
                        <a href="walkingwizard.html" class="next-link">
                            <i class="fas fa-brain"></i>
                            <span>Real-World Applications</span>
                        </a>
                        <a href="publications.html" class="next-link">
                            <i class="fas fa-file-pdf"></i>
                            <span>Technical Papers</span>
                        </a>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Footer -->
    <footer class="footer">
        <div class="container">
            <div class="footer-content">
                <div class="footer-left">
                    <div class="footer-logo">
                        <img src="soc-logo.svg" alt="School of Computing" style="height: 40px; opacity: 0.8;">
                    </div>
                    <p>&copy; 2025 PACE Project, National University of Singapore</p>
                    <p>Institute of Microelectronics (IME), A*STAR</p>
                </div>
                <div class="footer-right">
                    <div class="footer-section">
                        <h4>Quick Links</h4>
                        <a href="pace1.html" class="footer-link">PACE 1.0</a>
                        <a href="pace2.html" class="footer-link">PACE 2.0</a>
                        <a href="publications.html" class="footer-link">Publications</a>
                        <a href="https://github.com/ecolab-nus/morpher" target="_blank" class="footer-link">GitHub</a>
                    </div>
                    <div class="footer-section">
                        <h4>Contact</h4>
                        <a href="mailto:tulika@comp.nus.edu.sg" class="footer-link">Email</a>
                        <a href="team.html" class="footer-link">Team</a>
                        <a href="contact.html" class="footer-link">Collaborate</a>
                    </div>
                </div>
            </div>
        </div>
    </footer>

    <script src="script.js"></script>
</body>
</html>