Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 09:18:53 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_455_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 Delay1No7_instance/Y_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 1.048ns (32.719%)  route 2.155ns (67.281%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 6.244 - 4.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.881ns (routing 0.711ns, distribution 1.170ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.646ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=34623, routed)       1.881     2.832    Delay1No7_instance/clk_IBUF_BUFG
    SLICE_X158Y392       FDCE                                         r  Delay1No7_instance/Y_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y392       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.911 r  Delay1No7_instance/Y_reg[32]/Q
                         net (fo=6, routed)           0.791     3.702    Delay1No6_instance/Y_reg[33]_0[32]
    SLICE_X144Y363       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     3.801 r  Delay1No6_instance/geqOp_carry__0_i_9/O
                         net (fo=1, routed)           0.010     3.811    Sum10_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[7]
    SLICE_X144Y363       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.926 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.952    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X144Y364       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.004 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.256     4.260    Delay1No6_instance/CO[0]
    SLICE_X143Y364       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.326 r  Delay1No6_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.135     4.461    Delay1No6_instance/Sum10_0_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X143Y366       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     4.608 r  Delay1No6_instance/shiftedFracY_d1[49]_i_8/O
                         net (fo=1, routed)           0.087     4.695    Delay1No6_instance/shiftedFracY_d1[49]_i_8_n_0
    SLICE_X143Y366       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.784 r  Delay1No6_instance/shiftedFracY_d1[49]_i_3/O
                         net (fo=3, routed)           0.154     4.938    Delay1No6_instance/Sum10_0_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X143Y363       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     5.062 r  Delay1No6_instance/shiftedFracY_d1[33]_i_3/O
                         net (fo=48, routed)          0.428     5.490    Delay1No7_instance/shiftVal__5[1]
    SLICE_X146Y359       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     5.642 r  Delay1No7_instance/shiftedFracY_d1[30]_i_3/O
                         net (fo=2, routed)           0.210     5.852    Delay1No6_instance/Y_reg[26]_0[7]
    SLICE_X145Y356       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     5.977 r  Delay1No6_instance/shiftedFracY_d1[30]_i_1/O
                         net (fo=1, routed)           0.058     6.035    Sum10_0_impl_instance/FPAddSubOp_instance/Y_reg[26][19]
    SLICE_X145Y356       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=34623, routed)       1.584     6.244    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X145Y356       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.360     6.604    
                         clock uncertainty           -0.035     6.569    
    SLICE_X145Y356       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.594    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          6.594    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  0.559    




