<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_pwm_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>pwm_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Oct 20 12:24:08 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:fc408644</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_pwm_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Oct 20 12:24:08 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:fc408644</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>pwm_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Oct 20 12:24:08 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:8a36fb8b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_pwm_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Oct 20 12:24:08 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:8a36fb8b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Oct 20 12:24:40 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:fc408644</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>led4_r</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led4_g</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led4_b</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../pwm_test/cons.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a9ad/led.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a9ad/hdl/pwm_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a9ad/hdl/pwm_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_pwm_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/a9ad/led.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a9ad/hdl/pwm_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a9ad/hdl/pwm_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_pwm_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_pwm_0_1.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_pwm_0_1_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_pwm_0_1_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_pwm_0_1_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_pwm_0_1_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_pwm_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>pwm_v1.0</xilinx:displayName>
      <xilinx:coreRevision>19</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692cf87c_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1623fe61_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e5c9770_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b18761a_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78374196_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b95a4c_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be7709e_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@116cbc8b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b72e21_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5048703b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a2b162_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@937418d_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c633549_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@257fef2_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c318f95_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@287b0e46_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672e6ff_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c467afe_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b2d4ac1_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59625cf2_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345cede1_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f051a5_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56432f20_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44edeeb6_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20478b54_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@241e509_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b46f0_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c4feabf_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42204299_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37240429_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc35859_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b77b1f5_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c8249e_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c7f5f40_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2ee1c_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37bb827e_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@97fd290_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1325e8c0_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b5592e_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea1ec0f_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505d3d7b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@119410dd_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@831bb9c_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20409954_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61aa998f_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b914dc8_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e78afd1_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a8492a0_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6911d2_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7d6456_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f47914c_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@551cf1fa_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f377a75_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2858eb5b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af6d98b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5939f734_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f5b9d7_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dbba44d_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125a2dd1_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b62dd_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e36553_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@586b6c83_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@579d8f30_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1694f82_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6388b574_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c90099d_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ed4284_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6cf902_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df59c64_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7981c067_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd74bcc_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c8742c_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@475c4639_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3477ec9a_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62cb9c9b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f79cb67_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21cdb6ad_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2746a555_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769fa2d8_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d342_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b671bd_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278c0612_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37712106_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed1f439_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd9985c_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cabd5f3_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee2ecf4_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14cd8314_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5efbf6_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a167c7_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513288ac_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b248337_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e850178_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f5b1392_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f1cac2_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7789029f_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e7f475_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76217d36_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c40a661_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e698db3_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553ffe9b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce7866b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca68d05_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e0d6ba_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d5878c_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e342ac5_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42fe60fc_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dfee97d_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7059a89c_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d1a482c_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9282b16_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f622dcb_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762288f_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69cbed45_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e20ab86_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@869d83b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e99793_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73fb534b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b8e813_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4366ddc2_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4584fece_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48cdc18a_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c15389b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512f6482_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7690f504_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0e1c6d_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e2e1cc_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca6fdc1_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657807a8_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7028b49f_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271ea36d_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ddf55e1_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e51b5f4_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d863103_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24242230_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75de1dbb_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c8a65d8_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5441ac3c_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632cfd8b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a4acc5a_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1325866f_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771e0935_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1587489a_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7698d374_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d73431_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9d7b7f_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2197ad81_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71888497_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a07fd8f_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@712bac16_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb70ccf_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a0a565_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38fef3b7_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3388e7b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54dffb46_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@641889fd_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1cd161_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c11b976_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d485856_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c696e7a_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b627ff_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@464f50cf_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a4daeb5_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18986a9_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359751c5_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7396e5c3_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d02e17_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b0a164_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e1d32e_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@367942db_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e671dd_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247bbf25_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23fbf1db_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f0ef31_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8efbf5f_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37eaeaf6_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3696f5e4_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5928ac42_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53baf4c2_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3cb061_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168b6997_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac2e161_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c338cad_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6301a12_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62938a43_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764b42_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62072e94_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21efffb4_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bcf9396_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e7eeeac_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25495804_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59fc9049_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d88b2_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e34815_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ec18fb_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4362da_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b40b1d_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3575ee68_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b33586_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf160d6_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@588f9cb_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@960d65c_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3f7d9b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2844db_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3649fd61_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1688533c_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a16892_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7867aac8_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f751a2_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2ab442_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a31e5f_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@714c8a8e_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@469c85c5_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3810602b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2835461_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e0ba306_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2655380_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279fa539_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d2a873b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e5da9d5_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@151cd35a_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c6ce22_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2a1a6_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f258aa_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769e1868_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7227790c_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e742ab_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7052f287_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e8fcf98_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69599a8d_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b279d8_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6558b869_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78220968_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62904a61_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f64931_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8e1361_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea2bae4_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11edbc94_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c3428d_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da6bab8_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6325fe2d_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0dda5d_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@694c35b9_ARCHIVE_LOCATION">d:/FPGA/ip_repo/pwm_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d862bd41"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d0ca5d27"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ae15f358"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
