{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.856351",
   "Default View_TopLeft":"599,206",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 11 -x 3550 -y 220 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 11 -x 3550 -y 470 -defaultsOSRD
preplace port port-id_rst_n -pg 1 -lvl 0 -x -10 -y 690 -defaultsOSRD
preplace port port-id_sys_clk -pg 1 -lvl 0 -x -10 -y 710 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 7 -x 2250 -y 90 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 3 -x 880 -y 700 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 1 -x 190 -y 340 -defaultsOSRD
preplace inst dds_compiler_0 -pg 1 -lvl 4 -x 1240 -y 540 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 8 -x 2650 -y 580 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 4 -x 1240 -y 90 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 1 -x 190 -y 180 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 8 -x 2650 -y 280 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 10 -x 3370 -y 560 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 9 -x 3070 -y 350 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 8 -x 2650 -y 80 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 9 -x 3070 -y 80 -defaultsOSRD
preplace inst util_vector_logic_4 -pg 1 -lvl 3 -x 880 -y 100 -defaultsOSRD
preplace inst util_vector_logic_5 -pg 1 -lvl 5 -x 1560 -y 700 -defaultsOSRD
preplace inst util_vector_logic_6 -pg 1 -lvl 3 -x 880 -y 300 -defaultsOSRD
preplace inst util_vector_logic_7 -pg 1 -lvl 4 -x 1240 -y 200 -defaultsOSRD
preplace inst util_vector_logic_8 -pg 1 -lvl 5 -x 1560 -y 190 -defaultsOSRD
preplace inst master_axi_full_v1_0_0 -pg 1 -lvl 6 -x 1890 -y 130 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 4 -x 1240 -y 710 -defaultsOSRD
preplace inst util_vector_logic_9 -pg 1 -lvl 2 -x 540 -y 90 -defaultsOSRD
preplace inst signal_posedge_detect_0 -pg 1 -lvl 2 -x 540 -y 320 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 7 -x 2250 -y 290 -defaultsOSRD
preplace netloc axi_gpio_0_gpio_io_o 1 1 10 390 630 NJ 630 NJ 630 1400J 620 NJ 620 NJ 620 2390J 750 NJ 750 NJ 750 3510
preplace netloc clk_in1_0_1 1 0 3 NJ 710 NJ 710 NJ
preplace netloc clk_wiz_clk_out1 1 3 5 1040 640 1410J 630 NJ 630 2050J 640 2400J
preplace netloc clk_wiz_locked 1 3 1 N 710
preplace netloc dds_compiler_0_m_axis_data_tdata 1 4 4 NJ 530 NJ 530 NJ 530 N
preplace netloc dds_compiler_0_m_axis_data_tvalid 1 4 4 NJ 550 NJ 550 NJ 550 N
preplace netloc fifo_generator_0_dout 1 5 3 1730 610 NJ 610 NJ
preplace netloc fifo_generator_0_empty 1 2 6 720 220 1070J 260 NJ 260 NJ 260 2080 180 2400J
preplace netloc fifo_generator_0_full 1 3 5 1090 450 NJ 450 NJ 450 NJ 450 2390J
preplace netloc fifo_generator_0_full1 1 2 6 730 200 1030J 290 NJ 290 NJ 290 2060 510 NJ
preplace netloc master_axi_full_v1_0_0_data_ready_trans 1 6 2 2070J 630 N
preplace netloc master_axi_full_v1_0_0_state_read_busy 1 0 7 20 -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 2050
preplace netloc master_axi_full_v1_0_0_state_wait 1 1 6 390 -10 NJ -10 NJ -10 NJ -10 NJ -10 2060
preplace netloc processing_system7_0_FCLK_CLK0 1 0 10 20 240 370 20 NJ 20 NJ 20 NJ 20 1720 10 2100 10 2410 170 2890 560 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 9 10 0 NJ 0 NJ 0 NJ 0 NJ 0 NJ 0 NJ 0 NJ 0 2880
preplace netloc resetn 1 0 3 NJ 690 NJ 690 NJ
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 1 9 380 190 NJ 190 1080J 270 NJ 270 1720 270 2110 -10 2420 -10 2910 550 3220
preplace netloc signal_posedge_detect_0_enable_signal 1 2 1 690 110n
preplace netloc signal_posedge_detect_0_posedge_out 1 2 3 710 230 1040J 280 1390J
preplace netloc util_vector_logic_0_Res 1 4 1 NJ 710
preplace netloc util_vector_logic_1_Res 1 4 1 1410 90n
preplace netloc util_vector_logic_2_Res 1 1 1 360J 100n
preplace netloc util_vector_logic_4_Res 1 3 1 N 100
preplace netloc util_vector_logic_5_Res 1 5 3 NJ 700 NJ 700 2420
preplace netloc util_vector_logic_6_Res 1 3 1 1050 200n
preplace netloc util_vector_logic_7_Res 1 4 1 1390J 180n
preplace netloc util_vector_logic_8_Res 1 5 1 1710 110n
preplace netloc util_vector_logic_9_Res 1 2 1 N 90
preplace netloc signal_posedge_detect_0_posedge_count 1 2 5 700J 210 1060J 300 NJ 300 NJ 300 2050
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 8 1 N 70
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 8 1 N 90
preplace netloc axi_smc_M00_AXI 1 7 1 2390 80n
preplace netloc axi_smc_M01_AXI 1 7 1 2400 60n
preplace netloc master_axi_full_v1_0_0_M_AXI 1 6 1 2090 70n
preplace netloc processing_system7_0_DDR 1 8 3 2900J 220 NJ 220 NJ
preplace netloc processing_system7_0_FIXED_IO 1 8 3 2920J 230 NJ 230 3510J
preplace netloc processing_system7_0_M_AXI_GP0 1 8 1 N 290
preplace netloc ps7_0_axi_periph_M00_AXI 1 9 1 3220 350n
levelinfo -pg 1 -10 190 540 880 1240 1560 1890 2250 2650 3070 3370 3550
pagesize -pg 1 -db -bbox -sgen -110 -40 3670 770
"
}
{
   "da_axi4_cnt":"8",
   "da_board_cnt":"4",
   "da_bram_cntlr_cnt":"10",
   "da_clkrst_cnt":"12",
   "da_ps7_cnt":"1"
}
