# MultiCycle-Processor-of-RISC-V-in-SystemVerilog
## Final Project of Computer Architecture course - Spring 2022

This is my final project in CA course.

It's the MultiCycle processor of RISC-V.

In 'Tests' folder, there are some tests to validate the processor.
