// Seed: 98939917
module module_0 (
    output tri0  id_0,
    output uwire id_1,
    output wor   id_2
);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input wor id_2,
    output wor id_3
);
  wire id_5;
  reg  id_6;
  always @(1) begin : LABEL_0
    if (-1)
      if (-1 - 1) id_6 <= (-1 || -1'b0);
      else begin : LABEL_1
        id_6 <= id_1;
      end
    else id_0 <= -1 == 1;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
