// Seed: 2264101823
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  assign module_1.id_8 = 0;
  input wire id_1;
  parameter [1 'b0 >  -1 : -1 'd0] id_3 = 1;
  wire id_4;
endmodule
module module_0 (
    input tri id_0,
    input wor id_1,
    output uwire id_2,
    input tri id_3,
    input tri id_4,
    input wand id_5,
    input wand id_6,
    output supply1 id_7,
    input supply0 id_8,
    input uwire id_9,
    input wand id_10,
    output tri0 id_11,
    output wor id_12,
    output supply1 id_13,
    output tri0 id_14,
    input wand id_15,
    output uwire id_16,
    input wand id_17,
    input wor id_18,
    input supply0 id_19,
    input wand id_20,
    output wand id_21,
    input wand module_1,
    input wire id_23
);
  wire id_25;
  xor primCall (
      id_2,
      id_10,
      id_17,
      id_6,
      id_15,
      id_25,
      id_3,
      id_0,
      id_20,
      id_8,
      id_1,
      id_5,
      id_9,
      id_23,
      id_19
  );
  module_0 modCall_1 (
      id_25,
      id_25
  );
endmodule
