#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep 23 13:49:58 2021
# Process ID: 11230
# Current directory: /home/lbo/Projects/esiee/hardware/BSD
# Command line: vivado Zybo-Z7-20-HDMI.xpr
# Log file: /home/lbo/Projects/esiee/hardware/BSD/vivado.log
# Journal file: /home/lbo/Projects/esiee/hardware/BSD/vivado.jou
#-----------------------------------------------------------
start_gui
open_project Zybo-Z7-20-HDMI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lbo/Projects/esiee/hardware/BSD/Zybo-Z7-20-HDMI.ipdefs/repo_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lbo/Projects/esiee/hardware/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 7463.473 ; gain = 100.121 ; free physical = 4091 ; free virtual = 11276
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
open_bd_design {/home/lbo/Projects/esiee/hardware/BSD/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/lbo/Projects/esiee/hardware/BSD/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph_GP0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP0_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP0_aximm_rd_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_HP0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_133M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph_GP1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_1
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_in
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_in
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_out
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- Deverene:DVR-002:GradientGenUnit:1.0 - GradientGenUnit_0
Adding component instance block -- xilinx.com:ip:axis_broadcaster:1.1 - axis_broadcaster_0
Adding component instance block -- Deverne:DVR-002:GradConvolutionUnit:1.0 - GradConvGenerator_A
Adding component instance block -- Deverne:DVR-002:GradConvolutionUnit:1.0 - GradConvGenerator_B
Adding component instance block -- xilinx.com:ip:axis_broadcaster:1.1 - axis_broadcaster_1
Adding component instance block -- Deverne:DVR-002:GradConvolutionUnit:1.0 - GradConvGenerator_C
Adding component instance block -- Deverne:DVR-002:GaussianUnit:1.0 - GaussianUnit_0
Adding component instance block -- Deverne:DVR-002:GaussianUnit:1.0 - GaussianUnit_1
Adding component instance block -- Deverne:DVR-002:GaussianUnit:1.0 - GaussianUnit_2
Adding component instance block -- Deverne:DVR-002:CornerResponseUnit:1.0 - CornerResponseUnit_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - GPIO_dim_register
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - GPIO_param_register
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - GPIO_control_register
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- Deverne:DVR-002:ColorToGrayUnit:1.0 - ColorToGrayUnit_0
Adding component instance block -- Boutigny_L:PH920:DataMoverUnit_s2mm_32bits:1.0 - DataMoverUnit_s2mm_3_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - GPIO_BAR_register
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND
Adding component instance block -- Deverne:DVR-002:NonMaximalSuppresionUnit:1.0 - NonMaximalSuppresion_0
Adding component instance block -- Deverne:DVR-002:DataMoverUnit_mm2s_32bits:1.0 - DataMoverUnit_mm2s_3_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_out
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - GPIO_control_register
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - GPIO_dim_register
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - GPIO_BAR_register
Adding component instance block -- Deverne:DVR-002:VideoMixerUnit:1.0 - VideoMixerUnit_0
Successfully read diagram <design_1> from block design file </home/lbo/Projects/esiee/hardware/BSD/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 9046.496 ; gain = 1002.746 ; free physical = 3880 ; free virtual = 11066
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B15547A
set_property PROGRAM.FILE {/home/lbo/Projects/esiee/hardware/BSD/Zybo-Z7-20-HDMI.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/lbo/Projects/esiee/hardware/BSD/Zybo-Z7-20-HDMI.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/lbo/Projects/esiee/hardware/BSD/Zybo-Z7-20-HDMI.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_in_interface/dvi2rgb_1/U0/GenerateDebug.ILA_PixClkx"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/HDMI_in_interface/dvi2rgb_1/U0/GenerateDebug.ILA_RefClkx"}]]
open_bd_design {/home/lbo/Projects/esiee/hardware/BSD/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/lbo/Projects/esiee/hardware/IPs/cores/Non_maximal_suppression/Non_maximal_suppression/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lbo/Projects/esiee/hardware/BSD/Zybo-Z7-20-HDMI.ipdefs/repo_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lbo/Projects/esiee/hardware/IPs'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv Deverne:DVR-002:NonMaximalSuppresionUnit:1.0 [get_ips  design_1_NonMaximalSuppresion_0_0] -log ip_upgrade.log
Upgrading '/home/lbo/Projects/esiee/hardware/BSD/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_NonMaximalSuppresion_0_0 (Nonmaximalsuppresionunit 1.0) from revision 2108131037 to revision 2109231411
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'max_response' (xilinx.com:signal:data:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_NonMaximalSuppresion_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'max_response'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'max_response_ap_vld'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_NonMaximalSuppresion_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_NonMaximalSuppresion_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/lbo/Projects/esiee/hardware/BSD/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/lbo/Projects/esiee/hardware/BSD/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/lbo/Projects/esiee/hardware/BSD/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/lbo/Projects/esiee/hardware/BSD/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_NonMaximalSuppresion_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/lbo/Projects/esiee/hardware/BSD/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /ISP/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /HDMI_in_interface/dvi2rgb_1/RefClk have been updated from connected ip, but BD cell '/HDMI_in_interface/dvi2rgb_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </HDMI_in_interface/dvi2rgb_1> to completely resolve these warnings.
Wrote  : </home/lbo/Projects/esiee/hardware/BSD/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/lbo/Projects/esiee/hardware/BSD/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
