Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -d BUS_MSB=31 -d BUS_WIDTH=32 -L xil_defaultlib -L simprims_ver -L secureip --snapshot SoC_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.SoC_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'int_source0_0' is not connected on this instance [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sim_1/new/SoC_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "SoC_tb_time_synth.sdf", for root module "SoC_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "SoC_tb_time_synth.sdf", for root module "SoC_tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.design_1_CPU_0_0_ControlUnit
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.design_1_CPU_0_0_DecodeExecuteRe...
Compiling module xil_defaultlib.design_1_CPU_0_0_ExecuteMemoryRe...
Compiling module xil_defaultlib.design_1_CPU_0_0_FetchDecodeReg
Compiling module xil_defaultlib.design_1_CPU_0_0_control_hazards
Compiling module xil_defaultlib.design_1_CPU_0_0_HazardUnit
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.design_1_CPU_0_0_RegisterFile
Compiling module xil_defaultlib.design_1_CPU_0_0_InstructionDeco...
Compiling module xil_defaultlib.design_1_CPU_0_0_ALU
Compiling module xil_defaultlib.design_1_CPU_0_0_InstructionExec...
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100100000...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111110000...
Compiling module xil_defaultlib.design_1_CPU_0_0_CodeMemory
Compiling module xil_defaultlib.design_1_CPU_0_0_InstructionFetc...
Compiling module xil_defaultlib.design_1_CPU_0_0_MemoryWriteBack...
Compiling module xil_defaultlib.design_1_CPU_0_0_CPU
Compiling module xil_defaultlib.design_1_CPU_0_0
Compiling module xil_defaultlib.design_1_CustomInterconnect_0_0_...
Compiling module xil_defaultlib.design_1_CustomInterconnect_0_0
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.design_1_DataMemory_0_0_VeSPA_RA...
Compiling module xil_defaultlib.design_1_DataMemory_0_0_SlaveInt...
Compiling module xil_defaultlib.design_1_DataMemory_0_0
Compiling module xil_defaultlib.design_1_GPIO_Slave_0_0_GPIO_Sla...
Compiling module xil_defaultlib.design_1_GPIO_Slave_0_0
Compiling module xil_defaultlib.design_1_PS2_Slave_0_0_ps2_new
Compiling module xil_defaultlib.design_1_PS2_Slave_0_0_custom_ps...
Compiling module xil_defaultlib.design_1_PS2_Slave_0_0
Compiling module xil_defaultlib.design_1_UartSlave_0_0_UartBaudR...
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.design_1_UartSlave_0_0_UartRx
Compiling module xil_defaultlib.design_1_UartSlave_0_0_UartTx
Compiling module xil_defaultlib.design_1_UartSlave_0_0_Uart
Compiling module xil_defaultlib.design_1_UartSlave_0_0
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.design_1_interruptControllerS_0_...
Compiling module xil_defaultlib.design_1_interruptControllerS_0_...
Compiling module xil_defaultlib.design_1_interruptControllerS_0_...
Compiling module xil_defaultlib.design_1_timerSlave_0_0_Timer
Compiling module xil_defaultlib.design_1_timerSlave_0_0_timerSla...
Compiling module xil_defaultlib.design_1_timerSlave_0_0
Compiling module xil_defaultlib.design_1
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.SoC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SoC_tb_time_synth
