Resource Report
Microsemi Corporation - Microsemi Libero Software Release v12.4 (Version 12.900.0.16)
Date: Wed Apr 29 17:49:01 2020

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 144 TQ         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+------------------------------------------------------------------------+
| Topcell | COREFIFO_C0                                                            |
| Format  | Verilog                                                                |
| Source  | E:\Github_Repos\Gray_Code_Core\Gray_Code_Core\synthesis\COREFIFO_C0.vm |
+---------+------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 200  | 12084 | 1.66       |
| DFF                       | 196  | 12084 | 1.62       |
| I/O Register              | 0    | 252   | 0.00       |
| User I/O                  | 0    | 84    | 0.00       |
| -- Single-ended I/O       | 0    | 84    | 0.00       |
| -- Differential I/O Pairs | 0    | 37    | 0.00       |
| RAM64x18                  | 0    | 22    | 0.00       |
| RAM1K18                   | 1    | 21    | 4.76       |
| MACC                      | 0    | 22    | 0.00       |
| Chip Globals              | 4    | 8     | 50.00      |
| CCC                       | 0    | 2     | 0.00       |
| RCOSC_25_50MHZ            | 0    | 1     | 0.00       |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 164  | 160 |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 36   | 36  |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 200  | 196 |
+--------------------------+------+-----+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 11     | 2    |
| 12     | 3    |
| 13     | 1    |
| Total  | 6    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 0            | 0           | 0               |
| Output I/O                    | 0            | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+------+------+-------+--------+---------------+
| I/O Standard | Vddi | Vref | Input | Output | Bidirectional |
+--------------+------+------+-------+--------+---------------+
+--------------+------+------+-------+--------+---------------+

Nets assigned to chip global resources
+--------+---------+----------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                       |
+--------+---------+----------------------------------------------------------------------------+
| 87     | INT_NET | Net   : NN_1                                                               |
|        |         | Driver: RCLOCK_RNIUOSC/U0_RGB1                                             |
|        |         | Source: NETLIST                                                            |
| 84     | INT_NET | Net   : COREFIFO_C0_0/shift_reg_RNISMJ6[1]                                 |
|        |         | Driver: COREFIFO_C0_0/R1.r_corefifo_resetSync/shift_reg_RNISMJ6[1]/U0_RGB1 |
|        |         | Source: NETLIST                                                            |
| 75     | INT_NET | Net   : NN_2                                                               |
|        |         | Driver: WCLOCK_RNI3IF/U0_RGB1                                              |
|        |         | Source: NETLIST                                                            |
| 72     | INT_NET | Net   : COREFIFO_C0_0/shift_reg_RNI1N84[1]                                 |
|        |         | Driver: COREFIFO_C0_0/R1.w_corefifo_resetSync/shift_reg_RNI1N84[1]/U0_RGB1 |
|        |         | Source: NETLIST                                                            |
+--------+---------+----------------------------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+------------------------------------------------------------+
| Fanout | Type    | Name                                                       |
+--------+---------+------------------------------------------------------------+
| 25     | INT_NET | Net   : COREFIFO_C0_0/N_9_i                                |
|        |         | Driver: COREFIFO_C0_0/L31.U_corefifo_async/empty_r_RNITIQ7 |
| 14     | INT_NET | Net   : WE                                                 |
|        |         | Driver: BLOCK_INTERFACE_I_WE                               |
| 12     | INT_NET | Net   : COREFIFO_C0_0/fifo_MEMWE                           |
|        |         | Driver: COREFIFO_C0_0/L31.U_corefifo_async/memwe           |
| 9      | INT_NET | Net   : COREFIFO_C0_0/un3_fifo_memre_0_a2_Z                |
|        |         | Driver: COREFIFO_C0_0/un3_fifo_memre_0_a2                  |
| 8      | INT_NET | Net   : COREFIFO_C0_0/RE_d1_Z                              |
|        |         | Driver: COREFIFO_C0_0/RE_d1                                |
| 8      | INT_NET | Net   : COREFIFO_C0_0/re_pulse_d1_Z                        |
|        |         | Driver: COREFIFO_C0_0/re_pulse_d1                          |
| 5      | INT_NET | Net   : RE                                                 |
|        |         | Driver: BLOCK_INTERFACE_I_RE                               |
| 4      | INT_NET | Net   : RESET                                              |
|        |         | Driver: BLOCK_INTERFACE_I_RESET                            |
| 4      | INT_NET | Net   : EMPTY                                              |
|        |         | Driver: COREFIFO_C0_0/L31.U_corefifo_async/empty_r         |
| 4      | INT_NET | Net   : COREFIFO_C0_0/L31.U_corefifo_async/rptr_Z[11]      |
|        |         | Driver: COREFIFO_C0_0/L31.U_corefifo_async/rptr[11]        |
+--------+---------+------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+------------------------------------------------------------+
| Fanout | Type    | Name                                                       |
+--------+---------+------------------------------------------------------------+
| 25     | INT_NET | Net   : COREFIFO_C0_0/N_9_i                                |
|        |         | Driver: COREFIFO_C0_0/L31.U_corefifo_async/empty_r_RNITIQ7 |
| 14     | INT_NET | Net   : WE                                                 |
|        |         | Driver: BLOCK_INTERFACE_I_WE                               |
| 12     | INT_NET | Net   : COREFIFO_C0_0/fifo_MEMWE                           |
|        |         | Driver: COREFIFO_C0_0/L31.U_corefifo_async/memwe           |
| 9      | INT_NET | Net   : COREFIFO_C0_0/un3_fifo_memre_0_a2_Z                |
|        |         | Driver: COREFIFO_C0_0/un3_fifo_memre_0_a2                  |
| 8      | INT_NET | Net   : COREFIFO_C0_0/RE_d1_Z                              |
|        |         | Driver: COREFIFO_C0_0/RE_d1                                |
| 8      | INT_NET | Net   : COREFIFO_C0_0/re_pulse_d1_Z                        |
|        |         | Driver: COREFIFO_C0_0/re_pulse_d1                          |
| 5      | INT_NET | Net   : RE                                                 |
|        |         | Driver: BLOCK_INTERFACE_I_RE                               |
| 4      | INT_NET | Net   : RESET                                              |
|        |         | Driver: BLOCK_INTERFACE_I_RESET                            |
| 4      | INT_NET | Net   : EMPTY                                              |
|        |         | Driver: COREFIFO_C0_0/L31.U_corefifo_async/empty_r         |
| 4      | INT_NET | Net   : COREFIFO_C0_0/L31.U_corefifo_async/rptr_Z[11]      |
|        |         | Driver: COREFIFO_C0_0/L31.U_corefifo_async/rptr[11]        |
+--------+---------+------------------------------------------------------------+

