Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Tue Mar 16 16:39:43 2021
| Host         : LAPTOP-5NTBTHR8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/axi_algorithm_timing_routed.rpt
| Design       : axi_algorithm
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 53 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.629        0.000                      0                 2191        0.133        0.000                      0                 2191        3.750        0.000                       0                   858  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.629        0.000                      0                 2191        0.133        0.000                      0                 2191        3.750        0.000                       0                   858  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_Dcud_ram_U/ram_reg_1/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 4.133ns (63.697%)  route 2.356ns (36.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 11.515 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.741     1.741    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/ap_clk
    DSP48_X2Y23          DSP48E1                                      r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[41])
                                                      4.009     5.750 r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/P[41]
                         net (fo=3, routed)           1.911     7.661    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/D[31]
    SLICE_X35Y61         LUT2 (Prop_lut2_I0_O)        0.124     7.785 r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/ram_reg_1_i_1__0/O
                         net (fo=1, routed)           0.444     8.229    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_Dcud_ram_U/d0[41]
    RAMB18_X2Y24         RAMB18E1                                     r  sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_Dcud_ram_U/ram_reg_1/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.515    11.515    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_Dcud_ram_U/ap_clk
    RAMB18_X2Y24         RAMB18E1                                     r  sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_Dcud_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.115    11.630    
                         clock uncertainty           -0.035    11.595    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.737    10.858    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_Dcud_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  2.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sweep_algorithm_DECM_U0/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/currentGroupX_OUT_V_1_reg_842_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.481%)  route 0.324ns (63.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.551     0.551    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X45Y65         FDRE                                         r  sweep_algorithm_DECM_U0/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  sweep_algorithm_DECM_U0/ap_CS_fsm_reg[4]/Q
                         net (fo=27, routed)          0.324     1.016    sweep_algorithm_DECM_U0/ap_CS_fsm_pp1_stage1
    SLICE_X50Y66         LUT5 (Prop_lut5_I3_O)        0.045     1.061 r  sweep_algorithm_DECM_U0/currentGroupX_OUT_V_1_reg_842[1]_i_1/O
                         net (fo=1, routed)           0.000     1.061    sweep_algorithm_DECM_U0/currentGroupX_OUT_V_1_reg_842[1]_i_1_n_5
    SLICE_X50Y66         FDRE                                         r  sweep_algorithm_DECM_U0/currentGroupX_OUT_V_1_reg_842_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.812     0.812    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X50Y66         FDRE                                         r  sweep_algorithm_DECM_U0/currentGroupX_OUT_V_1_reg_842_reg[1]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)         0.121     0.928    sweep_algorithm_DECM_U0/currentGroupX_OUT_V_1_reg_842_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y22   sweep_algorithm_DECM_U0/p_Val2_i_reg_810_reg/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y72  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y71  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_28_28/DP/CLK



