module comparador (a, b, aeqb, agtb, altb);

input [3:0] a, b;

output aeqb, agtb, altb;

//Declaração
wire x0, x1, x2, x3;

//Inversores
not N1(b3Inv, b[3]);
not N2(UaInv, Ua);
not N3(Hinv, H);
not N4(Minv, M);
not N5(Linv, L);
not N6(Tinv, T);

//Intermediarias
and I1 (x3, a[3], b[3]);
and I2 (x2, a[2], b[2]);
and I3 (x1, a[1], b[1]);
and I4 (x0, a[0], b[0]);


//saidas

//quando for igual
and S1 (aeq, x3, x2, x1, x0);

wire g0, g1, g2, g3;
//quando a > b

and S2 (g0, a[3], bInv, )

endmodule
