[
    {
        "age": null,
        "album": "",
        "author": "/u/archanox",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-09T13:52:55.034945+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-09T13:32:59+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1pi7id1/researcher_finds_chinese_kvm_has_undocumented/\"> <img src=\"https://external-preview.redd.it/DODeuutk-gpR5Nzzo8IoaQjct4OhqBIctFiQnBLpvbQ.png?width=640&amp;crop=smart&amp;auto=webp&amp;s=3bfebce600820d931bbe55ba50d1b45ccca1a9db\" alt=\"Researcher finds Chinese KVM has undocumented microphone, communicates with China-based servers \u2014 Sipeed's nanoKVM switch has other severe security flaws and allows audio recording, claims researcher\" title=\"Researcher finds Chinese KVM has undocumented microphone, communicates with China-based servers \u2014 Sipeed's nanoKVM switch has other severe security flaws and allows audio recording, claims researcher\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/archanox\"> /u/archanox </a> <br/> <span><a href=\"https://www.tomshardware.com/tech-industry/cyber-security/researcher-finds-undocumented-microphone-and-major-security-flaws-in-sipeed-nanokvm\">[link]</a></",
        "id": 4274916,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pi7id1/researcher_finds_chinese_kvm_has_undocumented",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/DODeuutk-gpR5Nzzo8IoaQjct4OhqBIctFiQnBLpvbQ.png?width=640&crop=smart&auto=webp&s=3bfebce600820d931bbe55ba50d1b45ccca1a9db",
        "title": "Researcher finds Chinese KVM has undocumented microphone, communicates with China-based servers \u2014 Sipeed's nanoKVM switch has other severe security flaws and allows audio recording, claims researcher",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/IngwiePhoenix",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-09T08:42:47.866131+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-09T07:46:09+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I got my SpacemiT MUSE Pi Pro working with the Debian 13 Image - after realizing that Windows was being Windows and I fell for it hook linke and sinker... So - it&#39;s time to run more experiments with RISC-V again, wooho!</p> <p>Basically, I remember reading about ZCC a long time ago, so I grabbed their recent 4.x release and...</p> <p><code> root@newriscboi:~/work# file ZCC-Installer-4.1.7-Linux-CLI ZCC-Installer-4.1.7-Linux-CLI: ELF 64-bit LSB executable, x86-64, version 1 (SYSV), dynamically linked, interpreter /lib64/ld-linux-x86-64.so.2, too large section header offset 470351100 </code></p> <p>...insert wet fart noise.</p> <p>So far I was not able to find any RISC-V native ZCC build, but I might have overlooked it. Do you know if they are a thing? Or even an aarch64 one, by chance?</p> <p>Thanks!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/IngwiePhoenix\"> /u/IngwiePhoenix </a> <br/> <span><a href=\"http",
        "id": 4272873,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pi1o8p/do_people_still_use_zcc_and_is_there_a_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Do people still use ZCC? And is there a RISC-V native build?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/YesterdayOk94",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-09T03:37:26.773459+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-09T02:25:31+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p><a href=\"https://www.youtube.com/watch?v=OkFfTK8S00c\">https://www.youtube.com/watch?v=OkFfTK8S00c</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/YesterdayOk94\"> /u/YesterdayOk94 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1phvuc7/jeffs_latest_review_on_dcroma_riscv_mainboard_ii/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1phvuc7/jeffs_latest_review_on_dcroma_riscv_mainboard_ii/\">[comments]</a></span>",
        "id": 4271613,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1phvuc7/jeffs_latest_review_on_dcroma_riscv_mainboard_ii",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Jeff's latest review on DC-ROMA RISC-V Mainboard II for Framework Laptop 13",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-09T02:35:13.262218+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-09T02:17:25+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>&quot;<strong>Hsinchu, Taiwan \u2013 Dec 8, 2025 \u2013</strong> Andes Technology Corporation (<a href=\"https://finance.yahoo.com/quote/6533.TW?p=6533.TW&amp;ncid=stockrec\">TWSE:6533</a>; <a href=\"https://www.bourse.lu/security/US03420C2089/342557\">SIN: US03420C2089</a>; <a href=\"https://www.bourse.lu/security/US03420C2089/342557\">ISIN: US03420C1099</a>), a leading supplier of RISC-V processor cores and the founding member of RISC-V International announces its final database hand-off for the AX46MPV has been made to the first licensee, enabling it to tape-out at TSMC. Several more AX46MPV customers will follow during Q4, 25 and throughout 2026. The third generation vector core, AX46MPV accelerates the pace of Andes success in the cloud AI compute market in the past five years with up to 70% performance improvements in the compute kernels. \u2026&quot; </p> <p><a href=\"https://www.andestech.com/en/2025/12/09/andes-announces-first-customer-tape-out-delivery-of-the-ax4",
        "id": 4271365,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1phvnze/andes_announces_first_customer_tapeout_delivery",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Andes Announces First Customer Tape-Out Delivery of the AX46MPV for Cloud AI Acceleration",
        "vote": 0
    }
]