$comment
	File created using the following command:
		vcd file computador.msim.vcd -direction
$end
$date
	Sat Sep 25 02:10:43 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module computador_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " DEST [8] $end
$var wire 1 # DEST [7] $end
$var wire 1 $ DEST [6] $end
$var wire 1 % DEST [5] $end
$var wire 1 & DEST [4] $end
$var wire 1 ' DEST [3] $end
$var wire 1 ( DEST [2] $end
$var wire 1 ) DEST [1] $end
$var wire 1 * DEST [0] $end
$var wire 1 + FLAG_JMP [1] $end
$var wire 1 , FLAG_JMP [0] $end
$var wire 1 - KEY [3] $end
$var wire 1 . KEY [2] $end
$var wire 1 / KEY [1] $end
$var wire 1 0 KEY [0] $end
$var wire 1 1 SAIDA [7] $end
$var wire 1 2 SAIDA [6] $end
$var wire 1 3 SAIDA [5] $end
$var wire 1 4 SAIDA [4] $end
$var wire 1 5 SAIDA [3] $end
$var wire 1 6 SAIDA [2] $end
$var wire 1 7 SAIDA [1] $end
$var wire 1 8 SAIDA [0] $end

$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var wire 1 < devoe $end
$var wire 1 = devclrn $end
$var wire 1 > devpor $end
$var wire 1 ? ww_devoe $end
$var wire 1 @ ww_devclrn $end
$var wire 1 A ww_devpor $end
$var wire 1 B ww_CLOCK_50 $end
$var wire 1 C ww_KEY [3] $end
$var wire 1 D ww_KEY [2] $end
$var wire 1 E ww_KEY [1] $end
$var wire 1 F ww_KEY [0] $end
$var wire 1 G ww_SAIDA [7] $end
$var wire 1 H ww_SAIDA [6] $end
$var wire 1 I ww_SAIDA [5] $end
$var wire 1 J ww_SAIDA [4] $end
$var wire 1 K ww_SAIDA [3] $end
$var wire 1 L ww_SAIDA [2] $end
$var wire 1 M ww_SAIDA [1] $end
$var wire 1 N ww_SAIDA [0] $end
$var wire 1 O ww_FLAG_JMP [1] $end
$var wire 1 P ww_FLAG_JMP [0] $end
$var wire 1 Q ww_DEST [8] $end
$var wire 1 R ww_DEST [7] $end
$var wire 1 S ww_DEST [6] $end
$var wire 1 T ww_DEST [5] $end
$var wire 1 U ww_DEST [4] $end
$var wire 1 V ww_DEST [3] $end
$var wire 1 W ww_DEST [2] $end
$var wire 1 X ww_DEST [1] $end
$var wire 1 Y ww_DEST [0] $end
$var wire 1 Z \CLOCK_50~input_o\ $end
$var wire 1 [ \KEY[1]~input_o\ $end
$var wire 1 \ \KEY[2]~input_o\ $end
$var wire 1 ] \KEY[3]~input_o\ $end
$var wire 1 ^ \SAIDA[0]~output_o\ $end
$var wire 1 _ \SAIDA[1]~output_o\ $end
$var wire 1 ` \SAIDA[2]~output_o\ $end
$var wire 1 a \SAIDA[3]~output_o\ $end
$var wire 1 b \SAIDA[4]~output_o\ $end
$var wire 1 c \SAIDA[5]~output_o\ $end
$var wire 1 d \SAIDA[6]~output_o\ $end
$var wire 1 e \SAIDA[7]~output_o\ $end
$var wire 1 f \FLAG_JMP[0]~output_o\ $end
$var wire 1 g \FLAG_JMP[1]~output_o\ $end
$var wire 1 h \DEST[0]~output_o\ $end
$var wire 1 i \DEST[1]~output_o\ $end
$var wire 1 j \DEST[2]~output_o\ $end
$var wire 1 k \DEST[3]~output_o\ $end
$var wire 1 l \DEST[4]~output_o\ $end
$var wire 1 m \DEST[5]~output_o\ $end
$var wire 1 n \DEST[6]~output_o\ $end
$var wire 1 o \DEST[7]~output_o\ $end
$var wire 1 p \DEST[8]~output_o\ $end
$var wire 1 q \KEY[0]~input_o\ $end
$var wire 1 r \INSTR|ROM|memROM~13_combout\ $end
$var wire 1 s \INSTR|ROM|memROM~14_combout\ $end
$var wire 1 t \INSTR|SOMA_CONST|Add0~6\ $end
$var wire 1 u \INSTR|SOMA_CONST|Add0~10\ $end
$var wire 1 v \INSTR|SOMA_CONST|Add0~14\ $end
$var wire 1 w \INSTR|SOMA_CONST|Add0~17_sumout\ $end
$var wire 1 x \INSTR|ROM|memROM~5_combout\ $end
$var wire 1 y \INSTR|ROM|memROM~6_combout\ $end
$var wire 1 z \DECODER|sinais_controle~1_combout\ $end
$var wire 1 { \INSTR|MUX2|MUX_OUT[3]~4_combout\ $end
$var wire 1 | \INSTR|ROM|memROM~11_combout\ $end
$var wire 1 } \INSTR|ROM|memROM~12_combout\ $end
$var wire 1 ~ \INSTR|SOMA_CONST|Add0~13_sumout\ $end
$var wire 1 !! \INSTR|MUX2|MUX_OUT[2]~3_combout\ $end
$var wire 1 "! \INSTR|ROM|memROM~9_combout\ $end
$var wire 1 #! \INSTR|ROM|memROM~10_combout\ $end
$var wire 1 $! \INSTR|SOMA_CONST|Add0~9_sumout\ $end
$var wire 1 %! \INSTR|MUX2|MUX_OUT[1]~2_combout\ $end
$var wire 1 &! \INSTR|ROM|memROM~3_combout\ $end
$var wire 1 '! \INSTR|SOMA_CONST|Add0~18\ $end
$var wire 1 (! \INSTR|SOMA_CONST|Add0~33_sumout\ $end
$var wire 1 )! \INSTR|MUX2|MUX_OUT[4]~8_combout\ $end
$var wire 1 *! \INSTR|SOMA_CONST|Add0~34\ $end
$var wire 1 +! \INSTR|SOMA_CONST|Add0~29_sumout\ $end
$var wire 1 ,! \INSTR|MUX2|MUX_OUT[5]~7_combout\ $end
$var wire 1 -! \INSTR|SOMA_CONST|Add0~30\ $end
$var wire 1 .! \INSTR|SOMA_CONST|Add0~25_sumout\ $end
$var wire 1 /! \INSTR|MUX2|MUX_OUT[6]~6_combout\ $end
$var wire 1 0! \INSTR|ROM|memROM~4_combout\ $end
$var wire 1 1! \LOG_DESVIO|Equal5~0_combout\ $end
$var wire 1 2! \INSTR|SOMA_CONST|Add0~26\ $end
$var wire 1 3! \INSTR|SOMA_CONST|Add0~21_sumout\ $end
$var wire 1 4! \INSTR|MUX2|MUX_OUT[7]~5_combout\ $end
$var wire 1 5! \INSTR|ROM|memROM~1_combout\ $end
$var wire 1 6! \INSTR|ROM|memROM~2_combout\ $end
$var wire 1 7! \MUX1|saida_MUX[7]~1_combout\ $end
$var wire 1 8! \MUX1|saida_MUX[7]~0_combout\ $end
$var wire 1 9! \DECODER|OP_ULA[1]~0_combout\ $end
$var wire 1 :! \ULA1|saida[4]~4_combout\ $end
$var wire 1 ;! \DECODER|HAB_A~0_combout\ $end
$var wire 1 <! \INSTR|ROM|memROM~15_combout\ $end
$var wire 1 =! \MDADOS|process_0~0_combout\ $end
$var wire 1 >! \MDADOS|ram~161_combout\ $end
$var wire 1 ?! \MDADOS|ram~162_combout\ $end
$var wire 1 @! \MDADOS|ram~21_q\ $end
$var wire 1 A! \MDADOS|ram~153_combout\ $end
$var wire 1 B! \MDADOS|ram~154_combout\ $end
$var wire 1 C! \INSTR|ROM|memROM~19_combout\ $end
$var wire 1 D! \INSTR|ROM|memROM~18_combout\ $end
$var wire 1 E! \MDADOS|ram~17_q\ $end
$var wire 1 F! \MDADOS|ram~145_combout\ $end
$var wire 1 G! \MDADOS|ram~146_combout\ $end
$var wire 1 H! \INSTR|ROM|memROM~7_combout\ $end
$var wire 1 I! \INSTR|ROM|memROM~17_combout\ $end
$var wire 1 J! \ULA1|Add1~34_cout\ $end
$var wire 1 K! \ULA1|Add1~2\ $end
$var wire 1 L! \ULA1|Add1~5_sumout\ $end
$var wire 1 M! \ULA1|saida[1]~1_combout\ $end
$var wire 1 N! \MDADOS|ram~18_q\ $end
$var wire 1 O! \MDADOS|ram~147_combout\ $end
$var wire 1 P! \MDADOS|ram~148_combout\ $end
$var wire 1 Q! \ULA1|Add1~6\ $end
$var wire 1 R! \ULA1|Add1~9_sumout\ $end
$var wire 1 S! \ULA1|saida[2]~2_combout\ $end
$var wire 1 T! \MDADOS|ram~19_q\ $end
$var wire 1 U! \MDADOS|ram~149_combout\ $end
$var wire 1 V! \MDADOS|ram~150_combout\ $end
$var wire 1 W! \ULA1|Add1~10\ $end
$var wire 1 X! \ULA1|Add1~13_sumout\ $end
$var wire 1 Y! \ULA1|saida[3]~3_combout\ $end
$var wire 1 Z! \MDADOS|ram~20_q\ $end
$var wire 1 [! \MDADOS|ram~151_combout\ $end
$var wire 1 \! \MDADOS|ram~152_combout\ $end
$var wire 1 ]! \ULA1|Add1~14\ $end
$var wire 1 ^! \ULA1|Add1~17_sumout\ $end
$var wire 1 _! \INSTR|ROM|memROM~20_combout\ $end
$var wire 1 `! \ULA1|saida[5]~5_combout\ $end
$var wire 1 a! \MDADOS|ram~22_q\ $end
$var wire 1 b! \MDADOS|ram~155_combout\ $end
$var wire 1 c! \MDADOS|ram~156_combout\ $end
$var wire 1 d! \ULA1|Add1~18\ $end
$var wire 1 e! \ULA1|Add1~21_sumout\ $end
$var wire 1 f! \ULA1|saida[6]~6_combout\ $end
$var wire 1 g! \MDADOS|ram~23_q\ $end
$var wire 1 h! \MDADOS|ram~157_combout\ $end
$var wire 1 i! \MDADOS|ram~158_combout\ $end
$var wire 1 j! \ULA1|Add1~22\ $end
$var wire 1 k! \ULA1|Add1~25_sumout\ $end
$var wire 1 l! \ULA1|saida[7]~7_combout\ $end
$var wire 1 m! \MDADOS|ram~24_q\ $end
$var wire 1 n! \MDADOS|ram~159_combout\ $end
$var wire 1 o! \MDADOS|ram~160_combout\ $end
$var wire 1 p! \ULA1|Add1~26\ $end
$var wire 1 q! \ULA1|Add1~29_sumout\ $end
$var wire 1 r! \DECODER|sinais_controle~0_combout\ $end
$var wire 1 s! \FLAG|DOUT~0_combout\ $end
$var wire 1 t! \ULA1|Add1~1_sumout\ $end
$var wire 1 u! \FLAG|DOUT~1_combout\ $end
$var wire 1 v! \FLAG|DOUT~2_combout\ $end
$var wire 1 w! \FLAG|DOUT~q\ $end
$var wire 1 x! \LOG_DESVIO|DESV_JUMP~0_combout\ $end
$var wire 1 y! \INSTR|PC|DOUT[2]~0_combout\ $end
$var wire 1 z! \INSTR|SOMA_CONST|Add0~5_sumout\ $end
$var wire 1 {! \INSTR|MUX2|MUX_OUT[0]~1_combout\ $end
$var wire 1 |! \INSTR|ROM|memROM~0_combout\ $end
$var wire 1 }! \LOG_DESVIO|DESV_JUMP~1_combout\ $end
$var wire 1 ~! \INSTR|ROM|memROM~16_combout\ $end
$var wire 1 !" \INSTR|SOMA_CONST|Add0~22\ $end
$var wire 1 "" \INSTR|SOMA_CONST|Add0~1_sumout\ $end
$var wire 1 #" \INSTR|MUX2|MUX_OUT[8]~0_combout\ $end
$var wire 1 $" \INSTR|ROM|memROM~8_combout\ $end
$var wire 1 %" \ULA1|saida[0]~0_combout\ $end
$var wire 1 &" \REG_A|DOUT\ [7] $end
$var wire 1 '" \REG_A|DOUT\ [6] $end
$var wire 1 (" \REG_A|DOUT\ [5] $end
$var wire 1 )" \REG_A|DOUT\ [4] $end
$var wire 1 *" \REG_A|DOUT\ [3] $end
$var wire 1 +" \REG_A|DOUT\ [2] $end
$var wire 1 ," \REG_A|DOUT\ [1] $end
$var wire 1 -" \REG_A|DOUT\ [0] $end
$var wire 1 ." \INSTR|END_RETORNO|DOUT\ [8] $end
$var wire 1 /" \INSTR|END_RETORNO|DOUT\ [7] $end
$var wire 1 0" \INSTR|END_RETORNO|DOUT\ [6] $end
$var wire 1 1" \INSTR|END_RETORNO|DOUT\ [5] $end
$var wire 1 2" \INSTR|END_RETORNO|DOUT\ [4] $end
$var wire 1 3" \INSTR|END_RETORNO|DOUT\ [3] $end
$var wire 1 4" \INSTR|END_RETORNO|DOUT\ [2] $end
$var wire 1 5" \INSTR|END_RETORNO|DOUT\ [1] $end
$var wire 1 6" \INSTR|END_RETORNO|DOUT\ [0] $end
$var wire 1 7" \INSTR|PC|DOUT\ [8] $end
$var wire 1 8" \INSTR|PC|DOUT\ [7] $end
$var wire 1 9" \INSTR|PC|DOUT\ [6] $end
$var wire 1 :" \INSTR|PC|DOUT\ [5] $end
$var wire 1 ;" \INSTR|PC|DOUT\ [4] $end
$var wire 1 <" \INSTR|PC|DOUT\ [3] $end
$var wire 1 =" \INSTR|PC|DOUT\ [2] $end
$var wire 1 >" \INSTR|PC|DOUT\ [1] $end
$var wire 1 ?" \INSTR|PC|DOUT\ [0] $end
$var wire 1 @" \INSTR|ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 A" \INSTR|ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 B" \INSTR|ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 C" \INSTR|ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 D" \INSTR|ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 E" \INSTR|ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 F" \INSTR|ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 G" \INSTR|ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 H" \LOG_DESVIO|ALT_INV_DESV_JUMP~1_combout\ $end
$var wire 1 I" \LOG_DESVIO|ALT_INV_DESV_JUMP~0_combout\ $end
$var wire 1 J" \FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 K" \INSTR|ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 L" \INSTR|ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 M" \INSTR|ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 N" \INSTR|ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 O" \INSTR|ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 P" \INSTR|ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 Q" \INSTR|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 R" \INSTR|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 S" \INSTR|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 T" \INSTR|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 U" \INSTR|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 V" \INSTR|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 W" \INSTR|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 X" \INSTR|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 Y" \INSTR|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 Z" \INSTR|ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 [" \INSTR|SOMA_CONST|ALT_INV_Add0~33_sumout\ $end
$var wire 1 \" \INSTR|SOMA_CONST|ALT_INV_Add0~29_sumout\ $end
$var wire 1 ]" \INSTR|SOMA_CONST|ALT_INV_Add0~25_sumout\ $end
$var wire 1 ^" \INSTR|SOMA_CONST|ALT_INV_Add0~21_sumout\ $end
$var wire 1 _" \INSTR|SOMA_CONST|ALT_INV_Add0~17_sumout\ $end
$var wire 1 `" \INSTR|SOMA_CONST|ALT_INV_Add0~13_sumout\ $end
$var wire 1 a" \INSTR|SOMA_CONST|ALT_INV_Add0~9_sumout\ $end
$var wire 1 b" \INSTR|SOMA_CONST|ALT_INV_Add0~5_sumout\ $end
$var wire 1 c" \INSTR|SOMA_CONST|ALT_INV_Add0~1_sumout\ $end
$var wire 1 d" \ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 e" \ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 f" \ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 g" \ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 h" \ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 i" \ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 j" \ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 k" \ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 l" \REG_A|ALT_INV_DOUT\ [7] $end
$var wire 1 m" \REG_A|ALT_INV_DOUT\ [6] $end
$var wire 1 n" \REG_A|ALT_INV_DOUT\ [5] $end
$var wire 1 o" \REG_A|ALT_INV_DOUT\ [4] $end
$var wire 1 p" \REG_A|ALT_INV_DOUT\ [3] $end
$var wire 1 q" \REG_A|ALT_INV_DOUT\ [2] $end
$var wire 1 r" \REG_A|ALT_INV_DOUT\ [1] $end
$var wire 1 s" \REG_A|ALT_INV_DOUT\ [0] $end
$var wire 1 t" \INSTR|ROM|ALT_INV_memROM~20_combout\ $end
$var wire 1 u" \MUX1|ALT_INV_saida_MUX[7]~1_combout\ $end
$var wire 1 v" \INSTR|ROM|ALT_INV_memROM~19_combout\ $end
$var wire 1 w" \INSTR|ROM|ALT_INV_memROM~18_combout\ $end
$var wire 1 x" \MDADOS|ALT_INV_ram~161_combout\ $end
$var wire 1 y" \MDADOS|ALT_INV_process_0~0_combout\ $end
$var wire 1 z" \INSTR|ROM|ALT_INV_memROM~17_combout\ $end
$var wire 1 {" \FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 |" \FLAG|ALT_INV_DOUT~0_combout\ $end
$var wire 1 }" \DECODER|ALT_INV_sinais_controle~0_combout\ $end
$var wire 1 ~" \INSTR|END_RETORNO|ALT_INV_DOUT\ [8] $end
$var wire 1 !# \INSTR|END_RETORNO|ALT_INV_DOUT\ [7] $end
$var wire 1 "# \INSTR|END_RETORNO|ALT_INV_DOUT\ [6] $end
$var wire 1 ## \INSTR|END_RETORNO|ALT_INV_DOUT\ [5] $end
$var wire 1 $# \INSTR|END_RETORNO|ALT_INV_DOUT\ [4] $end
$var wire 1 %# \INSTR|END_RETORNO|ALT_INV_DOUT\ [3] $end
$var wire 1 &# \INSTR|END_RETORNO|ALT_INV_DOUT\ [2] $end
$var wire 1 '# \INSTR|END_RETORNO|ALT_INV_DOUT\ [1] $end
$var wire 1 (# \INSTR|END_RETORNO|ALT_INV_DOUT\ [0] $end
$var wire 1 )# \INSTR|PC|ALT_INV_DOUT[2]~0_combout\ $end
$var wire 1 *# \LOG_DESVIO|ALT_INV_Equal5~0_combout\ $end
$var wire 1 +# \MDADOS|ALT_INV_ram~160_combout\ $end
$var wire 1 ,# \MDADOS|ALT_INV_ram~159_combout\ $end
$var wire 1 -# \MDADOS|ALT_INV_ram~24_q\ $end
$var wire 1 .# \MDADOS|ALT_INV_ram~158_combout\ $end
$var wire 1 /# \MDADOS|ALT_INV_ram~157_combout\ $end
$var wire 1 0# \MDADOS|ALT_INV_ram~23_q\ $end
$var wire 1 1# \MDADOS|ALT_INV_ram~156_combout\ $end
$var wire 1 2# \MDADOS|ALT_INV_ram~155_combout\ $end
$var wire 1 3# \MDADOS|ALT_INV_ram~22_q\ $end
$var wire 1 4# \MDADOS|ALT_INV_ram~154_combout\ $end
$var wire 1 5# \MDADOS|ALT_INV_ram~153_combout\ $end
$var wire 1 6# \MDADOS|ALT_INV_ram~21_q\ $end
$var wire 1 7# \MDADOS|ALT_INV_ram~152_combout\ $end
$var wire 1 8# \MDADOS|ALT_INV_ram~151_combout\ $end
$var wire 1 9# \MDADOS|ALT_INV_ram~20_q\ $end
$var wire 1 :# \MDADOS|ALT_INV_ram~150_combout\ $end
$var wire 1 ;# \MDADOS|ALT_INV_ram~149_combout\ $end
$var wire 1 <# \MDADOS|ALT_INV_ram~19_q\ $end
$var wire 1 =# \MDADOS|ALT_INV_ram~148_combout\ $end
$var wire 1 ># \MDADOS|ALT_INV_ram~147_combout\ $end
$var wire 1 ?# \MDADOS|ALT_INV_ram~18_q\ $end
$var wire 1 @# \DECODER|ALT_INV_OP_ULA[1]~0_combout\ $end
$var wire 1 A# \MDADOS|ALT_INV_ram~146_combout\ $end
$var wire 1 B# \MDADOS|ALT_INV_ram~145_combout\ $end
$var wire 1 C# \MDADOS|ALT_INV_ram~17_q\ $end
$var wire 1 D# \MUX1|ALT_INV_saida_MUX[7]~0_combout\ $end
$var wire 1 E# \INSTR|ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 F# \INSTR|ROM|ALT_INV_memROM~15_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
09
1:
x;
1<
1=
1>
1?
1@
1A
xB
xZ
x[
x\
x]
0^
0_
0`
0a
0b
0c
0d
0e
1f
0g
0h
1i
1j
1k
0l
0m
0n
0o
0p
0q
1r
0s
0t
0u
0v
0w
1x
0y
1z
1{
1|
0}
0~
1!!
1"!
0#!
0$!
1%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
10!
11!
02!
03!
04!
15!
06!
17!
18!
09!
0:!
0;!
0<!
0=!
1>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
1J!
1K!
0L!
0M!
0N!
0O!
0P!
1Q!
0R!
0S!
0T!
0U!
0V!
1W!
0X!
0Y!
0Z!
0[!
0\!
1]!
0^!
0_!
0`!
0a!
0b!
0c!
1d!
0e!
0f!
0g!
0h!
0i!
1j!
0k!
0l!
0m!
0n!
0o!
1p!
0q!
1r!
0s!
0t!
0u!
0v!
0w!
1x!
1y!
1z!
0{!
1|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
1@"
0A"
1B"
0C"
1D"
0E"
1F"
1G"
1H"
0I"
1J"
1K"
0L"
0M"
1N"
1O"
0P"
0Z"
1["
1\"
1]"
1^"
1_"
1`"
1a"
0b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1t"
0u"
1v"
1w"
0x"
1y"
1z"
1{"
1|"
0}"
0)#
0*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
0D#
1E#
1F#
x-
x.
x/
00
xC
xD
xE
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
1P
0Q
0R
0S
0T
0U
1V
1W
1X
0Y
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
1Q"
1R"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
0"
0#
0$
0%
0&
1'
1(
1)
0*
0+
1,
01
02
03
04
05
06
07
08
$end
#25000
10
1F
1q
1<"
1="
1>"
16"
0(#
0X"
0W"
0V"
1w
1~
0r
1$!
0x
0|
0"!
0|!
1Z"
1E"
1C"
1L"
0a"
1A"
0`"
0_"
1s
01!
19!
1;!
0r!
0x!
1}
1C!
1#!
0>!
1D!
0z
16!
1_!
0t"
0O"
0w"
1x"
0D"
0v"
0B"
1I"
1}"
0@#
1*#
0@"
0{
0y!
0!!
0%!
09!
0;!
1@#
1)#
0f
0k
0j
0i
1{
1!!
1%!
1{!
0P
0V
0W
0X
0,
0)
0(
0'
#50000
00
0F
0q
#75000
10
1F
1q
1?"
0Y"
0z!
1t
1x
1y
0K"
0L"
1b"
0$!
1u
0{!
11!
1}!
1a"
0~
1v
0H"
0*#
0%!
1`"
0{
0!!
1{!
0w
1'!
1_"
1g
1(!
0["
1O
1+
#100000
00
0F
0q
#125000
10
1F
1q
0<"
0="
0>"
1X"
1W"
1V"
1w
0'!
1~
0v
1$!
0u
0x
1|
1&!
1H!
0G"
0N"
0C"
1L"
0a"
0`"
0_"
0~
0w
0(!
0}
1>!
0C!
1x!
0}!
1I!
1$"
1["
1_"
1`"
0F"
0z"
1H"
0I"
1v"
0x"
1B"
1y!
1%!
0{!
0)#
1h
0g
1f
1j
1!!
0%!
1{!
1Y
0O
1P
1W
1*
1,
0+
1(
#150000
00
0F
0q
#175000
10
1F
1q
1="
0W"
1~
0y
1K"
0`"
01!
07!
08!
19!
1;!
0x!
1I"
0@#
1D#
1u"
1*#
1t!
0K!
1R!
0W!
1S!
1%"
0y!
1)#
0i"
0k"
0f
1X!
0]!
1L!
0Q!
1%!
0{!
0j"
0h"
0P
0R!
1^!
0d!
0,
0g"
1i"
1e!
0j!
0f"
1k!
0p!
0e"
1q!
0d"
#200000
00
0F
0q
#225000
10
1F
1q
1>"
1+"
0?"
1-"
0s"
1Y"
0q"
0X"
0$!
1u
1R!
1z!
0t
0|
1<!
0H!
1|!
0t!
1K!
1k"
0Z"
1G"
0F#
1C"
0b"
0i"
1a"
1^
1`
0L!
1Q!
1$!
0u
0~
1v
0%!
1{!
1}
0>!
1C!
1=!
1~!
0I!
0$"
06!
18!
0_!
1`"
0a"
1j"
1N
1L
1w
1~
0v
0R!
1W!
1t"
0D#
1O"
1F"
1z"
0E#
0y"
0v"
1x"
0B"
18
16
1%!
0!!
1i"
0`"
0_"
09!
0;!
1?!
1t!
1R!
0S!
0%"
0X!
1]!
0w
1{
1!!
1_"
1h"
0i"
0k"
1@#
0h
1p
0^!
1d!
0j
1:!
1`!
1f!
1l!
1%"
1S!
0{
1g"
0Y
1Q
0e!
1j!
0W
0*
1"
0:!
1f"
0(
0k!
1p!
0`!
1e"
0q!
0f!
1d"
0l!
#250000
00
0F
0q
#275000
10
1F
1q
1E!
1T!
1?"
0Y"
0<#
0C#
1F!
1U!
0z!
1t
1x
0&!
0|!
1Z"
1N"
0L"
1b"
0;#
0B#
0$!
1u
1G!
1V!
0{!
11!
17!
0=!
1r!
1x!
16!
1_!
1a"
0~
1v
0t"
0O"
0I"
0}"
1y"
0u"
0*#
0:#
0A#
0%!
1`"
0t!
0R!
1y!
01!
0?!
0x!
1w
0!!
0_"
1I"
1*#
0)#
1i"
1k"
1f
0%"
0S!
1u!
1#"
0y!
1P
1)#
0{"
1,
0f
1v!
1{
0#"
0P
0,
#300000
00
0F
0q
#325000
10
1F
1q
1<"
0="
0>"
1w!
0?"
1Y"
0J"
1X"
1W"
0V"
0w
1'!
1~
0v
1$!
0u
1z!
0t
0x
1y
1"!
1&!
0<!
1F#
0N"
0E"
0K"
1L"
0b"
0a"
0`"
1_"
0$!
0~
1w
0'!
1(!
0{
1!!
1%!
1{!
0#!
1>!
0D!
11!
0r!
1x!
0~!
0["
0_"
1`"
1a"
0(!
1E#
0I"
1}"
0*#
1w"
0x"
1D"
0%!
0!!
1{
1)!
1["
0F!
0U!
1s!
0u!
0)!
1y!
0)#
1{"
0|"
1;#
1B#
0p
1f
1i
0G!
0V!
0{
1%!
0{!
0Q
1P
1:#
1A#
1X
0"
1,
1)
1t!
1R!
0i"
0k"
1%"
1S!
#350000
00
0F
0q
#375000
10
1F
1q
0<"
1>"
0X"
1V"
0w
1r
1$!
0"!
1H!
1|!
0Z"
0G"
1E"
0a"
0A"
1_"
0s
1#!
0>!
1D!
1I!
1$"
06!
0_!
1t"
1O"
0F"
0z"
0w"
1x"
0D"
1@"
1{
0%!
1{!
1h
1k
0i
1Y
1V
0X
1*
0)
1'
#400000
00
0F
0q
#425000
10
1F
1q
1<"
0>"
1?"
0Y"
1X"
0V"
1w
0$!
0r
0z!
1t
0y
0&!
0H!
0|!
1Z"
1G"
1N"
1K"
1b"
1A"
1a"
0_"
1$!
1s
01!
19!
1;!
0x!
0I!
0$"
16!
1_!
0a"
0t"
0O"
1F"
1z"
1I"
0@#
1*#
0@"
0{
0S!
0y!
1F!
1U!
0{!
0%"
09!
0;!
1@#
0;#
0B#
1)#
0h
0f
0k
1{
1%!
1G!
1V!
1S!
1%"
0Y
0P
0:#
0A#
0V
0*
0,
0'
0t!
0R!
1i"
1k"
0%"
0S!
#450000
00
0F
0q
#475000
10
1F
1q
1>"
0?"
1Y"
0X"
0$!
1u
1z!
0t
1|
1&!
0N"
0C"
0b"
1a"
1$!
0u
1~
0%!
1{!
0}
1>!
0C!
07!
08!
19!
1;!
0`"
0a"
0~
0@#
1D#
1u"
1v"
0x"
1B"
1%!
1!!
1`"
0G!
0V!
1t!
1S!
0!!
0k"
1:#
1A#
1j
1W
1(
#500000
00
0F
0q
#525000
10
1F
1q
1?"
0-"
1s"
0Y"
0z!
1t
1x
0|
0&!
1<!
0t!
1k"
0F#
1N"
1C"
0L"
1b"
0^
0$!
1u
0{!
1}
0>!
1C!
17!
18!
09!
0;!
1r!
1~!
1a"
0N
1~
0E#
0}"
1@#
0D#
0u"
0v"
1x"
0B"
08
0%!
0`"
1G!
1V!
1R!
0S!
0s!
1u!
1!!
0{"
1|"
0i"
0:#
0A#
1p
0j
1t!
0K!
0R!
1S!
0u!
1Q
1{"
1i"
0k"
0W
1"
1L!
0Q!
0(
1%"
0S!
0v!
0j"
1R!
0W!
1M!
0i"
1X!
0]!
1S!
0h"
1^!
0d!
1Y!
0g"
1e!
0j!
1:!
0f"
1k!
0p!
1`!
0e"
1q!
1f!
0d"
1l!
#550000
00
0F
0q
#575000
10
1F
1q
1="
0>"
0w!
0?"
1Y"
1J"
1X"
0W"
0~
1v
1$!
0u
1z!
0t
0x
1y
1"!
1&!
0<!
1H!
1|!
0Z"
0G"
1F#
0N"
0E"
0K"
1L"
0b"
0a"
1`"
0$!
1~
0v
0w
1'!
0!!
1%!
1{!
0#!
1>!
0D!
11!
0r!
1x!
0~!
1I!
1$"
06!
0_!
1_"
0`"
1a"
1(!
1w
0'!
1t"
1O"
0F"
0z"
1E#
0I"
1}"
0*#
1w"
0x"
1D"
0%!
1!!
0{
0_"
0["
1y!
0F!
0U!
0x!
0(!
1{
1["
1I"
1;#
1B#
0)#
1h
0p
1f
1i
0{
0!!
1%!
0G!
0V!
0y!
1Y
0Q
1P
1)#
1:#
1A#
1X
1*
0"
1,
0f
1)
0t!
1K!
0R!
1W!
1{
1!!
0%!
0P
1i"
1k"
0,
0X!
1]!
0L!
1Q!
0%"
0S!
1j"
1h"
1R!
0^!
1d!
0Y!
0M!
1g"
0i"
0e!
1j!
1S!
0:!
1f"
0k!
1p!
0`!
1e"
0q!
0f!
1d"
0l!
#600000
00
0F
0q
#625000
10
1F
1q
1?"
0Y"
1r
0z!
1t
1|
0"!
0|!
1Z"
1E"
0C"
1b"
0A"
1$!
0s
0{!
0}
0C!
1#!
1D!
16!
1_!
0a"
0t"
0O"
0w"
0D"
1v"
1B"
1@"
1%!
1x!
0I"
1k
1j
0i
1y!
0)#
1V
1W
0X
1f
0)
1(
1'
0%!
1{!
1P
1,
#650000
00
0F
0q
#675000
10
1F
1q
#700000
00
0F
0q
#725000
10
1F
1q
#750000
00
0F
0q
#775000
10
1F
1q
#800000
00
0F
0q
#825000
10
1F
1q
#850000
00
0F
0q
#875000
10
1F
1q
#900000
00
0F
0q
#925000
10
1F
1q
#950000
00
0F
0q
#975000
10
1F
1q
#1000000
