<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-mmp › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/arch/arm/mach-mmp/irq.c</span>
<span class="cm"> *</span>
<span class="cm"> *  Generic IRQ handling, GPIO IRQ demultiplexing, etc.</span>
<span class="cm"> *  Copyright (C) 2008 - 2012 Marvell Technology Group Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> *  Author:	Bin Yang &lt;bin.yang@marvell.com&gt;</span>
<span class="cm"> *              Haojian Zhuang &lt;haojian.zhuang@gmail.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> *  published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/irqdomain.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/of_address.h&gt;</span>
<span class="cp">#include &lt;linux/of_irq.h&gt;</span>

<span class="cp">#include &lt;mach/irqs.h&gt;</span>

<span class="cp">#ifdef CONFIG_CPU_MMP2</span>
<span class="cp">#include &lt;mach/pm-mmp2.h&gt;</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_CPU_PXA910</span>
<span class="cp">#include &lt;mach/pm-pxa910.h&gt;</span>
<span class="cp">#endif</span>

<span class="cp">#include &quot;common.h&quot;</span>

<span class="cp">#define MAX_ICU_NR		16</span>

<span class="k">struct</span> <span class="n">icu_chip_data</span> <span class="p">{</span>
	<span class="kt">int</span>			<span class="n">nr_irqs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">virq_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">cascade_irq</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">reg_status</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">reg_mask</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">conf_enable</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">conf_disable</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">conf_mask</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">clr_mfp_irq_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">clr_mfp_hwirq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_domain</span>	<span class="o">*</span><span class="n">domain</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mmp_intc_conf</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">conf_enable</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">conf_disable</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">conf_mask</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmp_icu_base</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">icu_chip_data</span> <span class="n">icu_data</span><span class="p">[</span><span class="n">MAX_ICU_NR</span><span class="p">];</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">max_icu_nr</span><span class="p">;</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">mmp2_clear_pmic_int</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">icu_mask_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">domain</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">domain</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">icu_chip_data</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">icu_chip_data</span> <span class="o">*</span><span class="p">)</span><span class="n">domain</span><span class="o">-&gt;</span><span class="n">host_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">hwirq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">hwirq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">virq_base</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">hwirq</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>
		<span class="n">r</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">conf_mask</span><span class="p">;</span>
		<span class="n">r</span> <span class="o">|=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">conf_disable</span><span class="p">;</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">hwirq</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_CPU_MMP2</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">virq_base</span> <span class="o">==</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">clr_mfp_irq_base</span><span class="p">)</span>
			<span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">hwirq</span> <span class="o">==</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">clr_mfp_hwirq</span><span class="p">))</span>
			<span class="n">mmp2_clear_pmic_int</span><span class="p">();</span>
<span class="cp">#endif</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">reg_mask</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">hwirq</span><span class="p">);</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">reg_mask</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">icu_mask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">domain</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">domain</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">icu_chip_data</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">icu_chip_data</span> <span class="o">*</span><span class="p">)</span><span class="n">domain</span><span class="o">-&gt;</span><span class="n">host_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">hwirq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">hwirq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">virq_base</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">hwirq</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>
		<span class="n">r</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">conf_mask</span><span class="p">;</span>
		<span class="n">r</span> <span class="o">|=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">conf_disable</span><span class="p">;</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">hwirq</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">reg_mask</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">hwirq</span><span class="p">);</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">reg_mask</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">icu_unmask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">domain</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">domain</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">icu_chip_data</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">icu_chip_data</span> <span class="o">*</span><span class="p">)</span><span class="n">domain</span><span class="o">-&gt;</span><span class="n">host_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">hwirq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">hwirq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">virq_base</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">hwirq</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>
		<span class="n">r</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">conf_mask</span><span class="p">;</span>
		<span class="n">r</span> <span class="o">|=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">conf_enable</span><span class="p">;</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">hwirq</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">reg_mask</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">hwirq</span><span class="p">);</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">reg_mask</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">icu_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;icu_irq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">icu_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">icu_mask_ack_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">icu_unmask_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">icu_mux_irq_demux</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">domain</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">icu_chip_data</span> <span class="o">*</span><span class="n">data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">,</span> <span class="n">status</span><span class="p">,</span> <span class="n">n</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">max_icu_nr</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="n">icu_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cascade_irq</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">domain</span> <span class="o">=</span> <span class="n">icu_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">domain</span><span class="p">;</span>
			<span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">icu_chip_data</span> <span class="o">*</span><span class="p">)</span><span class="n">domain</span><span class="o">-&gt;</span><span class="n">host_data</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="n">max_icu_nr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Spurious irq %d in MMP INTC</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">reg_mask</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">reg_status</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">n</span> <span class="o">=</span> <span class="n">find_first_bit</span><span class="p">(</span><span class="o">&amp;</span><span class="n">status</span><span class="p">,</span> <span class="n">BITS_PER_LONG</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">n</span> <span class="o">&lt;</span> <span class="n">BITS_PER_LONG</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">icu_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">virq_base</span> <span class="o">+</span> <span class="n">n</span><span class="p">);</span>
			<span class="n">n</span> <span class="o">=</span> <span class="n">find_next_bit</span><span class="p">(</span><span class="o">&amp;</span><span class="n">status</span><span class="p">,</span> <span class="n">BITS_PER_LONG</span><span class="p">,</span> <span class="n">n</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mmp_irq_domain_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span>
			      <span class="n">irq_hw_number_t</span> <span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">icu_irq_chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mmp_irq_domain_xlate</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span>
				<span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="n">intspec</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intsize</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">out_hwirq</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">out_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="n">out_hwirq</span> <span class="o">=</span> <span class="n">intspec</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">irq_domain_ops</span> <span class="n">mmp_irq_domain_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">map</span>		<span class="o">=</span> <span class="n">mmp_irq_domain_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">xlate</span>		<span class="o">=</span> <span class="n">mmp_irq_domain_xlate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">mmp_intc_conf</span> <span class="n">mmp_conf</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">conf_enable</span>	<span class="o">=</span> <span class="mh">0x51</span><span class="p">,</span>
	<span class="p">.</span><span class="n">conf_disable</span>	<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">conf_mask</span>	<span class="o">=</span> <span class="mh">0x7f</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">mmp_intc_conf</span> <span class="n">mmp2_conf</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">conf_enable</span>	<span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
	<span class="p">.</span><span class="n">conf_disable</span>	<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">conf_mask</span>	<span class="o">=</span> <span class="mh">0x7f</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* MMP (ARMv5) */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">icu_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">max_icu_nr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">mmp_icu_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="mh">0xd4282000</span><span class="p">,</span> <span class="mh">0x1000</span><span class="p">);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">conf_enable</span> <span class="o">=</span> <span class="n">mmp_conf</span><span class="p">.</span><span class="n">conf_enable</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">conf_disable</span> <span class="o">=</span> <span class="n">mmp_conf</span><span class="p">.</span><span class="n">conf_disable</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">conf_mask</span> <span class="o">=</span> <span class="n">mmp_conf</span><span class="p">.</span><span class="n">conf_mask</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">nr_irqs</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">virq_base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">domain</span> <span class="o">=</span> <span class="n">irq_domain_add_legacy</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">irq_domain_simple_ops</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">;</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">icu_mask_irq</span><span class="p">(</span><span class="n">irq_get_irq_data</span><span class="p">(</span><span class="n">irq</span><span class="p">));</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">icu_irq_chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
		<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">irq_set_default_host</span><span class="p">(</span><span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">domain</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_CPU_PXA910</span>
	<span class="n">icu_irq_chip</span><span class="p">.</span><span class="n">irq_set_wake</span> <span class="o">=</span> <span class="n">pxa910_set_wake</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/* MMP2 (ARMv7) */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mmp2_init_icu</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">max_icu_nr</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">mmp_icu_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="mh">0xd4282000</span><span class="p">,</span> <span class="mh">0x1000</span><span class="p">);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">conf_enable</span> <span class="o">=</span> <span class="n">mmp2_conf</span><span class="p">.</span><span class="n">conf_enable</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">conf_disable</span> <span class="o">=</span> <span class="n">mmp2_conf</span><span class="p">.</span><span class="n">conf_disable</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">conf_mask</span> <span class="o">=</span> <span class="n">mmp2_conf</span><span class="p">.</span><span class="n">conf_mask</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">nr_irqs</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">virq_base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">domain</span> <span class="o">=</span> <span class="n">irq_domain_add_legacy</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">irq_domain_simple_ops</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">reg_status</span> <span class="o">=</span> <span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="mh">0x150</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">reg_mask</span> <span class="o">=</span> <span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="mh">0x168</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">clr_mfp_irq_base</span> <span class="o">=</span> <span class="n">IRQ_MMP2_PMIC_BASE</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">clr_mfp_hwirq</span> <span class="o">=</span> <span class="n">IRQ_MMP2_PMIC</span> <span class="o">-</span> <span class="n">IRQ_MMP2_PMIC_BASE</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">nr_irqs</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">cascade_irq</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">virq_base</span> <span class="o">=</span> <span class="n">IRQ_MMP2_PMIC_BASE</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">domain</span> <span class="o">=</span> <span class="n">irq_domain_add_legacy</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">icu_data</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">nr_irqs</span><span class="p">,</span>
						   <span class="n">icu_data</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">virq_base</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">irq_domain_simple_ops</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">icu_data</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">reg_status</span> <span class="o">=</span> <span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="mh">0x154</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">reg_mask</span> <span class="o">=</span> <span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="mh">0x16c</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">nr_irqs</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">cascade_irq</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">virq_base</span> <span class="o">=</span> <span class="n">IRQ_MMP2_RTC_BASE</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">domain</span> <span class="o">=</span> <span class="n">irq_domain_add_legacy</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">icu_data</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">nr_irqs</span><span class="p">,</span>
						   <span class="n">icu_data</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">virq_base</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">irq_domain_simple_ops</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">icu_data</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">reg_status</span> <span class="o">=</span> <span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="mh">0x180</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">reg_mask</span> <span class="o">=</span> <span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="mh">0x17c</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">nr_irqs</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">cascade_irq</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">virq_base</span> <span class="o">=</span> <span class="n">IRQ_MMP2_KEYPAD_BASE</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">domain</span> <span class="o">=</span> <span class="n">irq_domain_add_legacy</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">icu_data</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">nr_irqs</span><span class="p">,</span>
						   <span class="n">icu_data</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">virq_base</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">irq_domain_simple_ops</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">icu_data</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">reg_status</span> <span class="o">=</span> <span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="mh">0x158</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">reg_mask</span> <span class="o">=</span> <span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="mh">0x170</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">nr_irqs</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">cascade_irq</span> <span class="o">=</span> <span class="mi">17</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">virq_base</span> <span class="o">=</span> <span class="n">IRQ_MMP2_TWSI_BASE</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">domain</span> <span class="o">=</span> <span class="n">irq_domain_add_legacy</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">icu_data</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">nr_irqs</span><span class="p">,</span>
						   <span class="n">icu_data</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">virq_base</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">irq_domain_simple_ops</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">icu_data</span><span class="p">[</span><span class="mi">4</span><span class="p">]);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">reg_status</span> <span class="o">=</span> <span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="mh">0x15c</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">reg_mask</span> <span class="o">=</span> <span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="mh">0x174</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">nr_irqs</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">cascade_irq</span> <span class="o">=</span> <span class="mi">35</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">virq_base</span> <span class="o">=</span> <span class="n">IRQ_MMP2_MISC_BASE</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">domain</span> <span class="o">=</span> <span class="n">irq_domain_add_legacy</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">icu_data</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">nr_irqs</span><span class="p">,</span>
						   <span class="n">icu_data</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">virq_base</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">irq_domain_simple_ops</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">icu_data</span><span class="p">[</span><span class="mi">5</span><span class="p">]);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">reg_status</span> <span class="o">=</span> <span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="mh">0x160</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">reg_mask</span> <span class="o">=</span> <span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="mh">0x178</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">nr_irqs</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">cascade_irq</span> <span class="o">=</span> <span class="mi">51</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">virq_base</span> <span class="o">=</span> <span class="n">IRQ_MMP2_MIPI_HSI1_BASE</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">domain</span> <span class="o">=</span> <span class="n">irq_domain_add_legacy</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">icu_data</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">nr_irqs</span><span class="p">,</span>
						   <span class="n">icu_data</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">virq_base</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">irq_domain_simple_ops</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">icu_data</span><span class="p">[</span><span class="mi">6</span><span class="p">]);</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">reg_status</span> <span class="o">=</span> <span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="mh">0x188</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">reg_mask</span> <span class="o">=</span> <span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="mh">0x184</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">nr_irqs</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">cascade_irq</span> <span class="o">=</span> <span class="mi">55</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">virq_base</span> <span class="o">=</span> <span class="n">IRQ_MMP2_MIPI_HSI0_BASE</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">domain</span> <span class="o">=</span> <span class="n">irq_domain_add_legacy</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">icu_data</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">nr_irqs</span><span class="p">,</span>
						   <span class="n">icu_data</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">virq_base</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">irq_domain_simple_ops</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">icu_data</span><span class="p">[</span><span class="mi">7</span><span class="p">]);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">irq</span> <span class="o">&lt;</span> <span class="n">IRQ_MMP2_MUX_END</span><span class="p">;</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">icu_mask_irq</span><span class="p">(</span><span class="n">irq_get_irq_data</span><span class="p">(</span><span class="n">irq</span><span class="p">));</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">IRQ_MMP2_PMIC_MUX</span>:
		<span class="k">case</span> <span class="n">IRQ_MMP2_RTC_MUX</span>:
		<span class="k">case</span> <span class="n">IRQ_MMP2_KEYPAD_MUX</span>:
		<span class="k">case</span> <span class="n">IRQ_MMP2_TWSI_MUX</span>:
		<span class="k">case</span> <span class="n">IRQ_MMP2_MISC_MUX</span>:
		<span class="k">case</span> <span class="n">IRQ_MMP2_MIPI_HSI1_MUX</span>:
		<span class="k">case</span> <span class="n">IRQ_MMP2_MIPI_HSI0_MUX</span>:
			<span class="n">irq_set_chip</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">icu_irq_chip</span><span class="p">);</span>
			<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">icu_mux_irq_demux</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">icu_irq_chip</span><span class="p">,</span>
						 <span class="n">handle_level_irq</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">irq_set_default_host</span><span class="p">(</span><span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">domain</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_CPU_MMP2</span>
	<span class="n">icu_irq_chip</span><span class="p">.</span><span class="n">irq_set_wake</span> <span class="o">=</span> <span class="n">mmp2_set_wake</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_OF</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">intc_ids</span><span class="p">[]</span> <span class="n">__initconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;mrvl,mmp-intc&quot;</span><span class="p">,</span> <span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mmp_conf</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;mrvl,mmp2-intc&quot;</span><span class="p">,</span> <span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mmp2_conf</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">mmp_mux_irq_match</span><span class="p">[]</span> <span class="n">__initconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;mrvl,mmp2-mux-intc&quot;</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">mmp2_mux_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="o">*</span><span class="n">of_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">res</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">irq_base</span><span class="p">,</span> <span class="n">ret</span><span class="p">,</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">nr_irqs</span><span class="p">,</span> <span class="n">mfp_irq</span><span class="p">;</span>

	<span class="n">node</span> <span class="o">=</span> <span class="n">parent</span><span class="p">;</span>
	<span class="n">max_icu_nr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_ICU_NR</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">node</span> <span class="o">=</span> <span class="n">of_find_matching_node</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">mmp_mux_irq_match</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">node</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">of_id</span> <span class="o">=</span> <span class="n">of_match_node</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mmp_mux_irq_match</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">node</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">of_property_read_u32</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;mrvl,intc-nr-irqs&quot;</span><span class="p">,</span>
					   <span class="o">&amp;</span><span class="n">nr_irqs</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Not found mrvl,intc-nr-irqs property</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Not found reg property</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">icu_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg_status</span> <span class="o">=</span> <span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="n">res</span><span class="p">.</span><span class="n">start</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Not found reg property</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">icu_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg_mask</span> <span class="o">=</span> <span class="n">mmp_icu_base</span> <span class="o">+</span> <span class="n">res</span><span class="p">.</span><span class="n">start</span><span class="p">;</span>
		<span class="n">icu_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cascade_irq</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">icu_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cascade_irq</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">irq_base</span> <span class="o">=</span> <span class="n">irq_alloc_descs</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">nr_irqs</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irq_base</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Failed to allocate IRQ numbers for mux intc</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">irq_base</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">of_property_read_u32</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;mrvl,clr-mfp-irq&quot;</span><span class="p">,</span>
					  <span class="o">&amp;</span><span class="n">mfp_irq</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">icu_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">clr_mfp_irq_base</span> <span class="o">=</span> <span class="n">irq_base</span><span class="p">;</span>
			<span class="n">icu_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">clr_mfp_hwirq</span> <span class="o">=</span> <span class="n">mfp_irq</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">icu_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cascade_irq</span><span class="p">,</span>
					<span class="n">icu_mux_irq_demux</span><span class="p">);</span>
		<span class="n">icu_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">nr_irqs</span> <span class="o">=</span> <span class="n">nr_irqs</span><span class="p">;</span>
		<span class="n">icu_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">virq_base</span> <span class="o">=</span> <span class="n">irq_base</span><span class="p">;</span>
		<span class="n">icu_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">domain</span> <span class="o">=</span> <span class="n">irq_domain_add_legacy</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">nr_irqs</span><span class="p">,</span>
							   <span class="n">irq_base</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
							   <span class="o">&amp;</span><span class="n">mmp_irq_domain_ops</span><span class="p">,</span>
							   <span class="o">&amp;</span><span class="n">icu_data</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq_base</span><span class="p">;</span> <span class="n">irq</span> <span class="o">&lt;</span> <span class="n">irq_base</span> <span class="o">+</span> <span class="n">nr_irqs</span><span class="p">;</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span>
			<span class="n">icu_mask_irq</span><span class="p">(</span><span class="n">irq_get_irq_data</span><span class="p">(</span><span class="n">irq</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="n">max_icu_nr</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">err:</span>
	<span class="n">of_node_put</span><span class="p">(</span><span class="n">node</span><span class="p">);</span>
	<span class="n">max_icu_nr</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mmp_dt_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="o">*</span><span class="n">of_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mmp_intc_conf</span> <span class="o">*</span><span class="n">conf</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">nr_irqs</span><span class="p">,</span> <span class="n">irq_base</span><span class="p">,</span> <span class="n">ret</span><span class="p">,</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">node</span> <span class="o">=</span> <span class="n">of_find_matching_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">intc_ids</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Failed to find interrupt controller in arch-mmp</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">of_id</span> <span class="o">=</span> <span class="n">of_match_node</span><span class="p">(</span><span class="n">intc_ids</span><span class="p">,</span> <span class="n">node</span><span class="p">);</span>
	<span class="n">conf</span> <span class="o">=</span> <span class="n">of_id</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">of_property_read_u32</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;mrvl,intc-nr-irqs&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">nr_irqs</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Not found mrvl,intc-nr-irqs property</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mmp_icu_base</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mmp_icu_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Failed to get interrupt controller register</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">irq_base</span> <span class="o">=</span> <span class="n">irq_alloc_descs</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">nr_irqs</span> <span class="o">-</span> <span class="n">NR_IRQS_LEGACY</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq_base</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Failed to allocate IRQ numbers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">irq_base</span> <span class="o">!=</span> <span class="n">NR_IRQS_LEGACY</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ICU&#39;s irqbase should be started from 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">conf_enable</span> <span class="o">=</span> <span class="n">conf</span><span class="o">-&gt;</span><span class="n">conf_enable</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">conf_disable</span> <span class="o">=</span> <span class="n">conf</span><span class="o">-&gt;</span><span class="n">conf_disable</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">conf_mask</span> <span class="o">=</span> <span class="n">conf</span><span class="o">-&gt;</span><span class="n">conf_mask</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">nr_irqs</span> <span class="o">=</span> <span class="n">nr_irqs</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">virq_base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">domain</span> <span class="o">=</span> <span class="n">irq_domain_add_legacy</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">nr_irqs</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">mmp_irq_domain_ops</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">irq_set_default_host</span><span class="p">(</span><span class="n">icu_data</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">domain</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">irq</span> <span class="o">&lt;</span> <span class="n">nr_irqs</span><span class="p">;</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span>
		<span class="n">icu_mask_irq</span><span class="p">(</span><span class="n">irq_get_irq_data</span><span class="p">(</span><span class="n">irq</span><span class="p">));</span>
	<span class="n">mmp2_mux_init</span><span class="p">(</span><span class="n">node</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
<span class="nl">err:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">mmp_icu_base</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
