# Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
# File: D:\Xmit.csv
# Generated on: Tue Dec 13 22:44:47 2016

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
data_LSB,Output,PIN_T22,5A,B5A_N0,,,,,,,,,,,,,,
phy_out[3],Output,PIN_K22,5B,B5B_N0,,,,,,,,,,,,,,
phy_out[2],Output,PIN_K20,7A,B7A_N0,,,,,,,,,,,,,,
phy_out[1],Output,PIN_C16,7A,B7A_N0,,,,,,,,,,,,,,
phy_out[0],Output,PIN_B16,7A,B7A_N0,,,,,,,,,,,,,,
phy_tx_en,Output,PIN_M21,5B,B5B_N0,,,,,,,,,,,,,,
phyclk,Output,PIN_R22,5A,B5A_N0,,,,,,,,,,,,,,
Reset,Input,PIN_U13,4A,B4A_N0,,,,,,,,,,,,,,
sysclk,Input,PIN_M9,3B,B3B_N0,,,,,,,,,,,,,,
test_start,Input,PIN_V13,4A,B4A_N0,,,,,,,,,,,,,,
clk,Unknown,PIN_Y2,,,,,,,,,,,,,,,,
data_in[7],Unknown,PIN_AF25,,,,,,,,,,,,,,,,
data_in[0],Unknown,PIN_AB28,,,,,,,,,,,,,,,,
data_in[1],Unknown,PIN_AC28,,,,,,,,,,,,,,,,
data_in[2],Unknown,PIN_AC27,,,,,,,,,,,,,,,,
data_in[3],Unknown,PIN_AD27,,,,,,,,,,,,,,,,
data_in[4],Unknown,PIN_AD26,,,,,,,,,,,,,,,,
data_in[5],Unknown,PIN_AE26,,,,,,,,,,,,,,,,
data_in[6],Unknown,PIN_AE25,,,,,,,,,,,,,,,,
data_out[0],Unknown,PIN_AB21,4A,B4A_N0,,,,,,,,,,,,,,
data_out[1],Unknown,PIN_AC21,,,,,,,,,,,,,,,,
data_out[2],Unknown,PIN_AD21,,,,,,,,,,,,,,,,
data_out[3],Unknown,PIN_AD15,,,,,,,,,,,,,,,,
rst_out,Unknown,PIN_H15,7A,B7A_N0,,,,,,,,,,,,,,
clk_out,Unknown,PIN_AB22,4A,B4A_N0,,,,,,,,,,,,,,
rst_n,Unknown,PIN_M23,,,,,,,,,,,,,,,,
