===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.0094 seconds

  ----Wall Time----  ----Name----
    3.8953 ( 12.2%)  FIR Parser
   15.1311 ( 47.3%)  'firrtl.circuit' Pipeline
    1.4445 (  4.5%)    'firrtl.module' Pipeline
    1.3121 (  4.1%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1324 (  0.4%)      LowerCHIRRTL
    0.1013 (  0.3%)    InferWidths
    0.7172 (  2.2%)    InferResets
    0.0210 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.7325 (  2.3%)    LowerFIRRTLTypes
    6.4085 ( 20.0%)    'firrtl.module' Pipeline
    0.8865 (  2.8%)      ExpandWhens
    5.5220 ( 17.3%)      Canonicalizer
    0.4008 (  1.3%)    Inliner
    1.1364 (  3.6%)    IMConstProp
    0.0336 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.1898 ( 13.1%)    'firrtl.module' Pipeline
    4.1898 ( 13.1%)      Canonicalizer
    2.4055 (  7.5%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    7.3311 ( 22.9%)  'hw.module' Pipeline
    0.0879 (  0.3%)    HWCleanup
    1.0780 (  3.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.0832 ( 19.0%)    Canonicalizer
    0.0819 (  0.3%)    HWLegalizeModules
    0.3363 (  1.1%)  HWLegalizeNames
    0.8913 (  2.8%)  'hw.module' Pipeline
    0.8913 (  2.8%)    PrettifyVerilog
    2.0169 (  6.3%)  ExportVerilog emission
    0.0018 (  0.0%)  Rest
   32.0094 (100.0%)  Total

{
  totalTime: 32.045,
  maxMemory: 641257472
}
