
stm32world_dac_adc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080a8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000548  08008238  08008238  00009238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008780  08008780  0001b000  2**0
                  CONTENTS
  4 .ARM          00000008  08008780  08008780  00009780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008788  08008788  0001b000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008788  08008788  00009788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800878c  0800878c  0000978c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08008790  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00010000  10000000  08008968  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          0000121c  200001d8  200001d8  0001b1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200013f4  200013f4  0001b1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001b000  2**0
                  CONTENTS, READONLY
 13 .debug_info   000236df  00000000  00000000  0001b030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000044eb  00000000  00000000  0003e70f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000fd9b  00000000  00000000  00042bfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001780  00000000  00000000  00052998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000012d5  00000000  00000000  00054118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00005aaf  00000000  00000000  000553ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000239c7  00000000  00000000  0005ae9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000db810  00000000  00000000  0007e863  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0015a073  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00005270  00000000  00000000  0015a0b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000058  00000000  00000000  0015f328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008220 	.word	0x08008220

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08008220 	.word	0x08008220

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e98:	b530      	push	{r4, r5, lr}
 8000e9a:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e9c:	2400      	movs	r4, #0
 8000e9e:	9405      	str	r4, [sp, #20]
 8000ea0:	9406      	str	r4, [sp, #24]
 8000ea2:	9407      	str	r4, [sp, #28]
 8000ea4:	9408      	str	r4, [sp, #32]
 8000ea6:	9409      	str	r4, [sp, #36]	@ 0x24
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ea8:	9401      	str	r4, [sp, #4]
 8000eaa:	4b1e      	ldr	r3, [pc, #120]	@ (8000f24 <MX_GPIO_Init+0x8c>)
 8000eac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000eae:	f042 0204 	orr.w	r2, r2, #4
 8000eb2:	631a      	str	r2, [r3, #48]	@ 0x30
 8000eb4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000eb6:	f002 0204 	and.w	r2, r2, #4
 8000eba:	9201      	str	r2, [sp, #4]
 8000ebc:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ebe:	9402      	str	r4, [sp, #8]
 8000ec0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ec2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000ec6:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ec8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000eca:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000ece:	9202      	str	r2, [sp, #8]
 8000ed0:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed2:	9403      	str	r4, [sp, #12]
 8000ed4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ed6:	f042 0201 	orr.w	r2, r2, #1
 8000eda:	631a      	str	r2, [r3, #48]	@ 0x30
 8000edc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ede:	f002 0201 	and.w	r2, r2, #1
 8000ee2:	9203      	str	r2, [sp, #12]
 8000ee4:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee6:	9404      	str	r4, [sp, #16]
 8000ee8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000eea:	f042 0202 	orr.w	r2, r2, #2
 8000eee:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	f003 0302 	and.w	r3, r3, #2
 8000ef6:	9304      	str	r3, [sp, #16]
 8000ef8:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000efa:	4d0b      	ldr	r5, [pc, #44]	@ (8000f28 <MX_GPIO_Init+0x90>)
 8000efc:	2201      	movs	r2, #1
 8000efe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f02:	4628      	mov	r0, r5
 8000f04:	f001 f990 	bl	8002228 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000f08:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f0c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000f0e:	2311      	movs	r3, #17
 8000f10:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f12:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f14:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000f16:	a905      	add	r1, sp, #20
 8000f18:	4628      	mov	r0, r5
 8000f1a:	f001 f88f 	bl	800203c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f1e:	b00b      	add	sp, #44	@ 0x2c
 8000f20:	bd30      	pop	{r4, r5, pc}
 8000f22:	bf00      	nop
 8000f24:	40023800 	.word	0x40023800
 8000f28:	40020800 	.word	0x40020800

08000f2c <MX_DMA_Init>:
{
 8000f2c:	b510      	push	{r4, lr}
 8000f2e:	b082      	sub	sp, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f30:	2400      	movs	r4, #0
 8000f32:	9400      	str	r4, [sp, #0]
 8000f34:	4b16      	ldr	r3, [pc, #88]	@ (8000f90 <MX_DMA_Init+0x64>)
 8000f36:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f38:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8000f3c:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f40:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8000f44:	9200      	str	r2, [sp, #0]
 8000f46:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000f48:	9401      	str	r4, [sp, #4]
 8000f4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f4c:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8000f50:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f54:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f58:	9301      	str	r3, [sp, #4]
 8000f5a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000f5c:	4622      	mov	r2, r4
 8000f5e:	2105      	movs	r1, #5
 8000f60:	2010      	movs	r0, #16
 8000f62:	f000 fe55 	bl	8001c10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000f66:	2010      	movs	r0, #16
 8000f68:	f000 fe62 	bl	8001c30 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8000f6c:	4622      	mov	r2, r4
 8000f6e:	2105      	movs	r1, #5
 8000f70:	2011      	movs	r0, #17
 8000f72:	f000 fe4d 	bl	8001c10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000f76:	2011      	movs	r0, #17
 8000f78:	f000 fe5a 	bl	8001c30 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8000f7c:	4622      	mov	r2, r4
 8000f7e:	2105      	movs	r1, #5
 8000f80:	2038      	movs	r0, #56	@ 0x38
 8000f82:	f000 fe45 	bl	8001c10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000f86:	2038      	movs	r0, #56	@ 0x38
 8000f88:	f000 fe52 	bl	8001c30 <HAL_NVIC_EnableIRQ>
}
 8000f8c:	b002      	add	sp, #8
 8000f8e:	bd10      	pop	{r4, pc}
 8000f90:	40023800 	.word	0x40023800

08000f94 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000f94:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 5 */
    /* Infinite loop */
    for (;;)
            {
        osDelay(1);
 8000f96:	2001      	movs	r0, #1
 8000f98:	f002 f974 	bl	8003284 <osDelay>
    for (;;)
 8000f9c:	e7fb      	b.n	8000f96 <StartDefaultTask+0x2>
	...

08000fa0 <_write>:
    if (fd == 1 || fd == 2) {
 8000fa0:	3801      	subs	r0, #1
 8000fa2:	2801      	cmp	r0, #1
 8000fa4:	d80a      	bhi.n	8000fbc <_write+0x1c>
int _write(int fd, char *ptr, int len) {
 8000fa6:	b510      	push	{r4, lr}
 8000fa8:	4614      	mov	r4, r2
        hstatus = HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000faa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fae:	b292      	uxth	r2, r2
 8000fb0:	4805      	ldr	r0, [pc, #20]	@ (8000fc8 <_write+0x28>)
 8000fb2:	f002 f85e 	bl	8003072 <HAL_UART_Transmit>
        if (hstatus == HAL_OK)
 8000fb6:	b920      	cbnz	r0, 8000fc2 <_write+0x22>
            return len;
 8000fb8:	4620      	mov	r0, r4
}
 8000fba:	bd10      	pop	{r4, pc}
    return -1;
 8000fbc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 8000fc0:	4770      	bx	lr
            return -1;
 8000fc2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000fc6:	e7f8      	b.n	8000fba <_write+0x1a>
 8000fc8:	200001fc 	.word	0x200001fc

08000fcc <configureTimerForRunTimeStats>:
void configureTimerForRunTimeStats(void) {
 8000fcc:	b508      	push	{r3, lr}
    ulHighFrequencyTimerTicks = 0;
 8000fce:	4b03      	ldr	r3, [pc, #12]	@ (8000fdc <configureTimerForRunTimeStats+0x10>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
    HAL_TIM_Base_Start_IT(&htim13);
 8000fd4:	4802      	ldr	r0, [pc, #8]	@ (8000fe0 <configureTimerForRunTimeStats+0x14>)
 8000fd6:	f001 fcbf 	bl	8002958 <HAL_TIM_Base_Start_IT>
}
 8000fda:	bd08      	pop	{r3, pc}
 8000fdc:	200001f4 	.word	0x200001f4
 8000fe0:	20000244 	.word	0x20000244

08000fe4 <getRunTimeCounterValue>:
    return ulHighFrequencyTimerTicks;
 8000fe4:	4b01      	ldr	r3, [pc, #4]	@ (8000fec <getRunTimeCounterValue+0x8>)
 8000fe6:	6818      	ldr	r0, [r3, #0]
}
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	200001f4 	.word	0x200001f4

08000ff0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ff0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8000ff2:	6802      	ldr	r2, [r0, #0]
 8000ff4:	4b03      	ldr	r3, [pc, #12]	@ (8001004 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8000ff6:	429a      	cmp	r2, r3
 8000ff8:	d000      	beq.n	8000ffc <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ffa:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8000ffc:	f000 fc12 	bl	8001824 <HAL_IncTick>
}
 8001000:	e7fb      	b.n	8000ffa <HAL_TIM_PeriodElapsedCallback+0xa>
 8001002:	bf00      	nop
 8001004:	40002000 	.word	0x40002000

08001008 <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001008:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 800100a:	e7fe      	b.n	800100a <Error_Handler+0x2>

0800100c <MX_DAC_Init>:
{
 800100c:	b500      	push	{lr}
 800100e:	b083      	sub	sp, #12
  DAC_ChannelConfTypeDef sConfig = {0};
 8001010:	2300      	movs	r3, #0
 8001012:	9300      	str	r3, [sp, #0]
 8001014:	9301      	str	r3, [sp, #4]
  hdac.Instance = DAC;
 8001016:	480f      	ldr	r0, [pc, #60]	@ (8001054 <MX_DAC_Init+0x48>)
 8001018:	4b0f      	ldr	r3, [pc, #60]	@ (8001058 <MX_DAC_Init+0x4c>)
 800101a:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800101c:	f000 fe0c 	bl	8001c38 <HAL_DAC_Init>
 8001020:	b988      	cbnz	r0, 8001046 <MX_DAC_Init+0x3a>
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8001022:	230c      	movs	r3, #12
 8001024:	9300      	str	r3, [sp, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001026:	2200      	movs	r2, #0
 8001028:	9201      	str	r2, [sp, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800102a:	4669      	mov	r1, sp
 800102c:	4809      	ldr	r0, [pc, #36]	@ (8001054 <MX_DAC_Init+0x48>)
 800102e:	f000 fe15 	bl	8001c5c <HAL_DAC_ConfigChannel>
 8001032:	b950      	cbnz	r0, 800104a <MX_DAC_Init+0x3e>
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001034:	2210      	movs	r2, #16
 8001036:	4669      	mov	r1, sp
 8001038:	4806      	ldr	r0, [pc, #24]	@ (8001054 <MX_DAC_Init+0x48>)
 800103a:	f000 fe0f 	bl	8001c5c <HAL_DAC_ConfigChannel>
 800103e:	b930      	cbnz	r0, 800104e <MX_DAC_Init+0x42>
}
 8001040:	b003      	add	sp, #12
 8001042:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001046:	f7ff ffdf 	bl	8001008 <Error_Handler>
    Error_Handler();
 800104a:	f7ff ffdd 	bl	8001008 <Error_Handler>
    Error_Handler();
 800104e:	f7ff ffdb 	bl	8001008 <Error_Handler>
 8001052:	bf00      	nop
 8001054:	20000394 	.word	0x20000394
 8001058:	40007400 	.word	0x40007400

0800105c <MX_USART1_UART_Init>:
{
 800105c:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 800105e:	4809      	ldr	r0, [pc, #36]	@ (8001084 <MX_USART1_UART_Init+0x28>)
 8001060:	4b09      	ldr	r3, [pc, #36]	@ (8001088 <MX_USART1_UART_Init+0x2c>)
 8001062:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 2000000;
 8001064:	4b09      	ldr	r3, [pc, #36]	@ (800108c <MX_USART1_UART_Init+0x30>)
 8001066:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001068:	2300      	movs	r3, #0
 800106a:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800106c:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800106e:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001070:	220c      	movs	r2, #12
 8001072:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001074:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001076:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001078:	f001 ffcb 	bl	8003012 <HAL_UART_Init>
 800107c:	b900      	cbnz	r0, 8001080 <MX_USART1_UART_Init+0x24>
}
 800107e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001080:	f7ff ffc2 	bl	8001008 <Error_Handler>
 8001084:	200001fc 	.word	0x200001fc
 8001088:	40011000 	.word	0x40011000
 800108c:	001e8480 	.word	0x001e8480

08001090 <MX_ADC1_Init>:
{
 8001090:	b500      	push	{lr}
 8001092:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 8001094:	2300      	movs	r3, #0
 8001096:	9300      	str	r3, [sp, #0]
 8001098:	9301      	str	r3, [sp, #4]
 800109a:	9302      	str	r3, [sp, #8]
 800109c:	9303      	str	r3, [sp, #12]
  hadc1.Instance = ADC1;
 800109e:	4815      	ldr	r0, [pc, #84]	@ (80010f4 <MX_ADC1_Init+0x64>)
 80010a0:	4a15      	ldr	r2, [pc, #84]	@ (80010f8 <MX_ADC1_Init+0x68>)
 80010a2:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010a4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80010a8:	6042      	str	r2, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010aa:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80010ac:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010ae:	7603      	strb	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010b0:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80010b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80010b8:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 80010ba:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80010be:	6282      	str	r2, [r0, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010c0:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010c2:	2201      	movs	r2, #1
 80010c4:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010c6:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010ca:	6142      	str	r2, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010cc:	f000 fc56 	bl	800197c <HAL_ADC_Init>
 80010d0:	b960      	cbnz	r0, 80010ec <MX_ADC1_Init+0x5c>
  sConfig.Channel = ADC_CHANNEL_0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 1;
 80010d6:	2201      	movs	r2, #1
 80010d8:	9201      	str	r2, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010da:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010dc:	4669      	mov	r1, sp
 80010de:	4805      	ldr	r0, [pc, #20]	@ (80010f4 <MX_ADC1_Init+0x64>)
 80010e0:	f000 fc78 	bl	80019d4 <HAL_ADC_ConfigChannel>
 80010e4:	b920      	cbnz	r0, 80010f0 <MX_ADC1_Init+0x60>
}
 80010e6:	b005      	add	sp, #20
 80010e8:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80010ec:	f7ff ff8c 	bl	8001008 <Error_Handler>
    Error_Handler();
 80010f0:	f7ff ff8a 	bl	8001008 <Error_Handler>
 80010f4:	20000408 	.word	0x20000408
 80010f8:	40012000 	.word	0x40012000

080010fc <MX_TIM8_Init>:
{
 80010fc:	b500      	push	{lr}
 80010fe:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001100:	2300      	movs	r3, #0
 8001102:	9302      	str	r3, [sp, #8]
 8001104:	9303      	str	r3, [sp, #12]
 8001106:	9304      	str	r3, [sp, #16]
 8001108:	9305      	str	r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800110a:	9300      	str	r3, [sp, #0]
 800110c:	9301      	str	r3, [sp, #4]
  htim8.Instance = TIM8;
 800110e:	4814      	ldr	r0, [pc, #80]	@ (8001160 <MX_TIM8_Init+0x64>)
 8001110:	4a14      	ldr	r2, [pc, #80]	@ (8001164 <MX_TIM8_Init+0x68>)
 8001112:	6002      	str	r2, [r0, #0]
  htim8.Init.Prescaler = 84 - 1;
 8001114:	2253      	movs	r2, #83	@ 0x53
 8001116:	6042      	str	r2, [r0, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001118:	6083      	str	r3, [r0, #8]
  htim8.Init.Period = 10 - 1;
 800111a:	2209      	movs	r2, #9
 800111c:	60c2      	str	r2, [r0, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800111e:	6103      	str	r3, [r0, #16]
  htim8.Init.RepetitionCounter = 0;
 8001120:	6143      	str	r3, [r0, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001122:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001124:	f001 fd7c 	bl	8002c20 <HAL_TIM_Base_Init>
 8001128:	b998      	cbnz	r0, 8001152 <MX_TIM8_Init+0x56>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800112a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800112e:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001130:	a902      	add	r1, sp, #8
 8001132:	480b      	ldr	r0, [pc, #44]	@ (8001160 <MX_TIM8_Init+0x64>)
 8001134:	f001 fdad 	bl	8002c92 <HAL_TIM_ConfigClockSource>
 8001138:	b968      	cbnz	r0, 8001156 <MX_TIM8_Init+0x5a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800113a:	2320      	movs	r3, #32
 800113c:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800113e:	2300      	movs	r3, #0
 8001140:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001142:	4669      	mov	r1, sp
 8001144:	4806      	ldr	r0, [pc, #24]	@ (8001160 <MX_TIM8_Init+0x64>)
 8001146:	f001 fe23 	bl	8002d90 <HAL_TIMEx_MasterConfigSynchronization>
 800114a:	b930      	cbnz	r0, 800115a <MX_TIM8_Init+0x5e>
}
 800114c:	b007      	add	sp, #28
 800114e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001152:	f7ff ff59 	bl	8001008 <Error_Handler>
    Error_Handler();
 8001156:	f7ff ff57 	bl	8001008 <Error_Handler>
    Error_Handler();
 800115a:	f7ff ff55 	bl	8001008 <Error_Handler>
 800115e:	bf00      	nop
 8001160:	2000028c 	.word	0x2000028c
 8001164:	40010400 	.word	0x40010400

08001168 <MX_TIM13_Init>:
{
 8001168:	b508      	push	{r3, lr}
  htim13.Instance = TIM13;
 800116a:	4808      	ldr	r0, [pc, #32]	@ (800118c <MX_TIM13_Init+0x24>)
 800116c:	4b08      	ldr	r3, [pc, #32]	@ (8001190 <MX_TIM13_Init+0x28>)
 800116e:	6003      	str	r3, [r0, #0]
  htim13.Init.Prescaler = 84 - 1;
 8001170:	2353      	movs	r3, #83	@ 0x53
 8001172:	6043      	str	r3, [r0, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001174:	2300      	movs	r3, #0
 8001176:	6083      	str	r3, [r0, #8]
  htim13.Init.Period = 10 - 1;
 8001178:	2209      	movs	r2, #9
 800117a:	60c2      	str	r2, [r0, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800117c:	6103      	str	r3, [r0, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800117e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001180:	f001 fd4e 	bl	8002c20 <HAL_TIM_Base_Init>
 8001184:	b900      	cbnz	r0, 8001188 <MX_TIM13_Init+0x20>
}
 8001186:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001188:	f7ff ff3e 	bl	8001008 <Error_Handler>
 800118c:	20000244 	.word	0x20000244
 8001190:	40001c00 	.word	0x40001c00

08001194 <SystemClock_Config>:
{
 8001194:	b500      	push	{lr}
 8001196:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001198:	2230      	movs	r2, #48	@ 0x30
 800119a:	2100      	movs	r1, #0
 800119c:	a808      	add	r0, sp, #32
 800119e:	f005 f959 	bl	8006454 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a2:	2300      	movs	r3, #0
 80011a4:	9303      	str	r3, [sp, #12]
 80011a6:	9304      	str	r3, [sp, #16]
 80011a8:	9305      	str	r3, [sp, #20]
 80011aa:	9306      	str	r3, [sp, #24]
 80011ac:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ae:	9301      	str	r3, [sp, #4]
 80011b0:	4a20      	ldr	r2, [pc, #128]	@ (8001234 <SystemClock_Config+0xa0>)
 80011b2:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 80011b4:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 80011b8:	6411      	str	r1, [r2, #64]	@ 0x40
 80011ba:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80011bc:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 80011c0:	9201      	str	r2, [sp, #4]
 80011c2:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011c4:	9302      	str	r3, [sp, #8]
 80011c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001238 <SystemClock_Config+0xa4>)
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011d6:	9302      	str	r3, [sp, #8]
 80011d8:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011da:	2301      	movs	r3, #1
 80011dc:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011de:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011e2:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011e4:	2302      	movs	r3, #2
 80011e6:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011e8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80011ec:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80011ee:	2208      	movs	r2, #8
 80011f0:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80011f2:	22a8      	movs	r2, #168	@ 0xa8
 80011f4:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011f6:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80011f8:	2304      	movs	r3, #4
 80011fa:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011fc:	a808      	add	r0, sp, #32
 80011fe:	f001 f823 	bl	8002248 <HAL_RCC_OscConfig>
 8001202:	b998      	cbnz	r0, 800122c <SystemClock_Config+0x98>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001204:	230f      	movs	r3, #15
 8001206:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001208:	2302      	movs	r3, #2
 800120a:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800120c:	2300      	movs	r3, #0
 800120e:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001210:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001214:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001216:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800121a:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800121c:	2105      	movs	r1, #5
 800121e:	a803      	add	r0, sp, #12
 8001220:	f001 fa76 	bl	8002710 <HAL_RCC_ClockConfig>
 8001224:	b920      	cbnz	r0, 8001230 <SystemClock_Config+0x9c>
}
 8001226:	b015      	add	sp, #84	@ 0x54
 8001228:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800122c:	f7ff feec 	bl	8001008 <Error_Handler>
    Error_Handler();
 8001230:	f7ff feea 	bl	8001008 <Error_Handler>
 8001234:	40023800 	.word	0x40023800
 8001238:	40007000 	.word	0x40007000

0800123c <main>:
{
 800123c:	b508      	push	{r3, lr}
  HAL_Init();
 800123e:	f000 fad7 	bl	80017f0 <HAL_Init>
  SystemClock_Config();
 8001242:	f7ff ffa7 	bl	8001194 <SystemClock_Config>
  MX_GPIO_Init();
 8001246:	f7ff fe27 	bl	8000e98 <MX_GPIO_Init>
  MX_DMA_Init();
 800124a:	f7ff fe6f 	bl	8000f2c <MX_DMA_Init>
  MX_DAC_Init();
 800124e:	f7ff fedd 	bl	800100c <MX_DAC_Init>
  MX_USART1_UART_Init();
 8001252:	f7ff ff03 	bl	800105c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001256:	f7ff ff1b 	bl	8001090 <MX_ADC1_Init>
  MX_TIM8_Init();
 800125a:	f7ff ff4f 	bl	80010fc <MX_TIM8_Init>
  MX_TIM13_Init();
 800125e:	f7ff ff83 	bl	8001168 <MX_TIM13_Init>
    printf("\n\n\n--------\nStarting\n");
 8001262:	4814      	ldr	r0, [pc, #80]	@ (80012b4 <main+0x78>)
 8001264:	f005 f816 	bl	8006294 <puts>
    printMutexHandle = osMutexNew(&printMutex_attributes);
 8001268:	4813      	ldr	r0, [pc, #76]	@ (80012b8 <main+0x7c>)
 800126a:	f002 f819 	bl	80032a0 <osMutexNew>
 800126e:	4b13      	ldr	r3, [pc, #76]	@ (80012bc <main+0x80>)
 8001270:	6018      	str	r0, [r3, #0]
    tickTaskHandle = osThreadNew(StartTickTask, NULL, &tickTask_attributes);
 8001272:	4a13      	ldr	r2, [pc, #76]	@ (80012c0 <main+0x84>)
 8001274:	2100      	movs	r1, #0
 8001276:	4813      	ldr	r0, [pc, #76]	@ (80012c4 <main+0x88>)
 8001278:	f001 ffa6 	bl	80031c8 <osThreadNew>
 800127c:	4b12      	ldr	r3, [pc, #72]	@ (80012c8 <main+0x8c>)
 800127e:	6018      	str	r0, [r3, #0]
    ledTaskHandle = osThreadNew(StartLedTask, NULL, &ledTask_attributes);
 8001280:	4a12      	ldr	r2, [pc, #72]	@ (80012cc <main+0x90>)
 8001282:	2100      	movs	r1, #0
 8001284:	4812      	ldr	r0, [pc, #72]	@ (80012d0 <main+0x94>)
 8001286:	f001 ff9f 	bl	80031c8 <osThreadNew>
 800128a:	4b12      	ldr	r3, [pc, #72]	@ (80012d4 <main+0x98>)
 800128c:	6018      	str	r0, [r3, #0]
    statusTaskHandle = osThreadNew(StartStatusTask, NULL, &statusTask_attributes);
 800128e:	4a12      	ldr	r2, [pc, #72]	@ (80012d8 <main+0x9c>)
 8001290:	2100      	movs	r1, #0
 8001292:	4812      	ldr	r0, [pc, #72]	@ (80012dc <main+0xa0>)
 8001294:	f001 ff98 	bl	80031c8 <osThreadNew>
 8001298:	4b11      	ldr	r3, [pc, #68]	@ (80012e0 <main+0xa4>)
 800129a:	6018      	str	r0, [r3, #0]
  osKernelInitialize();
 800129c:	f001 ff5c 	bl	8003158 <osKernelInitialize>
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80012a0:	4a10      	ldr	r2, [pc, #64]	@ (80012e4 <main+0xa8>)
 80012a2:	2100      	movs	r1, #0
 80012a4:	4810      	ldr	r0, [pc, #64]	@ (80012e8 <main+0xac>)
 80012a6:	f001 ff8f 	bl	80031c8 <osThreadNew>
 80012aa:	4b10      	ldr	r3, [pc, #64]	@ (80012ec <main+0xb0>)
 80012ac:	6018      	str	r0, [r3, #0]
  osKernelStart();
 80012ae:	f001 ff65 	bl	800317c <osKernelStart>
    while (1)
 80012b2:	e7fe      	b.n	80012b2 <main+0x76>
 80012b4:	08008238 	.word	0x08008238
 80012b8:	080082f0 	.word	0x080082f0
 80012bc:	2000129c 	.word	0x2000129c
 80012c0:	080083e8 	.word	0x080083e8
 80012c4:	08005755 	.word	0x08005755
 80012c8:	200012a4 	.word	0x200012a4
 80012cc:	080082c0 	.word	0x080082c0
 80012d0:	08005625 	.word	0x08005625
 80012d4:	20001298 	.word	0x20001298
 80012d8:	080083ac 	.word	0x080083ac
 80012dc:	08005641 	.word	0x08005641
 80012e0:	200012a0 	.word	0x200012a0
 80012e4:	0800825c 	.word	0x0800825c
 80012e8:	08000f95 	.word	0x08000f95
 80012ec:	200001f8 	.word	0x200001f8

080012f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012f0:	b500      	push	{lr}
 80012f2:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012f4:	2200      	movs	r2, #0
 80012f6:	9200      	str	r2, [sp, #0]
 80012f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001330 <HAL_MspInit+0x40>)
 80012fa:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80012fc:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8001300:	6459      	str	r1, [r3, #68]	@ 0x44
 8001302:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001304:	f401 4180 	and.w	r1, r1, #16384	@ 0x4000
 8001308:	9100      	str	r1, [sp, #0]
 800130a:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800130c:	9201      	str	r2, [sp, #4]
 800130e:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001310:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8001314:	6419      	str	r1, [r3, #64]	@ 0x40
 8001316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001318:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800131c:	9301      	str	r3, [sp, #4]
 800131e:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001320:	210f      	movs	r1, #15
 8001322:	f06f 0001 	mvn.w	r0, #1
 8001326:	f000 fc73 	bl	8001c10 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800132a:	b003      	add	sp, #12
 800132c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001330:	40023800 	.word	0x40023800

08001334 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001334:	b530      	push	{r4, r5, lr}
 8001336:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001338:	2300      	movs	r3, #0
 800133a:	9303      	str	r3, [sp, #12]
 800133c:	9304      	str	r3, [sp, #16]
 800133e:	9305      	str	r3, [sp, #20]
 8001340:	9306      	str	r3, [sp, #24]
 8001342:	9307      	str	r3, [sp, #28]
  if(hadc->Instance==ADC1)
 8001344:	6802      	ldr	r2, [r0, #0]
 8001346:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800134a:	f503 3390 	add.w	r3, r3, #73728	@ 0x12000
 800134e:	429a      	cmp	r2, r3
 8001350:	d001      	beq.n	8001356 <HAL_ADC_MspInit+0x22>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001352:	b009      	add	sp, #36	@ 0x24
 8001354:	bd30      	pop	{r4, r5, pc}
 8001356:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001358:	2500      	movs	r5, #0
 800135a:	9501      	str	r5, [sp, #4]
 800135c:	f503 338c 	add.w	r3, r3, #71680	@ 0x11800
 8001360:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001362:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001366:	645a      	str	r2, [r3, #68]	@ 0x44
 8001368:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800136a:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 800136e:	9201      	str	r2, [sp, #4]
 8001370:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001372:	9502      	str	r5, [sp, #8]
 8001374:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001376:	f042 0201 	orr.w	r2, r2, #1
 800137a:	631a      	str	r2, [r3, #48]	@ 0x30
 800137c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137e:	f003 0301 	and.w	r3, r3, #1
 8001382:	9302      	str	r3, [sp, #8]
 8001384:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001386:	2303      	movs	r3, #3
 8001388:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800138a:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800138c:	a903      	add	r1, sp, #12
 800138e:	4810      	ldr	r0, [pc, #64]	@ (80013d0 <HAL_ADC_MspInit+0x9c>)
 8001390:	f000 fe54 	bl	800203c <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8001394:	480f      	ldr	r0, [pc, #60]	@ (80013d4 <HAL_ADC_MspInit+0xa0>)
 8001396:	4b10      	ldr	r3, [pc, #64]	@ (80013d8 <HAL_ADC_MspInit+0xa4>)
 8001398:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800139a:	6045      	str	r5, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800139c:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800139e:	60c5      	str	r5, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80013a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013a4:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80013a6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80013aa:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80013ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013b0:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80013b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013b6:	61c3      	str	r3, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80013b8:	6205      	str	r5, [r0, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013ba:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80013bc:	f000 fcea 	bl	8001d94 <HAL_DMA_Init>
 80013c0:	b918      	cbnz	r0, 80013ca <HAL_ADC_MspInit+0x96>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80013c2:	4b04      	ldr	r3, [pc, #16]	@ (80013d4 <HAL_ADC_MspInit+0xa0>)
 80013c4:	63a3      	str	r3, [r4, #56]	@ 0x38
 80013c6:	639c      	str	r4, [r3, #56]	@ 0x38
}
 80013c8:	e7c3      	b.n	8001352 <HAL_ADC_MspInit+0x1e>
      Error_Handler();
 80013ca:	f7ff fe1d 	bl	8001008 <Error_Handler>
 80013ce:	e7f8      	b.n	80013c2 <HAL_ADC_MspInit+0x8e>
 80013d0:	40020000 	.word	0x40020000
 80013d4:	200003a8 	.word	0x200003a8
 80013d8:	40026410 	.word	0x40026410

080013dc <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80013dc:	b530      	push	{r4, r5, lr}
 80013de:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e0:	2300      	movs	r3, #0
 80013e2:	9303      	str	r3, [sp, #12]
 80013e4:	9304      	str	r3, [sp, #16]
 80013e6:	9305      	str	r3, [sp, #20]
 80013e8:	9306      	str	r3, [sp, #24]
 80013ea:	9307      	str	r3, [sp, #28]
  if(hdac->Instance==DAC)
 80013ec:	6802      	ldr	r2, [r0, #0]
 80013ee:	4b33      	ldr	r3, [pc, #204]	@ (80014bc <HAL_DAC_MspInit+0xe0>)
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d001      	beq.n	80013f8 <HAL_DAC_MspInit+0x1c>

  /* USER CODE END DAC_MspInit 1 */

  }

}
 80013f4:	b009      	add	sp, #36	@ 0x24
 80013f6:	bd30      	pop	{r4, r5, pc}
 80013f8:	4604      	mov	r4, r0
    __HAL_RCC_DAC_CLK_ENABLE();
 80013fa:	2500      	movs	r5, #0
 80013fc:	9501      	str	r5, [sp, #4]
 80013fe:	f503 33e2 	add.w	r3, r3, #115712	@ 0x1c400
 8001402:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001404:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8001408:	641a      	str	r2, [r3, #64]	@ 0x40
 800140a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800140c:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 8001410:	9201      	str	r2, [sp, #4]
 8001412:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001414:	9502      	str	r5, [sp, #8]
 8001416:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001418:	f042 0201 	orr.w	r2, r2, #1
 800141c:	631a      	str	r2, [r3, #48]	@ 0x30
 800141e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001420:	f003 0301 	and.w	r3, r3, #1
 8001424:	9302      	str	r3, [sp, #8]
 8001426:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001428:	2330      	movs	r3, #48	@ 0x30
 800142a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800142c:	2303      	movs	r3, #3
 800142e:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001430:	a903      	add	r1, sp, #12
 8001432:	4823      	ldr	r0, [pc, #140]	@ (80014c0 <HAL_DAC_MspInit+0xe4>)
 8001434:	f000 fe02 	bl	800203c <HAL_GPIO_Init>
    hdma_dac1.Instance = DMA1_Stream5;
 8001438:	4822      	ldr	r0, [pc, #136]	@ (80014c4 <HAL_DAC_MspInit+0xe8>)
 800143a:	4b23      	ldr	r3, [pc, #140]	@ (80014c8 <HAL_DAC_MspInit+0xec>)
 800143c:	6003      	str	r3, [r0, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 800143e:	f04f 6360 	mov.w	r3, #234881024	@ 0xe000000
 8001442:	6043      	str	r3, [r0, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001444:	2340      	movs	r3, #64	@ 0x40
 8001446:	6083      	str	r3, [r0, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001448:	60c5      	str	r5, [r0, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 800144a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800144e:	6103      	str	r3, [r0, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001450:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001454:	6143      	str	r3, [r0, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001456:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800145a:	6183      	str	r3, [r0, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 800145c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001460:	61c3      	str	r3, [r0, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 8001462:	6205      	str	r5, [r0, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001464:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8001466:	f000 fc95 	bl	8001d94 <HAL_DMA_Init>
 800146a:	bb08      	cbnz	r0, 80014b0 <HAL_DAC_MspInit+0xd4>
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 800146c:	4b15      	ldr	r3, [pc, #84]	@ (80014c4 <HAL_DAC_MspInit+0xe8>)
 800146e:	60a3      	str	r3, [r4, #8]
 8001470:	639c      	str	r4, [r3, #56]	@ 0x38
    hdma_dac2.Instance = DMA1_Stream6;
 8001472:	4816      	ldr	r0, [pc, #88]	@ (80014cc <HAL_DAC_MspInit+0xf0>)
 8001474:	4b16      	ldr	r3, [pc, #88]	@ (80014d0 <HAL_DAC_MspInit+0xf4>)
 8001476:	6003      	str	r3, [r0, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 8001478:	f04f 6360 	mov.w	r3, #234881024	@ 0xe000000
 800147c:	6043      	str	r3, [r0, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800147e:	2340      	movs	r3, #64	@ 0x40
 8001480:	6083      	str	r3, [r0, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001482:	2300      	movs	r3, #0
 8001484:	60c3      	str	r3, [r0, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 8001486:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800148a:	6102      	str	r2, [r0, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800148c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001490:	6142      	str	r2, [r0, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001492:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001496:	6182      	str	r2, [r0, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 8001498:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800149c:	61c2      	str	r2, [r0, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_LOW;
 800149e:	6203      	str	r3, [r0, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014a0:	6243      	str	r3, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 80014a2:	f000 fc77 	bl	8001d94 <HAL_DMA_Init>
 80014a6:	b930      	cbnz	r0, 80014b6 <HAL_DAC_MspInit+0xda>
    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac2);
 80014a8:	4b08      	ldr	r3, [pc, #32]	@ (80014cc <HAL_DAC_MspInit+0xf0>)
 80014aa:	60e3      	str	r3, [r4, #12]
 80014ac:	639c      	str	r4, [r3, #56]	@ 0x38
}
 80014ae:	e7a1      	b.n	80013f4 <HAL_DAC_MspInit+0x18>
      Error_Handler();
 80014b0:	f7ff fdaa 	bl	8001008 <Error_Handler>
 80014b4:	e7da      	b.n	800146c <HAL_DAC_MspInit+0x90>
      Error_Handler();
 80014b6:	f7ff fda7 	bl	8001008 <Error_Handler>
 80014ba:	e7f5      	b.n	80014a8 <HAL_DAC_MspInit+0xcc>
 80014bc:	40007400 	.word	0x40007400
 80014c0:	40020000 	.word	0x40020000
 80014c4:	20000334 	.word	0x20000334
 80014c8:	40026088 	.word	0x40026088
 80014cc:	200002d4 	.word	0x200002d4
 80014d0:	400260a0 	.word	0x400260a0

080014d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014d4:	b510      	push	{r4, lr}
 80014d6:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM8)
 80014d8:	6803      	ldr	r3, [r0, #0]
 80014da:	4a1c      	ldr	r2, [pc, #112]	@ (800154c <HAL_TIM_Base_MspInit+0x78>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d004      	beq.n	80014ea <HAL_TIM_Base_MspInit+0x16>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
  else if(htim_base->Instance==TIM13)
 80014e0:	4a1b      	ldr	r2, [pc, #108]	@ (8001550 <HAL_TIM_Base_MspInit+0x7c>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d01e      	beq.n	8001524 <HAL_TIM_Base_MspInit+0x50>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 80014e6:	b002      	add	sp, #8
 80014e8:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM8_CLK_ENABLE();
 80014ea:	2400      	movs	r4, #0
 80014ec:	9400      	str	r4, [sp, #0]
 80014ee:	4b19      	ldr	r3, [pc, #100]	@ (8001554 <HAL_TIM_Base_MspInit+0x80>)
 80014f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80014f2:	f042 0202 	orr.w	r2, r2, #2
 80014f6:	645a      	str	r2, [r3, #68]	@ 0x44
 80014f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014fa:	f003 0302 	and.w	r3, r3, #2
 80014fe:	9300      	str	r3, [sp, #0]
 8001500:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 8001502:	4622      	mov	r2, r4
 8001504:	2105      	movs	r1, #5
 8001506:	202c      	movs	r0, #44	@ 0x2c
 8001508:	f000 fb82 	bl	8001c10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800150c:	202c      	movs	r0, #44	@ 0x2c
 800150e:	f000 fb8f 	bl	8001c30 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 15, 0);
 8001512:	4622      	mov	r2, r4
 8001514:	210f      	movs	r1, #15
 8001516:	202d      	movs	r0, #45	@ 0x2d
 8001518:	f000 fb7a 	bl	8001c10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800151c:	202d      	movs	r0, #45	@ 0x2d
 800151e:	f000 fb87 	bl	8001c30 <HAL_NVIC_EnableIRQ>
 8001522:	e7e0      	b.n	80014e6 <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001524:	2200      	movs	r2, #0
 8001526:	9201      	str	r2, [sp, #4]
 8001528:	4b0a      	ldr	r3, [pc, #40]	@ (8001554 <HAL_TIM_Base_MspInit+0x80>)
 800152a:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800152c:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8001530:	6419      	str	r1, [r3, #64]	@ 0x40
 8001532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001534:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001538:	9301      	str	r3, [sp, #4]
 800153a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 800153c:	2105      	movs	r1, #5
 800153e:	202c      	movs	r0, #44	@ 0x2c
 8001540:	f000 fb66 	bl	8001c10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8001544:	202c      	movs	r0, #44	@ 0x2c
 8001546:	f000 fb73 	bl	8001c30 <HAL_NVIC_EnableIRQ>
}
 800154a:	e7cc      	b.n	80014e6 <HAL_TIM_Base_MspInit+0x12>
 800154c:	40010400 	.word	0x40010400
 8001550:	40001c00 	.word	0x40001c00
 8001554:	40023800 	.word	0x40023800

08001558 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001558:	b500      	push	{lr}
 800155a:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800155c:	2300      	movs	r3, #0
 800155e:	9303      	str	r3, [sp, #12]
 8001560:	9304      	str	r3, [sp, #16]
 8001562:	9305      	str	r3, [sp, #20]
 8001564:	9306      	str	r3, [sp, #24]
 8001566:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 8001568:	6802      	ldr	r2, [r0, #0]
 800156a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800156e:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8001572:	429a      	cmp	r2, r3
 8001574:	d002      	beq.n	800157c <HAL_UART_MspInit+0x24>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001576:	b009      	add	sp, #36	@ 0x24
 8001578:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 800157c:	2100      	movs	r1, #0
 800157e:	9101      	str	r1, [sp, #4]
 8001580:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 8001584:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001586:	f042 0210 	orr.w	r2, r2, #16
 800158a:	645a      	str	r2, [r3, #68]	@ 0x44
 800158c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800158e:	f002 0210 	and.w	r2, r2, #16
 8001592:	9201      	str	r2, [sp, #4]
 8001594:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001596:	9102      	str	r1, [sp, #8]
 8001598:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800159a:	f042 0201 	orr.w	r2, r2, #1
 800159e:	631a      	str	r2, [r3, #48]	@ 0x30
 80015a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a2:	f003 0301 	and.w	r3, r3, #1
 80015a6:	9302      	str	r3, [sp, #8]
 80015a8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80015aa:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80015ae:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b0:	2302      	movs	r3, #2
 80015b2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015b4:	2303      	movs	r3, #3
 80015b6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80015b8:	2307      	movs	r3, #7
 80015ba:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015bc:	a903      	add	r1, sp, #12
 80015be:	4802      	ldr	r0, [pc, #8]	@ (80015c8 <HAL_UART_MspInit+0x70>)
 80015c0:	f000 fd3c 	bl	800203c <HAL_GPIO_Init>
}
 80015c4:	e7d7      	b.n	8001576 <HAL_UART_MspInit+0x1e>
 80015c6:	bf00      	nop
 80015c8:	40020000 	.word	0x40020000

080015cc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015cc:	b530      	push	{r4, r5, lr}
 80015ce:	b089      	sub	sp, #36	@ 0x24
 80015d0:	4604      	mov	r4, r0
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	9301      	str	r3, [sp, #4]
 80015d6:	4b21      	ldr	r3, [pc, #132]	@ (800165c <HAL_InitTick+0x90>)
 80015d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80015da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80015de:	641a      	str	r2, [r3, #64]	@ 0x40
 80015e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015e6:	9301      	str	r3, [sp, #4]
 80015e8:	9b01      	ldr	r3, [sp, #4]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80015ea:	a902      	add	r1, sp, #8
 80015ec:	a803      	add	r0, sp, #12
 80015ee:	f001 f965 	bl	80028bc <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80015f2:	9b06      	ldr	r3, [sp, #24]
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80015f4:	b9cb      	cbnz	r3, 800162a <HAL_InitTick+0x5e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80015f6:	f001 f941 	bl	800287c <HAL_RCC_GetPCLK1Freq>
 80015fa:	4603      	mov	r3, r0
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80015fc:	4a18      	ldr	r2, [pc, #96]	@ (8001660 <HAL_InitTick+0x94>)
 80015fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001602:	0c9b      	lsrs	r3, r3, #18
 8001604:	3b01      	subs	r3, #1

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8001606:	4817      	ldr	r0, [pc, #92]	@ (8001664 <HAL_InitTick+0x98>)
 8001608:	4a17      	ldr	r2, [pc, #92]	@ (8001668 <HAL_InitTick+0x9c>)
 800160a:	6002      	str	r2, [r0, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 800160c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001610:	60c2      	str	r2, [r0, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8001612:	6043      	str	r3, [r0, #4]
  htim14.Init.ClockDivision = 0;
 8001614:	2300      	movs	r3, #0
 8001616:	6103      	str	r3, [r0, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001618:	6083      	str	r3, [r0, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800161a:	6183      	str	r3, [r0, #24]

  status = HAL_TIM_Base_Init(&htim14);
 800161c:	f001 fb00 	bl	8002c20 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8001620:	4605      	mov	r5, r0
 8001622:	b130      	cbz	r0, 8001632 <HAL_InitTick+0x66>
    }
  }

 /* Return function status */
  return status;
}
 8001624:	4628      	mov	r0, r5
 8001626:	b009      	add	sp, #36	@ 0x24
 8001628:	bd30      	pop	{r4, r5, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800162a:	f001 f927 	bl	800287c <HAL_RCC_GetPCLK1Freq>
 800162e:	0043      	lsls	r3, r0, #1
 8001630:	e7e4      	b.n	80015fc <HAL_InitTick+0x30>
    status = HAL_TIM_Base_Start_IT(&htim14);
 8001632:	480c      	ldr	r0, [pc, #48]	@ (8001664 <HAL_InitTick+0x98>)
 8001634:	f001 f990 	bl	8002958 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 8001638:	4605      	mov	r5, r0
 800163a:	2800      	cmp	r0, #0
 800163c:	d1f2      	bne.n	8001624 <HAL_InitTick+0x58>
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800163e:	202d      	movs	r0, #45	@ 0x2d
 8001640:	f000 faf6 	bl	8001c30 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001644:	2c0f      	cmp	r4, #15
 8001646:	d901      	bls.n	800164c <HAL_InitTick+0x80>
        status = HAL_ERROR;
 8001648:	2501      	movs	r5, #1
 800164a:	e7eb      	b.n	8001624 <HAL_InitTick+0x58>
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 800164c:	2200      	movs	r2, #0
 800164e:	4621      	mov	r1, r4
 8001650:	202d      	movs	r0, #45	@ 0x2d
 8001652:	f000 fadd 	bl	8001c10 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001656:	4b05      	ldr	r3, [pc, #20]	@ (800166c <HAL_InitTick+0xa0>)
 8001658:	601c      	str	r4, [r3, #0]
 800165a:	e7e3      	b.n	8001624 <HAL_InitTick+0x58>
 800165c:	40023800 	.word	0x40023800
 8001660:	431bde83 	.word	0x431bde83
 8001664:	20000450 	.word	0x20000450
 8001668:	40002000 	.word	0x40002000
 800166c:	20000008 	.word	0x20000008

08001670 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001670:	e7fe      	b.n	8001670 <NMI_Handler>

08001672 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001672:	e7fe      	b.n	8001672 <HardFault_Handler>

08001674 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001674:	e7fe      	b.n	8001674 <MemManage_Handler>

08001676 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001676:	e7fe      	b.n	8001676 <BusFault_Handler>

08001678 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001678:	e7fe      	b.n	8001678 <UsageFault_Handler>

0800167a <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800167a:	4770      	bx	lr

0800167c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800167c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 800167e:	4802      	ldr	r0, [pc, #8]	@ (8001688 <DMA1_Stream5_IRQHandler+0xc>)
 8001680:	f000 fbee 	bl	8001e60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001684:	bd08      	pop	{r3, pc}
 8001686:	bf00      	nop
 8001688:	20000334 	.word	0x20000334

0800168c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800168c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 800168e:	4802      	ldr	r0, [pc, #8]	@ (8001698 <DMA1_Stream6_IRQHandler+0xc>)
 8001690:	f000 fbe6 	bl	8001e60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001694:	bd08      	pop	{r3, pc}
 8001696:	bf00      	nop
 8001698:	200002d4 	.word	0x200002d4

0800169c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800169c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */
  ++ulHighFrequencyTimerTicks;
 800169e:	4a05      	ldr	r2, [pc, #20]	@ (80016b4 <TIM8_UP_TIM13_IRQHandler+0x18>)
 80016a0:	6813      	ldr	r3, [r2, #0]
 80016a2:	3301      	adds	r3, #1
 80016a4:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80016a6:	4804      	ldr	r0, [pc, #16]	@ (80016b8 <TIM8_UP_TIM13_IRQHandler+0x1c>)
 80016a8:	f001 f99e 	bl	80029e8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 80016ac:	4803      	ldr	r0, [pc, #12]	@ (80016bc <TIM8_UP_TIM13_IRQHandler+0x20>)
 80016ae:	f001 f99b 	bl	80029e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80016b2:	bd08      	pop	{r3, pc}
 80016b4:	200001f4 	.word	0x200001f4
 80016b8:	2000028c 	.word	0x2000028c
 80016bc:	20000244 	.word	0x20000244

080016c0 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80016c0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */
  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80016c2:	4803      	ldr	r0, [pc, #12]	@ (80016d0 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80016c4:	f001 f990 	bl	80029e8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim14);
 80016c8:	4802      	ldr	r0, [pc, #8]	@ (80016d4 <TIM8_TRG_COM_TIM14_IRQHandler+0x14>)
 80016ca:	f001 f98d 	bl	80029e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80016ce:	bd08      	pop	{r3, pc}
 80016d0:	2000028c 	.word	0x2000028c
 80016d4:	20000450 	.word	0x20000450

080016d8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80016d8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80016da:	4802      	ldr	r0, [pc, #8]	@ (80016e4 <DMA2_Stream0_IRQHandler+0xc>)
 80016dc:	f000 fbc0 	bl	8001e60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80016e0:	bd08      	pop	{r3, pc}
 80016e2:	bf00      	nop
 80016e4:	200003a8 	.word	0x200003a8

080016e8 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 80016e8:	2001      	movs	r0, #1
 80016ea:	4770      	bx	lr

080016ec <_kill>:

int _kill(int pid, int sig)
{
 80016ec:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80016ee:	f004 ff59 	bl	80065a4 <__errno>
 80016f2:	2316      	movs	r3, #22
 80016f4:	6003      	str	r3, [r0, #0]
  return -1;
}
 80016f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80016fa:	bd08      	pop	{r3, pc}

080016fc <_exit>:

void _exit (int status)
{
 80016fc:	b508      	push	{r3, lr}
  _kill(status, -1);
 80016fe:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001702:	f7ff fff3 	bl	80016ec <_kill>
  while (1) {}    /* Make sure we hang here */
 8001706:	e7fe      	b.n	8001706 <_exit+0xa>

08001708 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001708:	b570      	push	{r4, r5, r6, lr}
 800170a:	460c      	mov	r4, r1
 800170c:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800170e:	2500      	movs	r5, #0
 8001710:	e006      	b.n	8001720 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8001712:	f3af 8000 	nop.w
 8001716:	4621      	mov	r1, r4
 8001718:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800171c:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 800171e:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001720:	42b5      	cmp	r5, r6
 8001722:	dbf6      	blt.n	8001712 <_read+0xa>
  }

  return len;
}
 8001724:	4630      	mov	r0, r6
 8001726:	bd70      	pop	{r4, r5, r6, pc}

08001728 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001728:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800172c:	4770      	bx	lr

0800172e <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800172e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001732:	604b      	str	r3, [r1, #4]
  return 0;
}
 8001734:	2000      	movs	r0, #0
 8001736:	4770      	bx	lr

08001738 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001738:	2001      	movs	r0, #1
 800173a:	4770      	bx	lr

0800173c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 800173c:	2000      	movs	r0, #0
 800173e:	4770      	bx	lr

08001740 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001740:	b510      	push	{r4, lr}
 8001742:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001744:	4a0c      	ldr	r2, [pc, #48]	@ (8001778 <_sbrk+0x38>)
 8001746:	490d      	ldr	r1, [pc, #52]	@ (800177c <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001748:	480d      	ldr	r0, [pc, #52]	@ (8001780 <_sbrk+0x40>)
 800174a:	6800      	ldr	r0, [r0, #0]
 800174c:	b140      	cbz	r0, 8001760 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800174e:	480c      	ldr	r0, [pc, #48]	@ (8001780 <_sbrk+0x40>)
 8001750:	6800      	ldr	r0, [r0, #0]
 8001752:	4403      	add	r3, r0
 8001754:	1a52      	subs	r2, r2, r1
 8001756:	4293      	cmp	r3, r2
 8001758:	d806      	bhi.n	8001768 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800175a:	4a09      	ldr	r2, [pc, #36]	@ (8001780 <_sbrk+0x40>)
 800175c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 800175e:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001760:	4807      	ldr	r0, [pc, #28]	@ (8001780 <_sbrk+0x40>)
 8001762:	4c08      	ldr	r4, [pc, #32]	@ (8001784 <_sbrk+0x44>)
 8001764:	6004      	str	r4, [r0, #0]
 8001766:	e7f2      	b.n	800174e <_sbrk+0xe>
    errno = ENOMEM;
 8001768:	f004 ff1c 	bl	80065a4 <__errno>
 800176c:	230c      	movs	r3, #12
 800176e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001770:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001774:	e7f3      	b.n	800175e <_sbrk+0x1e>
 8001776:	bf00      	nop
 8001778:	20020000 	.word	0x20020000
 800177c:	00000400 	.word	0x00000400
 8001780:	20000498 	.word	0x20000498
 8001784:	200013f8 	.word	0x200013f8

08001788 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001788:	4a03      	ldr	r2, [pc, #12]	@ (8001798 <SystemInit+0x10>)
 800178a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800178e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001792:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001796:	4770      	bx	lr
 8001798:	e000ed00 	.word	0xe000ed00

0800179c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800179c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017d4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80017a0:	f7ff fff2 	bl	8001788 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017a4:	480c      	ldr	r0, [pc, #48]	@ (80017d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017a6:	490d      	ldr	r1, [pc, #52]	@ (80017dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017a8:	4a0d      	ldr	r2, [pc, #52]	@ (80017e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017ac:	e002      	b.n	80017b4 <LoopCopyDataInit>

080017ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017b2:	3304      	adds	r3, #4

080017b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017b8:	d3f9      	bcc.n	80017ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ba:	4a0a      	ldr	r2, [pc, #40]	@ (80017e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017bc:	4c0a      	ldr	r4, [pc, #40]	@ (80017e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017c0:	e001      	b.n	80017c6 <LoopFillZerobss>

080017c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017c4:	3204      	adds	r2, #4

080017c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017c8:	d3fb      	bcc.n	80017c2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80017ca:	f004 fef1 	bl	80065b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017ce:	f7ff fd35 	bl	800123c <main>
  bx  lr    
 80017d2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80017d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017dc:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80017e0:	08008790 	.word	0x08008790
  ldr r2, =_sbss
 80017e4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80017e8:	200013f4 	.word	0x200013f4

080017ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017ec:	e7fe      	b.n	80017ec <ADC_IRQHandler>
	...

080017f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017f0:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001820 <HAL_Init+0x30>)
 80017f4:	681a      	ldr	r2, [r3, #0]
 80017f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80017fa:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001802:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800180a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800180c:	2003      	movs	r0, #3
 800180e:	f000 f9ed 	bl	8001bec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001812:	200f      	movs	r0, #15
 8001814:	f7ff feda 	bl	80015cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001818:	f7ff fd6a 	bl	80012f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800181c:	2000      	movs	r0, #0
 800181e:	bd08      	pop	{r3, pc}
 8001820:	40023c00 	.word	0x40023c00

08001824 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001824:	4a03      	ldr	r2, [pc, #12]	@ (8001834 <HAL_IncTick+0x10>)
 8001826:	6811      	ldr	r1, [r2, #0]
 8001828:	4b03      	ldr	r3, [pc, #12]	@ (8001838 <HAL_IncTick+0x14>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	440b      	add	r3, r1
 800182e:	6013      	str	r3, [r2, #0]
}
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	2000049c 	.word	0x2000049c
 8001838:	20000004 	.word	0x20000004

0800183c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800183c:	4b01      	ldr	r3, [pc, #4]	@ (8001844 <HAL_GetTick+0x8>)
 800183e:	6818      	ldr	r0, [r3, #0]
}
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	2000049c 	.word	0x2000049c

08001848 <ADC_Init>:
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001848:	4b4a      	ldr	r3, [pc, #296]	@ (8001974 <ADC_Init+0x12c>)
 800184a:	685a      	ldr	r2, [r3, #4]
 800184c:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8001850:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001852:	685a      	ldr	r2, [r3, #4]
 8001854:	6841      	ldr	r1, [r0, #4]
 8001856:	430a      	orrs	r2, r1
 8001858:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800185a:	6802      	ldr	r2, [r0, #0]
 800185c:	6853      	ldr	r3, [r2, #4]
 800185e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001862:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001864:	6802      	ldr	r2, [r0, #0]
 8001866:	6853      	ldr	r3, [r2, #4]
 8001868:	6901      	ldr	r1, [r0, #16]
 800186a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800186e:	6053      	str	r3, [r2, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001870:	6802      	ldr	r2, [r0, #0]
 8001872:	6853      	ldr	r3, [r2, #4]
 8001874:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8001878:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800187a:	6802      	ldr	r2, [r0, #0]
 800187c:	6853      	ldr	r3, [r2, #4]
 800187e:	6881      	ldr	r1, [r0, #8]
 8001880:	430b      	orrs	r3, r1
 8001882:	6053      	str	r3, [r2, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001884:	6802      	ldr	r2, [r0, #0]
 8001886:	6893      	ldr	r3, [r2, #8]
 8001888:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800188c:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800188e:	6802      	ldr	r2, [r0, #0]
 8001890:	6893      	ldr	r3, [r2, #8]
 8001892:	68c1      	ldr	r1, [r0, #12]
 8001894:	430b      	orrs	r3, r1
 8001896:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001898:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800189a:	4b37      	ldr	r3, [pc, #220]	@ (8001978 <ADC_Init+0x130>)
 800189c:	429a      	cmp	r2, r3
 800189e:	d057      	beq.n	8001950 <ADC_Init+0x108>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80018a0:	6802      	ldr	r2, [r0, #0]
 80018a2:	6893      	ldr	r3, [r2, #8]
 80018a4:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80018a8:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80018aa:	6802      	ldr	r2, [r0, #0]
 80018ac:	6893      	ldr	r3, [r2, #8]
 80018ae:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 80018b0:	430b      	orrs	r3, r1
 80018b2:	6093      	str	r3, [r2, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80018b4:	6802      	ldr	r2, [r0, #0]
 80018b6:	6893      	ldr	r3, [r2, #8]
 80018b8:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80018bc:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80018be:	6802      	ldr	r2, [r0, #0]
 80018c0:	6893      	ldr	r3, [r2, #8]
 80018c2:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80018c4:	430b      	orrs	r3, r1
 80018c6:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80018c8:	6802      	ldr	r2, [r0, #0]
 80018ca:	6893      	ldr	r3, [r2, #8]
 80018cc:	f023 0302 	bic.w	r3, r3, #2
 80018d0:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80018d2:	6802      	ldr	r2, [r0, #0]
 80018d4:	6893      	ldr	r3, [r2, #8]
 80018d6:	7e01      	ldrb	r1, [r0, #24]
 80018d8:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 80018dc:	6093      	str	r3, [r2, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80018de:	f890 3020 	ldrb.w	r3, [r0, #32]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d03f      	beq.n	8001966 <ADC_Init+0x11e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80018e6:	6802      	ldr	r2, [r0, #0]
 80018e8:	6853      	ldr	r3, [r2, #4]
 80018ea:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80018ee:	6053      	str	r3, [r2, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80018f0:	6802      	ldr	r2, [r0, #0]
 80018f2:	6853      	ldr	r3, [r2, #4]
 80018f4:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80018f8:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80018fa:	6801      	ldr	r1, [r0, #0]
 80018fc:	684b      	ldr	r3, [r1, #4]
 80018fe:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8001900:	3a01      	subs	r2, #1
 8001902:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 8001906:	604b      	str	r3, [r1, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001908:	6802      	ldr	r2, [r0, #0]
 800190a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800190c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8001910:	62d3      	str	r3, [r2, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001912:	6801      	ldr	r1, [r0, #0]
 8001914:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8001916:	69c2      	ldr	r2, [r0, #28]
 8001918:	3a01      	subs	r2, #1
 800191a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800191e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001920:	6802      	ldr	r2, [r0, #0]
 8001922:	6893      	ldr	r3, [r2, #8]
 8001924:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001928:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800192a:	6802      	ldr	r2, [r0, #0]
 800192c:	6893      	ldr	r3, [r2, #8]
 800192e:	f890 1030 	ldrb.w	r1, [r0, #48]	@ 0x30
 8001932:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 8001936:	6093      	str	r3, [r2, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001938:	6802      	ldr	r2, [r0, #0]
 800193a:	6893      	ldr	r3, [r2, #8]
 800193c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001940:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001942:	6802      	ldr	r2, [r0, #0]
 8001944:	6893      	ldr	r3, [r2, #8]
 8001946:	6941      	ldr	r1, [r0, #20]
 8001948:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 800194c:	6093      	str	r3, [r2, #8]
}
 800194e:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001950:	6802      	ldr	r2, [r0, #0]
 8001952:	6893      	ldr	r3, [r2, #8]
 8001954:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8001958:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800195a:	6802      	ldr	r2, [r0, #0]
 800195c:	6893      	ldr	r3, [r2, #8]
 800195e:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8001962:	6093      	str	r3, [r2, #8]
 8001964:	e7b0      	b.n	80018c8 <ADC_Init+0x80>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001966:	6802      	ldr	r2, [r0, #0]
 8001968:	6853      	ldr	r3, [r2, #4]
 800196a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800196e:	6053      	str	r3, [r2, #4]
 8001970:	e7ca      	b.n	8001908 <ADC_Init+0xc0>
 8001972:	bf00      	nop
 8001974:	40012300 	.word	0x40012300
 8001978:	0f000001 	.word	0x0f000001

0800197c <HAL_ADC_Init>:
  if (hadc == NULL)
 800197c:	b338      	cbz	r0, 80019ce <HAL_ADC_Init+0x52>
{
 800197e:	b510      	push	{r4, lr}
 8001980:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001982:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001984:	b143      	cbz	r3, 8001998 <HAL_ADC_Init+0x1c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001986:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001988:	f013 0f10 	tst.w	r3, #16
 800198c:	d00b      	beq.n	80019a6 <HAL_ADC_Init+0x2a>
    tmp_hal_status = HAL_ERROR;
 800198e:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8001990:	2300      	movs	r3, #0
 8001992:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8001996:	bd10      	pop	{r4, pc}
    HAL_ADC_MspInit(hadc);
 8001998:	f7ff fccc 	bl	8001334 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800199c:	2300      	movs	r3, #0
 800199e:	6463      	str	r3, [r4, #68]	@ 0x44
    hadc->Lock = HAL_UNLOCKED;
 80019a0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
 80019a4:	e7ef      	b.n	8001986 <HAL_ADC_Init+0xa>
    ADC_STATE_CLR_SET(hadc->State,
 80019a6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80019a8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80019ac:	f023 0302 	bic.w	r3, r3, #2
 80019b0:	f043 0302 	orr.w	r3, r3, #2
 80019b4:	6423      	str	r3, [r4, #64]	@ 0x40
    ADC_Init(hadc);
 80019b6:	4620      	mov	r0, r4
 80019b8:	f7ff ff46 	bl	8001848 <ADC_Init>
    ADC_CLEAR_ERRORCODE(hadc);
 80019bc:	2000      	movs	r0, #0
 80019be:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80019c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80019c2:	f023 0303 	bic.w	r3, r3, #3
 80019c6:	f043 0301 	orr.w	r3, r3, #1
 80019ca:	6423      	str	r3, [r4, #64]	@ 0x40
 80019cc:	e7e0      	b.n	8001990 <HAL_ADC_Init+0x14>
    return HAL_ERROR;
 80019ce:	2001      	movs	r0, #1
}
 80019d0:	4770      	bx	lr
	...

080019d4 <HAL_ADC_ConfigChannel>:
{
 80019d4:	b430      	push	{r4, r5}
 80019d6:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 80019d8:	2200      	movs	r2, #0
 80019da:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80019dc:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80019e0:	2a01      	cmp	r2, #1
 80019e2:	f000 80b6 	beq.w	8001b52 <HAL_ADC_ConfigChannel+0x17e>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2201      	movs	r2, #1
 80019ea:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 80019ee:	680a      	ldr	r2, [r1, #0]
 80019f0:	2a09      	cmp	r2, #9
 80019f2:	d940      	bls.n	8001a76 <HAL_ADC_ConfigChannel+0xa2>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80019f4:	6804      	ldr	r4, [r0, #0]
 80019f6:	68e0      	ldr	r0, [r4, #12]
 80019f8:	b292      	uxth	r2, r2
 80019fa:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80019fe:	3a1e      	subs	r2, #30
 8001a00:	f04f 0c07 	mov.w	ip, #7
 8001a04:	fa0c f202 	lsl.w	r2, ip, r2
 8001a08:	ea20 0202 	bic.w	r2, r0, r2
 8001a0c:	60e2      	str	r2, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001a0e:	681c      	ldr	r4, [r3, #0]
 8001a10:	68e0      	ldr	r0, [r4, #12]
 8001a12:	880a      	ldrh	r2, [r1, #0]
 8001a14:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001a18:	3a1e      	subs	r2, #30
 8001a1a:	688d      	ldr	r5, [r1, #8]
 8001a1c:	fa05 f202 	lsl.w	r2, r5, r2
 8001a20:	4302      	orrs	r2, r0
 8001a22:	60e2      	str	r2, [r4, #12]
  if (sConfig->Rank < 7U)
 8001a24:	684a      	ldr	r2, [r1, #4]
 8001a26:	2a06      	cmp	r2, #6
 8001a28:	d83c      	bhi.n	8001aa4 <HAL_ADC_ConfigChannel+0xd0>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001a2a:	681c      	ldr	r4, [r3, #0]
 8001a2c:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001a2e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001a32:	3a05      	subs	r2, #5
 8001a34:	f04f 0c1f 	mov.w	ip, #31
 8001a38:	fa0c f202 	lsl.w	r2, ip, r2
 8001a3c:	ea20 0202 	bic.w	r2, r0, r2
 8001a40:	6362      	str	r2, [r4, #52]	@ 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001a42:	681c      	ldr	r4, [r3, #0]
 8001a44:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001a46:	684a      	ldr	r2, [r1, #4]
 8001a48:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001a4c:	3a05      	subs	r2, #5
 8001a4e:	f8b1 c000 	ldrh.w	ip, [r1]
 8001a52:	fa0c f202 	lsl.w	r2, ip, r2
 8001a56:	4302      	orrs	r2, r0
 8001a58:	6362      	str	r2, [r4, #52]	@ 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001a5a:	6818      	ldr	r0, [r3, #0]
 8001a5c:	4a3e      	ldr	r2, [pc, #248]	@ (8001b58 <HAL_ADC_ConfigChannel+0x184>)
 8001a5e:	4290      	cmp	r0, r2
 8001a60:	d050      	beq.n	8001b04 <HAL_ADC_ConfigChannel+0x130>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001a62:	6818      	ldr	r0, [r3, #0]
 8001a64:	4a3c      	ldr	r2, [pc, #240]	@ (8001b58 <HAL_ADC_ConfigChannel+0x184>)
 8001a66:	4290      	cmp	r0, r2
 8001a68:	d055      	beq.n	8001b16 <HAL_ADC_ConfigChannel+0x142>
  __HAL_UNLOCK(hadc);
 8001a6a:	2000      	movs	r0, #0
 8001a6c:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 8001a70:	b002      	add	sp, #8
 8001a72:	bc30      	pop	{r4, r5}
 8001a74:	4770      	bx	lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001a76:	6804      	ldr	r4, [r0, #0]
 8001a78:	6920      	ldr	r0, [r4, #16]
 8001a7a:	b292      	uxth	r2, r2
 8001a7c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001a80:	f04f 0c07 	mov.w	ip, #7
 8001a84:	fa0c f202 	lsl.w	r2, ip, r2
 8001a88:	ea20 0202 	bic.w	r2, r0, r2
 8001a8c:	6122      	str	r2, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001a8e:	681c      	ldr	r4, [r3, #0]
 8001a90:	6920      	ldr	r0, [r4, #16]
 8001a92:	880a      	ldrh	r2, [r1, #0]
 8001a94:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001a98:	688d      	ldr	r5, [r1, #8]
 8001a9a:	fa05 f202 	lsl.w	r2, r5, r2
 8001a9e:	4302      	orrs	r2, r0
 8001aa0:	6122      	str	r2, [r4, #16]
 8001aa2:	e7bf      	b.n	8001a24 <HAL_ADC_ConfigChannel+0x50>
  else if (sConfig->Rank < 13U)
 8001aa4:	2a0c      	cmp	r2, #12
 8001aa6:	d816      	bhi.n	8001ad6 <HAL_ADC_ConfigChannel+0x102>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001aa8:	681d      	ldr	r5, [r3, #0]
 8001aaa:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8001aac:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001ab0:	3a23      	subs	r2, #35	@ 0x23
 8001ab2:	241f      	movs	r4, #31
 8001ab4:	fa04 f202 	lsl.w	r2, r4, r2
 8001ab8:	ea20 0202 	bic.w	r2, r0, r2
 8001abc:	632a      	str	r2, [r5, #48]	@ 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001abe:	681d      	ldr	r5, [r3, #0]
 8001ac0:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8001ac2:	684a      	ldr	r2, [r1, #4]
 8001ac4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001ac8:	3a23      	subs	r2, #35	@ 0x23
 8001aca:	880c      	ldrh	r4, [r1, #0]
 8001acc:	fa04 f202 	lsl.w	r2, r4, r2
 8001ad0:	4302      	orrs	r2, r0
 8001ad2:	632a      	str	r2, [r5, #48]	@ 0x30
 8001ad4:	e7c1      	b.n	8001a5a <HAL_ADC_ConfigChannel+0x86>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001ad6:	681d      	ldr	r5, [r3, #0]
 8001ad8:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8001ada:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001ade:	3a41      	subs	r2, #65	@ 0x41
 8001ae0:	241f      	movs	r4, #31
 8001ae2:	fa04 f202 	lsl.w	r2, r4, r2
 8001ae6:	ea20 0202 	bic.w	r2, r0, r2
 8001aea:	62ea      	str	r2, [r5, #44]	@ 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001aec:	681d      	ldr	r5, [r3, #0]
 8001aee:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8001af0:	684a      	ldr	r2, [r1, #4]
 8001af2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001af6:	3a41      	subs	r2, #65	@ 0x41
 8001af8:	880c      	ldrh	r4, [r1, #0]
 8001afa:	fa04 f202 	lsl.w	r2, r4, r2
 8001afe:	4302      	orrs	r2, r0
 8001b00:	62ea      	str	r2, [r5, #44]	@ 0x2c
 8001b02:	e7aa      	b.n	8001a5a <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001b04:	680a      	ldr	r2, [r1, #0]
 8001b06:	2a12      	cmp	r2, #18
 8001b08:	d1ab      	bne.n	8001a62 <HAL_ADC_ConfigChannel+0x8e>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001b0a:	4814      	ldr	r0, [pc, #80]	@ (8001b5c <HAL_ADC_ConfigChannel+0x188>)
 8001b0c:	6842      	ldr	r2, [r0, #4]
 8001b0e:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001b12:	6042      	str	r2, [r0, #4]
 8001b14:	e7a5      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x8e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001b16:	680a      	ldr	r2, [r1, #0]
 8001b18:	3a10      	subs	r2, #16
 8001b1a:	2a01      	cmp	r2, #1
 8001b1c:	d8a5      	bhi.n	8001a6a <HAL_ADC_ConfigChannel+0x96>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001b1e:	480f      	ldr	r0, [pc, #60]	@ (8001b5c <HAL_ADC_ConfigChannel+0x188>)
 8001b20:	6842      	ldr	r2, [r0, #4]
 8001b22:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001b26:	6042      	str	r2, [r0, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b28:	680a      	ldr	r2, [r1, #0]
 8001b2a:	2a10      	cmp	r2, #16
 8001b2c:	d19d      	bne.n	8001a6a <HAL_ADC_ConfigChannel+0x96>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001b2e:	4a0c      	ldr	r2, [pc, #48]	@ (8001b60 <HAL_ADC_ConfigChannel+0x18c>)
 8001b30:	6812      	ldr	r2, [r2, #0]
 8001b32:	490c      	ldr	r1, [pc, #48]	@ (8001b64 <HAL_ADC_ConfigChannel+0x190>)
 8001b34:	fba1 1202 	umull	r1, r2, r1, r2
 8001b38:	0c92      	lsrs	r2, r2, #18
 8001b3a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001b3e:	0052      	lsls	r2, r2, #1
 8001b40:	9201      	str	r2, [sp, #4]
      while (counter != 0U)
 8001b42:	e002      	b.n	8001b4a <HAL_ADC_ConfigChannel+0x176>
        counter--;
 8001b44:	9a01      	ldr	r2, [sp, #4]
 8001b46:	3a01      	subs	r2, #1
 8001b48:	9201      	str	r2, [sp, #4]
      while (counter != 0U)
 8001b4a:	9a01      	ldr	r2, [sp, #4]
 8001b4c:	2a00      	cmp	r2, #0
 8001b4e:	d1f9      	bne.n	8001b44 <HAL_ADC_ConfigChannel+0x170>
 8001b50:	e78b      	b.n	8001a6a <HAL_ADC_ConfigChannel+0x96>
  __HAL_LOCK(hadc);
 8001b52:	2002      	movs	r0, #2
 8001b54:	e78c      	b.n	8001a70 <HAL_ADC_ConfigChannel+0x9c>
 8001b56:	bf00      	nop
 8001b58:	40012000 	.word	0x40012000
 8001b5c:	40012300 	.word	0x40012300
 8001b60:	20000000 	.word	0x20000000
 8001b64:	431bde83 	.word	0x431bde83

08001b68 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8001b68:	2800      	cmp	r0, #0
 8001b6a:	db07      	blt.n	8001b7c <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b6c:	f000 021f 	and.w	r2, r0, #31
 8001b70:	0940      	lsrs	r0, r0, #5
 8001b72:	2301      	movs	r3, #1
 8001b74:	4093      	lsls	r3, r2
 8001b76:	4a02      	ldr	r2, [pc, #8]	@ (8001b80 <__NVIC_EnableIRQ+0x18>)
 8001b78:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	e000e100 	.word	0xe000e100

08001b84 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8001b84:	2800      	cmp	r0, #0
 8001b86:	db08      	blt.n	8001b9a <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b88:	0109      	lsls	r1, r1, #4
 8001b8a:	b2c9      	uxtb	r1, r1
 8001b8c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001b90:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001b94:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8001b98:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b9a:	f000 000f 	and.w	r0, r0, #15
 8001b9e:	0109      	lsls	r1, r1, #4
 8001ba0:	b2c9      	uxtb	r1, r1
 8001ba2:	4b01      	ldr	r3, [pc, #4]	@ (8001ba8 <__NVIC_SetPriority+0x24>)
 8001ba4:	5419      	strb	r1, [r3, r0]
  }
}
 8001ba6:	4770      	bx	lr
 8001ba8:	e000ed14 	.word	0xe000ed14

08001bac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bac:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bae:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bb2:	f1c0 0c07 	rsb	ip, r0, #7
 8001bb6:	f1bc 0f04 	cmp.w	ip, #4
 8001bba:	bf28      	it	cs
 8001bbc:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bc0:	1d03      	adds	r3, r0, #4
 8001bc2:	2b06      	cmp	r3, #6
 8001bc4:	d90f      	bls.n	8001be6 <NVIC_EncodePriority+0x3a>
 8001bc6:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc8:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8001bcc:	fa0e f00c 	lsl.w	r0, lr, ip
 8001bd0:	ea21 0100 	bic.w	r1, r1, r0
 8001bd4:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bd6:	fa0e fe03 	lsl.w	lr, lr, r3
 8001bda:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8001bde:	ea41 0002 	orr.w	r0, r1, r2
 8001be2:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001be6:	2300      	movs	r3, #0
 8001be8:	e7ee      	b.n	8001bc8 <NVIC_EncodePriority+0x1c>
	...

08001bec <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bec:	4a07      	ldr	r2, [pc, #28]	@ (8001c0c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001bee:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bf0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001bf4:	041b      	lsls	r3, r3, #16
 8001bf6:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bf8:	0200      	lsls	r0, r0, #8
 8001bfa:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bfe:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001c00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001c08:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001c0a:	4770      	bx	lr
 8001c0c:	e000ed00 	.word	0xe000ed00

08001c10 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c10:	b510      	push	{r4, lr}
 8001c12:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c14:	4b05      	ldr	r3, [pc, #20]	@ (8001c2c <HAL_NVIC_SetPriority+0x1c>)
 8001c16:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c18:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001c1c:	f7ff ffc6 	bl	8001bac <NVIC_EncodePriority>
 8001c20:	4601      	mov	r1, r0
 8001c22:	4620      	mov	r0, r4
 8001c24:	f7ff ffae 	bl	8001b84 <__NVIC_SetPriority>
}
 8001c28:	bd10      	pop	{r4, pc}
 8001c2a:	bf00      	nop
 8001c2c:	e000ed00 	.word	0xe000ed00

08001c30 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c30:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c32:	f7ff ff99 	bl	8001b68 <__NVIC_EnableIRQ>
}
 8001c36:	bd08      	pop	{r3, pc}

08001c38 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001c38:	b170      	cbz	r0, 8001c58 <HAL_DAC_Init+0x20>
{
 8001c3a:	b510      	push	{r4, lr}
 8001c3c:	4604      	mov	r4, r0
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001c3e:	7903      	ldrb	r3, [r0, #4]
 8001c40:	b133      	cbz	r3, 8001c50 <HAL_DAC_Init+0x18>
    HAL_DAC_MspInit(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001c42:	2302      	movs	r3, #2
 8001c44:	7123      	strb	r3, [r4, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001c46:	2000      	movs	r0, #0
 8001c48:	6120      	str	r0, [r4, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
}
 8001c4e:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8001c50:	7143      	strb	r3, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8001c52:	f7ff fbc3 	bl	80013dc <HAL_DAC_MspInit>
 8001c56:	e7f4      	b.n	8001c42 <HAL_DAC_Init+0xa>
    return HAL_ERROR;
 8001c58:	2001      	movs	r0, #1
}
 8001c5a:	4770      	bx	lr

08001c5c <HAL_DAC_ConfigChannel>:
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8001c5c:	b348      	cbz	r0, 8001cb2 <HAL_DAC_ConfigChannel+0x56>
 8001c5e:	4684      	mov	ip, r0
 8001c60:	b349      	cbz	r1, 8001cb6 <HAL_DAC_ConfigChannel+0x5a>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001c62:	7943      	ldrb	r3, [r0, #5]
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d028      	beq.n	8001cba <HAL_DAC_ConfigChannel+0x5e>
{
 8001c68:	b510      	push	{r4, lr}
  __HAL_LOCK(hdac);
 8001c6a:	f04f 0e01 	mov.w	lr, #1
 8001c6e:	f880 e005 	strb.w	lr, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001c72:	2302      	movs	r3, #2
 8001c74:	7103      	strb	r3, [r0, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001c76:	6804      	ldr	r4, [r0, #0]
 8001c78:	6820      	ldr	r0, [r4, #0]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8001c7a:	f002 0210 	and.w	r2, r2, #16
 8001c7e:	f640 73fe 	movw	r3, #4094	@ 0xffe
 8001c82:	4093      	lsls	r3, r2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8001c84:	ea20 0003 	bic.w	r0, r0, r3
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001c88:	680b      	ldr	r3, [r1, #0]
 8001c8a:	6849      	ldr	r1, [r1, #4]
 8001c8c:	430b      	orrs	r3, r1
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001c8e:	4093      	lsls	r3, r2
 8001c90:	4303      	orrs	r3, r0
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001c92:	6023      	str	r3, [r4, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001c94:	f8dc 0000 	ldr.w	r0, [ip]
 8001c98:	6803      	ldr	r3, [r0, #0]
 8001c9a:	21c0      	movs	r1, #192	@ 0xc0
 8001c9c:	fa01 f202 	lsl.w	r2, r1, r2
 8001ca0:	ea23 0302 	bic.w	r3, r3, r2
 8001ca4:	6003      	str	r3, [r0, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001ca6:	f88c e004 	strb.w	lr, [ip, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001caa:	2000      	movs	r0, #0
 8001cac:	f88c 0005 	strb.w	r0, [ip, #5]

  /* Return function status */
  return status;
}
 8001cb0:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001cb2:	2001      	movs	r0, #1
 8001cb4:	4770      	bx	lr
 8001cb6:	2001      	movs	r0, #1
 8001cb8:	4770      	bx	lr
  __HAL_LOCK(hdac);
 8001cba:	2002      	movs	r0, #2
}
 8001cbc:	4770      	bx	lr
	...

08001cc0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001cc0:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001cc2:	6803      	ldr	r3, [r0, #0]
 8001cc4:	b2d9      	uxtb	r1, r3
 8001cc6:	3910      	subs	r1, #16
 8001cc8:	4a0c      	ldr	r2, [pc, #48]	@ (8001cfc <DMA_CalcBaseAndBitshift+0x3c>)
 8001cca:	fba2 4201 	umull	r4, r2, r2, r1
 8001cce:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001cd0:	4c0b      	ldr	r4, [pc, #44]	@ (8001d00 <DMA_CalcBaseAndBitshift+0x40>)
 8001cd2:	5ca2      	ldrb	r2, [r4, r2]
 8001cd4:	65c2      	str	r2, [r0, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001cd6:	295f      	cmp	r1, #95	@ 0x5f
 8001cd8:	d909      	bls.n	8001cee <DMA_CalcBaseAndBitshift+0x2e>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001cda:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001cde:	f023 0303 	bic.w	r3, r3, #3
 8001ce2:	3304      	adds	r3, #4
 8001ce4:	6583      	str	r3, [r0, #88]	@ 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8001ce6:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 8001ce8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001cec:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001cee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001cf2:	f023 0303 	bic.w	r3, r3, #3
 8001cf6:	6583      	str	r3, [r0, #88]	@ 0x58
 8001cf8:	e7f5      	b.n	8001ce6 <DMA_CalcBaseAndBitshift+0x26>
 8001cfa:	bf00      	nop
 8001cfc:	aaaaaaab 	.word	0xaaaaaaab
 8001d00:	08008298 	.word	0x08008298

08001d04 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001d04:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001d06:	6982      	ldr	r2, [r0, #24]
 8001d08:	b992      	cbnz	r2, 8001d30 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d00a      	beq.n	8001d24 <DMA_CheckFifoParam+0x20>
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d002      	beq.n	8001d18 <DMA_CheckFifoParam+0x14>
 8001d12:	b10b      	cbz	r3, 8001d18 <DMA_CheckFifoParam+0x14>
 8001d14:	2000      	movs	r0, #0
 8001d16:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d18:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001d1a:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001d1e:	d128      	bne.n	8001d72 <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8001d20:	2000      	movs	r0, #0
 8001d22:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001d24:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001d26:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001d2a:	d024      	beq.n	8001d76 <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8001d2c:	2000      	movs	r0, #0
 8001d2e:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001d30:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8001d34:	d009      	beq.n	8001d4a <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001d36:	2b02      	cmp	r3, #2
 8001d38:	d925      	bls.n	8001d86 <DMA_CheckFifoParam+0x82>
 8001d3a:	2b03      	cmp	r3, #3
 8001d3c:	d125      	bne.n	8001d8a <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d3e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001d40:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001d44:	d123      	bne.n	8001d8e <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 8001d46:	2000      	movs	r0, #0
 8001d48:	4770      	bx	lr
    switch (tmp)
 8001d4a:	2b03      	cmp	r3, #3
 8001d4c:	d803      	bhi.n	8001d56 <DMA_CheckFifoParam+0x52>
 8001d4e:	e8df f003 	tbb	[pc, r3]
 8001d52:	0414      	.short	0x0414
 8001d54:	0a14      	.short	0x0a14
 8001d56:	2000      	movs	r0, #0
 8001d58:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d5a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001d5c:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001d60:	d10d      	bne.n	8001d7e <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8001d62:	2000      	movs	r0, #0
 8001d64:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001d66:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001d68:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001d6c:	d009      	beq.n	8001d82 <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 8001d6e:	2000      	movs	r0, #0
 8001d70:	4770      	bx	lr
        status = HAL_ERROR;
 8001d72:	2001      	movs	r0, #1
 8001d74:	4770      	bx	lr
        status = HAL_ERROR;
 8001d76:	2001      	movs	r0, #1
 8001d78:	4770      	bx	lr
      status = HAL_ERROR;
 8001d7a:	2001      	movs	r0, #1
 8001d7c:	4770      	bx	lr
        status = HAL_ERROR;
 8001d7e:	2001      	movs	r0, #1
 8001d80:	4770      	bx	lr
        status = HAL_ERROR;
 8001d82:	2001      	movs	r0, #1
 8001d84:	4770      	bx	lr
      status = HAL_ERROR;
 8001d86:	2001      	movs	r0, #1
 8001d88:	4770      	bx	lr
    switch (tmp)
 8001d8a:	2000      	movs	r0, #0
 8001d8c:	4770      	bx	lr
      {
        status = HAL_ERROR;
 8001d8e:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8001d90:	4770      	bx	lr
	...

08001d94 <HAL_DMA_Init>:
{
 8001d94:	b570      	push	{r4, r5, r6, lr}
 8001d96:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001d98:	f7ff fd50 	bl	800183c <HAL_GetTick>
  if(hdma == NULL)
 8001d9c:	2c00      	cmp	r4, #0
 8001d9e:	d05b      	beq.n	8001e58 <HAL_DMA_Init+0xc4>
 8001da0:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8001da2:	2302      	movs	r3, #2
 8001da4:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 8001da8:	2300      	movs	r3, #0
 8001daa:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 8001dae:	6822      	ldr	r2, [r4, #0]
 8001db0:	6813      	ldr	r3, [r2, #0]
 8001db2:	f023 0301 	bic.w	r3, r3, #1
 8001db6:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001db8:	6823      	ldr	r3, [r4, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	f012 0f01 	tst.w	r2, #1
 8001dc0:	d00a      	beq.n	8001dd8 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001dc2:	f7ff fd3b 	bl	800183c <HAL_GetTick>
 8001dc6:	1b43      	subs	r3, r0, r5
 8001dc8:	2b05      	cmp	r3, #5
 8001dca:	d9f5      	bls.n	8001db8 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001dcc:	2320      	movs	r3, #32
 8001dce:	6563      	str	r3, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001dd0:	2003      	movs	r0, #3
 8001dd2:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
}
 8001dd6:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 8001dd8:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001dda:	4920      	ldr	r1, [pc, #128]	@ (8001e5c <HAL_DMA_Init+0xc8>)
 8001ddc:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001dde:	6862      	ldr	r2, [r4, #4]
 8001de0:	68a0      	ldr	r0, [r4, #8]
 8001de2:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001de4:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001de6:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001de8:	6920      	ldr	r0, [r4, #16]
 8001dea:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dec:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dee:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001df0:	69a0      	ldr	r0, [r4, #24]
 8001df2:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001df4:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001df6:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001df8:	6a20      	ldr	r0, [r4, #32]
 8001dfa:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001dfc:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001dfe:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001e00:	2904      	cmp	r1, #4
 8001e02:	d01e      	beq.n	8001e42 <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 8001e04:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8001e06:	6826      	ldr	r6, [r4, #0]
 8001e08:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001e0a:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 8001e0e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001e10:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e12:	2b04      	cmp	r3, #4
 8001e14:	d107      	bne.n	8001e26 <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 8001e16:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001e18:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001e1a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001e1c:	b11b      	cbz	r3, 8001e26 <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001e1e:	4620      	mov	r0, r4
 8001e20:	f7ff ff70 	bl	8001d04 <DMA_CheckFifoParam>
 8001e24:	b990      	cbnz	r0, 8001e4c <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 8001e26:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e28:	4620      	mov	r0, r4
 8001e2a:	f7ff ff49 	bl	8001cc0 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e2e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001e30:	233f      	movs	r3, #63	@ 0x3f
 8001e32:	4093      	lsls	r3, r2
 8001e34:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e36:	2000      	movs	r0, #0
 8001e38:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8001e40:	e7c9      	b.n	8001dd6 <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001e42:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001e44:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8001e46:	4301      	orrs	r1, r0
 8001e48:	430a      	orrs	r2, r1
 8001e4a:	e7db      	b.n	8001e04 <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001e4c:	2340      	movs	r3, #64	@ 0x40
 8001e4e:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001e50:	2001      	movs	r0, #1
 8001e52:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
        return HAL_ERROR; 
 8001e56:	e7be      	b.n	8001dd6 <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 8001e58:	2001      	movs	r0, #1
 8001e5a:	e7bc      	b.n	8001dd6 <HAL_DMA_Init+0x42>
 8001e5c:	f010803f 	.word	0xf010803f

08001e60 <HAL_DMA_IRQHandler>:
{
 8001e60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e62:	b083      	sub	sp, #12
 8001e64:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8001e66:	2300      	movs	r3, #0
 8001e68:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e6a:	4b72      	ldr	r3, [pc, #456]	@ (8002034 <HAL_DMA_IRQHandler+0x1d4>)
 8001e6c:	681d      	ldr	r5, [r3, #0]
 8001e6e:	4b72      	ldr	r3, [pc, #456]	@ (8002038 <HAL_DMA_IRQHandler+0x1d8>)
 8001e70:	fba3 3505 	umull	r3, r5, r3, r5
 8001e74:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e76:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  tmpisr = regs->ISR;
 8001e78:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e7a:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8001e7c:	2308      	movs	r3, #8
 8001e7e:	4093      	lsls	r3, r2
 8001e80:	4233      	tst	r3, r6
 8001e82:	d010      	beq.n	8001ea6 <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001e84:	6803      	ldr	r3, [r0, #0]
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	f012 0f04 	tst.w	r2, #4
 8001e8c:	d00b      	beq.n	8001ea6 <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	f022 0204 	bic.w	r2, r2, #4
 8001e94:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001e96:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8001e98:	2308      	movs	r3, #8
 8001e9a:	4093      	lsls	r3, r2
 8001e9c:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001e9e:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8001ea0:	f043 0301 	orr.w	r3, r3, #1
 8001ea4:	6543      	str	r3, [r0, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ea6:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	4093      	lsls	r3, r2
 8001eac:	4233      	tst	r3, r6
 8001eae:	d009      	beq.n	8001ec4 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001eb0:	6822      	ldr	r2, [r4, #0]
 8001eb2:	6952      	ldr	r2, [r2, #20]
 8001eb4:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8001eb8:	d004      	beq.n	8001ec4 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001eba:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001ebc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001ebe:	f043 0302 	orr.w	r3, r3, #2
 8001ec2:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ec4:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001ec6:	2304      	movs	r3, #4
 8001ec8:	4093      	lsls	r3, r2
 8001eca:	4233      	tst	r3, r6
 8001ecc:	d009      	beq.n	8001ee2 <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001ece:	6822      	ldr	r2, [r4, #0]
 8001ed0:	6812      	ldr	r2, [r2, #0]
 8001ed2:	f012 0f02 	tst.w	r2, #2
 8001ed6:	d004      	beq.n	8001ee2 <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001ed8:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001eda:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001edc:	f043 0304 	orr.w	r3, r3, #4
 8001ee0:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001ee2:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001ee4:	2310      	movs	r3, #16
 8001ee6:	4093      	lsls	r3, r2
 8001ee8:	4233      	tst	r3, r6
 8001eea:	d024      	beq.n	8001f36 <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001eec:	6822      	ldr	r2, [r4, #0]
 8001eee:	6812      	ldr	r2, [r2, #0]
 8001ef0:	f012 0f08 	tst.w	r2, #8
 8001ef4:	d01f      	beq.n	8001f36 <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ef6:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ef8:	6823      	ldr	r3, [r4, #0]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8001f00:	d00d      	beq.n	8001f1e <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8001f08:	d104      	bne.n	8001f14 <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 8001f0a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001f0c:	b19b      	cbz	r3, 8001f36 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 8001f0e:	4620      	mov	r0, r4
 8001f10:	4798      	blx	r3
 8001f12:	e010      	b.n	8001f36 <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001f14:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001f16:	b173      	cbz	r3, 8001f36 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 8001f18:	4620      	mov	r0, r4
 8001f1a:	4798      	blx	r3
 8001f1c:	e00b      	b.n	8001f36 <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8001f24:	d103      	bne.n	8001f2e <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	f022 0208 	bic.w	r2, r2, #8
 8001f2c:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8001f2e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001f30:	b10b      	cbz	r3, 8001f36 <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 8001f32:	4620      	mov	r0, r4
 8001f34:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001f36:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001f38:	2320      	movs	r3, #32
 8001f3a:	4093      	lsls	r3, r2
 8001f3c:	4233      	tst	r3, r6
 8001f3e:	d055      	beq.n	8001fec <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001f40:	6822      	ldr	r2, [r4, #0]
 8001f42:	6812      	ldr	r2, [r2, #0]
 8001f44:	f012 0f10 	tst.w	r2, #16
 8001f48:	d050      	beq.n	8001fec <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001f4a:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001f4c:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	2b05      	cmp	r3, #5
 8001f54:	d00e      	beq.n	8001f74 <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f56:	6823      	ldr	r3, [r4, #0]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8001f5e:	d033      	beq.n	8001fc8 <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8001f66:	d12a      	bne.n	8001fbe <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 8001f68:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d03e      	beq.n	8001fec <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 8001f6e:	4620      	mov	r0, r4
 8001f70:	4798      	blx	r3
 8001f72:	e03b      	b.n	8001fec <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f74:	6822      	ldr	r2, [r4, #0]
 8001f76:	6813      	ldr	r3, [r2, #0]
 8001f78:	f023 0316 	bic.w	r3, r3, #22
 8001f7c:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f7e:	6822      	ldr	r2, [r4, #0]
 8001f80:	6953      	ldr	r3, [r2, #20]
 8001f82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001f86:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001f8a:	b1a3      	cbz	r3, 8001fb6 <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f8c:	6822      	ldr	r2, [r4, #0]
 8001f8e:	6813      	ldr	r3, [r2, #0]
 8001f90:	f023 0308 	bic.w	r3, r3, #8
 8001f94:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f96:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001f98:	233f      	movs	r3, #63	@ 0x3f
 8001f9a:	4093      	lsls	r3, r2
 8001f9c:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 8001faa:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d03f      	beq.n	8002030 <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 8001fb0:	4620      	mov	r0, r4
 8001fb2:	4798      	blx	r3
        return;
 8001fb4:	e03c      	b.n	8002030 <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001fb6:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d1e7      	bne.n	8001f8c <HAL_DMA_IRQHandler+0x12c>
 8001fbc:	e7eb      	b.n	8001f96 <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 8001fbe:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001fc0:	b1a3      	cbz	r3, 8001fec <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 8001fc2:	4620      	mov	r0, r4
 8001fc4:	4798      	blx	r3
 8001fc6:	e011      	b.n	8001fec <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8001fce:	d109      	bne.n	8001fe4 <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	f022 0210 	bic.w	r2, r2, #16
 8001fd6:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8001fde:	2300      	movs	r3, #0
 8001fe0:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8001fe4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001fe6:	b10b      	cbz	r3, 8001fec <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 8001fe8:	4620      	mov	r0, r4
 8001fea:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001fec:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001fee:	b1fb      	cbz	r3, 8002030 <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001ff0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001ff2:	f013 0f01 	tst.w	r3, #1
 8001ff6:	d017      	beq.n	8002028 <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ff8:	2305      	movs	r3, #5
 8001ffa:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8001ffe:	6822      	ldr	r2, [r4, #0]
 8002000:	6813      	ldr	r3, [r2, #0]
 8002002:	f023 0301 	bic.w	r3, r3, #1
 8002006:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8002008:	9b01      	ldr	r3, [sp, #4]
 800200a:	3301      	adds	r3, #1
 800200c:	9301      	str	r3, [sp, #4]
 800200e:	42ab      	cmp	r3, r5
 8002010:	d804      	bhi.n	800201c <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002012:	6823      	ldr	r3, [r4, #0]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f013 0f01 	tst.w	r3, #1
 800201a:	d1f5      	bne.n	8002008 <HAL_DMA_IRQHandler+0x1a8>
      hdma->State = HAL_DMA_STATE_READY;
 800201c:	2301      	movs	r3, #1
 800201e:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8002022:	2300      	movs	r3, #0
 8002024:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 8002028:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800202a:	b10b      	cbz	r3, 8002030 <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 800202c:	4620      	mov	r0, r4
 800202e:	4798      	blx	r3
}
 8002030:	b003      	add	sp, #12
 8002032:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002034:	20000000 	.word	0x20000000
 8002038:	1b4e81b5 	.word	0x1b4e81b5

0800203c <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800203c:	2300      	movs	r3, #0
 800203e:	2b0f      	cmp	r3, #15
 8002040:	f200 80e9 	bhi.w	8002216 <HAL_GPIO_Init+0x1da>
{
 8002044:	b570      	push	{r4, r5, r6, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	e065      	b.n	8002116 <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800204a:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800204c:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8002050:	2403      	movs	r4, #3
 8002052:	fa04 f40e 	lsl.w	r4, r4, lr
 8002056:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 800205a:	68cc      	ldr	r4, [r1, #12]
 800205c:	fa04 f40e 	lsl.w	r4, r4, lr
 8002060:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8002062:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002064:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002066:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800206a:	684a      	ldr	r2, [r1, #4]
 800206c:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8002070:	409a      	lsls	r2, r3
 8002072:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8002074:	6042      	str	r2, [r0, #4]
 8002076:	e05c      	b.n	8002132 <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002078:	08dc      	lsrs	r4, r3, #3
 800207a:	3408      	adds	r4, #8
 800207c:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002080:	f003 0507 	and.w	r5, r3, #7
 8002084:	00ad      	lsls	r5, r5, #2
 8002086:	f04f 0e0f 	mov.w	lr, #15
 800208a:	fa0e fe05 	lsl.w	lr, lr, r5
 800208e:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002092:	690a      	ldr	r2, [r1, #16]
 8002094:	40aa      	lsls	r2, r5
 8002096:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 800209a:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 800209e:	e05c      	b.n	800215a <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020a0:	2207      	movs	r2, #7
 80020a2:	e000      	b.n	80020a6 <HAL_GPIO_Init+0x6a>
 80020a4:	2200      	movs	r2, #0
 80020a6:	fa02 f20e 	lsl.w	r2, r2, lr
 80020aa:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020ac:	3402      	adds	r4, #2
 80020ae:	4d5a      	ldr	r5, [pc, #360]	@ (8002218 <HAL_GPIO_Init+0x1dc>)
 80020b0:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020b4:	4a59      	ldr	r2, [pc, #356]	@ (800221c <HAL_GPIO_Init+0x1e0>)
 80020b6:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 80020b8:	ea6f 020c 	mvn.w	r2, ip
 80020bc:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020c0:	684e      	ldr	r6, [r1, #4]
 80020c2:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 80020c6:	d001      	beq.n	80020cc <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 80020c8:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 80020cc:	4c53      	ldr	r4, [pc, #332]	@ (800221c <HAL_GPIO_Init+0x1e0>)
 80020ce:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 80020d0:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 80020d2:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020d6:	684e      	ldr	r6, [r1, #4]
 80020d8:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 80020dc:	d001      	beq.n	80020e2 <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 80020de:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 80020e2:	4c4e      	ldr	r4, [pc, #312]	@ (800221c <HAL_GPIO_Init+0x1e0>)
 80020e4:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 80020e6:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 80020e8:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020ec:	684e      	ldr	r6, [r1, #4]
 80020ee:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 80020f2:	d001      	beq.n	80020f8 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 80020f4:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 80020f8:	4c48      	ldr	r4, [pc, #288]	@ (800221c <HAL_GPIO_Init+0x1e0>)
 80020fa:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020fc:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 80020fe:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002100:	684d      	ldr	r5, [r1, #4]
 8002102:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8002106:	d001      	beq.n	800210c <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8002108:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 800210c:	4c43      	ldr	r4, [pc, #268]	@ (800221c <HAL_GPIO_Init+0x1e0>)
 800210e:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002110:	3301      	adds	r3, #1
 8002112:	2b0f      	cmp	r3, #15
 8002114:	d87d      	bhi.n	8002212 <HAL_GPIO_Init+0x1d6>
    ioposition = 0x01U << position;
 8002116:	2201      	movs	r2, #1
 8002118:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800211a:	680c      	ldr	r4, [r1, #0]
 800211c:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8002120:	ea32 0404 	bics.w	r4, r2, r4
 8002124:	d1f4      	bne.n	8002110 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002126:	684c      	ldr	r4, [r1, #4]
 8002128:	f004 0403 	and.w	r4, r4, #3
 800212c:	3c01      	subs	r4, #1
 800212e:	2c01      	cmp	r4, #1
 8002130:	d98b      	bls.n	800204a <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002132:	684a      	ldr	r2, [r1, #4]
 8002134:	f002 0203 	and.w	r2, r2, #3
 8002138:	2a03      	cmp	r2, #3
 800213a:	d009      	beq.n	8002150 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 800213c:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800213e:	005d      	lsls	r5, r3, #1
 8002140:	2203      	movs	r2, #3
 8002142:	40aa      	lsls	r2, r5
 8002144:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002148:	688a      	ldr	r2, [r1, #8]
 800214a:	40aa      	lsls	r2, r5
 800214c:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 800214e:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002150:	684a      	ldr	r2, [r1, #4]
 8002152:	f002 0203 	and.w	r2, r2, #3
 8002156:	2a02      	cmp	r2, #2
 8002158:	d08e      	beq.n	8002078 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 800215a:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800215c:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8002160:	2203      	movs	r2, #3
 8002162:	fa02 f20e 	lsl.w	r2, r2, lr
 8002166:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800216a:	684a      	ldr	r2, [r1, #4]
 800216c:	f002 0203 	and.w	r2, r2, #3
 8002170:	fa02 f20e 	lsl.w	r2, r2, lr
 8002174:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8002176:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002178:	684a      	ldr	r2, [r1, #4]
 800217a:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 800217e:	d0c7      	beq.n	8002110 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002180:	2200      	movs	r2, #0
 8002182:	9201      	str	r2, [sp, #4]
 8002184:	4a26      	ldr	r2, [pc, #152]	@ (8002220 <HAL_GPIO_Init+0x1e4>)
 8002186:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8002188:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 800218c:	6454      	str	r4, [r2, #68]	@ 0x44
 800218e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002190:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002194:	9201      	str	r2, [sp, #4]
 8002196:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8002198:	089c      	lsrs	r4, r3, #2
 800219a:	1ca5      	adds	r5, r4, #2
 800219c:	4a1e      	ldr	r2, [pc, #120]	@ (8002218 <HAL_GPIO_Init+0x1dc>)
 800219e:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021a2:	f003 0e03 	and.w	lr, r3, #3
 80021a6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80021aa:	220f      	movs	r2, #15
 80021ac:	fa02 f20e 	lsl.w	r2, r2, lr
 80021b0:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021b4:	4a1b      	ldr	r2, [pc, #108]	@ (8002224 <HAL_GPIO_Init+0x1e8>)
 80021b6:	4290      	cmp	r0, r2
 80021b8:	f43f af74 	beq.w	80020a4 <HAL_GPIO_Init+0x68>
 80021bc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80021c0:	4290      	cmp	r0, r2
 80021c2:	d01a      	beq.n	80021fa <HAL_GPIO_Init+0x1be>
 80021c4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80021c8:	4290      	cmp	r0, r2
 80021ca:	d018      	beq.n	80021fe <HAL_GPIO_Init+0x1c2>
 80021cc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80021d0:	4290      	cmp	r0, r2
 80021d2:	d016      	beq.n	8002202 <HAL_GPIO_Init+0x1c6>
 80021d4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80021d8:	4290      	cmp	r0, r2
 80021da:	d014      	beq.n	8002206 <HAL_GPIO_Init+0x1ca>
 80021dc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80021e0:	4290      	cmp	r0, r2
 80021e2:	d012      	beq.n	800220a <HAL_GPIO_Init+0x1ce>
 80021e4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80021e8:	4290      	cmp	r0, r2
 80021ea:	d010      	beq.n	800220e <HAL_GPIO_Init+0x1d2>
 80021ec:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80021f0:	4290      	cmp	r0, r2
 80021f2:	f43f af55 	beq.w	80020a0 <HAL_GPIO_Init+0x64>
 80021f6:	2208      	movs	r2, #8
 80021f8:	e755      	b.n	80020a6 <HAL_GPIO_Init+0x6a>
 80021fa:	2201      	movs	r2, #1
 80021fc:	e753      	b.n	80020a6 <HAL_GPIO_Init+0x6a>
 80021fe:	2202      	movs	r2, #2
 8002200:	e751      	b.n	80020a6 <HAL_GPIO_Init+0x6a>
 8002202:	2203      	movs	r2, #3
 8002204:	e74f      	b.n	80020a6 <HAL_GPIO_Init+0x6a>
 8002206:	2204      	movs	r2, #4
 8002208:	e74d      	b.n	80020a6 <HAL_GPIO_Init+0x6a>
 800220a:	2205      	movs	r2, #5
 800220c:	e74b      	b.n	80020a6 <HAL_GPIO_Init+0x6a>
 800220e:	2206      	movs	r2, #6
 8002210:	e749      	b.n	80020a6 <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8002212:	b002      	add	sp, #8
 8002214:	bd70      	pop	{r4, r5, r6, pc}
 8002216:	4770      	bx	lr
 8002218:	40013800 	.word	0x40013800
 800221c:	40013c00 	.word	0x40013c00
 8002220:	40023800 	.word	0x40023800
 8002224:	40020000 	.word	0x40020000

08002228 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002228:	b10a      	cbz	r2, 800222e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800222a:	6181      	str	r1, [r0, #24]
 800222c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800222e:	0409      	lsls	r1, r1, #16
 8002230:	6181      	str	r1, [r0, #24]
  }
}
 8002232:	4770      	bx	lr

08002234 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002234:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002236:	ea01 0203 	and.w	r2, r1, r3
 800223a:	ea21 0103 	bic.w	r1, r1, r3
 800223e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002242:	6181      	str	r1, [r0, #24]
}
 8002244:	4770      	bx	lr
	...

08002248 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002248:	2800      	cmp	r0, #0
 800224a:	f000 81e0 	beq.w	800260e <HAL_RCC_OscConfig+0x3c6>
{
 800224e:	b570      	push	{r4, r5, r6, lr}
 8002250:	b082      	sub	sp, #8
 8002252:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002254:	6803      	ldr	r3, [r0, #0]
 8002256:	f013 0f01 	tst.w	r3, #1
 800225a:	d03b      	beq.n	80022d4 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800225c:	4b9f      	ldr	r3, [pc, #636]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f003 030c 	and.w	r3, r3, #12
 8002264:	2b04      	cmp	r3, #4
 8002266:	d02c      	beq.n	80022c2 <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002268:	4b9c      	ldr	r3, [pc, #624]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002270:	2b08      	cmp	r3, #8
 8002272:	d021      	beq.n	80022b8 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002274:	6863      	ldr	r3, [r4, #4]
 8002276:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800227a:	d04f      	beq.n	800231c <HAL_RCC_OscConfig+0xd4>
 800227c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002280:	d052      	beq.n	8002328 <HAL_RCC_OscConfig+0xe0>
 8002282:	4b96      	ldr	r3, [pc, #600]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002292:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002294:	6863      	ldr	r3, [r4, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d050      	beq.n	800233c <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800229a:	f7ff facf 	bl	800183c <HAL_GetTick>
 800229e:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022a0:	4b8e      	ldr	r3, [pc, #568]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80022a8:	d114      	bne.n	80022d4 <HAL_RCC_OscConfig+0x8c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022aa:	f7ff fac7 	bl	800183c <HAL_GetTick>
 80022ae:	1b40      	subs	r0, r0, r5
 80022b0:	2864      	cmp	r0, #100	@ 0x64
 80022b2:	d9f5      	bls.n	80022a0 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 80022b4:	2003      	movs	r0, #3
 80022b6:	e1b1      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022b8:	4b88      	ldr	r3, [pc, #544]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80022c0:	d0d8      	beq.n	8002274 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022c2:	4b86      	ldr	r3, [pc, #536]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80022ca:	d003      	beq.n	80022d4 <HAL_RCC_OscConfig+0x8c>
 80022cc:	6863      	ldr	r3, [r4, #4]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	f000 819f 	beq.w	8002612 <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022d4:	6823      	ldr	r3, [r4, #0]
 80022d6:	f013 0f02 	tst.w	r3, #2
 80022da:	d054      	beq.n	8002386 <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80022dc:	4b7f      	ldr	r3, [pc, #508]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	f013 0f0c 	tst.w	r3, #12
 80022e4:	d03e      	beq.n	8002364 <HAL_RCC_OscConfig+0x11c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022e6:	4b7d      	ldr	r3, [pc, #500]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80022ee:	2b08      	cmp	r3, #8
 80022f0:	d033      	beq.n	800235a <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80022f2:	68e3      	ldr	r3, [r4, #12]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d068      	beq.n	80023ca <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022f8:	4b79      	ldr	r3, [pc, #484]	@ (80024e0 <HAL_RCC_OscConfig+0x298>)
 80022fa:	2201      	movs	r2, #1
 80022fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022fe:	f7ff fa9d 	bl	800183c <HAL_GetTick>
 8002302:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002304:	4b75      	ldr	r3, [pc, #468]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f013 0f02 	tst.w	r3, #2
 800230c:	d154      	bne.n	80023b8 <HAL_RCC_OscConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800230e:	f7ff fa95 	bl	800183c <HAL_GetTick>
 8002312:	1b40      	subs	r0, r0, r5
 8002314:	2802      	cmp	r0, #2
 8002316:	d9f5      	bls.n	8002304 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8002318:	2003      	movs	r0, #3
 800231a:	e17f      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800231c:	4a6f      	ldr	r2, [pc, #444]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 800231e:	6813      	ldr	r3, [r2, #0]
 8002320:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002324:	6013      	str	r3, [r2, #0]
 8002326:	e7b5      	b.n	8002294 <HAL_RCC_OscConfig+0x4c>
 8002328:	4b6c      	ldr	r3, [pc, #432]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002330:	601a      	str	r2, [r3, #0]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002338:	601a      	str	r2, [r3, #0]
 800233a:	e7ab      	b.n	8002294 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 800233c:	f7ff fa7e 	bl	800183c <HAL_GetTick>
 8002340:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002342:	4b66      	ldr	r3, [pc, #408]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800234a:	d0c3      	beq.n	80022d4 <HAL_RCC_OscConfig+0x8c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800234c:	f7ff fa76 	bl	800183c <HAL_GetTick>
 8002350:	1b40      	subs	r0, r0, r5
 8002352:	2864      	cmp	r0, #100	@ 0x64
 8002354:	d9f5      	bls.n	8002342 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8002356:	2003      	movs	r0, #3
 8002358:	e160      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800235a:	4b60      	ldr	r3, [pc, #384]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002362:	d1c6      	bne.n	80022f2 <HAL_RCC_OscConfig+0xaa>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002364:	4b5d      	ldr	r3, [pc, #372]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f013 0f02 	tst.w	r3, #2
 800236c:	d003      	beq.n	8002376 <HAL_RCC_OscConfig+0x12e>
 800236e:	68e3      	ldr	r3, [r4, #12]
 8002370:	2b01      	cmp	r3, #1
 8002372:	f040 8150 	bne.w	8002616 <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002376:	4a59      	ldr	r2, [pc, #356]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 8002378:	6813      	ldr	r3, [r2, #0]
 800237a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800237e:	6921      	ldr	r1, [r4, #16]
 8002380:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002384:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002386:	6823      	ldr	r3, [r4, #0]
 8002388:	f013 0f08 	tst.w	r3, #8
 800238c:	d042      	beq.n	8002414 <HAL_RCC_OscConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800238e:	6963      	ldr	r3, [r4, #20]
 8002390:	b36b      	cbz	r3, 80023ee <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002392:	4b53      	ldr	r3, [pc, #332]	@ (80024e0 <HAL_RCC_OscConfig+0x298>)
 8002394:	2201      	movs	r2, #1
 8002396:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800239a:	f7ff fa4f 	bl	800183c <HAL_GetTick>
 800239e:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023a0:	4b4e      	ldr	r3, [pc, #312]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 80023a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023a4:	f013 0f02 	tst.w	r3, #2
 80023a8:	d134      	bne.n	8002414 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023aa:	f7ff fa47 	bl	800183c <HAL_GetTick>
 80023ae:	1b40      	subs	r0, r0, r5
 80023b0:	2802      	cmp	r0, #2
 80023b2:	d9f5      	bls.n	80023a0 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 80023b4:	2003      	movs	r0, #3
 80023b6:	e131      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023b8:	4a48      	ldr	r2, [pc, #288]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 80023ba:	6813      	ldr	r3, [r2, #0]
 80023bc:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80023c0:	6921      	ldr	r1, [r4, #16]
 80023c2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80023c6:	6013      	str	r3, [r2, #0]
 80023c8:	e7dd      	b.n	8002386 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 80023ca:	4b45      	ldr	r3, [pc, #276]	@ (80024e0 <HAL_RCC_OscConfig+0x298>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80023d0:	f7ff fa34 	bl	800183c <HAL_GetTick>
 80023d4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023d6:	4b41      	ldr	r3, [pc, #260]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f013 0f02 	tst.w	r3, #2
 80023de:	d0d2      	beq.n	8002386 <HAL_RCC_OscConfig+0x13e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023e0:	f7ff fa2c 	bl	800183c <HAL_GetTick>
 80023e4:	1b40      	subs	r0, r0, r5
 80023e6:	2802      	cmp	r0, #2
 80023e8:	d9f5      	bls.n	80023d6 <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 80023ea:	2003      	movs	r0, #3
 80023ec:	e116      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023ee:	4b3c      	ldr	r3, [pc, #240]	@ (80024e0 <HAL_RCC_OscConfig+0x298>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023f6:	f7ff fa21 	bl	800183c <HAL_GetTick>
 80023fa:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023fc:	4b37      	ldr	r3, [pc, #220]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 80023fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002400:	f013 0f02 	tst.w	r3, #2
 8002404:	d006      	beq.n	8002414 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002406:	f7ff fa19 	bl	800183c <HAL_GetTick>
 800240a:	1b40      	subs	r0, r0, r5
 800240c:	2802      	cmp	r0, #2
 800240e:	d9f5      	bls.n	80023fc <HAL_RCC_OscConfig+0x1b4>
        {
          return HAL_TIMEOUT;
 8002410:	2003      	movs	r0, #3
 8002412:	e103      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002414:	6823      	ldr	r3, [r4, #0]
 8002416:	f013 0f04 	tst.w	r3, #4
 800241a:	d077      	beq.n	800250c <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800241c:	4b2f      	ldr	r3, [pc, #188]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 800241e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002420:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8002424:	d133      	bne.n	800248e <HAL_RCC_OscConfig+0x246>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	9301      	str	r3, [sp, #4]
 800242a:	4b2c      	ldr	r3, [pc, #176]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 800242c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800242e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002432:	641a      	str	r2, [r3, #64]	@ 0x40
 8002434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002436:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800243a:	9301      	str	r3, [sp, #4]
 800243c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800243e:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002440:	4b28      	ldr	r3, [pc, #160]	@ (80024e4 <HAL_RCC_OscConfig+0x29c>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002448:	d023      	beq.n	8002492 <HAL_RCC_OscConfig+0x24a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800244a:	68a3      	ldr	r3, [r4, #8]
 800244c:	2b01      	cmp	r3, #1
 800244e:	d034      	beq.n	80024ba <HAL_RCC_OscConfig+0x272>
 8002450:	2b05      	cmp	r3, #5
 8002452:	d038      	beq.n	80024c6 <HAL_RCC_OscConfig+0x27e>
 8002454:	4b21      	ldr	r3, [pc, #132]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 8002456:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002458:	f022 0201 	bic.w	r2, r2, #1
 800245c:	671a      	str	r2, [r3, #112]	@ 0x70
 800245e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002460:	f022 0204 	bic.w	r2, r2, #4
 8002464:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002466:	68a3      	ldr	r3, [r4, #8]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d03d      	beq.n	80024e8 <HAL_RCC_OscConfig+0x2a0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800246c:	f7ff f9e6 	bl	800183c <HAL_GetTick>
 8002470:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002472:	4b1a      	ldr	r3, [pc, #104]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 8002474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002476:	f013 0f02 	tst.w	r3, #2
 800247a:	d146      	bne.n	800250a <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800247c:	f7ff f9de 	bl	800183c <HAL_GetTick>
 8002480:	1b80      	subs	r0, r0, r6
 8002482:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002486:	4298      	cmp	r0, r3
 8002488:	d9f3      	bls.n	8002472 <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 800248a:	2003      	movs	r0, #3
 800248c:	e0c6      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
    FlagStatus       pwrclkchanged = RESET;
 800248e:	2500      	movs	r5, #0
 8002490:	e7d6      	b.n	8002440 <HAL_RCC_OscConfig+0x1f8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002492:	4a14      	ldr	r2, [pc, #80]	@ (80024e4 <HAL_RCC_OscConfig+0x29c>)
 8002494:	6813      	ldr	r3, [r2, #0]
 8002496:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800249a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800249c:	f7ff f9ce 	bl	800183c <HAL_GetTick>
 80024a0:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024a2:	4b10      	ldr	r3, [pc, #64]	@ (80024e4 <HAL_RCC_OscConfig+0x29c>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80024aa:	d1ce      	bne.n	800244a <HAL_RCC_OscConfig+0x202>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024ac:	f7ff f9c6 	bl	800183c <HAL_GetTick>
 80024b0:	1b80      	subs	r0, r0, r6
 80024b2:	2802      	cmp	r0, #2
 80024b4:	d9f5      	bls.n	80024a2 <HAL_RCC_OscConfig+0x25a>
          return HAL_TIMEOUT;
 80024b6:	2003      	movs	r0, #3
 80024b8:	e0b0      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024ba:	4a08      	ldr	r2, [pc, #32]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 80024bc:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80024be:	f043 0301 	orr.w	r3, r3, #1
 80024c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80024c4:	e7cf      	b.n	8002466 <HAL_RCC_OscConfig+0x21e>
 80024c6:	4b05      	ldr	r3, [pc, #20]	@ (80024dc <HAL_RCC_OscConfig+0x294>)
 80024c8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80024ca:	f042 0204 	orr.w	r2, r2, #4
 80024ce:	671a      	str	r2, [r3, #112]	@ 0x70
 80024d0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80024d2:	f042 0201 	orr.w	r2, r2, #1
 80024d6:	671a      	str	r2, [r3, #112]	@ 0x70
 80024d8:	e7c5      	b.n	8002466 <HAL_RCC_OscConfig+0x21e>
 80024da:	bf00      	nop
 80024dc:	40023800 	.word	0x40023800
 80024e0:	42470000 	.word	0x42470000
 80024e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024e8:	f7ff f9a8 	bl	800183c <HAL_GetTick>
 80024ec:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024ee:	4b52      	ldr	r3, [pc, #328]	@ (8002638 <HAL_RCC_OscConfig+0x3f0>)
 80024f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024f2:	f013 0f02 	tst.w	r3, #2
 80024f6:	d008      	beq.n	800250a <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024f8:	f7ff f9a0 	bl	800183c <HAL_GetTick>
 80024fc:	1b80      	subs	r0, r0, r6
 80024fe:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002502:	4298      	cmp	r0, r3
 8002504:	d9f3      	bls.n	80024ee <HAL_RCC_OscConfig+0x2a6>
        {
          return HAL_TIMEOUT;
 8002506:	2003      	movs	r0, #3
 8002508:	e088      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800250a:	b9ed      	cbnz	r5, 8002548 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800250c:	69a3      	ldr	r3, [r4, #24]
 800250e:	2b00      	cmp	r3, #0
 8002510:	f000 8083 	beq.w	800261a <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002514:	4a48      	ldr	r2, [pc, #288]	@ (8002638 <HAL_RCC_OscConfig+0x3f0>)
 8002516:	6892      	ldr	r2, [r2, #8]
 8002518:	f002 020c 	and.w	r2, r2, #12
 800251c:	2a08      	cmp	r2, #8
 800251e:	d051      	beq.n	80025c4 <HAL_RCC_OscConfig+0x37c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002520:	2b02      	cmp	r3, #2
 8002522:	d017      	beq.n	8002554 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002524:	4b45      	ldr	r3, [pc, #276]	@ (800263c <HAL_RCC_OscConfig+0x3f4>)
 8002526:	2200      	movs	r2, #0
 8002528:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800252a:	f7ff f987 	bl	800183c <HAL_GetTick>
 800252e:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002530:	4b41      	ldr	r3, [pc, #260]	@ (8002638 <HAL_RCC_OscConfig+0x3f0>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002538:	d042      	beq.n	80025c0 <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800253a:	f7ff f97f 	bl	800183c <HAL_GetTick>
 800253e:	1b00      	subs	r0, r0, r4
 8002540:	2802      	cmp	r0, #2
 8002542:	d9f5      	bls.n	8002530 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002544:	2003      	movs	r0, #3
 8002546:	e069      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002548:	4a3b      	ldr	r2, [pc, #236]	@ (8002638 <HAL_RCC_OscConfig+0x3f0>)
 800254a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800254c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002550:	6413      	str	r3, [r2, #64]	@ 0x40
 8002552:	e7db      	b.n	800250c <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_PLL_DISABLE();
 8002554:	4b39      	ldr	r3, [pc, #228]	@ (800263c <HAL_RCC_OscConfig+0x3f4>)
 8002556:	2200      	movs	r2, #0
 8002558:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800255a:	f7ff f96f 	bl	800183c <HAL_GetTick>
 800255e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002560:	4b35      	ldr	r3, [pc, #212]	@ (8002638 <HAL_RCC_OscConfig+0x3f0>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002568:	d006      	beq.n	8002578 <HAL_RCC_OscConfig+0x330>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800256a:	f7ff f967 	bl	800183c <HAL_GetTick>
 800256e:	1b40      	subs	r0, r0, r5
 8002570:	2802      	cmp	r0, #2
 8002572:	d9f5      	bls.n	8002560 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 8002574:	2003      	movs	r0, #3
 8002576:	e051      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002578:	69e3      	ldr	r3, [r4, #28]
 800257a:	6a22      	ldr	r2, [r4, #32]
 800257c:	4313      	orrs	r3, r2
 800257e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002580:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002584:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002586:	0852      	lsrs	r2, r2, #1
 8002588:	3a01      	subs	r2, #1
 800258a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800258e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002590:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002594:	4a28      	ldr	r2, [pc, #160]	@ (8002638 <HAL_RCC_OscConfig+0x3f0>)
 8002596:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8002598:	4b28      	ldr	r3, [pc, #160]	@ (800263c <HAL_RCC_OscConfig+0x3f4>)
 800259a:	2201      	movs	r2, #1
 800259c:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800259e:	f7ff f94d 	bl	800183c <HAL_GetTick>
 80025a2:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025a4:	4b24      	ldr	r3, [pc, #144]	@ (8002638 <HAL_RCC_OscConfig+0x3f0>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80025ac:	d106      	bne.n	80025bc <HAL_RCC_OscConfig+0x374>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025ae:	f7ff f945 	bl	800183c <HAL_GetTick>
 80025b2:	1b00      	subs	r0, r0, r4
 80025b4:	2802      	cmp	r0, #2
 80025b6:	d9f5      	bls.n	80025a4 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 80025b8:	2003      	movs	r0, #3
 80025ba:	e02f      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80025bc:	2000      	movs	r0, #0
 80025be:	e02d      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
 80025c0:	2000      	movs	r0, #0
 80025c2:	e02b      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d02b      	beq.n	8002620 <HAL_RCC_OscConfig+0x3d8>
        pll_config = RCC->PLLCFGR;
 80025c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002638 <HAL_RCC_OscConfig+0x3f0>)
 80025ca:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025cc:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 80025d0:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025d2:	4291      	cmp	r1, r2
 80025d4:	d126      	bne.n	8002624 <HAL_RCC_OscConfig+0x3dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80025da:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025dc:	428a      	cmp	r2, r1
 80025de:	d123      	bne.n	8002628 <HAL_RCC_OscConfig+0x3e0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80025e0:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025e2:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 80025e6:	401a      	ands	r2, r3
 80025e8:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 80025ec:	d11e      	bne.n	800262c <HAL_RCC_OscConfig+0x3e4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025ee:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 80025f2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80025f4:	0852      	lsrs	r2, r2, #1
 80025f6:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80025f8:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 80025fc:	d118      	bne.n	8002630 <HAL_RCC_OscConfig+0x3e8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80025fe:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8002602:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002604:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8002608:	d114      	bne.n	8002634 <HAL_RCC_OscConfig+0x3ec>
  return HAL_OK;
 800260a:	2000      	movs	r0, #0
 800260c:	e006      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
    return HAL_ERROR;
 800260e:	2001      	movs	r0, #1
}
 8002610:	4770      	bx	lr
        return HAL_ERROR;
 8002612:	2001      	movs	r0, #1
 8002614:	e002      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 8002616:	2001      	movs	r0, #1
 8002618:	e000      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
  return HAL_OK;
 800261a:	2000      	movs	r0, #0
}
 800261c:	b002      	add	sp, #8
 800261e:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8002620:	2001      	movs	r0, #1
 8002622:	e7fb      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
 8002624:	2001      	movs	r0, #1
 8002626:	e7f9      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
 8002628:	2001      	movs	r0, #1
 800262a:	e7f7      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
 800262c:	2001      	movs	r0, #1
 800262e:	e7f5      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
 8002630:	2001      	movs	r0, #1
 8002632:	e7f3      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
 8002634:	2001      	movs	r0, #1
 8002636:	e7f1      	b.n	800261c <HAL_RCC_OscConfig+0x3d4>
 8002638:	40023800 	.word	0x40023800
 800263c:	42470000 	.word	0x42470000

08002640 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002640:	b508      	push	{r3, lr}
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002642:	4b31      	ldr	r3, [pc, #196]	@ (8002708 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	f003 030c 	and.w	r3, r3, #12
 800264a:	2b08      	cmp	r3, #8
 800264c:	d001      	beq.n	8002652 <HAL_RCC_GetSysClockFreq+0x12>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800264e:	482f      	ldr	r0, [pc, #188]	@ (800270c <HAL_RCC_GetSysClockFreq+0xcc>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002650:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002652:	4b2d      	ldr	r3, [pc, #180]	@ (8002708 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002654:	685a      	ldr	r2, [r3, #4]
 8002656:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002660:	d02c      	beq.n	80026bc <HAL_RCC_GetSysClockFreq+0x7c>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002662:	4b29      	ldr	r3, [pc, #164]	@ (8002708 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002664:	6858      	ldr	r0, [r3, #4]
 8002666:	f3c0 1088 	ubfx	r0, r0, #6, #9
 800266a:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 800266e:	ebbc 0c00 	subs.w	ip, ip, r0
 8002672:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8002676:	ea4f 138e 	mov.w	r3, lr, lsl #6
 800267a:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 800267e:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8002682:	ebb1 010c 	subs.w	r1, r1, ip
 8002686:	eb63 030e 	sbc.w	r3, r3, lr
 800268a:	00db      	lsls	r3, r3, #3
 800268c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002690:	00c9      	lsls	r1, r1, #3
 8002692:	eb11 0c00 	adds.w	ip, r1, r0
 8002696:	f143 0300 	adc.w	r3, r3, #0
 800269a:	0299      	lsls	r1, r3, #10
 800269c:	2300      	movs	r3, #0
 800269e:	ea4f 208c 	mov.w	r0, ip, lsl #10
 80026a2:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 80026a6:	f7fe fa7f 	bl	8000ba8 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80026aa:	4b17      	ldr	r3, [pc, #92]	@ (8002708 <HAL_RCC_GetSysClockFreq+0xc8>)
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80026b2:	3301      	adds	r3, #1
 80026b4:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 80026b6:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80026ba:	e7c9      	b.n	8002650 <HAL_RCC_GetSysClockFreq+0x10>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026bc:	4b12      	ldr	r3, [pc, #72]	@ (8002708 <HAL_RCC_GetSysClockFreq+0xc8>)
 80026be:	6858      	ldr	r0, [r3, #4]
 80026c0:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80026c4:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80026c8:	ebbc 0c00 	subs.w	ip, ip, r0
 80026cc:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80026d0:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80026d4:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80026d8:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80026dc:	ebb1 010c 	subs.w	r1, r1, ip
 80026e0:	eb63 030e 	sbc.w	r3, r3, lr
 80026e4:	00db      	lsls	r3, r3, #3
 80026e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026ea:	00c9      	lsls	r1, r1, #3
 80026ec:	eb11 0c00 	adds.w	ip, r1, r0
 80026f0:	f143 0300 	adc.w	r3, r3, #0
 80026f4:	0299      	lsls	r1, r3, #10
 80026f6:	2300      	movs	r3, #0
 80026f8:	ea4f 208c 	mov.w	r0, ip, lsl #10
 80026fc:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8002700:	f7fe fa52 	bl	8000ba8 <__aeabi_uldivmod>
 8002704:	e7d1      	b.n	80026aa <HAL_RCC_GetSysClockFreq+0x6a>
 8002706:	bf00      	nop
 8002708:	40023800 	.word	0x40023800
 800270c:	00f42400 	.word	0x00f42400

08002710 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002710:	2800      	cmp	r0, #0
 8002712:	f000 809b 	beq.w	800284c <HAL_RCC_ClockConfig+0x13c>
{
 8002716:	b570      	push	{r4, r5, r6, lr}
 8002718:	460d      	mov	r5, r1
 800271a:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800271c:	4b4f      	ldr	r3, [pc, #316]	@ (800285c <HAL_RCC_ClockConfig+0x14c>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0307 	and.w	r3, r3, #7
 8002724:	428b      	cmp	r3, r1
 8002726:	d208      	bcs.n	800273a <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002728:	b2cb      	uxtb	r3, r1
 800272a:	4a4c      	ldr	r2, [pc, #304]	@ (800285c <HAL_RCC_ClockConfig+0x14c>)
 800272c:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800272e:	6813      	ldr	r3, [r2, #0]
 8002730:	f003 0307 	and.w	r3, r3, #7
 8002734:	428b      	cmp	r3, r1
 8002736:	f040 808b 	bne.w	8002850 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800273a:	6823      	ldr	r3, [r4, #0]
 800273c:	f013 0f02 	tst.w	r3, #2
 8002740:	d017      	beq.n	8002772 <HAL_RCC_ClockConfig+0x62>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002742:	f013 0f04 	tst.w	r3, #4
 8002746:	d004      	beq.n	8002752 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002748:	4a45      	ldr	r2, [pc, #276]	@ (8002860 <HAL_RCC_ClockConfig+0x150>)
 800274a:	6893      	ldr	r3, [r2, #8]
 800274c:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002750:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002752:	6823      	ldr	r3, [r4, #0]
 8002754:	f013 0f08 	tst.w	r3, #8
 8002758:	d004      	beq.n	8002764 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800275a:	4a41      	ldr	r2, [pc, #260]	@ (8002860 <HAL_RCC_ClockConfig+0x150>)
 800275c:	6893      	ldr	r3, [r2, #8]
 800275e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002762:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002764:	4a3e      	ldr	r2, [pc, #248]	@ (8002860 <HAL_RCC_ClockConfig+0x150>)
 8002766:	6893      	ldr	r3, [r2, #8]
 8002768:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800276c:	68a1      	ldr	r1, [r4, #8]
 800276e:	430b      	orrs	r3, r1
 8002770:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002772:	6823      	ldr	r3, [r4, #0]
 8002774:	f013 0f01 	tst.w	r3, #1
 8002778:	d032      	beq.n	80027e0 <HAL_RCC_ClockConfig+0xd0>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800277a:	6863      	ldr	r3, [r4, #4]
 800277c:	2b01      	cmp	r3, #1
 800277e:	d021      	beq.n	80027c4 <HAL_RCC_ClockConfig+0xb4>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002780:	1e9a      	subs	r2, r3, #2
 8002782:	2a01      	cmp	r2, #1
 8002784:	d925      	bls.n	80027d2 <HAL_RCC_ClockConfig+0xc2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002786:	4a36      	ldr	r2, [pc, #216]	@ (8002860 <HAL_RCC_ClockConfig+0x150>)
 8002788:	6812      	ldr	r2, [r2, #0]
 800278a:	f012 0f02 	tst.w	r2, #2
 800278e:	d061      	beq.n	8002854 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002790:	4933      	ldr	r1, [pc, #204]	@ (8002860 <HAL_RCC_ClockConfig+0x150>)
 8002792:	688a      	ldr	r2, [r1, #8]
 8002794:	f022 0203 	bic.w	r2, r2, #3
 8002798:	4313      	orrs	r3, r2
 800279a:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800279c:	f7ff f84e 	bl	800183c <HAL_GetTick>
 80027a0:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027a2:	4b2f      	ldr	r3, [pc, #188]	@ (8002860 <HAL_RCC_ClockConfig+0x150>)
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	f003 030c 	and.w	r3, r3, #12
 80027aa:	6862      	ldr	r2, [r4, #4]
 80027ac:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80027b0:	d016      	beq.n	80027e0 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027b2:	f7ff f843 	bl	800183c <HAL_GetTick>
 80027b6:	1b80      	subs	r0, r0, r6
 80027b8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80027bc:	4298      	cmp	r0, r3
 80027be:	d9f0      	bls.n	80027a2 <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 80027c0:	2003      	movs	r0, #3
 80027c2:	e042      	b.n	800284a <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027c4:	4a26      	ldr	r2, [pc, #152]	@ (8002860 <HAL_RCC_ClockConfig+0x150>)
 80027c6:	6812      	ldr	r2, [r2, #0]
 80027c8:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80027cc:	d1e0      	bne.n	8002790 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80027ce:	2001      	movs	r0, #1
 80027d0:	e03b      	b.n	800284a <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027d2:	4a23      	ldr	r2, [pc, #140]	@ (8002860 <HAL_RCC_ClockConfig+0x150>)
 80027d4:	6812      	ldr	r2, [r2, #0]
 80027d6:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80027da:	d1d9      	bne.n	8002790 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80027dc:	2001      	movs	r0, #1
 80027de:	e034      	b.n	800284a <HAL_RCC_ClockConfig+0x13a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027e0:	4b1e      	ldr	r3, [pc, #120]	@ (800285c <HAL_RCC_ClockConfig+0x14c>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 0307 	and.w	r3, r3, #7
 80027e8:	42ab      	cmp	r3, r5
 80027ea:	d907      	bls.n	80027fc <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ec:	b2ea      	uxtb	r2, r5
 80027ee:	4b1b      	ldr	r3, [pc, #108]	@ (800285c <HAL_RCC_ClockConfig+0x14c>)
 80027f0:	701a      	strb	r2, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0307 	and.w	r3, r3, #7
 80027f8:	42ab      	cmp	r3, r5
 80027fa:	d12d      	bne.n	8002858 <HAL_RCC_ClockConfig+0x148>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027fc:	6823      	ldr	r3, [r4, #0]
 80027fe:	f013 0f04 	tst.w	r3, #4
 8002802:	d006      	beq.n	8002812 <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002804:	4a16      	ldr	r2, [pc, #88]	@ (8002860 <HAL_RCC_ClockConfig+0x150>)
 8002806:	6893      	ldr	r3, [r2, #8]
 8002808:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 800280c:	68e1      	ldr	r1, [r4, #12]
 800280e:	430b      	orrs	r3, r1
 8002810:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002812:	6823      	ldr	r3, [r4, #0]
 8002814:	f013 0f08 	tst.w	r3, #8
 8002818:	d007      	beq.n	800282a <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800281a:	4a11      	ldr	r2, [pc, #68]	@ (8002860 <HAL_RCC_ClockConfig+0x150>)
 800281c:	6893      	ldr	r3, [r2, #8]
 800281e:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8002822:	6921      	ldr	r1, [r4, #16]
 8002824:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002828:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800282a:	f7ff ff09 	bl	8002640 <HAL_RCC_GetSysClockFreq>
 800282e:	4b0c      	ldr	r3, [pc, #48]	@ (8002860 <HAL_RCC_ClockConfig+0x150>)
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002836:	4a0b      	ldr	r2, [pc, #44]	@ (8002864 <HAL_RCC_ClockConfig+0x154>)
 8002838:	5cd3      	ldrb	r3, [r2, r3]
 800283a:	40d8      	lsrs	r0, r3
 800283c:	4b0a      	ldr	r3, [pc, #40]	@ (8002868 <HAL_RCC_ClockConfig+0x158>)
 800283e:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8002840:	4b0a      	ldr	r3, [pc, #40]	@ (800286c <HAL_RCC_ClockConfig+0x15c>)
 8002842:	6818      	ldr	r0, [r3, #0]
 8002844:	f7fe fec2 	bl	80015cc <HAL_InitTick>
  return HAL_OK;
 8002848:	2000      	movs	r0, #0
}
 800284a:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800284c:	2001      	movs	r0, #1
}
 800284e:	4770      	bx	lr
      return HAL_ERROR;
 8002850:	2001      	movs	r0, #1
 8002852:	e7fa      	b.n	800284a <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8002854:	2001      	movs	r0, #1
 8002856:	e7f8      	b.n	800284a <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 8002858:	2001      	movs	r0, #1
 800285a:	e7f6      	b.n	800284a <HAL_RCC_ClockConfig+0x13a>
 800285c:	40023c00 	.word	0x40023c00
 8002860:	40023800 	.word	0x40023800
 8002864:	08008288 	.word	0x08008288
 8002868:	20000000 	.word	0x20000000
 800286c:	20000008 	.word	0x20000008

08002870 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002870:	4b01      	ldr	r3, [pc, #4]	@ (8002878 <HAL_RCC_GetHCLKFreq+0x8>)
 8002872:	6818      	ldr	r0, [r3, #0]
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	20000000 	.word	0x20000000

0800287c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800287c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800287e:	f7ff fff7 	bl	8002870 <HAL_RCC_GetHCLKFreq>
 8002882:	4b04      	ldr	r3, [pc, #16]	@ (8002894 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800288a:	4a03      	ldr	r2, [pc, #12]	@ (8002898 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800288c:	5cd3      	ldrb	r3, [r2, r3]
}
 800288e:	40d8      	lsrs	r0, r3
 8002890:	bd08      	pop	{r3, pc}
 8002892:	bf00      	nop
 8002894:	40023800 	.word	0x40023800
 8002898:	08008280 	.word	0x08008280

0800289c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800289c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800289e:	f7ff ffe7 	bl	8002870 <HAL_RCC_GetHCLKFreq>
 80028a2:	4b04      	ldr	r3, [pc, #16]	@ (80028b4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80028aa:	4a03      	ldr	r2, [pc, #12]	@ (80028b8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80028ac:	5cd3      	ldrb	r3, [r2, r3]
}
 80028ae:	40d8      	lsrs	r0, r3
 80028b0:	bd08      	pop	{r3, pc}
 80028b2:	bf00      	nop
 80028b4:	40023800 	.word	0x40023800
 80028b8:	08008280 	.word	0x08008280

080028bc <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80028bc:	230f      	movs	r3, #15
 80028be:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80028c0:	4b0b      	ldr	r3, [pc, #44]	@ (80028f0 <HAL_RCC_GetClockConfig+0x34>)
 80028c2:	689a      	ldr	r2, [r3, #8]
 80028c4:	f002 0203 	and.w	r2, r2, #3
 80028c8:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80028ca:	689a      	ldr	r2, [r3, #8]
 80028cc:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 80028d0:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80028d2:	689a      	ldr	r2, [r3, #8]
 80028d4:	f402 52e0 	and.w	r2, r2, #7168	@ 0x1c00
 80028d8:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	08db      	lsrs	r3, r3, #3
 80028de:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80028e2:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80028e4:	4b03      	ldr	r3, [pc, #12]	@ (80028f4 <HAL_RCC_GetClockConfig+0x38>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0307 	and.w	r3, r3, #7
 80028ec:	600b      	str	r3, [r1, #0]
}
 80028ee:	4770      	bx	lr
 80028f0:	40023800 	.word	0x40023800
 80028f4:	40023c00 	.word	0x40023c00

080028f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028f8:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80028fa:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028fc:	6a04      	ldr	r4, [r0, #32]
 80028fe:	f024 0401 	bic.w	r4, r4, #1
 8002902:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002904:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002906:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800290a:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800290e:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8002912:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002914:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002916:	6203      	str	r3, [r0, #32]
}
 8002918:	f85d 4b04 	ldr.w	r4, [sp], #4
 800291c:	4770      	bx	lr

0800291e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800291e:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002920:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002922:	6a04      	ldr	r4, [r0, #32]
 8002924:	f024 0410 	bic.w	r4, r4, #16
 8002928:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800292a:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800292c:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002930:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002934:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002938:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800293c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800293e:	6203      	str	r3, [r0, #32]
}
 8002940:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002944:	4770      	bx	lr

08002946 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002946:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002948:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800294c:	430b      	orrs	r3, r1
 800294e:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002952:	6083      	str	r3, [r0, #8]
}
 8002954:	4770      	bx	lr
	...

08002958 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8002958:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800295c:	b2db      	uxtb	r3, r3
 800295e:	2b01      	cmp	r3, #1
 8002960:	d137      	bne.n	80029d2 <HAL_TIM_Base_Start_IT+0x7a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002962:	2302      	movs	r3, #2
 8002964:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002968:	6802      	ldr	r2, [r0, #0]
 800296a:	68d3      	ldr	r3, [r2, #12]
 800296c:	f043 0301 	orr.w	r3, r3, #1
 8002970:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002972:	6803      	ldr	r3, [r0, #0]
 8002974:	4a19      	ldr	r2, [pc, #100]	@ (80029dc <HAL_TIM_Base_Start_IT+0x84>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d020      	beq.n	80029bc <HAL_TIM_Base_Start_IT+0x64>
 800297a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800297e:	d01d      	beq.n	80029bc <HAL_TIM_Base_Start_IT+0x64>
 8002980:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002984:	4293      	cmp	r3, r2
 8002986:	d019      	beq.n	80029bc <HAL_TIM_Base_Start_IT+0x64>
 8002988:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800298c:	4293      	cmp	r3, r2
 800298e:	d015      	beq.n	80029bc <HAL_TIM_Base_Start_IT+0x64>
 8002990:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002994:	4293      	cmp	r3, r2
 8002996:	d011      	beq.n	80029bc <HAL_TIM_Base_Start_IT+0x64>
 8002998:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 800299c:	4293      	cmp	r3, r2
 800299e:	d00d      	beq.n	80029bc <HAL_TIM_Base_Start_IT+0x64>
 80029a0:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d009      	beq.n	80029bc <HAL_TIM_Base_Start_IT+0x64>
 80029a8:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d005      	beq.n	80029bc <HAL_TIM_Base_Start_IT+0x64>
    __HAL_TIM_ENABLE(htim);
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	f042 0201 	orr.w	r2, r2, #1
 80029b6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80029b8:	2000      	movs	r0, #0
 80029ba:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029bc:	689a      	ldr	r2, [r3, #8]
 80029be:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029c2:	2a06      	cmp	r2, #6
 80029c4:	d007      	beq.n	80029d6 <HAL_TIM_Base_Start_IT+0x7e>
      __HAL_TIM_ENABLE(htim);
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	f042 0201 	orr.w	r2, r2, #1
 80029cc:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80029ce:	2000      	movs	r0, #0
 80029d0:	4770      	bx	lr
    return HAL_ERROR;
 80029d2:	2001      	movs	r0, #1
 80029d4:	4770      	bx	lr
  return HAL_OK;
 80029d6:	2000      	movs	r0, #0
}
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	40010000 	.word	0x40010000

080029e0 <HAL_TIM_OC_DelayElapsedCallback>:
}
 80029e0:	4770      	bx	lr

080029e2 <HAL_TIM_IC_CaptureCallback>:
}
 80029e2:	4770      	bx	lr

080029e4 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 80029e4:	4770      	bx	lr

080029e6 <HAL_TIM_TriggerCallback>:
}
 80029e6:	4770      	bx	lr

080029e8 <HAL_TIM_IRQHandler>:
{
 80029e8:	b570      	push	{r4, r5, r6, lr}
 80029ea:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 80029ec:	6803      	ldr	r3, [r0, #0]
 80029ee:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80029f0:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80029f2:	f015 0f02 	tst.w	r5, #2
 80029f6:	d010      	beq.n	8002a1a <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80029f8:	f016 0f02 	tst.w	r6, #2
 80029fc:	d00d      	beq.n	8002a1a <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80029fe:	f06f 0202 	mvn.w	r2, #2
 8002a02:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a04:	2301      	movs	r3, #1
 8002a06:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a08:	6803      	ldr	r3, [r0, #0]
 8002a0a:	699b      	ldr	r3, [r3, #24]
 8002a0c:	f013 0f03 	tst.w	r3, #3
 8002a10:	d05e      	beq.n	8002ad0 <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 8002a12:	f7ff ffe6 	bl	80029e2 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a16:	2300      	movs	r3, #0
 8002a18:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002a1a:	f015 0f04 	tst.w	r5, #4
 8002a1e:	d012      	beq.n	8002a46 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a20:	f016 0f04 	tst.w	r6, #4
 8002a24:	d00f      	beq.n	8002a46 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002a26:	6823      	ldr	r3, [r4, #0]
 8002a28:	f06f 0204 	mvn.w	r2, #4
 8002a2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a2e:	2302      	movs	r3, #2
 8002a30:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a32:	6823      	ldr	r3, [r4, #0]
 8002a34:	699b      	ldr	r3, [r3, #24]
 8002a36:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8002a3a:	d04f      	beq.n	8002adc <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 8002a3c:	4620      	mov	r0, r4
 8002a3e:	f7ff ffd0 	bl	80029e2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a42:	2300      	movs	r3, #0
 8002a44:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002a46:	f015 0f08 	tst.w	r5, #8
 8002a4a:	d012      	beq.n	8002a72 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002a4c:	f016 0f08 	tst.w	r6, #8
 8002a50:	d00f      	beq.n	8002a72 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002a52:	6823      	ldr	r3, [r4, #0]
 8002a54:	f06f 0208 	mvn.w	r2, #8
 8002a58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a5a:	2304      	movs	r3, #4
 8002a5c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a5e:	6823      	ldr	r3, [r4, #0]
 8002a60:	69db      	ldr	r3, [r3, #28]
 8002a62:	f013 0f03 	tst.w	r3, #3
 8002a66:	d040      	beq.n	8002aea <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 8002a68:	4620      	mov	r0, r4
 8002a6a:	f7ff ffba 	bl	80029e2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a72:	f015 0f10 	tst.w	r5, #16
 8002a76:	d012      	beq.n	8002a9e <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a78:	f016 0f10 	tst.w	r6, #16
 8002a7c:	d00f      	beq.n	8002a9e <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002a7e:	6823      	ldr	r3, [r4, #0]
 8002a80:	f06f 0210 	mvn.w	r2, #16
 8002a84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a86:	2308      	movs	r3, #8
 8002a88:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a8a:	6823      	ldr	r3, [r4, #0]
 8002a8c:	69db      	ldr	r3, [r3, #28]
 8002a8e:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8002a92:	d031      	beq.n	8002af8 <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 8002a94:	4620      	mov	r0, r4
 8002a96:	f7ff ffa4 	bl	80029e2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a9e:	f015 0f01 	tst.w	r5, #1
 8002aa2:	d002      	beq.n	8002aaa <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002aa4:	f016 0f01 	tst.w	r6, #1
 8002aa8:	d12d      	bne.n	8002b06 <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002aaa:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8002aae:	d002      	beq.n	8002ab6 <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002ab0:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8002ab4:	d12f      	bne.n	8002b16 <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ab6:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8002aba:	d002      	beq.n	8002ac2 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002abc:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8002ac0:	d131      	bne.n	8002b26 <HAL_TIM_IRQHandler+0x13e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ac2:	f015 0f20 	tst.w	r5, #32
 8002ac6:	d002      	beq.n	8002ace <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002ac8:	f016 0f20 	tst.w	r6, #32
 8002acc:	d133      	bne.n	8002b36 <HAL_TIM_IRQHandler+0x14e>
}
 8002ace:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ad0:	f7ff ff86 	bl	80029e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ad4:	4620      	mov	r0, r4
 8002ad6:	f7ff ff85 	bl	80029e4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002ada:	e79c      	b.n	8002a16 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002adc:	4620      	mov	r0, r4
 8002ade:	f7ff ff7f 	bl	80029e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ae2:	4620      	mov	r0, r4
 8002ae4:	f7ff ff7e 	bl	80029e4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002ae8:	e7ab      	b.n	8002a42 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aea:	4620      	mov	r0, r4
 8002aec:	f7ff ff78 	bl	80029e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002af0:	4620      	mov	r0, r4
 8002af2:	f7ff ff77 	bl	80029e4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002af6:	e7ba      	b.n	8002a6e <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002af8:	4620      	mov	r0, r4
 8002afa:	f7ff ff71 	bl	80029e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002afe:	4620      	mov	r0, r4
 8002b00:	f7ff ff70 	bl	80029e4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002b04:	e7c9      	b.n	8002a9a <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002b06:	6823      	ldr	r3, [r4, #0]
 8002b08:	f06f 0201 	mvn.w	r2, #1
 8002b0c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b0e:	4620      	mov	r0, r4
 8002b10:	f7fe fa6e 	bl	8000ff0 <HAL_TIM_PeriodElapsedCallback>
 8002b14:	e7c9      	b.n	8002aaa <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002b16:	6823      	ldr	r3, [r4, #0]
 8002b18:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002b1c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002b1e:	4620      	mov	r0, r4
 8002b20:	f000 f97d 	bl	8002e1e <HAL_TIMEx_BreakCallback>
 8002b24:	e7c7      	b.n	8002ab6 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002b26:	6823      	ldr	r3, [r4, #0]
 8002b28:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002b2c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002b2e:	4620      	mov	r0, r4
 8002b30:	f7ff ff59 	bl	80029e6 <HAL_TIM_TriggerCallback>
 8002b34:	e7c5      	b.n	8002ac2 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002b36:	6823      	ldr	r3, [r4, #0]
 8002b38:	f06f 0220 	mvn.w	r2, #32
 8002b3c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002b3e:	4620      	mov	r0, r4
 8002b40:	f000 f96c 	bl	8002e1c <HAL_TIMEx_CommutCallback>
}
 8002b44:	e7c3      	b.n	8002ace <HAL_TIM_IRQHandler+0xe6>
	...

08002b48 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8002b48:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b4a:	4a34      	ldr	r2, [pc, #208]	@ (8002c1c <TIM_Base_SetConfig+0xd4>)
 8002b4c:	4290      	cmp	r0, r2
 8002b4e:	d012      	beq.n	8002b76 <TIM_Base_SetConfig+0x2e>
 8002b50:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002b54:	d00f      	beq.n	8002b76 <TIM_Base_SetConfig+0x2e>
 8002b56:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002b5a:	4290      	cmp	r0, r2
 8002b5c:	d00b      	beq.n	8002b76 <TIM_Base_SetConfig+0x2e>
 8002b5e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002b62:	4290      	cmp	r0, r2
 8002b64:	d007      	beq.n	8002b76 <TIM_Base_SetConfig+0x2e>
 8002b66:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002b6a:	4290      	cmp	r0, r2
 8002b6c:	d003      	beq.n	8002b76 <TIM_Base_SetConfig+0x2e>
 8002b6e:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002b72:	4290      	cmp	r0, r2
 8002b74:	d103      	bne.n	8002b7e <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002b7a:	684a      	ldr	r2, [r1, #4]
 8002b7c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b7e:	4a27      	ldr	r2, [pc, #156]	@ (8002c1c <TIM_Base_SetConfig+0xd4>)
 8002b80:	4290      	cmp	r0, r2
 8002b82:	d02a      	beq.n	8002bda <TIM_Base_SetConfig+0x92>
 8002b84:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002b88:	d027      	beq.n	8002bda <TIM_Base_SetConfig+0x92>
 8002b8a:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002b8e:	4290      	cmp	r0, r2
 8002b90:	d023      	beq.n	8002bda <TIM_Base_SetConfig+0x92>
 8002b92:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002b96:	4290      	cmp	r0, r2
 8002b98:	d01f      	beq.n	8002bda <TIM_Base_SetConfig+0x92>
 8002b9a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002b9e:	4290      	cmp	r0, r2
 8002ba0:	d01b      	beq.n	8002bda <TIM_Base_SetConfig+0x92>
 8002ba2:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002ba6:	4290      	cmp	r0, r2
 8002ba8:	d017      	beq.n	8002bda <TIM_Base_SetConfig+0x92>
 8002baa:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8002bae:	4290      	cmp	r0, r2
 8002bb0:	d013      	beq.n	8002bda <TIM_Base_SetConfig+0x92>
 8002bb2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002bb6:	4290      	cmp	r0, r2
 8002bb8:	d00f      	beq.n	8002bda <TIM_Base_SetConfig+0x92>
 8002bba:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002bbe:	4290      	cmp	r0, r2
 8002bc0:	d00b      	beq.n	8002bda <TIM_Base_SetConfig+0x92>
 8002bc2:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8002bc6:	4290      	cmp	r0, r2
 8002bc8:	d007      	beq.n	8002bda <TIM_Base_SetConfig+0x92>
 8002bca:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002bce:	4290      	cmp	r0, r2
 8002bd0:	d003      	beq.n	8002bda <TIM_Base_SetConfig+0x92>
 8002bd2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002bd6:	4290      	cmp	r0, r2
 8002bd8:	d103      	bne.n	8002be2 <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bde:	68ca      	ldr	r2, [r1, #12]
 8002be0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002be2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002be6:	694a      	ldr	r2, [r1, #20]
 8002be8:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002bea:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bec:	688b      	ldr	r3, [r1, #8]
 8002bee:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002bf0:	680b      	ldr	r3, [r1, #0]
 8002bf2:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002bf4:	4b09      	ldr	r3, [pc, #36]	@ (8002c1c <TIM_Base_SetConfig+0xd4>)
 8002bf6:	4298      	cmp	r0, r3
 8002bf8:	d003      	beq.n	8002c02 <TIM_Base_SetConfig+0xba>
 8002bfa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002bfe:	4298      	cmp	r0, r3
 8002c00:	d101      	bne.n	8002c06 <TIM_Base_SetConfig+0xbe>
    TIMx->RCR = Structure->RepetitionCounter;
 8002c02:	690b      	ldr	r3, [r1, #16]
 8002c04:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002c06:	2301      	movs	r3, #1
 8002c08:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002c0a:	6903      	ldr	r3, [r0, #16]
 8002c0c:	f013 0f01 	tst.w	r3, #1
 8002c10:	d003      	beq.n	8002c1a <TIM_Base_SetConfig+0xd2>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002c12:	6903      	ldr	r3, [r0, #16]
 8002c14:	f023 0301 	bic.w	r3, r3, #1
 8002c18:	6103      	str	r3, [r0, #16]
}
 8002c1a:	4770      	bx	lr
 8002c1c:	40010000 	.word	0x40010000

08002c20 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8002c20:	b340      	cbz	r0, 8002c74 <HAL_TIM_Base_Init+0x54>
{
 8002c22:	b510      	push	{r4, lr}
 8002c24:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002c26:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002c2a:	b1f3      	cbz	r3, 8002c6a <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c32:	4621      	mov	r1, r4
 8002c34:	f851 0b04 	ldr.w	r0, [r1], #4
 8002c38:	f7ff ff86 	bl	8002b48 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c42:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002c46:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002c4a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002c4e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c52:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002c56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002c5a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002c5e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8002c62:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8002c66:	2000      	movs	r0, #0
}
 8002c68:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002c6a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002c6e:	f7fe fc31 	bl	80014d4 <HAL_TIM_Base_MspInit>
 8002c72:	e7db      	b.n	8002c2c <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8002c74:	2001      	movs	r0, #1
}
 8002c76:	4770      	bx	lr

08002c78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c78:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c7a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c7c:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c80:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002c84:	430a      	orrs	r2, r1
 8002c86:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c8a:	6082      	str	r2, [r0, #8]
}
 8002c8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002c90:	4770      	bx	lr

08002c92 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002c92:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d078      	beq.n	8002d8c <HAL_TIM_ConfigClockSource+0xfa>
{
 8002c9a:	b510      	push	{r4, lr}
 8002c9c:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002ca4:	2302      	movs	r3, #2
 8002ca6:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002caa:	6802      	ldr	r2, [r0, #0]
 8002cac:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002cae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002cb2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002cb6:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002cb8:	680b      	ldr	r3, [r1, #0]
 8002cba:	2b60      	cmp	r3, #96	@ 0x60
 8002cbc:	d04c      	beq.n	8002d58 <HAL_TIM_ConfigClockSource+0xc6>
 8002cbe:	d829      	bhi.n	8002d14 <HAL_TIM_ConfigClockSource+0x82>
 8002cc0:	2b40      	cmp	r3, #64	@ 0x40
 8002cc2:	d054      	beq.n	8002d6e <HAL_TIM_ConfigClockSource+0xdc>
 8002cc4:	d90c      	bls.n	8002ce0 <HAL_TIM_ConfigClockSource+0x4e>
 8002cc6:	2b50      	cmp	r3, #80	@ 0x50
 8002cc8:	d122      	bne.n	8002d10 <HAL_TIM_ConfigClockSource+0x7e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cca:	68ca      	ldr	r2, [r1, #12]
 8002ccc:	6849      	ldr	r1, [r1, #4]
 8002cce:	6800      	ldr	r0, [r0, #0]
 8002cd0:	f7ff fe12 	bl	80028f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002cd4:	2150      	movs	r1, #80	@ 0x50
 8002cd6:	6820      	ldr	r0, [r4, #0]
 8002cd8:	f7ff fe35 	bl	8002946 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002cdc:	2000      	movs	r0, #0
      break;
 8002cde:	e005      	b.n	8002cec <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002ce0:	2b20      	cmp	r3, #32
 8002ce2:	d00d      	beq.n	8002d00 <HAL_TIM_ConfigClockSource+0x6e>
 8002ce4:	d909      	bls.n	8002cfa <HAL_TIM_ConfigClockSource+0x68>
 8002ce6:	2b30      	cmp	r3, #48	@ 0x30
 8002ce8:	d00a      	beq.n	8002d00 <HAL_TIM_ConfigClockSource+0x6e>
      status = HAL_ERROR;
 8002cea:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8002cec:	2301      	movs	r3, #1
 8002cee:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8002cf8:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8002cfa:	b10b      	cbz	r3, 8002d00 <HAL_TIM_ConfigClockSource+0x6e>
 8002cfc:	2b10      	cmp	r3, #16
 8002cfe:	d105      	bne.n	8002d0c <HAL_TIM_ConfigClockSource+0x7a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d00:	4619      	mov	r1, r3
 8002d02:	6820      	ldr	r0, [r4, #0]
 8002d04:	f7ff fe1f 	bl	8002946 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002d08:	2000      	movs	r0, #0
      break;
 8002d0a:	e7ef      	b.n	8002cec <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8002d0c:	2001      	movs	r0, #1
 8002d0e:	e7ed      	b.n	8002cec <HAL_TIM_ConfigClockSource+0x5a>
 8002d10:	2001      	movs	r0, #1
 8002d12:	e7eb      	b.n	8002cec <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002d14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d18:	d034      	beq.n	8002d84 <HAL_TIM_ConfigClockSource+0xf2>
 8002d1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d1e:	d10c      	bne.n	8002d3a <HAL_TIM_ConfigClockSource+0xa8>
      TIM_ETR_SetConfig(htim->Instance,
 8002d20:	68cb      	ldr	r3, [r1, #12]
 8002d22:	684a      	ldr	r2, [r1, #4]
 8002d24:	6889      	ldr	r1, [r1, #8]
 8002d26:	6800      	ldr	r0, [r0, #0]
 8002d28:	f7ff ffa6 	bl	8002c78 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d2c:	6822      	ldr	r2, [r4, #0]
 8002d2e:	6893      	ldr	r3, [r2, #8]
 8002d30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d34:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002d36:	2000      	movs	r0, #0
      break;
 8002d38:	e7d8      	b.n	8002cec <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002d3a:	2b70      	cmp	r3, #112	@ 0x70
 8002d3c:	d124      	bne.n	8002d88 <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 8002d3e:	68cb      	ldr	r3, [r1, #12]
 8002d40:	684a      	ldr	r2, [r1, #4]
 8002d42:	6889      	ldr	r1, [r1, #8]
 8002d44:	6800      	ldr	r0, [r0, #0]
 8002d46:	f7ff ff97 	bl	8002c78 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002d4a:	6822      	ldr	r2, [r4, #0]
 8002d4c:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d4e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8002d52:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002d54:	2000      	movs	r0, #0
      break;
 8002d56:	e7c9      	b.n	8002cec <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d58:	68ca      	ldr	r2, [r1, #12]
 8002d5a:	6849      	ldr	r1, [r1, #4]
 8002d5c:	6800      	ldr	r0, [r0, #0]
 8002d5e:	f7ff fdde 	bl	800291e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002d62:	2160      	movs	r1, #96	@ 0x60
 8002d64:	6820      	ldr	r0, [r4, #0]
 8002d66:	f7ff fdee 	bl	8002946 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002d6a:	2000      	movs	r0, #0
      break;
 8002d6c:	e7be      	b.n	8002cec <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d6e:	68ca      	ldr	r2, [r1, #12]
 8002d70:	6849      	ldr	r1, [r1, #4]
 8002d72:	6800      	ldr	r0, [r0, #0]
 8002d74:	f7ff fdc0 	bl	80028f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d78:	2140      	movs	r1, #64	@ 0x40
 8002d7a:	6820      	ldr	r0, [r4, #0]
 8002d7c:	f7ff fde3 	bl	8002946 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002d80:	2000      	movs	r0, #0
      break;
 8002d82:	e7b3      	b.n	8002cec <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002d84:	2000      	movs	r0, #0
 8002d86:	e7b1      	b.n	8002cec <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8002d88:	2001      	movs	r0, #1
 8002d8a:	e7af      	b.n	8002cec <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 8002d8c:	2002      	movs	r0, #2
}
 8002d8e:	4770      	bx	lr

08002d90 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d90:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8002d94:	2a01      	cmp	r2, #1
 8002d96:	d03d      	beq.n	8002e14 <HAL_TIMEx_MasterConfigSynchronization+0x84>
{
 8002d98:	b410      	push	{r4}
 8002d9a:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002da2:	2202      	movs	r2, #2
 8002da4:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002da8:	6802      	ldr	r2, [r0, #0]
 8002daa:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002dac:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002dae:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002db2:	6808      	ldr	r0, [r1, #0]
 8002db4:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002db8:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	4816      	ldr	r0, [pc, #88]	@ (8002e18 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8002dbe:	4282      	cmp	r2, r0
 8002dc0:	d01a      	beq.n	8002df8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002dc2:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8002dc6:	d017      	beq.n	8002df8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002dc8:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8002dcc:	4282      	cmp	r2, r0
 8002dce:	d013      	beq.n	8002df8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002dd0:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002dd4:	4282      	cmp	r2, r0
 8002dd6:	d00f      	beq.n	8002df8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002dd8:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002ddc:	4282      	cmp	r2, r0
 8002dde:	d00b      	beq.n	8002df8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002de0:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8002de4:	4282      	cmp	r2, r0
 8002de6:	d007      	beq.n	8002df8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002de8:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 8002dec:	4282      	cmp	r2, r0
 8002dee:	d003      	beq.n	8002df8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002df0:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8002df4:	4282      	cmp	r2, r0
 8002df6:	d104      	bne.n	8002e02 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002df8:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002dfc:	6849      	ldr	r1, [r1, #4]
 8002dfe:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e00:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e02:	2201      	movs	r2, #1
 8002e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002e08:	2000      	movs	r0, #0
 8002e0a:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8002e0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e12:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002e14:	2002      	movs	r0, #2
}
 8002e16:	4770      	bx	lr
 8002e18:	40010000 	.word	0x40010000

08002e1c <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e1c:	4770      	bx	lr

08002e1e <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e1e:	4770      	bx	lr

08002e20 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e20:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e22:	f102 030c 	add.w	r3, r2, #12
 8002e26:	e853 3f00 	ldrex	r3, [r3]
 8002e2a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e2e:	320c      	adds	r2, #12
 8002e30:	e842 3100 	strex	r1, r3, [r2]
 8002e34:	2900      	cmp	r1, #0
 8002e36:	d1f3      	bne.n	8002e20 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e38:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e3a:	f102 0314 	add.w	r3, r2, #20
 8002e3e:	e853 3f00 	ldrex	r3, [r3]
 8002e42:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e46:	3214      	adds	r2, #20
 8002e48:	e842 3100 	strex	r1, r3, [r2]
 8002e4c:	2900      	cmp	r1, #0
 8002e4e:	d1f3      	bne.n	8002e38 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e50:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d005      	beq.n	8002e62 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e56:	2320      	movs	r3, #32
 8002e58:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8002e60:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e62:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e64:	f102 030c 	add.w	r3, r2, #12
 8002e68:	e853 3f00 	ldrex	r3, [r3]
 8002e6c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e70:	320c      	adds	r2, #12
 8002e72:	e842 3100 	strex	r1, r3, [r2]
 8002e76:	2900      	cmp	r1, #0
 8002e78:	d1f3      	bne.n	8002e62 <UART_EndRxTransfer+0x42>
 8002e7a:	e7ec      	b.n	8002e56 <UART_EndRxTransfer+0x36>

08002e7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e7c:	b510      	push	{r4, lr}
 8002e7e:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e80:	6802      	ldr	r2, [r0, #0]
 8002e82:	6913      	ldr	r3, [r2, #16]
 8002e84:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002e88:	68c1      	ldr	r1, [r0, #12]
 8002e8a:	430b      	orrs	r3, r1
 8002e8c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e8e:	6883      	ldr	r3, [r0, #8]
 8002e90:	6902      	ldr	r2, [r0, #16]
 8002e92:	431a      	orrs	r2, r3
 8002e94:	6943      	ldr	r3, [r0, #20]
 8002e96:	431a      	orrs	r2, r3
 8002e98:	69c3      	ldr	r3, [r0, #28]
 8002e9a:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8002e9c:	6801      	ldr	r1, [r0, #0]
 8002e9e:	68cb      	ldr	r3, [r1, #12]
 8002ea0:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8002ea4:	f023 030c 	bic.w	r3, r3, #12
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002eac:	6802      	ldr	r2, [r0, #0]
 8002eae:	6953      	ldr	r3, [r2, #20]
 8002eb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002eb4:	6981      	ldr	r1, [r0, #24]
 8002eb6:	430b      	orrs	r3, r1
 8002eb8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002eba:	6803      	ldr	r3, [r0, #0]
 8002ebc:	4a31      	ldr	r2, [pc, #196]	@ (8002f84 <UART_SetConfig+0x108>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d006      	beq.n	8002ed0 <UART_SetConfig+0x54>
 8002ec2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d002      	beq.n	8002ed0 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002eca:	f7ff fcd7 	bl	800287c <HAL_RCC_GetPCLK1Freq>
 8002ece:	e001      	b.n	8002ed4 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ed0:	f7ff fce4 	bl	800289c <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ed4:	69e3      	ldr	r3, [r4, #28]
 8002ed6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002eda:	d029      	beq.n	8002f30 <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002edc:	2100      	movs	r1, #0
 8002ede:	1803      	adds	r3, r0, r0
 8002ee0:	4149      	adcs	r1, r1
 8002ee2:	181b      	adds	r3, r3, r0
 8002ee4:	f141 0100 	adc.w	r1, r1, #0
 8002ee8:	00c9      	lsls	r1, r1, #3
 8002eea:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8002eee:	00db      	lsls	r3, r3, #3
 8002ef0:	1818      	adds	r0, r3, r0
 8002ef2:	6863      	ldr	r3, [r4, #4]
 8002ef4:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8002ef8:	ea4f 7393 	mov.w	r3, r3, lsr #30
 8002efc:	f141 0100 	adc.w	r1, r1, #0
 8002f00:	f7fd fe52 	bl	8000ba8 <__aeabi_uldivmod>
 8002f04:	4a20      	ldr	r2, [pc, #128]	@ (8002f88 <UART_SetConfig+0x10c>)
 8002f06:	fba2 3100 	umull	r3, r1, r2, r0
 8002f0a:	0949      	lsrs	r1, r1, #5
 8002f0c:	2364      	movs	r3, #100	@ 0x64
 8002f0e:	fb03 0311 	mls	r3, r3, r1, r0
 8002f12:	011b      	lsls	r3, r3, #4
 8002f14:	3332      	adds	r3, #50	@ 0x32
 8002f16:	fba2 2303 	umull	r2, r3, r2, r3
 8002f1a:	095b      	lsrs	r3, r3, #5
 8002f1c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002f20:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002f24:	f003 030f 	and.w	r3, r3, #15
 8002f28:	6821      	ldr	r1, [r4, #0]
 8002f2a:	4413      	add	r3, r2
 8002f2c:	608b      	str	r3, [r1, #8]
  }
}
 8002f2e:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002f30:	2300      	movs	r3, #0
 8002f32:	1802      	adds	r2, r0, r0
 8002f34:	eb43 0103 	adc.w	r1, r3, r3
 8002f38:	1812      	adds	r2, r2, r0
 8002f3a:	f141 0100 	adc.w	r1, r1, #0
 8002f3e:	00c9      	lsls	r1, r1, #3
 8002f40:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002f44:	00d2      	lsls	r2, r2, #3
 8002f46:	1810      	adds	r0, r2, r0
 8002f48:	f141 0100 	adc.w	r1, r1, #0
 8002f4c:	6862      	ldr	r2, [r4, #4]
 8002f4e:	1892      	adds	r2, r2, r2
 8002f50:	415b      	adcs	r3, r3
 8002f52:	f7fd fe29 	bl	8000ba8 <__aeabi_uldivmod>
 8002f56:	4a0c      	ldr	r2, [pc, #48]	@ (8002f88 <UART_SetConfig+0x10c>)
 8002f58:	fba2 3100 	umull	r3, r1, r2, r0
 8002f5c:	0949      	lsrs	r1, r1, #5
 8002f5e:	2364      	movs	r3, #100	@ 0x64
 8002f60:	fb03 0311 	mls	r3, r3, r1, r0
 8002f64:	00db      	lsls	r3, r3, #3
 8002f66:	3332      	adds	r3, #50	@ 0x32
 8002f68:	fba2 2303 	umull	r2, r3, r2, r3
 8002f6c:	095b      	lsrs	r3, r3, #5
 8002f6e:	005a      	lsls	r2, r3, #1
 8002f70:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 8002f74:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002f78:	f003 0307 	and.w	r3, r3, #7
 8002f7c:	6821      	ldr	r1, [r4, #0]
 8002f7e:	4413      	add	r3, r2
 8002f80:	608b      	str	r3, [r1, #8]
 8002f82:	e7d4      	b.n	8002f2e <UART_SetConfig+0xb2>
 8002f84:	40011000 	.word	0x40011000
 8002f88:	51eb851f 	.word	0x51eb851f

08002f8c <UART_WaitOnFlagUntilTimeout>:
{
 8002f8c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002f90:	b083      	sub	sp, #12
 8002f92:	4605      	mov	r5, r0
 8002f94:	460e      	mov	r6, r1
 8002f96:	4617      	mov	r7, r2
 8002f98:	4699      	mov	r9, r3
 8002f9a:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f9e:	682b      	ldr	r3, [r5, #0]
 8002fa0:	681c      	ldr	r4, [r3, #0]
 8002fa2:	ea36 0404 	bics.w	r4, r6, r4
 8002fa6:	bf0c      	ite	eq
 8002fa8:	2401      	moveq	r4, #1
 8002faa:	2400      	movne	r4, #0
 8002fac:	42bc      	cmp	r4, r7
 8002fae:	d128      	bne.n	8003002 <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 8002fb0:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 8002fb4:	d0f3      	beq.n	8002f9e <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fb6:	f7fe fc41 	bl	800183c <HAL_GetTick>
 8002fba:	eba0 0009 	sub.w	r0, r0, r9
 8002fbe:	4540      	cmp	r0, r8
 8002fc0:	d823      	bhi.n	800300a <UART_WaitOnFlagUntilTimeout+0x7e>
 8002fc2:	f1b8 0f00 	cmp.w	r8, #0
 8002fc6:	d022      	beq.n	800300e <UART_WaitOnFlagUntilTimeout+0x82>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002fc8:	682b      	ldr	r3, [r5, #0]
 8002fca:	68da      	ldr	r2, [r3, #12]
 8002fcc:	f012 0f04 	tst.w	r2, #4
 8002fd0:	d0e5      	beq.n	8002f9e <UART_WaitOnFlagUntilTimeout+0x12>
 8002fd2:	2e80      	cmp	r6, #128	@ 0x80
 8002fd4:	d0e3      	beq.n	8002f9e <UART_WaitOnFlagUntilTimeout+0x12>
 8002fd6:	2e40      	cmp	r6, #64	@ 0x40
 8002fd8:	d0e1      	beq.n	8002f9e <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	f012 0f08 	tst.w	r2, #8
 8002fe0:	d0dd      	beq.n	8002f9e <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002fe2:	2400      	movs	r4, #0
 8002fe4:	9401      	str	r4, [sp, #4]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	9201      	str	r2, [sp, #4]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	9301      	str	r3, [sp, #4]
 8002fee:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 8002ff0:	4628      	mov	r0, r5
 8002ff2:	f7ff ff15 	bl	8002e20 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002ff6:	2308      	movs	r3, #8
 8002ff8:	646b      	str	r3, [r5, #68]	@ 0x44
          __HAL_UNLOCK(huart);
 8002ffa:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
          return HAL_ERROR;
 8002ffe:	2001      	movs	r0, #1
 8003000:	e000      	b.n	8003004 <UART_WaitOnFlagUntilTimeout+0x78>
  return HAL_OK;
 8003002:	2000      	movs	r0, #0
}
 8003004:	b003      	add	sp, #12
 8003006:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 800300a:	2003      	movs	r0, #3
 800300c:	e7fa      	b.n	8003004 <UART_WaitOnFlagUntilTimeout+0x78>
 800300e:	2003      	movs	r0, #3
 8003010:	e7f8      	b.n	8003004 <UART_WaitOnFlagUntilTimeout+0x78>

08003012 <HAL_UART_Init>:
  if (huart == NULL)
 8003012:	b360      	cbz	r0, 800306e <HAL_UART_Init+0x5c>
{
 8003014:	b510      	push	{r4, lr}
 8003016:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8003018:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800301c:	b313      	cbz	r3, 8003064 <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 800301e:	2324      	movs	r3, #36	@ 0x24
 8003020:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8003024:	6822      	ldr	r2, [r4, #0]
 8003026:	68d3      	ldr	r3, [r2, #12]
 8003028:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800302c:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800302e:	4620      	mov	r0, r4
 8003030:	f7ff ff24 	bl	8002e7c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003034:	6822      	ldr	r2, [r4, #0]
 8003036:	6913      	ldr	r3, [r2, #16]
 8003038:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800303c:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800303e:	6822      	ldr	r2, [r4, #0]
 8003040:	6953      	ldr	r3, [r2, #20]
 8003042:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8003046:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8003048:	6822      	ldr	r2, [r4, #0]
 800304a:	68d3      	ldr	r3, [r2, #12]
 800304c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003050:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003052:	2000      	movs	r0, #0
 8003054:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003056:	2320      	movs	r3, #32
 8003058:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800305c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003060:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8003062:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003064:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8003068:	f7fe fa76 	bl	8001558 <HAL_UART_MspInit>
 800306c:	e7d7      	b.n	800301e <HAL_UART_Init+0xc>
    return HAL_ERROR;
 800306e:	2001      	movs	r0, #1
}
 8003070:	4770      	bx	lr

08003072 <HAL_UART_Transmit>:
{
 8003072:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800307a:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800307e:	b2db      	uxtb	r3, r3
 8003080:	2b20      	cmp	r3, #32
 8003082:	d156      	bne.n	8003132 <HAL_UART_Transmit+0xc0>
 8003084:	4604      	mov	r4, r0
 8003086:	460d      	mov	r5, r1
 8003088:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800308a:	2900      	cmp	r1, #0
 800308c:	d055      	beq.n	800313a <HAL_UART_Transmit+0xc8>
 800308e:	b90a      	cbnz	r2, 8003094 <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 8003090:	2001      	movs	r0, #1
 8003092:	e04f      	b.n	8003134 <HAL_UART_Transmit+0xc2>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003094:	2300      	movs	r3, #0
 8003096:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003098:	2321      	movs	r3, #33	@ 0x21
 800309a:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 800309e:	f7fe fbcd 	bl	800183c <HAL_GetTick>
 80030a2:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 80030a4:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 80030a8:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030ac:	68a3      	ldr	r3, [r4, #8]
 80030ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030b2:	d002      	beq.n	80030ba <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 80030b4:	f04f 0800 	mov.w	r8, #0
 80030b8:	e014      	b.n	80030e4 <HAL_UART_Transmit+0x72>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030ba:	6923      	ldr	r3, [r4, #16]
 80030bc:	b32b      	cbz	r3, 800310a <HAL_UART_Transmit+0x98>
      pdata16bits = NULL;
 80030be:	f04f 0800 	mov.w	r8, #0
 80030c2:	e00f      	b.n	80030e4 <HAL_UART_Transmit+0x72>
        huart->gState = HAL_UART_STATE_READY;
 80030c4:	2320      	movs	r3, #32
 80030c6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 80030ca:	2003      	movs	r0, #3
 80030cc:	e032      	b.n	8003134 <HAL_UART_Transmit+0xc2>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030ce:	f838 3b02 	ldrh.w	r3, [r8], #2
 80030d2:	6822      	ldr	r2, [r4, #0]
 80030d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030d8:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 80030da:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 80030dc:	b292      	uxth	r2, r2
 80030de:	3a01      	subs	r2, #1
 80030e0:	b292      	uxth	r2, r2
 80030e2:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80030e4:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	b193      	cbz	r3, 8003110 <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030ea:	9600      	str	r6, [sp, #0]
 80030ec:	463b      	mov	r3, r7
 80030ee:	2200      	movs	r2, #0
 80030f0:	2180      	movs	r1, #128	@ 0x80
 80030f2:	4620      	mov	r0, r4
 80030f4:	f7ff ff4a 	bl	8002f8c <UART_WaitOnFlagUntilTimeout>
 80030f8:	2800      	cmp	r0, #0
 80030fa:	d1e3      	bne.n	80030c4 <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 80030fc:	2d00      	cmp	r5, #0
 80030fe:	d0e6      	beq.n	80030ce <HAL_UART_Transmit+0x5c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003100:	f815 2b01 	ldrb.w	r2, [r5], #1
 8003104:	6823      	ldr	r3, [r4, #0]
 8003106:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003108:	e7e7      	b.n	80030da <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 800310a:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 800310c:	2500      	movs	r5, #0
 800310e:	e7e9      	b.n	80030e4 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003110:	9600      	str	r6, [sp, #0]
 8003112:	463b      	mov	r3, r7
 8003114:	2200      	movs	r2, #0
 8003116:	2140      	movs	r1, #64	@ 0x40
 8003118:	4620      	mov	r0, r4
 800311a:	f7ff ff37 	bl	8002f8c <UART_WaitOnFlagUntilTimeout>
 800311e:	b918      	cbnz	r0, 8003128 <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 8003120:	2320      	movs	r3, #32
 8003122:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 8003126:	e005      	b.n	8003134 <HAL_UART_Transmit+0xc2>
      huart->gState = HAL_UART_STATE_READY;
 8003128:	2320      	movs	r3, #32
 800312a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      return HAL_TIMEOUT;
 800312e:	2003      	movs	r0, #3
 8003130:	e000      	b.n	8003134 <HAL_UART_Transmit+0xc2>
    return HAL_BUSY;
 8003132:	2002      	movs	r0, #2
}
 8003134:	b002      	add	sp, #8
 8003136:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800313a:	2001      	movs	r0, #1
 800313c:	e7fa      	b.n	8003134 <HAL_UART_Transmit+0xc2>

0800313e <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800313e:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 8003140:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003144:	691b      	ldr	r3, [r3, #16]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003146:	f001 fc5f 	bl	8004a08 <xTaskGetSchedulerState>
 800314a:	2801      	cmp	r0, #1
 800314c:	d100      	bne.n	8003150 <SysTick_Handler+0x12>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 800314e:	bd08      	pop	{r3, pc}
    xPortSysTickHandler();
 8003150:	f002 f860 	bl	8005214 <xPortSysTickHandler>
}
 8003154:	e7fb      	b.n	800314e <SysTick_Handler+0x10>
	...

08003158 <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003158:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 800315c:	b92b      	cbnz	r3, 800316a <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 800315e:	4b06      	ldr	r3, [pc, #24]	@ (8003178 <osKernelInitialize+0x20>)
 8003160:	6818      	ldr	r0, [r3, #0]
 8003162:	b928      	cbnz	r0, 8003170 <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003164:	2201      	movs	r2, #1
 8003166:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003168:	4770      	bx	lr
    stat = osErrorISR;
 800316a:	f06f 0005 	mvn.w	r0, #5
 800316e:	4770      	bx	lr
    } else {
      stat = osError;
 8003170:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
    }
  }

  return (stat);
}
 8003174:	4770      	bx	lr
 8003176:	bf00      	nop
 8003178:	20000bf8 	.word	0x20000bf8

0800317c <osKernelStart>:
 800317c:	f3ef 8305 	mrs	r3, IPSR
}

osStatus_t osKernelStart (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8003180:	b973      	cbnz	r3, 80031a0 <osKernelStart+0x24>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 8003182:	4b0a      	ldr	r3, [pc, #40]	@ (80031ac <osKernelStart+0x30>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	2b01      	cmp	r3, #1
 8003188:	d10d      	bne.n	80031a6 <osKernelStart+0x2a>
osStatus_t osKernelStart (void) {
 800318a:	b510      	push	{r4, lr}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800318c:	2400      	movs	r4, #0
 800318e:	4b08      	ldr	r3, [pc, #32]	@ (80031b0 <osKernelStart+0x34>)
 8003190:	77dc      	strb	r4, [r3, #31]
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003192:	4b06      	ldr	r3, [pc, #24]	@ (80031ac <osKernelStart+0x30>)
 8003194:	2202      	movs	r2, #2
 8003196:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003198:	f001 f896 	bl	80042c8 <vTaskStartScheduler>
      stat = osOK;
 800319c:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 800319e:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 80031a0:	f06f 0005 	mvn.w	r0, #5
 80031a4:	4770      	bx	lr
      stat = osError;
 80031a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 80031aa:	4770      	bx	lr
 80031ac:	20000bf8 	.word	0x20000bf8
 80031b0:	e000ed00 	.word	0xe000ed00

080031b4 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 80031b4:	b508      	push	{r3, lr}
 80031b6:	f3ef 8305 	mrs	r3, IPSR
  TickType_t ticks;

  if (IS_IRQ()) {
 80031ba:	b113      	cbz	r3, 80031c2 <osKernelGetTickCount+0xe>
    ticks = xTaskGetTickCountFromISR();
 80031bc:	f001 f8ea 	bl	8004394 <xTaskGetTickCountFromISR>
  } else {
    ticks = xTaskGetTickCount();
  }

  return (ticks);
}
 80031c0:	bd08      	pop	{r3, pc}
    ticks = xTaskGetTickCount();
 80031c2:	f001 f8e1 	bl	8004388 <xTaskGetTickCount>
  return (ticks);
 80031c6:	e7fb      	b.n	80031c0 <osKernelGetTickCount+0xc>

080031c8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80031c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031ca:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80031cc:	2400      	movs	r4, #0
 80031ce:	9405      	str	r4, [sp, #20]
 80031d0:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 80031d4:	bb74      	cbnz	r4, 8003234 <osThreadNew+0x6c>
 80031d6:	b368      	cbz	r0, 8003234 <osThreadNew+0x6c>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 80031d8:	b322      	cbz	r2, 8003224 <osThreadNew+0x5c>
      if (attr->name != NULL) {
 80031da:	6815      	ldr	r5, [r2, #0]
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 80031dc:	6993      	ldr	r3, [r2, #24]
 80031de:	b903      	cbnz	r3, 80031e2 <osThreadNew+0x1a>
    prio  = (UBaseType_t)osPriorityNormal;
 80031e0:	2318      	movs	r3, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80031e2:	1e5c      	subs	r4, r3, #1
 80031e4:	2c37      	cmp	r4, #55	@ 0x37
 80031e6:	d849      	bhi.n	800327c <osThreadNew+0xb4>
 80031e8:	6854      	ldr	r4, [r2, #4]
 80031ea:	f014 0f01 	tst.w	r4, #1
 80031ee:	d147      	bne.n	8003280 <osThreadNew+0xb8>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 80031f0:	6956      	ldr	r6, [r2, #20]
 80031f2:	b16e      	cbz	r6, 8003210 <osThreadNew+0x48>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80031f4:	ea4f 0c96 	mov.w	ip, r6, lsr #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80031f8:	6894      	ldr	r4, [r2, #8]
 80031fa:	b12c      	cbz	r4, 8003208 <osThreadNew+0x40>
 80031fc:	68d7      	ldr	r7, [r2, #12]
 80031fe:	2fab      	cmp	r7, #171	@ 0xab
 8003200:	d902      	bls.n	8003208 <osThreadNew+0x40>
 8003202:	6917      	ldr	r7, [r2, #16]
 8003204:	b107      	cbz	r7, 8003208 <osThreadNew+0x40>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003206:	b9c6      	cbnz	r6, 800323a <osThreadNew+0x72>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003208:	b12c      	cbz	r4, 8003216 <osThreadNew+0x4e>
    mem  = -1;
 800320a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800320e:	e00e      	b.n	800322e <osThreadNew+0x66>
    stack = configMINIMAL_STACK_SIZE;
 8003210:	f04f 0c80 	mov.w	ip, #128	@ 0x80
 8003214:	e7f0      	b.n	80031f8 <osThreadNew+0x30>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003216:	68d4      	ldr	r4, [r2, #12]
 8003218:	b98c      	cbnz	r4, 800323e <osThreadNew+0x76>
 800321a:	6914      	ldr	r4, [r2, #16]
 800321c:	b194      	cbz	r4, 8003244 <osThreadNew+0x7c>
    mem  = -1;
 800321e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003222:	e004      	b.n	800322e <osThreadNew+0x66>
    name = NULL;
 8003224:	4615      	mov	r5, r2
          mem = 0;
        }
      }
    }
    else {
      mem = 0;
 8003226:	2400      	movs	r4, #0
    prio  = (UBaseType_t)osPriorityNormal;
 8003228:	2318      	movs	r3, #24
    stack = configMINIMAL_STACK_SIZE;
 800322a:	f04f 0c80 	mov.w	ip, #128	@ 0x80
    }

    if (mem == 1) {
 800322e:	2c01      	cmp	r4, #1
 8003230:	d00a      	beq.n	8003248 <osThreadNew+0x80>
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
                                                                                      (StaticTask_t *)attr->cb_mem);
      #endif
    }
    else {
      if (mem == 0) {
 8003232:	b1ac      	cbz	r4, 8003260 <osThreadNew+0x98>
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003234:	9805      	ldr	r0, [sp, #20]
}
 8003236:	b007      	add	sp, #28
 8003238:	bdf0      	pop	{r4, r5, r6, r7, pc}
        mem = 1;
 800323a:	2401      	movs	r4, #1
 800323c:	e7f7      	b.n	800322e <osThreadNew+0x66>
    mem  = -1;
 800323e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003242:	e7f4      	b.n	800322e <osThreadNew+0x66>
          mem = 0;
 8003244:	2400      	movs	r4, #0
 8003246:	e7f2      	b.n	800322e <osThreadNew+0x66>
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003248:	6914      	ldr	r4, [r2, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800324a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800324c:	9202      	str	r2, [sp, #8]
 800324e:	9401      	str	r4, [sp, #4]
 8003250:	9300      	str	r3, [sp, #0]
 8003252:	460b      	mov	r3, r1
 8003254:	4662      	mov	r2, ip
 8003256:	4629      	mov	r1, r5
 8003258:	f000 ff80 	bl	800415c <xTaskCreateStatic>
 800325c:	9005      	str	r0, [sp, #20]
 800325e:	e7e9      	b.n	8003234 <osThreadNew+0x6c>
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003260:	aa05      	add	r2, sp, #20
 8003262:	9201      	str	r2, [sp, #4]
 8003264:	9300      	str	r3, [sp, #0]
 8003266:	460b      	mov	r3, r1
 8003268:	fa1f f28c 	uxth.w	r2, ip
 800326c:	4629      	mov	r1, r5
 800326e:	f000 ffb0 	bl	80041d2 <xTaskCreate>
 8003272:	2801      	cmp	r0, #1
 8003274:	d0de      	beq.n	8003234 <osThreadNew+0x6c>
            hTask = NULL;
 8003276:	2300      	movs	r3, #0
 8003278:	9305      	str	r3, [sp, #20]
 800327a:	e7db      	b.n	8003234 <osThreadNew+0x6c>
        return (NULL);
 800327c:	2000      	movs	r0, #0
 800327e:	e7da      	b.n	8003236 <osThreadNew+0x6e>
 8003280:	2000      	movs	r0, #0
 8003282:	e7d8      	b.n	8003236 <osThreadNew+0x6e>

08003284 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003284:	b508      	push	{r3, lr}
 8003286:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 800328a:	b933      	cbnz	r3, 800329a <osDelay+0x16>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 800328c:	b908      	cbnz	r0, 8003292 <osDelay+0xe>
    stat = osOK;
 800328e:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 8003290:	bd08      	pop	{r3, pc}
      vTaskDelay(ticks);
 8003292:	f001 f995 	bl	80045c0 <vTaskDelay>
    stat = osOK;
 8003296:	2000      	movs	r0, #0
 8003298:	e7fa      	b.n	8003290 <osDelay+0xc>
    stat = osErrorISR;
 800329a:	f06f 0005 	mvn.w	r0, #5
 800329e:	e7f7      	b.n	8003290 <osDelay+0xc>

080032a0 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80032a0:	b570      	push	{r4, r5, r6, lr}
 80032a2:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d13c      	bne.n	8003324 <osMutexNew+0x84>
 80032aa:	4604      	mov	r4, r0
    if (attr != NULL) {
 80032ac:	b100      	cbz	r0, 80032b0 <osMutexNew+0x10>
      type = attr->attr_bits;
 80032ae:	6843      	ldr	r3, [r0, #4]
    } else {
      type = 0U;
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80032b0:	f013 0601 	ands.w	r6, r3, #1
 80032b4:	d000      	beq.n	80032b8 <osMutexNew+0x18>
      rmtx = 1U;
 80032b6:	2601      	movs	r6, #1
    } else {
      rmtx = 0U;
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80032b8:	f013 0f08 	tst.w	r3, #8
 80032bc:	d135      	bne.n	800332a <osMutexNew+0x8a>
      mem = -1;

      if (attr != NULL) {
 80032be:	b344      	cbz	r4, 8003312 <osMutexNew+0x72>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80032c0:	68a1      	ldr	r1, [r4, #8]
 80032c2:	b111      	cbz	r1, 80032ca <osMutexNew+0x2a>
 80032c4:	68e3      	ldr	r3, [r4, #12]
 80032c6:	2b4f      	cmp	r3, #79	@ 0x4f
 80032c8:	d818      	bhi.n	80032fc <osMutexNew+0x5c>
          mem = 1;
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80032ca:	b191      	cbz	r1, 80032f2 <osMutexNew+0x52>
      mem = -1;
 80032cc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
          }
        #endif
      }
      else {
        if (mem == 0) {
 80032d0:	bb6b      	cbnz	r3, 800332e <osMutexNew+0x8e>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80032d2:	b316      	cbz	r6, 800331a <osMutexNew+0x7a>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80032d4:	2004      	movs	r0, #4
 80032d6:	f000 fb19 	bl	800390c <xQueueCreateMutex>
 80032da:	4605      	mov	r5, r0
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80032dc:	b31d      	cbz	r5, 8003326 <osMutexNew+0x86>
        if (attr != NULL) {
 80032de:	b104      	cbz	r4, 80032e2 <osMutexNew+0x42>
          name = attr->name;
 80032e0:	6824      	ldr	r4, [r4, #0]
        } else {
          name = NULL;
        }
        vQueueAddToRegistry (hMutex, name);
 80032e2:	4621      	mov	r1, r4
 80032e4:	4628      	mov	r0, r5
 80032e6:	f000 fd55 	bl	8003d94 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80032ea:	b1e6      	cbz	r6, 8003326 <osMutexNew+0x86>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80032ec:	f045 0501 	orr.w	r5, r5, #1
 80032f0:	e019      	b.n	8003326 <osMutexNew+0x86>
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80032f2:	68e3      	ldr	r3, [r4, #12]
 80032f4:	b17b      	cbz	r3, 8003316 <osMutexNew+0x76>
      mem = -1;
 80032f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80032fa:	e7e9      	b.n	80032d0 <osMutexNew+0x30>
          if (rmtx != 0U) {
 80032fc:	b126      	cbz	r6, 8003308 <osMutexNew+0x68>
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80032fe:	2004      	movs	r0, #4
 8003300:	f000 fb0f 	bl	8003922 <xQueueCreateMutexStatic>
 8003304:	4605      	mov	r5, r0
 8003306:	e7e9      	b.n	80032dc <osMutexNew+0x3c>
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8003308:	2001      	movs	r0, #1
 800330a:	f000 fb0a 	bl	8003922 <xQueueCreateMutexStatic>
 800330e:	4605      	mov	r5, r0
 8003310:	e7e4      	b.n	80032dc <osMutexNew+0x3c>
        mem = 0;
 8003312:	2300      	movs	r3, #0
 8003314:	e7dc      	b.n	80032d0 <osMutexNew+0x30>
            mem = 0;
 8003316:	2300      	movs	r3, #0
 8003318:	e7da      	b.n	80032d0 <osMutexNew+0x30>
              hMutex = xSemaphoreCreateMutex ();
 800331a:	2001      	movs	r0, #1
 800331c:	f000 faf6 	bl	800390c <xQueueCreateMutex>
 8003320:	4605      	mov	r5, r0
 8003322:	e7db      	b.n	80032dc <osMutexNew+0x3c>
  hMutex = NULL;
 8003324:	2500      	movs	r5, #0
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 8003326:	4628      	mov	r0, r5
 8003328:	bd70      	pop	{r4, r5, r6, pc}
  hMutex = NULL;
 800332a:	2500      	movs	r5, #0
 800332c:	e7fb      	b.n	8003326 <osMutexNew+0x86>
 800332e:	2500      	movs	r5, #0
  return ((osMutexId_t)hMutex);
 8003330:	e7f9      	b.n	8003326 <osMutexNew+0x86>

08003332 <osMutexAcquire>:
 8003332:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 8003336:	b9da      	cbnz	r2, 8003370 <osMutexAcquire+0x3e>
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8003338:	b510      	push	{r4, lr}
 800333a:	4603      	mov	r3, r0
 800333c:	460c      	mov	r4, r1
 800333e:	f020 0001 	bic.w	r0, r0, #1
 8003342:	f003 0101 	and.w	r1, r3, #1
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 8003346:	2b01      	cmp	r3, #1
 8003348:	d915      	bls.n	8003376 <osMutexAcquire+0x44>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 800334a:	b141      	cbz	r1, 800335e <osMutexAcquire+0x2c>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800334c:	4621      	mov	r1, r4
 800334e:	f000 fd00 	bl	8003d52 <xQueueTakeMutexRecursive>
 8003352:	2801      	cmp	r0, #1
 8003354:	d012      	beq.n	800337c <osMutexAcquire+0x4a>
        if (timeout != 0U) {
 8003356:	b19c      	cbz	r4, 8003380 <osMutexAcquire+0x4e>
          stat = osErrorTimeout;
 8003358:	f06f 0001 	mvn.w	r0, #1
 800335c:	e00f      	b.n	800337e <osMutexAcquire+0x4c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800335e:	4621      	mov	r1, r4
 8003360:	f000 fc24 	bl	8003bac <xQueueSemaphoreTake>
 8003364:	2801      	cmp	r0, #1
 8003366:	d00e      	beq.n	8003386 <osMutexAcquire+0x54>
        if (timeout != 0U) {
 8003368:	b17c      	cbz	r4, 800338a <osMutexAcquire+0x58>
          stat = osErrorTimeout;
 800336a:	f06f 0001 	mvn.w	r0, #1
 800336e:	e006      	b.n	800337e <osMutexAcquire+0x4c>
    stat = osErrorISR;
 8003370:	f06f 0005 	mvn.w	r0, #5
      }
    }
  }

  return (stat);
}
 8003374:	4770      	bx	lr
    stat = osErrorParameter;
 8003376:	f06f 0003 	mvn.w	r0, #3
 800337a:	e000      	b.n	800337e <osMutexAcquire+0x4c>
  stat = osOK;
 800337c:	2000      	movs	r0, #0
}
 800337e:	bd10      	pop	{r4, pc}
          stat = osErrorResource;
 8003380:	f06f 0002 	mvn.w	r0, #2
 8003384:	e7fb      	b.n	800337e <osMutexAcquire+0x4c>
  stat = osOK;
 8003386:	2000      	movs	r0, #0
 8003388:	e7f9      	b.n	800337e <osMutexAcquire+0x4c>
          stat = osErrorResource;
 800338a:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 800338e:	e7f6      	b.n	800337e <osMutexAcquire+0x4c>

08003390 <osMutexRelease>:
 8003390:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 8003394:	b9ba      	cbnz	r2, 80033c6 <osMutexRelease+0x36>
osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8003396:	b508      	push	{r3, lr}
 8003398:	4603      	mov	r3, r0
 800339a:	f020 0001 	bic.w	r0, r0, #1
 800339e:	f003 0101 	and.w	r1, r3, #1
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d912      	bls.n	80033cc <osMutexRelease+0x3c>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 80033a6:	b129      	cbz	r1, 80033b4 <osMutexRelease+0x24>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80033a8:	f000 faca 	bl	8003940 <xQueueGiveMutexRecursive>
 80033ac:	2801      	cmp	r0, #1
 80033ae:	d110      	bne.n	80033d2 <osMutexRelease+0x42>
  stat = osOK;
 80033b0:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 80033b2:	bd08      	pop	{r3, pc}
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80033b4:	2300      	movs	r3, #0
 80033b6:	461a      	mov	r2, r3
 80033b8:	4619      	mov	r1, r3
 80033ba:	f000 f9d7 	bl	800376c <xQueueGenericSend>
 80033be:	2801      	cmp	r0, #1
 80033c0:	d10a      	bne.n	80033d8 <osMutexRelease+0x48>
  stat = osOK;
 80033c2:	2000      	movs	r0, #0
 80033c4:	e7f5      	b.n	80033b2 <osMutexRelease+0x22>
    stat = osErrorISR;
 80033c6:	f06f 0005 	mvn.w	r0, #5
}
 80033ca:	4770      	bx	lr
    stat = osErrorParameter;
 80033cc:	f06f 0003 	mvn.w	r0, #3
 80033d0:	e7ef      	b.n	80033b2 <osMutexRelease+0x22>
        stat = osErrorResource;
 80033d2:	f06f 0002 	mvn.w	r0, #2
 80033d6:	e7ec      	b.n	80033b2 <osMutexRelease+0x22>
        stat = osErrorResource;
 80033d8:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 80033dc:	e7e9      	b.n	80033b2 <osMutexRelease+0x22>
	...

080033e0 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80033e0:	4b03      	ldr	r3, [pc, #12]	@ (80033f0 <vApplicationGetIdleTaskMemory+0x10>)
 80033e2:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80033e4:	4b03      	ldr	r3, [pc, #12]	@ (80033f4 <vApplicationGetIdleTaskMemory+0x14>)
 80033e6:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80033e8:	2380      	movs	r3, #128	@ 0x80
 80033ea:	6013      	str	r3, [r2, #0]
}
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	20000b4c 	.word	0x20000b4c
 80033f4:	2000094c 	.word	0x2000094c

080033f8 <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80033f8:	4b03      	ldr	r3, [pc, #12]	@ (8003408 <vApplicationGetTimerTaskMemory+0x10>)
 80033fa:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80033fc:	4b03      	ldr	r3, [pc, #12]	@ (800340c <vApplicationGetTimerTaskMemory+0x14>)
 80033fe:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003400:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003404:	6013      	str	r3, [r2, #0]
}
 8003406:	4770      	bx	lr
 8003408:	200008a0 	.word	0x200008a0
 800340c:	200004a0 	.word	0x200004a0

08003410 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003410:	f100 0308 	add.w	r3, r0, #8
 8003414:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003416:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800341a:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800341c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800341e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003420:	2300      	movs	r3, #0
 8003422:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003424:	4770      	bx	lr

08003426 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003426:	2300      	movs	r3, #0
 8003428:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800342a:	4770      	bx	lr

0800342c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800342c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800342e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003430:	689a      	ldr	r2, [r3, #8]
 8003432:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003434:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003436:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003438:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800343a:	6803      	ldr	r3, [r0, #0]
 800343c:	3301      	adds	r3, #1
 800343e:	6003      	str	r3, [r0, #0]
}
 8003440:	4770      	bx	lr

08003442 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003442:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003444:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003446:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 800344a:	d011      	beq.n	8003470 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800344c:	f100 0308 	add.w	r3, r0, #8
 8003450:	461c      	mov	r4, r3
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	42aa      	cmp	r2, r5
 8003458:	d9fa      	bls.n	8003450 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800345a:	6863      	ldr	r3, [r4, #4]
 800345c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800345e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003460:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8003462:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003464:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8003466:	6803      	ldr	r3, [r0, #0]
 8003468:	3301      	adds	r3, #1
 800346a:	6003      	str	r3, [r0, #0]
}
 800346c:	bc30      	pop	{r4, r5}
 800346e:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8003470:	6904      	ldr	r4, [r0, #16]
 8003472:	e7f2      	b.n	800345a <vListInsert+0x18>

08003474 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003474:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003476:	6841      	ldr	r1, [r0, #4]
 8003478:	6882      	ldr	r2, [r0, #8]
 800347a:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800347c:	6841      	ldr	r1, [r0, #4]
 800347e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003480:	685a      	ldr	r2, [r3, #4]
 8003482:	4282      	cmp	r2, r0
 8003484:	d006      	beq.n	8003494 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003486:	2200      	movs	r2, #0
 8003488:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	3a01      	subs	r2, #1
 800348e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003490:	6818      	ldr	r0, [r3, #0]
}
 8003492:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003494:	6882      	ldr	r2, [r0, #8]
 8003496:	605a      	str	r2, [r3, #4]
 8003498:	e7f5      	b.n	8003486 <uxListRemove+0x12>

0800349a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800349a:	4603      	mov	r3, r0
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800349c:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800349e:	b118      	cbz	r0, 80034a8 <prvGetDisinheritPriorityAfterTimeout+0xe>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80034a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a2:	6818      	ldr	r0, [r3, #0]
 80034a4:	f1c0 0038 	rsb	r0, r0, #56	@ 0x38
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
		}

		return uxHighestPriorityOfWaitingTasks;
	}
 80034a8:	4770      	bx	lr

080034aa <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80034aa:	b510      	push	{r4, lr}
 80034ac:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80034ae:	f001 fe41 	bl	8005134 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80034b2:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80034b4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d004      	beq.n	80034c4 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 80034ba:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 80034bc:	f001 fe5c 	bl	8005178 <vPortExitCritical>

	return xReturn;
}
 80034c0:	4620      	mov	r0, r4
 80034c2:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 80034c4:	2401      	movs	r4, #1
 80034c6:	e7f9      	b.n	80034bc <prvIsQueueFull+0x12>

080034c8 <prvIsQueueEmpty>:
{
 80034c8:	b510      	push	{r4, lr}
 80034ca:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80034cc:	f001 fe32 	bl	8005134 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80034d0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80034d2:	b923      	cbnz	r3, 80034de <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
 80034d4:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 80034d6:	f001 fe4f 	bl	8005178 <vPortExitCritical>
}
 80034da:	4620      	mov	r0, r4
 80034dc:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
 80034de:	2400      	movs	r4, #0
 80034e0:	e7f9      	b.n	80034d6 <prvIsQueueEmpty+0xe>

080034e2 <prvCopyDataToQueue>:
{
 80034e2:	b570      	push	{r4, r5, r6, lr}
 80034e4:	4604      	mov	r4, r0
 80034e6:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80034e8:	6b86      	ldr	r6, [r0, #56]	@ 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80034ea:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80034ec:	b95a      	cbnz	r2, 8003506 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80034ee:	6803      	ldr	r3, [r0, #0]
 80034f0:	b11b      	cbz	r3, 80034fa <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 80034f2:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80034f4:	3601      	adds	r6, #1
 80034f6:	63a6      	str	r6, [r4, #56]	@ 0x38
}
 80034f8:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80034fa:	6880      	ldr	r0, [r0, #8]
 80034fc:	f001 fae0 	bl	8004ac0 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003500:	2300      	movs	r3, #0
 8003502:	60a3      	str	r3, [r4, #8]
 8003504:	e7f6      	b.n	80034f4 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 8003506:	b96d      	cbnz	r5, 8003524 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003508:	6840      	ldr	r0, [r0, #4]
 800350a:	f003 f878 	bl	80065fe <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800350e:	6863      	ldr	r3, [r4, #4]
 8003510:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003512:	4413      	add	r3, r2
 8003514:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003516:	68a2      	ldr	r2, [r4, #8]
 8003518:	4293      	cmp	r3, r2
 800351a:	d319      	bcc.n	8003550 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800351c:	6823      	ldr	r3, [r4, #0]
 800351e:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 8003520:	4628      	mov	r0, r5
 8003522:	e7e7      	b.n	80034f4 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003524:	68c0      	ldr	r0, [r0, #12]
 8003526:	f003 f86a 	bl	80065fe <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800352a:	68e3      	ldr	r3, [r4, #12]
 800352c:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800352e:	4251      	negs	r1, r2
 8003530:	1a9b      	subs	r3, r3, r2
 8003532:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003534:	6822      	ldr	r2, [r4, #0]
 8003536:	4293      	cmp	r3, r2
 8003538:	d202      	bcs.n	8003540 <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800353a:	68a3      	ldr	r3, [r4, #8]
 800353c:	440b      	add	r3, r1
 800353e:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8003540:	2d02      	cmp	r5, #2
 8003542:	d001      	beq.n	8003548 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 8003544:	2000      	movs	r0, #0
 8003546:	e7d5      	b.n	80034f4 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003548:	b126      	cbz	r6, 8003554 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 800354a:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 800354c:	2000      	movs	r0, #0
 800354e:	e7d1      	b.n	80034f4 <prvCopyDataToQueue+0x12>
 8003550:	4628      	mov	r0, r5
 8003552:	e7cf      	b.n	80034f4 <prvCopyDataToQueue+0x12>
 8003554:	2000      	movs	r0, #0
 8003556:	e7cd      	b.n	80034f4 <prvCopyDataToQueue+0x12>

08003558 <prvCopyDataFromQueue>:
{
 8003558:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800355a:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800355c:	b16a      	cbz	r2, 800357a <prvCopyDataFromQueue+0x22>
{
 800355e:	b510      	push	{r4, lr}
 8003560:	4608      	mov	r0, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003562:	68d9      	ldr	r1, [r3, #12]
 8003564:	4411      	add	r1, r2
 8003566:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003568:	689c      	ldr	r4, [r3, #8]
 800356a:	42a1      	cmp	r1, r4
 800356c:	d301      	bcc.n	8003572 <prvCopyDataFromQueue+0x1a>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800356e:	6819      	ldr	r1, [r3, #0]
 8003570:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003572:	68d9      	ldr	r1, [r3, #12]
 8003574:	f003 f843 	bl	80065fe <memcpy>
}
 8003578:	bd10      	pop	{r4, pc}
 800357a:	4770      	bx	lr

0800357c <prvUnlockQueue>:
{
 800357c:	b538      	push	{r3, r4, r5, lr}
 800357e:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8003580:	f001 fdd8 	bl	8005134 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8003584:	f895 4045 	ldrb.w	r4, [r5, #69]	@ 0x45
 8003588:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800358a:	e001      	b.n	8003590 <prvUnlockQueue+0x14>
			--cTxLock;
 800358c:	3c01      	subs	r4, #1
 800358e:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003590:	2c00      	cmp	r4, #0
 8003592:	dd0a      	ble.n	80035aa <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003594:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8003596:	b143      	cbz	r3, 80035aa <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003598:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 800359c:	f001 f8d0 	bl	8004740 <xTaskRemoveFromEventList>
 80035a0:	2800      	cmp	r0, #0
 80035a2:	d0f3      	beq.n	800358c <prvUnlockQueue+0x10>
						vTaskMissedYield();
 80035a4:	f001 f960 	bl	8004868 <vTaskMissedYield>
 80035a8:	e7f0      	b.n	800358c <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 80035aa:	23ff      	movs	r3, #255	@ 0xff
 80035ac:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
	taskEXIT_CRITICAL();
 80035b0:	f001 fde2 	bl	8005178 <vPortExitCritical>
	taskENTER_CRITICAL();
 80035b4:	f001 fdbe 	bl	8005134 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80035b8:	f895 4044 	ldrb.w	r4, [r5, #68]	@ 0x44
 80035bc:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80035be:	e001      	b.n	80035c4 <prvUnlockQueue+0x48>
				--cRxLock;
 80035c0:	3c01      	subs	r4, #1
 80035c2:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80035c4:	2c00      	cmp	r4, #0
 80035c6:	dd0a      	ble.n	80035de <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80035c8:	692b      	ldr	r3, [r5, #16]
 80035ca:	b143      	cbz	r3, 80035de <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80035cc:	f105 0010 	add.w	r0, r5, #16
 80035d0:	f001 f8b6 	bl	8004740 <xTaskRemoveFromEventList>
 80035d4:	2800      	cmp	r0, #0
 80035d6:	d0f3      	beq.n	80035c0 <prvUnlockQueue+0x44>
					vTaskMissedYield();
 80035d8:	f001 f946 	bl	8004868 <vTaskMissedYield>
 80035dc:	e7f0      	b.n	80035c0 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 80035de:	23ff      	movs	r3, #255	@ 0xff
 80035e0:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
	taskEXIT_CRITICAL();
 80035e4:	f001 fdc8 	bl	8005178 <vPortExitCritical>
}
 80035e8:	bd38      	pop	{r3, r4, r5, pc}

080035ea <xQueueGenericReset>:
{
 80035ea:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 80035ec:	b1e0      	cbz	r0, 8003628 <xQueueGenericReset+0x3e>
 80035ee:	460d      	mov	r5, r1
 80035f0:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80035f2:	f001 fd9f 	bl	8005134 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80035f6:	6823      	ldr	r3, [r4, #0]
 80035f8:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80035fa:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 80035fc:	fb01 3002 	mla	r0, r1, r2, r3
 8003600:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003602:	2000      	movs	r0, #0
 8003604:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003606:	6063      	str	r3, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003608:	3a01      	subs	r2, #1
 800360a:	fb02 3301 	mla	r3, r2, r1, r3
 800360e:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003610:	23ff      	movs	r3, #255	@ 0xff
 8003612:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003616:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 800361a:	b9fd      	cbnz	r5, 800365c <xQueueGenericReset+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800361c:	6923      	ldr	r3, [r4, #16]
 800361e:	b963      	cbnz	r3, 800363a <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 8003620:	f001 fdaa 	bl	8005178 <vPortExitCritical>
}
 8003624:	2001      	movs	r0, #1
 8003626:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800362c:	f383 8811 	msr	BASEPRI, r3
 8003630:	f3bf 8f6f 	isb	sy
 8003634:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8003638:	e7fe      	b.n	8003638 <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800363a:	f104 0010 	add.w	r0, r4, #16
 800363e:	f001 f87f 	bl	8004740 <xTaskRemoveFromEventList>
 8003642:	2800      	cmp	r0, #0
 8003644:	d0ec      	beq.n	8003620 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 8003646:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800364a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800364e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8003652:	f3bf 8f4f 	dsb	sy
 8003656:	f3bf 8f6f 	isb	sy
 800365a:	e7e1      	b.n	8003620 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800365c:	f104 0010 	add.w	r0, r4, #16
 8003660:	f7ff fed6 	bl	8003410 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003664:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8003668:	f7ff fed2 	bl	8003410 <vListInitialise>
 800366c:	e7d8      	b.n	8003620 <xQueueGenericReset+0x36>

0800366e <prvInitialiseNewQueue>:
{
 800366e:	b538      	push	{r3, r4, r5, lr}
 8003670:	461d      	mov	r5, r3
 8003672:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
 8003674:	460b      	mov	r3, r1
 8003676:	b949      	cbnz	r1, 800368c <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003678:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 800367a:	63e0      	str	r0, [r4, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800367c:	6423      	str	r3, [r4, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800367e:	2101      	movs	r1, #1
 8003680:	4620      	mov	r0, r4
 8003682:	f7ff ffb2 	bl	80035ea <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8003686:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
}
 800368a:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800368c:	6022      	str	r2, [r4, #0]
 800368e:	e7f4      	b.n	800367a <prvInitialiseNewQueue+0xc>

08003690 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003690:	b940      	cbnz	r0, 80036a4 <xQueueGenericCreateStatic+0x14>
 8003692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003696:	f383 8811 	msr	BASEPRI, r3
 800369a:	f3bf 8f6f 	isb	sy
 800369e:	f3bf 8f4f 	dsb	sy
 80036a2:	e7fe      	b.n	80036a2 <xQueueGenericCreateStatic+0x12>
	{
 80036a4:	b510      	push	{r4, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	461c      	mov	r4, r3
 80036aa:	4684      	mov	ip, r0
		configASSERT( pxStaticQueue != NULL );
 80036ac:	b153      	cbz	r3, 80036c4 <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80036ae:	b192      	cbz	r2, 80036d6 <xQueueGenericCreateStatic+0x46>
 80036b0:	b989      	cbnz	r1, 80036d6 <xQueueGenericCreateStatic+0x46>
 80036b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036b6:	f383 8811 	msr	BASEPRI, r3
 80036ba:	f3bf 8f6f 	isb	sy
 80036be:	f3bf 8f4f 	dsb	sy
 80036c2:	e7fe      	b.n	80036c2 <xQueueGenericCreateStatic+0x32>
 80036c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036c8:	f383 8811 	msr	BASEPRI, r3
 80036cc:	f3bf 8f6f 	isb	sy
 80036d0:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 80036d4:	e7fe      	b.n	80036d4 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80036d6:	b16a      	cbz	r2, 80036f4 <xQueueGenericCreateStatic+0x64>
			volatile size_t xSize = sizeof( StaticQueue_t );
 80036d8:	2350      	movs	r3, #80	@ 0x50
 80036da:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 80036dc:	9b03      	ldr	r3, [sp, #12]
 80036de:	2b50      	cmp	r3, #80	@ 0x50
 80036e0:	d013      	beq.n	800370a <xQueueGenericCreateStatic+0x7a>
 80036e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036e6:	f383 8811 	msr	BASEPRI, r3
 80036ea:	f3bf 8f6f 	isb	sy
 80036ee:	f3bf 8f4f 	dsb	sy
 80036f2:	e7fe      	b.n	80036f2 <xQueueGenericCreateStatic+0x62>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80036f4:	2900      	cmp	r1, #0
 80036f6:	d0ef      	beq.n	80036d8 <xQueueGenericCreateStatic+0x48>
 80036f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036fc:	f383 8811 	msr	BASEPRI, r3
 8003700:	f3bf 8f6f 	isb	sy
 8003704:	f3bf 8f4f 	dsb	sy
 8003708:	e7fe      	b.n	8003708 <xQueueGenericCreateStatic+0x78>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800370a:	9b03      	ldr	r3, [sp, #12]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800370c:	2301      	movs	r3, #1
 800370e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003712:	9400      	str	r4, [sp, #0]
 8003714:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8003718:	4660      	mov	r0, ip
 800371a:	f7ff ffa8 	bl	800366e <prvInitialiseNewQueue>
	}
 800371e:	4620      	mov	r0, r4
 8003720:	b004      	add	sp, #16
 8003722:	bd10      	pop	{r4, pc}

08003724 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003724:	b940      	cbnz	r0, 8003738 <xQueueGenericCreate+0x14>
 8003726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800372a:	f383 8811 	msr	BASEPRI, r3
 800372e:	f3bf 8f6f 	isb	sy
 8003732:	f3bf 8f4f 	dsb	sy
 8003736:	e7fe      	b.n	8003736 <xQueueGenericCreate+0x12>
	{
 8003738:	b5f0      	push	{r4, r5, r6, r7, lr}
 800373a:	b083      	sub	sp, #12
 800373c:	460d      	mov	r5, r1
 800373e:	4614      	mov	r4, r2
 8003740:	4606      	mov	r6, r0
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003742:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003746:	3050      	adds	r0, #80	@ 0x50
 8003748:	f001 feac 	bl	80054a4 <pvPortMalloc>
		if( pxNewQueue != NULL )
 800374c:	4607      	mov	r7, r0
 800374e:	b150      	cbz	r0, 8003766 <xQueueGenericCreate+0x42>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003750:	2300      	movs	r3, #0
 8003752:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003756:	9000      	str	r0, [sp, #0]
 8003758:	4623      	mov	r3, r4
 800375a:	f100 0250 	add.w	r2, r0, #80	@ 0x50
 800375e:	4629      	mov	r1, r5
 8003760:	4630      	mov	r0, r6
 8003762:	f7ff ff84 	bl	800366e <prvInitialiseNewQueue>
	}
 8003766:	4638      	mov	r0, r7
 8003768:	b003      	add	sp, #12
 800376a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800376c <xQueueGenericSend>:
{
 800376c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800376e:	b085      	sub	sp, #20
 8003770:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8003772:	b188      	cbz	r0, 8003798 <xQueueGenericSend+0x2c>
 8003774:	460f      	mov	r7, r1
 8003776:	461d      	mov	r5, r3
 8003778:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800377a:	b1b1      	cbz	r1, 80037aa <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800377c:	2d02      	cmp	r5, #2
 800377e:	d120      	bne.n	80037c2 <xQueueGenericSend+0x56>
 8003780:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003782:	2b01      	cmp	r3, #1
 8003784:	d01d      	beq.n	80037c2 <xQueueGenericSend+0x56>
 8003786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800378a:	f383 8811 	msr	BASEPRI, r3
 800378e:	f3bf 8f6f 	isb	sy
 8003792:	f3bf 8f4f 	dsb	sy
 8003796:	e7fe      	b.n	8003796 <xQueueGenericSend+0x2a>
 8003798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800379c:	f383 8811 	msr	BASEPRI, r3
 80037a0:	f3bf 8f6f 	isb	sy
 80037a4:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 80037a8:	e7fe      	b.n	80037a8 <xQueueGenericSend+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80037aa:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d0e5      	beq.n	800377c <xQueueGenericSend+0x10>
 80037b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037b4:	f383 8811 	msr	BASEPRI, r3
 80037b8:	f3bf 8f6f 	isb	sy
 80037bc:	f3bf 8f4f 	dsb	sy
 80037c0:	e7fe      	b.n	80037c0 <xQueueGenericSend+0x54>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80037c2:	f001 f921 	bl	8004a08 <xTaskGetSchedulerState>
 80037c6:	4606      	mov	r6, r0
 80037c8:	b958      	cbnz	r0, 80037e2 <xQueueGenericSend+0x76>
 80037ca:	9b01      	ldr	r3, [sp, #4]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d048      	beq.n	8003862 <xQueueGenericSend+0xf6>
 80037d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037d4:	f383 8811 	msr	BASEPRI, r3
 80037d8:	f3bf 8f6f 	isb	sy
 80037dc:	f3bf 8f4f 	dsb	sy
 80037e0:	e7fe      	b.n	80037e0 <xQueueGenericSend+0x74>
 80037e2:	2600      	movs	r6, #0
 80037e4:	e03d      	b.n	8003862 <xQueueGenericSend+0xf6>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80037e6:	462a      	mov	r2, r5
 80037e8:	4639      	mov	r1, r7
 80037ea:	4620      	mov	r0, r4
 80037ec:	f7ff fe79 	bl	80034e2 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80037f0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80037f2:	b97b      	cbnz	r3, 8003814 <xQueueGenericSend+0xa8>
					else if( xYieldRequired != pdFALSE )
 80037f4:	b148      	cbz	r0, 800380a <xQueueGenericSend+0x9e>
						queueYIELD_IF_USING_PREEMPTION();
 80037f6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80037fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037fe:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8003802:	f3bf 8f4f 	dsb	sy
 8003806:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800380a:	f001 fcb5 	bl	8005178 <vPortExitCritical>
				return pdPASS;
 800380e:	2001      	movs	r0, #1
}
 8003810:	b005      	add	sp, #20
 8003812:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003814:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8003818:	f000 ff92 	bl	8004740 <xTaskRemoveFromEventList>
 800381c:	2800      	cmp	r0, #0
 800381e:	d0f4      	beq.n	800380a <xQueueGenericSend+0x9e>
							queueYIELD_IF_USING_PREEMPTION();
 8003820:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003824:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003828:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800382c:	f3bf 8f4f 	dsb	sy
 8003830:	f3bf 8f6f 	isb	sy
 8003834:	e7e9      	b.n	800380a <xQueueGenericSend+0x9e>
					taskEXIT_CRITICAL();
 8003836:	f001 fc9f 	bl	8005178 <vPortExitCritical>
					return errQUEUE_FULL;
 800383a:	2000      	movs	r0, #0
 800383c:	e7e8      	b.n	8003810 <xQueueGenericSend+0xa4>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800383e:	a802      	add	r0, sp, #8
 8003840:	f000 ffc4 	bl	80047cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003844:	2601      	movs	r6, #1
 8003846:	e019      	b.n	800387c <xQueueGenericSend+0x110>
		prvLockQueue( pxQueue );
 8003848:	2300      	movs	r3, #0
 800384a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800384e:	e021      	b.n	8003894 <xQueueGenericSend+0x128>
 8003850:	2300      	movs	r3, #0
 8003852:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8003856:	e023      	b.n	80038a0 <xQueueGenericSend+0x134>
				prvUnlockQueue( pxQueue );
 8003858:	4620      	mov	r0, r4
 800385a:	f7ff fe8f 	bl	800357c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800385e:	f000 fe33 	bl	80044c8 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8003862:	f001 fc67 	bl	8005134 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003866:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003868:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800386a:	429a      	cmp	r2, r3
 800386c:	d3bb      	bcc.n	80037e6 <xQueueGenericSend+0x7a>
 800386e:	2d02      	cmp	r5, #2
 8003870:	d0b9      	beq.n	80037e6 <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8003872:	9b01      	ldr	r3, [sp, #4]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d0de      	beq.n	8003836 <xQueueGenericSend+0xca>
				else if( xEntryTimeSet == pdFALSE )
 8003878:	2e00      	cmp	r6, #0
 800387a:	d0e0      	beq.n	800383e <xQueueGenericSend+0xd2>
		taskEXIT_CRITICAL();
 800387c:	f001 fc7c 	bl	8005178 <vPortExitCritical>
		vTaskSuspendAll();
 8003880:	f000 fd7a 	bl	8004378 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003884:	f001 fc56 	bl	8005134 <vPortEnterCritical>
 8003888:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800388c:	b252      	sxtb	r2, r2
 800388e:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8003892:	d0d9      	beq.n	8003848 <xQueueGenericSend+0xdc>
 8003894:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 8003898:	b252      	sxtb	r2, r2
 800389a:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800389e:	d0d7      	beq.n	8003850 <xQueueGenericSend+0xe4>
 80038a0:	f001 fc6a 	bl	8005178 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80038a4:	a901      	add	r1, sp, #4
 80038a6:	a802      	add	r0, sp, #8
 80038a8:	f000 ff9c 	bl	80047e4 <xTaskCheckForTimeOut>
 80038ac:	b9d8      	cbnz	r0, 80038e6 <xQueueGenericSend+0x17a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80038ae:	4620      	mov	r0, r4
 80038b0:	f7ff fdfb 	bl	80034aa <prvIsQueueFull>
 80038b4:	2800      	cmp	r0, #0
 80038b6:	d0cf      	beq.n	8003858 <xQueueGenericSend+0xec>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80038b8:	9901      	ldr	r1, [sp, #4]
 80038ba:	f104 0010 	add.w	r0, r4, #16
 80038be:	f000 ff0b 	bl	80046d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80038c2:	4620      	mov	r0, r4
 80038c4:	f7ff fe5a 	bl	800357c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80038c8:	f000 fdfe 	bl	80044c8 <xTaskResumeAll>
 80038cc:	2800      	cmp	r0, #0
 80038ce:	d1c8      	bne.n	8003862 <xQueueGenericSend+0xf6>
					portYIELD_WITHIN_API();
 80038d0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80038d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038d8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80038dc:	f3bf 8f4f 	dsb	sy
 80038e0:	f3bf 8f6f 	isb	sy
 80038e4:	e7bd      	b.n	8003862 <xQueueGenericSend+0xf6>
			prvUnlockQueue( pxQueue );
 80038e6:	4620      	mov	r0, r4
 80038e8:	f7ff fe48 	bl	800357c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80038ec:	f000 fdec 	bl	80044c8 <xTaskResumeAll>
			return errQUEUE_FULL;
 80038f0:	2000      	movs	r0, #0
 80038f2:	e78d      	b.n	8003810 <xQueueGenericSend+0xa4>

080038f4 <prvInitialiseMutex>:
		if( pxNewQueue != NULL )
 80038f4:	b148      	cbz	r0, 800390a <prvInitialiseMutex+0x16>
	{
 80038f6:	b508      	push	{r3, lr}
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80038f8:	2100      	movs	r1, #0
 80038fa:	6081      	str	r1, [r0, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80038fc:	6001      	str	r1, [r0, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80038fe:	60c1      	str	r1, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8003900:	460b      	mov	r3, r1
 8003902:	460a      	mov	r2, r1
 8003904:	f7ff ff32 	bl	800376c <xQueueGenericSend>
	}
 8003908:	bd08      	pop	{r3, pc}
 800390a:	4770      	bx	lr

0800390c <xQueueCreateMutex>:
	{
 800390c:	b510      	push	{r4, lr}
 800390e:	4602      	mov	r2, r0
		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8003910:	2100      	movs	r1, #0
 8003912:	2001      	movs	r0, #1
 8003914:	f7ff ff06 	bl	8003724 <xQueueGenericCreate>
 8003918:	4604      	mov	r4, r0
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800391a:	f7ff ffeb 	bl	80038f4 <prvInitialiseMutex>
	}
 800391e:	4620      	mov	r0, r4
 8003920:	bd10      	pop	{r4, pc}

08003922 <xQueueCreateMutexStatic>:
	{
 8003922:	b510      	push	{r4, lr}
 8003924:	b082      	sub	sp, #8
 8003926:	460b      	mov	r3, r1
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8003928:	9000      	str	r0, [sp, #0]
 800392a:	2200      	movs	r2, #0
 800392c:	4611      	mov	r1, r2
 800392e:	2001      	movs	r0, #1
 8003930:	f7ff feae 	bl	8003690 <xQueueGenericCreateStatic>
 8003934:	4604      	mov	r4, r0
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8003936:	f7ff ffdd 	bl	80038f4 <prvInitialiseMutex>
	}
 800393a:	4620      	mov	r0, r4
 800393c:	b002      	add	sp, #8
 800393e:	bd10      	pop	{r4, pc}

08003940 <xQueueGiveMutexRecursive>:
	{
 8003940:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 8003942:	b138      	cbz	r0, 8003954 <xQueueGiveMutexRecursive+0x14>
 8003944:	4604      	mov	r4, r0
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8003946:	6885      	ldr	r5, [r0, #8]
 8003948:	f001 f858 	bl	80049fc <xTaskGetCurrentTaskHandle>
 800394c:	4285      	cmp	r5, r0
 800394e:	d00a      	beq.n	8003966 <xQueueGiveMutexRecursive+0x26>
			xReturn = pdFAIL;
 8003950:	2000      	movs	r0, #0
	}
 8003952:	bd38      	pop	{r3, r4, r5, pc}
 8003954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003958:	f383 8811 	msr	BASEPRI, r3
 800395c:	f3bf 8f6f 	isb	sy
 8003960:	f3bf 8f4f 	dsb	sy
		configASSERT( pxMutex );
 8003964:	e7fe      	b.n	8003964 <xQueueGiveMutexRecursive+0x24>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8003966:	68e3      	ldr	r3, [r4, #12]
 8003968:	3b01      	subs	r3, #1
 800396a:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800396c:	b10b      	cbz	r3, 8003972 <xQueueGiveMutexRecursive+0x32>
			xReturn = pdPASS;
 800396e:	2001      	movs	r0, #1
		return xReturn;
 8003970:	e7ef      	b.n	8003952 <xQueueGiveMutexRecursive+0x12>
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8003972:	461a      	mov	r2, r3
 8003974:	4619      	mov	r1, r3
 8003976:	4620      	mov	r0, r4
 8003978:	f7ff fef8 	bl	800376c <xQueueGenericSend>
			xReturn = pdPASS;
 800397c:	2001      	movs	r0, #1
 800397e:	e7e8      	b.n	8003952 <xQueueGiveMutexRecursive+0x12>

08003980 <xQueueGenericSendFromISR>:
{
 8003980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8003984:	b190      	cbz	r0, 80039ac <xQueueGenericSendFromISR+0x2c>
 8003986:	460f      	mov	r7, r1
 8003988:	4616      	mov	r6, r2
 800398a:	461c      	mov	r4, r3
 800398c:	4605      	mov	r5, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800398e:	b1b1      	cbz	r1, 80039be <xQueueGenericSendFromISR+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003990:	2c02      	cmp	r4, #2
 8003992:	d120      	bne.n	80039d6 <xQueueGenericSendFromISR+0x56>
 8003994:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8003996:	2b01      	cmp	r3, #1
 8003998:	d01d      	beq.n	80039d6 <xQueueGenericSendFromISR+0x56>
 800399a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800399e:	f383 8811 	msr	BASEPRI, r3
 80039a2:	f3bf 8f6f 	isb	sy
 80039a6:	f3bf 8f4f 	dsb	sy
 80039aa:	e7fe      	b.n	80039aa <xQueueGenericSendFromISR+0x2a>
 80039ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039b0:	f383 8811 	msr	BASEPRI, r3
 80039b4:	f3bf 8f6f 	isb	sy
 80039b8:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 80039bc:	e7fe      	b.n	80039bc <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80039be:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d0e5      	beq.n	8003990 <xQueueGenericSendFromISR+0x10>
 80039c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039c8:	f383 8811 	msr	BASEPRI, r3
 80039cc:	f3bf 8f6f 	isb	sy
 80039d0:	f3bf 8f4f 	dsb	sy
 80039d4:	e7fe      	b.n	80039d4 <xQueueGenericSendFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80039d6:	f001 fcd3 	bl	8005380 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80039da:	f3ef 8811 	mrs	r8, BASEPRI
 80039de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039e2:	f383 8811 	msr	BASEPRI, r3
 80039e6:	f3bf 8f6f 	isb	sy
 80039ea:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80039ee:	6baa      	ldr	r2, [r5, #56]	@ 0x38
 80039f0:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d306      	bcc.n	8003a04 <xQueueGenericSendFromISR+0x84>
 80039f6:	2c02      	cmp	r4, #2
 80039f8:	d004      	beq.n	8003a04 <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
 80039fa:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80039fc:	f388 8811 	msr	BASEPRI, r8
}
 8003a00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 8003a04:	f895 9045 	ldrb.w	r9, [r5, #69]	@ 0x45
 8003a08:	fa4f f989 	sxtb.w	r9, r9
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003a0c:	6bab      	ldr	r3, [r5, #56]	@ 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003a0e:	4622      	mov	r2, r4
 8003a10:	4639      	mov	r1, r7
 8003a12:	4628      	mov	r0, r5
 8003a14:	f7ff fd65 	bl	80034e2 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8003a18:	f1b9 3fff 	cmp.w	r9, #4294967295	@ 0xffffffff
 8003a1c:	d006      	beq.n	8003a2c <xQueueGenericSendFromISR+0xac>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003a1e:	f109 0301 	add.w	r3, r9, #1
 8003a22:	b25b      	sxtb	r3, r3
 8003a24:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
			xReturn = pdPASS;
 8003a28:	2001      	movs	r0, #1
 8003a2a:	e7e7      	b.n	80039fc <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a2c:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8003a2e:	b90b      	cbnz	r3, 8003a34 <xQueueGenericSendFromISR+0xb4>
			xReturn = pdPASS;
 8003a30:	2001      	movs	r0, #1
 8003a32:	e7e3      	b.n	80039fc <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a34:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 8003a38:	f000 fe82 	bl	8004740 <xTaskRemoveFromEventList>
 8003a3c:	b118      	cbz	r0, 8003a46 <xQueueGenericSendFromISR+0xc6>
							if( pxHigherPriorityTaskWoken != NULL )
 8003a3e:	b126      	cbz	r6, 8003a4a <xQueueGenericSendFromISR+0xca>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003a40:	2001      	movs	r0, #1
 8003a42:	6030      	str	r0, [r6, #0]
 8003a44:	e7da      	b.n	80039fc <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
 8003a46:	2001      	movs	r0, #1
 8003a48:	e7d8      	b.n	80039fc <xQueueGenericSendFromISR+0x7c>
 8003a4a:	2001      	movs	r0, #1
 8003a4c:	e7d6      	b.n	80039fc <xQueueGenericSendFromISR+0x7c>

08003a4e <xQueueReceive>:
{
 8003a4e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a50:	b085      	sub	sp, #20
 8003a52:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8003a54:	b190      	cbz	r0, 8003a7c <xQueueReceive+0x2e>
 8003a56:	460f      	mov	r7, r1
 8003a58:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003a5a:	b1c1      	cbz	r1, 8003a8e <xQueueReceive+0x40>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003a5c:	f000 ffd4 	bl	8004a08 <xTaskGetSchedulerState>
 8003a60:	4606      	mov	r6, r0
 8003a62:	bb00      	cbnz	r0, 8003aa6 <xQueueReceive+0x58>
 8003a64:	9b01      	ldr	r3, [sp, #4]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d05e      	beq.n	8003b28 <xQueueReceive+0xda>
	__asm volatile
 8003a6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a6e:	f383 8811 	msr	BASEPRI, r3
 8003a72:	f3bf 8f6f 	isb	sy
 8003a76:	f3bf 8f4f 	dsb	sy
 8003a7a:	e7fe      	b.n	8003a7a <xQueueReceive+0x2c>
 8003a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a80:	f383 8811 	msr	BASEPRI, r3
 8003a84:	f3bf 8f6f 	isb	sy
 8003a88:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8003a8c:	e7fe      	b.n	8003a8c <xQueueReceive+0x3e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003a8e:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d0e3      	beq.n	8003a5c <xQueueReceive+0xe>
 8003a94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a98:	f383 8811 	msr	BASEPRI, r3
 8003a9c:	f3bf 8f6f 	isb	sy
 8003aa0:	f3bf 8f4f 	dsb	sy
 8003aa4:	e7fe      	b.n	8003aa4 <xQueueReceive+0x56>
 8003aa6:	2600      	movs	r6, #0
 8003aa8:	e03e      	b.n	8003b28 <xQueueReceive+0xda>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003aaa:	4639      	mov	r1, r7
 8003aac:	4620      	mov	r0, r4
 8003aae:	f7ff fd53 	bl	8003558 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003ab2:	3d01      	subs	r5, #1
 8003ab4:	63a5      	str	r5, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ab6:	6923      	ldr	r3, [r4, #16]
 8003ab8:	b923      	cbnz	r3, 8003ac4 <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
 8003aba:	f001 fb5d 	bl	8005178 <vPortExitCritical>
				return pdPASS;
 8003abe:	2001      	movs	r0, #1
}
 8003ac0:	b005      	add	sp, #20
 8003ac2:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ac4:	f104 0010 	add.w	r0, r4, #16
 8003ac8:	f000 fe3a 	bl	8004740 <xTaskRemoveFromEventList>
 8003acc:	2800      	cmp	r0, #0
 8003ace:	d0f4      	beq.n	8003aba <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
 8003ad0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003ad4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ad8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8003adc:	f3bf 8f4f 	dsb	sy
 8003ae0:	f3bf 8f6f 	isb	sy
 8003ae4:	e7e9      	b.n	8003aba <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
 8003ae6:	f001 fb47 	bl	8005178 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8003aea:	2000      	movs	r0, #0
 8003aec:	e7e8      	b.n	8003ac0 <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003aee:	a802      	add	r0, sp, #8
 8003af0:	f000 fe6c 	bl	80047cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003af4:	2601      	movs	r6, #1
 8003af6:	e021      	b.n	8003b3c <xQueueReceive+0xee>
		prvLockQueue( pxQueue );
 8003af8:	2300      	movs	r3, #0
 8003afa:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8003afe:	e029      	b.n	8003b54 <xQueueReceive+0x106>
 8003b00:	2300      	movs	r3, #0
 8003b02:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8003b06:	e02b      	b.n	8003b60 <xQueueReceive+0x112>
				prvUnlockQueue( pxQueue );
 8003b08:	4620      	mov	r0, r4
 8003b0a:	f7ff fd37 	bl	800357c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003b0e:	f000 fcdb 	bl	80044c8 <xTaskResumeAll>
 8003b12:	e009      	b.n	8003b28 <xQueueReceive+0xda>
			prvUnlockQueue( pxQueue );
 8003b14:	4620      	mov	r0, r4
 8003b16:	f7ff fd31 	bl	800357c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003b1a:	f000 fcd5 	bl	80044c8 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003b1e:	4620      	mov	r0, r4
 8003b20:	f7ff fcd2 	bl	80034c8 <prvIsQueueEmpty>
 8003b24:	2800      	cmp	r0, #0
 8003b26:	d13f      	bne.n	8003ba8 <xQueueReceive+0x15a>
		taskENTER_CRITICAL();
 8003b28:	f001 fb04 	bl	8005134 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b2c:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003b2e:	2d00      	cmp	r5, #0
 8003b30:	d1bb      	bne.n	8003aaa <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8003b32:	9b01      	ldr	r3, [sp, #4]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d0d6      	beq.n	8003ae6 <xQueueReceive+0x98>
				else if( xEntryTimeSet == pdFALSE )
 8003b38:	2e00      	cmp	r6, #0
 8003b3a:	d0d8      	beq.n	8003aee <xQueueReceive+0xa0>
		taskEXIT_CRITICAL();
 8003b3c:	f001 fb1c 	bl	8005178 <vPortExitCritical>
		vTaskSuspendAll();
 8003b40:	f000 fc1a 	bl	8004378 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003b44:	f001 faf6 	bl	8005134 <vPortEnterCritical>
 8003b48:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8003b4c:	b25b      	sxtb	r3, r3
 8003b4e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b52:	d0d1      	beq.n	8003af8 <xQueueReceive+0xaa>
 8003b54:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8003b58:	b25b      	sxtb	r3, r3
 8003b5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b5e:	d0cf      	beq.n	8003b00 <xQueueReceive+0xb2>
 8003b60:	f001 fb0a 	bl	8005178 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003b64:	a901      	add	r1, sp, #4
 8003b66:	a802      	add	r0, sp, #8
 8003b68:	f000 fe3c 	bl	80047e4 <xTaskCheckForTimeOut>
 8003b6c:	2800      	cmp	r0, #0
 8003b6e:	d1d1      	bne.n	8003b14 <xQueueReceive+0xc6>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003b70:	4620      	mov	r0, r4
 8003b72:	f7ff fca9 	bl	80034c8 <prvIsQueueEmpty>
 8003b76:	2800      	cmp	r0, #0
 8003b78:	d0c6      	beq.n	8003b08 <xQueueReceive+0xba>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003b7a:	9901      	ldr	r1, [sp, #4]
 8003b7c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8003b80:	f000 fdaa 	bl	80046d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003b84:	4620      	mov	r0, r4
 8003b86:	f7ff fcf9 	bl	800357c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003b8a:	f000 fc9d 	bl	80044c8 <xTaskResumeAll>
 8003b8e:	2800      	cmp	r0, #0
 8003b90:	d1ca      	bne.n	8003b28 <xQueueReceive+0xda>
					portYIELD_WITHIN_API();
 8003b92:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003b96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b9a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8003b9e:	f3bf 8f4f 	dsb	sy
 8003ba2:	f3bf 8f6f 	isb	sy
 8003ba6:	e7bf      	b.n	8003b28 <xQueueReceive+0xda>
				return errQUEUE_EMPTY;
 8003ba8:	2000      	movs	r0, #0
 8003baa:	e789      	b.n	8003ac0 <xQueueReceive+0x72>

08003bac <xQueueSemaphoreTake>:
{
 8003bac:	b570      	push	{r4, r5, r6, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8003bb2:	b158      	cbz	r0, 8003bcc <xQueueSemaphoreTake+0x20>
 8003bb4:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 8003bb6:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8003bb8:	b18b      	cbz	r3, 8003bde <xQueueSemaphoreTake+0x32>
 8003bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bbe:	f383 8811 	msr	BASEPRI, r3
 8003bc2:	f3bf 8f6f 	isb	sy
 8003bc6:	f3bf 8f4f 	dsb	sy
 8003bca:	e7fe      	b.n	8003bca <xQueueSemaphoreTake+0x1e>
 8003bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bd0:	f383 8811 	msr	BASEPRI, r3
 8003bd4:	f3bf 8f6f 	isb	sy
 8003bd8:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8003bdc:	e7fe      	b.n	8003bdc <xQueueSemaphoreTake+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003bde:	f000 ff13 	bl	8004a08 <xTaskGetSchedulerState>
 8003be2:	4605      	mov	r5, r0
 8003be4:	b950      	cbnz	r0, 8003bfc <xQueueSemaphoreTake+0x50>
 8003be6:	9b01      	ldr	r3, [sp, #4]
 8003be8:	b15b      	cbz	r3, 8003c02 <xQueueSemaphoreTake+0x56>
 8003bea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bee:	f383 8811 	msr	BASEPRI, r3
 8003bf2:	f3bf 8f6f 	isb	sy
 8003bf6:	f3bf 8f4f 	dsb	sy
 8003bfa:	e7fe      	b.n	8003bfa <xQueueSemaphoreTake+0x4e>
 8003bfc:	2600      	movs	r6, #0
 8003bfe:	4635      	mov	r5, r6
 8003c00:	e055      	b.n	8003cae <xQueueSemaphoreTake+0x102>
 8003c02:	4606      	mov	r6, r0
 8003c04:	e053      	b.n	8003cae <xQueueSemaphoreTake+0x102>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003c06:	3b01      	subs	r3, #1
 8003c08:	63a3      	str	r3, [r4, #56]	@ 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003c0a:	6823      	ldr	r3, [r4, #0]
 8003c0c:	b13b      	cbz	r3, 8003c1e <xQueueSemaphoreTake+0x72>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c0e:	6923      	ldr	r3, [r4, #16]
 8003c10:	b94b      	cbnz	r3, 8003c26 <xQueueSemaphoreTake+0x7a>
				taskEXIT_CRITICAL();
 8003c12:	f001 fab1 	bl	8005178 <vPortExitCritical>
				return pdPASS;
 8003c16:	2601      	movs	r6, #1
}
 8003c18:	4630      	mov	r0, r6
 8003c1a:	b004      	add	sp, #16
 8003c1c:	bd70      	pop	{r4, r5, r6, pc}
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003c1e:	f000 ffe7 	bl	8004bf0 <pvTaskIncrementMutexHeldCount>
 8003c22:	60a0      	str	r0, [r4, #8]
 8003c24:	e7f3      	b.n	8003c0e <xQueueSemaphoreTake+0x62>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c26:	f104 0010 	add.w	r0, r4, #16
 8003c2a:	f000 fd89 	bl	8004740 <xTaskRemoveFromEventList>
 8003c2e:	2800      	cmp	r0, #0
 8003c30:	d0ef      	beq.n	8003c12 <xQueueSemaphoreTake+0x66>
						queueYIELD_IF_USING_PREEMPTION();
 8003c32:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003c36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c3a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8003c3e:	f3bf 8f4f 	dsb	sy
 8003c42:	f3bf 8f6f 	isb	sy
 8003c46:	e7e4      	b.n	8003c12 <xQueueSemaphoreTake+0x66>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003c48:	b146      	cbz	r6, 8003c5c <xQueueSemaphoreTake+0xb0>
 8003c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c4e:	f383 8811 	msr	BASEPRI, r3
 8003c52:	f3bf 8f6f 	isb	sy
 8003c56:	f3bf 8f4f 	dsb	sy
 8003c5a:	e7fe      	b.n	8003c5a <xQueueSemaphoreTake+0xae>
					taskEXIT_CRITICAL();
 8003c5c:	f001 fa8c 	bl	8005178 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8003c60:	e7da      	b.n	8003c18 <xQueueSemaphoreTake+0x6c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003c62:	a802      	add	r0, sp, #8
 8003c64:	f000 fdb2 	bl	80047cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003c68:	2501      	movs	r5, #1
 8003c6a:	e02a      	b.n	8003cc2 <xQueueSemaphoreTake+0x116>
		prvLockQueue( pxQueue );
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8003c72:	e032      	b.n	8003cda <xQueueSemaphoreTake+0x12e>
 8003c74:	2300      	movs	r3, #0
 8003c76:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8003c7a:	e034      	b.n	8003ce6 <xQueueSemaphoreTake+0x13a>
						taskENTER_CRITICAL();
 8003c7c:	f001 fa5a 	bl	8005134 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003c80:	68a0      	ldr	r0, [r4, #8]
 8003c82:	f000 fed1 	bl	8004a28 <xTaskPriorityInherit>
 8003c86:	4606      	mov	r6, r0
						taskEXIT_CRITICAL();
 8003c88:	f001 fa76 	bl	8005178 <vPortExitCritical>
 8003c8c:	e03b      	b.n	8003d06 <xQueueSemaphoreTake+0x15a>
				prvUnlockQueue( pxQueue );
 8003c8e:	4620      	mov	r0, r4
 8003c90:	f7ff fc74 	bl	800357c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003c94:	f000 fc18 	bl	80044c8 <xTaskResumeAll>
 8003c98:	e009      	b.n	8003cae <xQueueSemaphoreTake+0x102>
			prvUnlockQueue( pxQueue );
 8003c9a:	4620      	mov	r0, r4
 8003c9c:	f7ff fc6e 	bl	800357c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003ca0:	f000 fc12 	bl	80044c8 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003ca4:	4620      	mov	r0, r4
 8003ca6:	f7ff fc0f 	bl	80034c8 <prvIsQueueEmpty>
 8003caa:	2800      	cmp	r0, #0
 8003cac:	d142      	bne.n	8003d34 <xQueueSemaphoreTake+0x188>
		taskENTER_CRITICAL();
 8003cae:	f001 fa41 	bl	8005134 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003cb2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d1a6      	bne.n	8003c06 <xQueueSemaphoreTake+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8003cb8:	9b01      	ldr	r3, [sp, #4]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d0c4      	beq.n	8003c48 <xQueueSemaphoreTake+0x9c>
				else if( xEntryTimeSet == pdFALSE )
 8003cbe:	2d00      	cmp	r5, #0
 8003cc0:	d0cf      	beq.n	8003c62 <xQueueSemaphoreTake+0xb6>
		taskEXIT_CRITICAL();
 8003cc2:	f001 fa59 	bl	8005178 <vPortExitCritical>
		vTaskSuspendAll();
 8003cc6:	f000 fb57 	bl	8004378 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003cca:	f001 fa33 	bl	8005134 <vPortEnterCritical>
 8003cce:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8003cd2:	b25b      	sxtb	r3, r3
 8003cd4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003cd8:	d0c8      	beq.n	8003c6c <xQueueSemaphoreTake+0xc0>
 8003cda:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8003cde:	b25b      	sxtb	r3, r3
 8003ce0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ce4:	d0c6      	beq.n	8003c74 <xQueueSemaphoreTake+0xc8>
 8003ce6:	f001 fa47 	bl	8005178 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003cea:	a901      	add	r1, sp, #4
 8003cec:	a802      	add	r0, sp, #8
 8003cee:	f000 fd79 	bl	80047e4 <xTaskCheckForTimeOut>
 8003cf2:	2800      	cmp	r0, #0
 8003cf4:	d1d1      	bne.n	8003c9a <xQueueSemaphoreTake+0xee>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003cf6:	4620      	mov	r0, r4
 8003cf8:	f7ff fbe6 	bl	80034c8 <prvIsQueueEmpty>
 8003cfc:	2800      	cmp	r0, #0
 8003cfe:	d0c6      	beq.n	8003c8e <xQueueSemaphoreTake+0xe2>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003d00:	6823      	ldr	r3, [r4, #0]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d0ba      	beq.n	8003c7c <xQueueSemaphoreTake+0xd0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003d06:	9901      	ldr	r1, [sp, #4]
 8003d08:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8003d0c:	f000 fce4 	bl	80046d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003d10:	4620      	mov	r0, r4
 8003d12:	f7ff fc33 	bl	800357c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003d16:	f000 fbd7 	bl	80044c8 <xTaskResumeAll>
 8003d1a:	2800      	cmp	r0, #0
 8003d1c:	d1c7      	bne.n	8003cae <xQueueSemaphoreTake+0x102>
					portYIELD_WITHIN_API();
 8003d1e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003d22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d26:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8003d2a:	f3bf 8f4f 	dsb	sy
 8003d2e:	f3bf 8f6f 	isb	sy
 8003d32:	e7bc      	b.n	8003cae <xQueueSemaphoreTake+0x102>
					if( xInheritanceOccurred != pdFALSE )
 8003d34:	b90e      	cbnz	r6, 8003d3a <xQueueSemaphoreTake+0x18e>
				return errQUEUE_EMPTY;
 8003d36:	2600      	movs	r6, #0
 8003d38:	e76e      	b.n	8003c18 <xQueueSemaphoreTake+0x6c>
						taskENTER_CRITICAL();
 8003d3a:	f001 f9fb 	bl	8005134 <vPortEnterCritical>
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003d3e:	4620      	mov	r0, r4
 8003d40:	f7ff fbab 	bl	800349a <prvGetDisinheritPriorityAfterTimeout>
 8003d44:	4601      	mov	r1, r0
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003d46:	68a0      	ldr	r0, [r4, #8]
 8003d48:	f000 ff02 	bl	8004b50 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 8003d4c:	f001 fa14 	bl	8005178 <vPortExitCritical>
 8003d50:	e7f1      	b.n	8003d36 <xQueueSemaphoreTake+0x18a>

08003d52 <xQueueTakeMutexRecursive>:
		configASSERT( pxMutex );
 8003d52:	b180      	cbz	r0, 8003d76 <xQueueTakeMutexRecursive+0x24>
	{
 8003d54:	b570      	push	{r4, r5, r6, lr}
 8003d56:	460c      	mov	r4, r1
 8003d58:	4605      	mov	r5, r0
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8003d5a:	6886      	ldr	r6, [r0, #8]
 8003d5c:	f000 fe4e 	bl	80049fc <xTaskGetCurrentTaskHandle>
 8003d60:	4286      	cmp	r6, r0
 8003d62:	d011      	beq.n	8003d88 <xQueueTakeMutexRecursive+0x36>
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8003d64:	4621      	mov	r1, r4
 8003d66:	4628      	mov	r0, r5
 8003d68:	f7ff ff20 	bl	8003bac <xQueueSemaphoreTake>
			if( xReturn != pdFAIL )
 8003d6c:	b180      	cbz	r0, 8003d90 <xQueueTakeMutexRecursive+0x3e>
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8003d6e:	68eb      	ldr	r3, [r5, #12]
 8003d70:	3301      	adds	r3, #1
 8003d72:	60eb      	str	r3, [r5, #12]
		return xReturn;
 8003d74:	e00c      	b.n	8003d90 <xQueueTakeMutexRecursive+0x3e>
 8003d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d7a:	f383 8811 	msr	BASEPRI, r3
 8003d7e:	f3bf 8f6f 	isb	sy
 8003d82:	f3bf 8f4f 	dsb	sy
		configASSERT( pxMutex );
 8003d86:	e7fe      	b.n	8003d86 <xQueueTakeMutexRecursive+0x34>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8003d88:	68eb      	ldr	r3, [r5, #12]
 8003d8a:	3301      	adds	r3, #1
 8003d8c:	60eb      	str	r3, [r5, #12]
			xReturn = pdPASS;
 8003d8e:	2001      	movs	r0, #1
	}
 8003d90:	bd70      	pop	{r4, r5, r6, pc}
	...

08003d94 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003d94:	2300      	movs	r3, #0
 8003d96:	2b07      	cmp	r3, #7
 8003d98:	d80c      	bhi.n	8003db4 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003d9a:	4a07      	ldr	r2, [pc, #28]	@ (8003db8 <vQueueAddToRegistry+0x24>)
 8003d9c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8003da0:	b10a      	cbz	r2, 8003da6 <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003da2:	3301      	adds	r3, #1
 8003da4:	e7f7      	b.n	8003d96 <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003da6:	4a04      	ldr	r2, [pc, #16]	@ (8003db8 <vQueueAddToRegistry+0x24>)
 8003da8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003dac:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8003db0:	6050      	str	r0, [r2, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003db2:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	20000bfc 	.word	0x20000bfc

08003dbc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003dbc:	b570      	push	{r4, r5, r6, lr}
 8003dbe:	4604      	mov	r4, r0
 8003dc0:	460d      	mov	r5, r1
 8003dc2:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003dc4:	f001 f9b6 	bl	8005134 <vPortEnterCritical>
 8003dc8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8003dcc:	b25b      	sxtb	r3, r3
 8003dce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003dd2:	d00d      	beq.n	8003df0 <vQueueWaitForMessageRestricted+0x34>
 8003dd4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8003dd8:	b25b      	sxtb	r3, r3
 8003dda:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003dde:	d00b      	beq.n	8003df8 <vQueueWaitForMessageRestricted+0x3c>
 8003de0:	f001 f9ca 	bl	8005178 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003de4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003de6:	b15b      	cbz	r3, 8003e00 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003de8:	4620      	mov	r0, r4
 8003dea:	f7ff fbc7 	bl	800357c <prvUnlockQueue>
	}
 8003dee:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 8003df0:	2300      	movs	r3, #0
 8003df2:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8003df6:	e7ed      	b.n	8003dd4 <vQueueWaitForMessageRestricted+0x18>
 8003df8:	2300      	movs	r3, #0
 8003dfa:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8003dfe:	e7ef      	b.n	8003de0 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003e00:	4632      	mov	r2, r6
 8003e02:	4629      	mov	r1, r5
 8003e04:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8003e08:	f000 fc7e 	bl	8004708 <vTaskPlaceOnEventListRestricted>
 8003e0c:	e7ec      	b.n	8003de8 <vQueueWaitForMessageRestricted+0x2c>

08003e0e <prvTaskCheckFreeStackSpace>:

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;
 8003e0e:	2300      	movs	r3, #0

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8003e10:	e001      	b.n	8003e16 <prvTaskCheckFreeStackSpace+0x8>
		{
			pucStackByte -= portSTACK_GROWTH;
 8003e12:	3001      	adds	r0, #1
			ulCount++;
 8003e14:	3301      	adds	r3, #1
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8003e16:	7802      	ldrb	r2, [r0, #0]
 8003e18:	2aa5      	cmp	r2, #165	@ 0xa5
 8003e1a:	d0fa      	beq.n	8003e12 <prvTaskCheckFreeStackSpace+0x4>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */

		return ( configSTACK_DEPTH_TYPE ) ulCount;
	}
 8003e1c:	f3c3 008f 	ubfx	r0, r3, #2, #16
 8003e20:	4770      	bx	lr
	...

08003e24 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e24:	4b08      	ldr	r3, [pc, #32]	@ (8003e48 <prvResetNextTaskUnblockTime+0x24>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	b923      	cbnz	r3, 8003e36 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003e2c:	4b07      	ldr	r3, [pc, #28]	@ (8003e4c <prvResetNextTaskUnblockTime+0x28>)
 8003e2e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003e32:	601a      	str	r2, [r3, #0]
 8003e34:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e36:	4b04      	ldr	r3, [pc, #16]	@ (8003e48 <prvResetNextTaskUnblockTime+0x24>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003e3e:	685a      	ldr	r2, [r3, #4]
 8003e40:	4b02      	ldr	r3, [pc, #8]	@ (8003e4c <prvResetNextTaskUnblockTime+0x28>)
 8003e42:	601a      	str	r2, [r3, #0]
	}
}
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop
 8003e48:	20000cb4 	.word	0x20000cb4
 8003e4c:	20000c4c 	.word	0x20000c4c

08003e50 <prvInitialiseNewTask>:
{
 8003e50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e54:	4680      	mov	r8, r0
 8003e56:	460d      	mov	r5, r1
 8003e58:	4617      	mov	r7, r2
 8003e5a:	4699      	mov	r9, r3
 8003e5c:	9e08      	ldr	r6, [sp, #32]
 8003e5e:	f8dd a024 	ldr.w	sl, [sp, #36]	@ 0x24
 8003e62:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003e64:	0092      	lsls	r2, r2, #2
 8003e66:	21a5      	movs	r1, #165	@ 0xa5
 8003e68:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8003e6a:	f002 faf3 	bl	8006454 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003e6e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003e70:	f107 4280 	add.w	r2, r7, #1073741824	@ 0x40000000
 8003e74:	3a01      	subs	r2, #1
 8003e76:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003e7a:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
 8003e7e:	2d00      	cmp	r5, #0
 8003e80:	d043      	beq.n	8003f0a <prvInitialiseNewTask+0xba>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003e82:	f04f 0c00 	mov.w	ip, #0
 8003e86:	f1bc 0f0f 	cmp.w	ip, #15
 8003e8a:	d809      	bhi.n	8003ea0 <prvInitialiseNewTask+0x50>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003e8c:	f815 300c 	ldrb.w	r3, [r5, ip]
 8003e90:	eb04 020c 	add.w	r2, r4, ip
 8003e94:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 8003e98:	b113      	cbz	r3, 8003ea0 <prvInitialiseNewTask+0x50>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003e9a:	f10c 0c01 	add.w	ip, ip, #1
 8003e9e:	e7f2      	b.n	8003e86 <prvInitialiseNewTask+0x36>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003ea6:	2e37      	cmp	r6, #55	@ 0x37
 8003ea8:	d900      	bls.n	8003eac <prvInitialiseNewTask+0x5c>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003eaa:	2637      	movs	r6, #55	@ 0x37
	pxNewTCB->uxPriority = uxPriority;
 8003eac:	62e6      	str	r6, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8003eae:	64e6      	str	r6, [r4, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003eb0:	2500      	movs	r5, #0
 8003eb2:	6525      	str	r5, [r4, #80]	@ 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003eb4:	1d20      	adds	r0, r4, #4
 8003eb6:	f7ff fab6 	bl	8003426 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003eba:	f104 0018 	add.w	r0, r4, #24
 8003ebe:	f7ff fab2 	bl	8003426 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003ec2:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ec4:	f1c6 0638 	rsb	r6, r6, #56	@ 0x38
 8003ec8:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003eca:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ulRunTimeCounter = 0UL;
 8003ecc:	6565      	str	r5, [r4, #84]	@ 0x54
		pxNewTCB->ulNotifiedValue = 0;
 8003ece:	f8c4 50a4 	str.w	r5, [r4, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003ed2:	f884 50a8 	strb.w	r5, [r4, #168]	@ 0xa8
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003ed6:	224c      	movs	r2, #76	@ 0x4c
 8003ed8:	4629      	mov	r1, r5
 8003eda:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003ede:	f002 fab9 	bl	8006454 <memset>
 8003ee2:	4b0c      	ldr	r3, [pc, #48]	@ (8003f14 <prvInitialiseNewTask+0xc4>)
 8003ee4:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8003ee6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003eea:	6622      	str	r2, [r4, #96]	@ 0x60
 8003eec:	33d0      	adds	r3, #208	@ 0xd0
 8003eee:	6663      	str	r3, [r4, #100]	@ 0x64
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003ef0:	464a      	mov	r2, r9
 8003ef2:	4641      	mov	r1, r8
 8003ef4:	4638      	mov	r0, r7
 8003ef6:	f001 f8f1 	bl	80050dc <pxPortInitialiseStack>
 8003efa:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8003efc:	f1ba 0f00 	cmp.w	sl, #0
 8003f00:	d001      	beq.n	8003f06 <prvInitialiseNewTask+0xb6>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003f02:	f8ca 4000 	str.w	r4, [sl]
}
 8003f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8003f10:	e7c9      	b.n	8003ea6 <prvInitialiseNewTask+0x56>
 8003f12:	bf00      	nop
 8003f14:	200012a8 	.word	0x200012a8

08003f18 <prvInitialiseTaskLists>:
{
 8003f18:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003f1a:	2400      	movs	r4, #0
 8003f1c:	e007      	b.n	8003f2e <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003f1e:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8003f22:	0093      	lsls	r3, r2, #2
 8003f24:	480e      	ldr	r0, [pc, #56]	@ (8003f60 <prvInitialiseTaskLists+0x48>)
 8003f26:	4418      	add	r0, r3
 8003f28:	f7ff fa72 	bl	8003410 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003f2c:	3401      	adds	r4, #1
 8003f2e:	2c37      	cmp	r4, #55	@ 0x37
 8003f30:	d9f5      	bls.n	8003f1e <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 8003f32:	4d0c      	ldr	r5, [pc, #48]	@ (8003f64 <prvInitialiseTaskLists+0x4c>)
 8003f34:	4628      	mov	r0, r5
 8003f36:	f7ff fa6b 	bl	8003410 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003f3a:	4c0b      	ldr	r4, [pc, #44]	@ (8003f68 <prvInitialiseTaskLists+0x50>)
 8003f3c:	4620      	mov	r0, r4
 8003f3e:	f7ff fa67 	bl	8003410 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003f42:	480a      	ldr	r0, [pc, #40]	@ (8003f6c <prvInitialiseTaskLists+0x54>)
 8003f44:	f7ff fa64 	bl	8003410 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8003f48:	4809      	ldr	r0, [pc, #36]	@ (8003f70 <prvInitialiseTaskLists+0x58>)
 8003f4a:	f7ff fa61 	bl	8003410 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8003f4e:	4809      	ldr	r0, [pc, #36]	@ (8003f74 <prvInitialiseTaskLists+0x5c>)
 8003f50:	f7ff fa5e 	bl	8003410 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8003f54:	4b08      	ldr	r3, [pc, #32]	@ (8003f78 <prvInitialiseTaskLists+0x60>)
 8003f56:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003f58:	4b08      	ldr	r3, [pc, #32]	@ (8003f7c <prvInitialiseTaskLists+0x64>)
 8003f5a:	601c      	str	r4, [r3, #0]
}
 8003f5c:	bd38      	pop	{r3, r4, r5, pc}
 8003f5e:	bf00      	nop
 8003f60:	20000ce0 	.word	0x20000ce0
 8003f64:	20000ccc 	.word	0x20000ccc
 8003f68:	20000cb8 	.word	0x20000cb8
 8003f6c:	20000c9c 	.word	0x20000c9c
 8003f70:	20000c88 	.word	0x20000c88
 8003f74:	20000c70 	.word	0x20000c70
 8003f78:	20000cb4 	.word	0x20000cb4
 8003f7c:	20000cb0 	.word	0x20000cb0

08003f80 <prvAddNewTaskToReadyList>:
{
 8003f80:	b510      	push	{r4, lr}
 8003f82:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8003f84:	f001 f8d6 	bl	8005134 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8003f88:	4a22      	ldr	r2, [pc, #136]	@ (8004014 <prvAddNewTaskToReadyList+0x94>)
 8003f8a:	6813      	ldr	r3, [r2, #0]
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003f90:	4b21      	ldr	r3, [pc, #132]	@ (8004018 <prvAddNewTaskToReadyList+0x98>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	b15b      	cbz	r3, 8003fae <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 8003f96:	4b21      	ldr	r3, [pc, #132]	@ (800401c <prvAddNewTaskToReadyList+0x9c>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	b96b      	cbnz	r3, 8003fb8 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003f9c:	4b1e      	ldr	r3, [pc, #120]	@ (8004018 <prvAddNewTaskToReadyList+0x98>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fa2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d807      	bhi.n	8003fb8 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 8003fa8:	4b1b      	ldr	r3, [pc, #108]	@ (8004018 <prvAddNewTaskToReadyList+0x98>)
 8003faa:	601c      	str	r4, [r3, #0]
 8003fac:	e004      	b.n	8003fb8 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 8003fae:	4b1a      	ldr	r3, [pc, #104]	@ (8004018 <prvAddNewTaskToReadyList+0x98>)
 8003fb0:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003fb2:	6813      	ldr	r3, [r2, #0]
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d029      	beq.n	800400c <prvAddNewTaskToReadyList+0x8c>
		uxTaskNumber++;
 8003fb8:	4a19      	ldr	r2, [pc, #100]	@ (8004020 <prvAddNewTaskToReadyList+0xa0>)
 8003fba:	6813      	ldr	r3, [r2, #0]
 8003fbc:	3301      	adds	r3, #1
 8003fbe:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003fc0:	6463      	str	r3, [r4, #68]	@ 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8003fc2:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8003fc4:	4b17      	ldr	r3, [pc, #92]	@ (8004024 <prvAddNewTaskToReadyList+0xa4>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4298      	cmp	r0, r3
 8003fca:	d901      	bls.n	8003fd0 <prvAddNewTaskToReadyList+0x50>
 8003fcc:	4b15      	ldr	r3, [pc, #84]	@ (8004024 <prvAddNewTaskToReadyList+0xa4>)
 8003fce:	6018      	str	r0, [r3, #0]
 8003fd0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003fd4:	1d21      	adds	r1, r4, #4
 8003fd6:	4b14      	ldr	r3, [pc, #80]	@ (8004028 <prvAddNewTaskToReadyList+0xa8>)
 8003fd8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8003fdc:	f7ff fa26 	bl	800342c <vListInsertEnd>
	taskEXIT_CRITICAL();
 8003fe0:	f001 f8ca 	bl	8005178 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8003fe4:	4b0d      	ldr	r3, [pc, #52]	@ (800401c <prvAddNewTaskToReadyList+0x9c>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	b17b      	cbz	r3, 800400a <prvAddNewTaskToReadyList+0x8a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003fea:	4b0b      	ldr	r3, [pc, #44]	@ (8004018 <prvAddNewTaskToReadyList+0x98>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ff0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d209      	bcs.n	800400a <prvAddNewTaskToReadyList+0x8a>
			taskYIELD_IF_USING_PREEMPTION();
 8003ff6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003ffa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ffe:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8004002:	f3bf 8f4f 	dsb	sy
 8004006:	f3bf 8f6f 	isb	sy
}
 800400a:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
 800400c:	f7ff ff84 	bl	8003f18 <prvInitialiseTaskLists>
 8004010:	e7d2      	b.n	8003fb8 <prvAddNewTaskToReadyList+0x38>
 8004012:	bf00      	nop
 8004014:	20000c6c 	.word	0x20000c6c
 8004018:	20001140 	.word	0x20001140
 800401c:	20000c60 	.word	0x20000c60
 8004020:	20000c50 	.word	0x20000c50
 8004024:	20000c64 	.word	0x20000c64
 8004028:	20000ce0 	.word	0x20000ce0

0800402c <prvDeleteTCB>:
	{
 800402c:	b510      	push	{r4, lr}
 800402e:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004030:	3058      	adds	r0, #88	@ 0x58
 8004032:	f002 fa2b 	bl	800648c <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004036:	f894 30a9 	ldrb.w	r3, [r4, #169]	@ 0xa9
 800403a:	b163      	cbz	r3, 8004056 <prvDeleteTCB+0x2a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800403c:	2b01      	cmp	r3, #1
 800403e:	d011      	beq.n	8004064 <prvDeleteTCB+0x38>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004040:	2b02      	cmp	r3, #2
 8004042:	d00e      	beq.n	8004062 <prvDeleteTCB+0x36>
 8004044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004048:	f383 8811 	msr	BASEPRI, r3
 800404c:	f3bf 8f6f 	isb	sy
 8004050:	f3bf 8f4f 	dsb	sy
 8004054:	e7fe      	b.n	8004054 <prvDeleteTCB+0x28>
				vPortFree( pxTCB->pxStack );
 8004056:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8004058:	f001 faa6 	bl	80055a8 <vPortFree>
				vPortFree( pxTCB );
 800405c:	4620      	mov	r0, r4
 800405e:	f001 faa3 	bl	80055a8 <vPortFree>
	}
 8004062:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 8004064:	4620      	mov	r0, r4
 8004066:	f001 fa9f 	bl	80055a8 <vPortFree>
 800406a:	e7fa      	b.n	8004062 <prvDeleteTCB+0x36>

0800406c <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800406c:	4b0f      	ldr	r3, [pc, #60]	@ (80040ac <prvCheckTasksWaitingTermination+0x40>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	b1d3      	cbz	r3, 80040a8 <prvCheckTasksWaitingTermination+0x3c>
{
 8004072:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 8004074:	f001 f85e 	bl	8005134 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004078:	4b0d      	ldr	r3, [pc, #52]	@ (80040b0 <prvCheckTasksWaitingTermination+0x44>)
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800407e:	1d20      	adds	r0, r4, #4
 8004080:	f7ff f9f8 	bl	8003474 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004084:	4a0b      	ldr	r2, [pc, #44]	@ (80040b4 <prvCheckTasksWaitingTermination+0x48>)
 8004086:	6813      	ldr	r3, [r2, #0]
 8004088:	3b01      	subs	r3, #1
 800408a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800408c:	4a07      	ldr	r2, [pc, #28]	@ (80040ac <prvCheckTasksWaitingTermination+0x40>)
 800408e:	6813      	ldr	r3, [r2, #0]
 8004090:	3b01      	subs	r3, #1
 8004092:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 8004094:	f001 f870 	bl	8005178 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8004098:	4620      	mov	r0, r4
 800409a:	f7ff ffc7 	bl	800402c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800409e:	4b03      	ldr	r3, [pc, #12]	@ (80040ac <prvCheckTasksWaitingTermination+0x40>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d1e6      	bne.n	8004074 <prvCheckTasksWaitingTermination+0x8>
}
 80040a6:	bd10      	pop	{r4, pc}
 80040a8:	4770      	bx	lr
 80040aa:	bf00      	nop
 80040ac:	20000c84 	.word	0x20000c84
 80040b0:	20000c88 	.word	0x20000c88
 80040b4:	20000c6c 	.word	0x20000c6c

080040b8 <prvIdleTask>:
{
 80040b8:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
 80040ba:	f7ff ffd7 	bl	800406c <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80040be:	4b07      	ldr	r3, [pc, #28]	@ (80040dc <prvIdleTask+0x24>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	2b01      	cmp	r3, #1
 80040c4:	d9f9      	bls.n	80040ba <prvIdleTask+0x2>
				taskYIELD();
 80040c6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80040ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040ce:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80040d2:	f3bf 8f4f 	dsb	sy
 80040d6:	f3bf 8f6f 	isb	sy
 80040da:	e7ee      	b.n	80040ba <prvIdleTask+0x2>
 80040dc:	20000ce0 	.word	0x20000ce0

080040e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80040e0:	b570      	push	{r4, r5, r6, lr}
 80040e2:	4604      	mov	r4, r0
 80040e4:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80040e6:	4b17      	ldr	r3, [pc, #92]	@ (8004144 <prvAddCurrentTaskToDelayedList+0x64>)
 80040e8:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80040ea:	4b17      	ldr	r3, [pc, #92]	@ (8004148 <prvAddCurrentTaskToDelayedList+0x68>)
 80040ec:	6818      	ldr	r0, [r3, #0]
 80040ee:	3004      	adds	r0, #4
 80040f0:	f7ff f9c0 	bl	8003474 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80040f4:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 80040f8:	d00d      	beq.n	8004116 <prvAddCurrentTaskToDelayedList+0x36>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 80040fa:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80040fc:	4b12      	ldr	r3, [pc, #72]	@ (8004148 <prvAddCurrentTaskToDelayedList+0x68>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8004102:	42a6      	cmp	r6, r4
 8004104:	d910      	bls.n	8004128 <prvAddCurrentTaskToDelayedList+0x48>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004106:	4b11      	ldr	r3, [pc, #68]	@ (800414c <prvAddCurrentTaskToDelayedList+0x6c>)
 8004108:	6818      	ldr	r0, [r3, #0]
 800410a:	4b0f      	ldr	r3, [pc, #60]	@ (8004148 <prvAddCurrentTaskToDelayedList+0x68>)
 800410c:	6819      	ldr	r1, [r3, #0]
 800410e:	3104      	adds	r1, #4
 8004110:	f7ff f997 	bl	8003442 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004114:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004116:	2d00      	cmp	r5, #0
 8004118:	d0ef      	beq.n	80040fa <prvAddCurrentTaskToDelayedList+0x1a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800411a:	4b0b      	ldr	r3, [pc, #44]	@ (8004148 <prvAddCurrentTaskToDelayedList+0x68>)
 800411c:	6819      	ldr	r1, [r3, #0]
 800411e:	3104      	adds	r1, #4
 8004120:	480b      	ldr	r0, [pc, #44]	@ (8004150 <prvAddCurrentTaskToDelayedList+0x70>)
 8004122:	f7ff f983 	bl	800342c <vListInsertEnd>
 8004126:	e7f5      	b.n	8004114 <prvAddCurrentTaskToDelayedList+0x34>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004128:	4b0a      	ldr	r3, [pc, #40]	@ (8004154 <prvAddCurrentTaskToDelayedList+0x74>)
 800412a:	6818      	ldr	r0, [r3, #0]
 800412c:	4b06      	ldr	r3, [pc, #24]	@ (8004148 <prvAddCurrentTaskToDelayedList+0x68>)
 800412e:	6819      	ldr	r1, [r3, #0]
 8004130:	3104      	adds	r1, #4
 8004132:	f7ff f986 	bl	8003442 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004136:	4b08      	ldr	r3, [pc, #32]	@ (8004158 <prvAddCurrentTaskToDelayedList+0x78>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	42a3      	cmp	r3, r4
 800413c:	d9ea      	bls.n	8004114 <prvAddCurrentTaskToDelayedList+0x34>
					xNextTaskUnblockTime = xTimeToWake;
 800413e:	4b06      	ldr	r3, [pc, #24]	@ (8004158 <prvAddCurrentTaskToDelayedList+0x78>)
 8004140:	601c      	str	r4, [r3, #0]
}
 8004142:	e7e7      	b.n	8004114 <prvAddCurrentTaskToDelayedList+0x34>
 8004144:	20000c68 	.word	0x20000c68
 8004148:	20001140 	.word	0x20001140
 800414c:	20000cb0 	.word	0x20000cb0
 8004150:	20000c70 	.word	0x20000c70
 8004154:	20000cb4 	.word	0x20000cb4
 8004158:	20000c4c 	.word	0x20000c4c

0800415c <xTaskCreateStatic>:
	{
 800415c:	b530      	push	{r4, r5, lr}
 800415e:	b087      	sub	sp, #28
 8004160:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 8004162:	b17c      	cbz	r4, 8004184 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004164:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8004166:	b1b5      	cbz	r5, 8004196 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 8004168:	25ac      	movs	r5, #172	@ 0xac
 800416a:	9504      	str	r5, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800416c:	9d04      	ldr	r5, [sp, #16]
 800416e:	2dac      	cmp	r5, #172	@ 0xac
 8004170:	d01a      	beq.n	80041a8 <xTaskCreateStatic+0x4c>
 8004172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004176:	f383 8811 	msr	BASEPRI, r3
 800417a:	f3bf 8f6f 	isb	sy
 800417e:	f3bf 8f4f 	dsb	sy
 8004182:	e7fe      	b.n	8004182 <xTaskCreateStatic+0x26>
 8004184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004188:	f383 8811 	msr	BASEPRI, r3
 800418c:	f3bf 8f6f 	isb	sy
 8004190:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8004194:	e7fe      	b.n	8004194 <xTaskCreateStatic+0x38>
 8004196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800419a:	f383 8811 	msr	BASEPRI, r3
 800419e:	f3bf 8f6f 	isb	sy
 80041a2:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 80041a6:	e7fe      	b.n	80041a6 <xTaskCreateStatic+0x4a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80041a8:	9d04      	ldr	r5, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80041aa:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 80041ac:	632c      	str	r4, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80041ae:	2402      	movs	r4, #2
 80041b0:	f885 40a9 	strb.w	r4, [r5, #169]	@ 0xa9
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80041b4:	2400      	movs	r4, #0
 80041b6:	9403      	str	r4, [sp, #12]
 80041b8:	9502      	str	r5, [sp, #8]
 80041ba:	ac05      	add	r4, sp, #20
 80041bc:	9401      	str	r4, [sp, #4]
 80041be:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80041c0:	9400      	str	r4, [sp, #0]
 80041c2:	f7ff fe45 	bl	8003e50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80041c6:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80041c8:	f7ff feda 	bl	8003f80 <prvAddNewTaskToReadyList>
	}
 80041cc:	9805      	ldr	r0, [sp, #20]
 80041ce:	b007      	add	sp, #28
 80041d0:	bd30      	pop	{r4, r5, pc}

080041d2 <xTaskCreate>:
	{
 80041d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80041d6:	b085      	sub	sp, #20
 80041d8:	4607      	mov	r7, r0
 80041da:	4688      	mov	r8, r1
 80041dc:	4614      	mov	r4, r2
 80041de:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80041e0:	0090      	lsls	r0, r2, #2
 80041e2:	f001 f95f 	bl	80054a4 <pvPortMalloc>
			if( pxStack != NULL )
 80041e6:	b308      	cbz	r0, 800422c <xTaskCreate+0x5a>
 80041e8:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80041ea:	20ac      	movs	r0, #172	@ 0xac
 80041ec:	f001 f95a 	bl	80054a4 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80041f0:	4605      	mov	r5, r0
 80041f2:	b1a8      	cbz	r0, 8004220 <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 80041f4:	f8c0 9030 	str.w	r9, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80041f8:	2300      	movs	r3, #0
 80041fa:	f880 30a9 	strb.w	r3, [r0, #169]	@ 0xa9
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80041fe:	9303      	str	r3, [sp, #12]
 8004200:	9002      	str	r0, [sp, #8]
 8004202:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004204:	9301      	str	r3, [sp, #4]
 8004206:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004208:	9300      	str	r3, [sp, #0]
 800420a:	4633      	mov	r3, r6
 800420c:	4622      	mov	r2, r4
 800420e:	4641      	mov	r1, r8
 8004210:	4638      	mov	r0, r7
 8004212:	f7ff fe1d 	bl	8003e50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004216:	4628      	mov	r0, r5
 8004218:	f7ff feb2 	bl	8003f80 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800421c:	2001      	movs	r0, #1
 800421e:	e007      	b.n	8004230 <xTaskCreate+0x5e>
					vPortFree( pxStack );
 8004220:	4648      	mov	r0, r9
 8004222:	f001 f9c1 	bl	80055a8 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004226:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800422a:	e001      	b.n	8004230 <xTaskCreate+0x5e>
 800422c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
	}
 8004230:	b005      	add	sp, #20
 8004232:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08004238 <eTaskGetState>:
	{
 8004238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( pxTCB );
 800423a:	b1d0      	cbz	r0, 8004272 <eTaskGetState+0x3a>
 800423c:	4604      	mov	r4, r0
		if( pxTCB == pxCurrentTCB )
 800423e:	4b1d      	ldr	r3, [pc, #116]	@ (80042b4 <eTaskGetState+0x7c>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4283      	cmp	r3, r0
 8004244:	d02d      	beq.n	80042a2 <eTaskGetState+0x6a>
			taskENTER_CRITICAL();
 8004246:	f000 ff75 	bl	8005134 <vPortEnterCritical>
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 800424a:	6965      	ldr	r5, [r4, #20]
				pxDelayedList = pxDelayedTaskList;
 800424c:	4b1a      	ldr	r3, [pc, #104]	@ (80042b8 <eTaskGetState+0x80>)
 800424e:	681e      	ldr	r6, [r3, #0]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8004250:	4b1a      	ldr	r3, [pc, #104]	@ (80042bc <eTaskGetState+0x84>)
 8004252:	681f      	ldr	r7, [r3, #0]
			taskEXIT_CRITICAL();
 8004254:	f000 ff90 	bl	8005178 <vPortExitCritical>
			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8004258:	42b5      	cmp	r5, r6
 800425a:	d024      	beq.n	80042a6 <eTaskGetState+0x6e>
 800425c:	42bd      	cmp	r5, r7
 800425e:	d024      	beq.n	80042aa <eTaskGetState+0x72>
				else if( pxStateList == &xSuspendedTaskList )
 8004260:	4b17      	ldr	r3, [pc, #92]	@ (80042c0 <eTaskGetState+0x88>)
 8004262:	429d      	cmp	r5, r3
 8004264:	d00e      	beq.n	8004284 <eTaskGetState+0x4c>
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8004266:	4b17      	ldr	r3, [pc, #92]	@ (80042c4 <eTaskGetState+0x8c>)
 8004268:	429d      	cmp	r5, r3
 800426a:	d020      	beq.n	80042ae <eTaskGetState+0x76>
 800426c:	b1bd      	cbz	r5, 800429e <eTaskGetState+0x66>
				eReturn = eReady;
 800426e:	2001      	movs	r0, #1
 8004270:	e018      	b.n	80042a4 <eTaskGetState+0x6c>
 8004272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004276:	f383 8811 	msr	BASEPRI, r3
 800427a:	f3bf 8f6f 	isb	sy
 800427e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTCB );
 8004282:	e7fe      	b.n	8004282 <eTaskGetState+0x4a>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8004284:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004286:	b10b      	cbz	r3, 800428c <eTaskGetState+0x54>
						eReturn = eBlocked;
 8004288:	2002      	movs	r0, #2
 800428a:	e00b      	b.n	80042a4 <eTaskGetState+0x6c>
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800428c:	f894 30a8 	ldrb.w	r3, [r4, #168]	@ 0xa8
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b01      	cmp	r3, #1
 8004294:	d001      	beq.n	800429a <eTaskGetState+0x62>
								eReturn = eSuspended;
 8004296:	2003      	movs	r0, #3
 8004298:	e004      	b.n	80042a4 <eTaskGetState+0x6c>
								eReturn = eBlocked;
 800429a:	2002      	movs	r0, #2
 800429c:	e002      	b.n	80042a4 <eTaskGetState+0x6c>
					eReturn = eDeleted;
 800429e:	2004      	movs	r0, #4
 80042a0:	e000      	b.n	80042a4 <eTaskGetState+0x6c>
			eReturn = eRunning;
 80042a2:	2000      	movs	r0, #0
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80042a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				eReturn = eBlocked;
 80042a6:	2002      	movs	r0, #2
 80042a8:	e7fc      	b.n	80042a4 <eTaskGetState+0x6c>
 80042aa:	2002      	movs	r0, #2
 80042ac:	e7fa      	b.n	80042a4 <eTaskGetState+0x6c>
					eReturn = eDeleted;
 80042ae:	2004      	movs	r0, #4
 80042b0:	e7f8      	b.n	80042a4 <eTaskGetState+0x6c>
 80042b2:	bf00      	nop
 80042b4:	20001140 	.word	0x20001140
 80042b8:	20000cb4 	.word	0x20000cb4
 80042bc:	20000cb0 	.word	0x20000cb0
 80042c0:	20000c70 	.word	0x20000c70
 80042c4:	20000c88 	.word	0x20000c88

080042c8 <vTaskStartScheduler>:
{
 80042c8:	b510      	push	{r4, lr}
 80042ca:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80042cc:	2400      	movs	r4, #0
 80042ce:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80042d0:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80042d2:	aa07      	add	r2, sp, #28
 80042d4:	a906      	add	r1, sp, #24
 80042d6:	a805      	add	r0, sp, #20
 80042d8:	f7ff f882 	bl	80033e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80042dc:	9b05      	ldr	r3, [sp, #20]
 80042de:	9302      	str	r3, [sp, #8]
 80042e0:	9b06      	ldr	r3, [sp, #24]
 80042e2:	9301      	str	r3, [sp, #4]
 80042e4:	9400      	str	r4, [sp, #0]
 80042e6:	4623      	mov	r3, r4
 80042e8:	9a07      	ldr	r2, [sp, #28]
 80042ea:	491b      	ldr	r1, [pc, #108]	@ (8004358 <vTaskStartScheduler+0x90>)
 80042ec:	481b      	ldr	r0, [pc, #108]	@ (800435c <vTaskStartScheduler+0x94>)
 80042ee:	f7ff ff35 	bl	800415c <xTaskCreateStatic>
 80042f2:	4b1b      	ldr	r3, [pc, #108]	@ (8004360 <vTaskStartScheduler+0x98>)
 80042f4:	6018      	str	r0, [r3, #0]
		if( xIdleTaskHandle != NULL )
 80042f6:	b1f8      	cbz	r0, 8004338 <vTaskStartScheduler+0x70>
			xReturn = xTimerCreateTimerTask();
 80042f8:	f000 fcf4 	bl	8004ce4 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 80042fc:	2801      	cmp	r0, #1
 80042fe:	d11c      	bne.n	800433a <vTaskStartScheduler+0x72>
 8004300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004304:	f383 8811 	msr	BASEPRI, r3
 8004308:	f3bf 8f6f 	isb	sy
 800430c:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004310:	4b14      	ldr	r3, [pc, #80]	@ (8004364 <vTaskStartScheduler+0x9c>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	3358      	adds	r3, #88	@ 0x58
 8004316:	4a14      	ldr	r2, [pc, #80]	@ (8004368 <vTaskStartScheduler+0xa0>)
 8004318:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 800431a:	4b14      	ldr	r3, [pc, #80]	@ (800436c <vTaskStartScheduler+0xa4>)
 800431c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004320:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004322:	4b13      	ldr	r3, [pc, #76]	@ (8004370 <vTaskStartScheduler+0xa8>)
 8004324:	2201      	movs	r2, #1
 8004326:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004328:	4b12      	ldr	r3, [pc, #72]	@ (8004374 <vTaskStartScheduler+0xac>)
 800432a:	2200      	movs	r2, #0
 800432c:	601a      	str	r2, [r3, #0]
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800432e:	f7fc fe4d 	bl	8000fcc <configureTimerForRunTimeStats>
		if( xPortStartScheduler() != pdFALSE )
 8004332:	f000 ff99 	bl	8005268 <xPortStartScheduler>
 8004336:	e003      	b.n	8004340 <vTaskStartScheduler+0x78>
			xReturn = pdFAIL;
 8004338:	2000      	movs	r0, #0
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800433a:	f1b0 3fff 	cmp.w	r0, #4294967295	@ 0xffffffff
 800433e:	d001      	beq.n	8004344 <vTaskStartScheduler+0x7c>
}
 8004340:	b008      	add	sp, #32
 8004342:	bd10      	pop	{r4, pc}
 8004344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004348:	f383 8811 	msr	BASEPRI, r3
 800434c:	f3bf 8f6f 	isb	sy
 8004350:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004354:	e7fe      	b.n	8004354 <vTaskStartScheduler+0x8c>
 8004356:	bf00      	nop
 8004358:	080082a0 	.word	0x080082a0
 800435c:	080040b9 	.word	0x080040b9
 8004360:	20000c48 	.word	0x20000c48
 8004364:	20001140 	.word	0x20001140
 8004368:	2000001c 	.word	0x2000001c
 800436c:	20000c4c 	.word	0x20000c4c
 8004370:	20000c60 	.word	0x20000c60
 8004374:	20000c68 	.word	0x20000c68

08004378 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8004378:	4a02      	ldr	r2, [pc, #8]	@ (8004384 <vTaskSuspendAll+0xc>)
 800437a:	6813      	ldr	r3, [r2, #0]
 800437c:	3301      	adds	r3, #1
 800437e:	6013      	str	r3, [r2, #0]
}
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	20000c44 	.word	0x20000c44

08004388 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8004388:	4b01      	ldr	r3, [pc, #4]	@ (8004390 <xTaskGetTickCount+0x8>)
 800438a:	6818      	ldr	r0, [r3, #0]
}
 800438c:	4770      	bx	lr
 800438e:	bf00      	nop
 8004390:	20000c68 	.word	0x20000c68

08004394 <xTaskGetTickCountFromISR>:
{
 8004394:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004396:	f000 fff3 	bl	8005380 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 800439a:	4b01      	ldr	r3, [pc, #4]	@ (80043a0 <xTaskGetTickCountFromISR+0xc>)
 800439c:	6818      	ldr	r0, [r3, #0]
}
 800439e:	bd08      	pop	{r3, pc}
 80043a0:	20000c68 	.word	0x20000c68

080043a4 <uxTaskGetNumberOfTasks>:
	return uxCurrentNumberOfTasks;
 80043a4:	4b01      	ldr	r3, [pc, #4]	@ (80043ac <uxTaskGetNumberOfTasks+0x8>)
 80043a6:	6818      	ldr	r0, [r3, #0]
}
 80043a8:	4770      	bx	lr
 80043aa:	bf00      	nop
 80043ac:	20000c6c 	.word	0x20000c6c

080043b0 <xTaskIncrementTick>:
{
 80043b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80043b2:	4b3a      	ldr	r3, [pc, #232]	@ (800449c <xTaskIncrementTick+0xec>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d169      	bne.n	800448e <xTaskIncrementTick+0xde>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80043ba:	4b39      	ldr	r3, [pc, #228]	@ (80044a0 <xTaskIncrementTick+0xf0>)
 80043bc:	681d      	ldr	r5, [r3, #0]
 80043be:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 80043c0:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80043c2:	b9c5      	cbnz	r5, 80043f6 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 80043c4:	4b37      	ldr	r3, [pc, #220]	@ (80044a4 <xTaskIncrementTick+0xf4>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	b143      	cbz	r3, 80043de <xTaskIncrementTick+0x2e>
 80043cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043d0:	f383 8811 	msr	BASEPRI, r3
 80043d4:	f3bf 8f6f 	isb	sy
 80043d8:	f3bf 8f4f 	dsb	sy
 80043dc:	e7fe      	b.n	80043dc <xTaskIncrementTick+0x2c>
 80043de:	4a31      	ldr	r2, [pc, #196]	@ (80044a4 <xTaskIncrementTick+0xf4>)
 80043e0:	6811      	ldr	r1, [r2, #0]
 80043e2:	4b31      	ldr	r3, [pc, #196]	@ (80044a8 <xTaskIncrementTick+0xf8>)
 80043e4:	6818      	ldr	r0, [r3, #0]
 80043e6:	6010      	str	r0, [r2, #0]
 80043e8:	6019      	str	r1, [r3, #0]
 80043ea:	4a30      	ldr	r2, [pc, #192]	@ (80044ac <xTaskIncrementTick+0xfc>)
 80043ec:	6813      	ldr	r3, [r2, #0]
 80043ee:	3301      	adds	r3, #1
 80043f0:	6013      	str	r3, [r2, #0]
 80043f2:	f7ff fd17 	bl	8003e24 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80043f6:	4b2e      	ldr	r3, [pc, #184]	@ (80044b0 <xTaskIncrementTick+0x100>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	42ab      	cmp	r3, r5
 80043fc:	d93d      	bls.n	800447a <xTaskIncrementTick+0xca>
BaseType_t xSwitchRequired = pdFALSE;
 80043fe:	2700      	movs	r7, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004400:	4b2c      	ldr	r3, [pc, #176]	@ (80044b4 <xTaskIncrementTick+0x104>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004406:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800440a:	009a      	lsls	r2, r3, #2
 800440c:	4b2a      	ldr	r3, [pc, #168]	@ (80044b8 <xTaskIncrementTick+0x108>)
 800440e:	589b      	ldr	r3, [r3, r2]
 8004410:	2b01      	cmp	r3, #1
 8004412:	d900      	bls.n	8004416 <xTaskIncrementTick+0x66>
				xSwitchRequired = pdTRUE;
 8004414:	2701      	movs	r7, #1
			if( xYieldPending != pdFALSE )
 8004416:	4b29      	ldr	r3, [pc, #164]	@ (80044bc <xTaskIncrementTick+0x10c>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d03c      	beq.n	8004498 <xTaskIncrementTick+0xe8>
				xSwitchRequired = pdTRUE;
 800441e:	2701      	movs	r7, #1
	return xSwitchRequired;
 8004420:	e03a      	b.n	8004498 <xTaskIncrementTick+0xe8>
							xSwitchRequired = pdTRUE;
 8004422:	2701      	movs	r7, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004424:	4b1f      	ldr	r3, [pc, #124]	@ (80044a4 <xTaskIncrementTick+0xf4>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	b343      	cbz	r3, 800447e <xTaskIncrementTick+0xce>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800442c:	4b1d      	ldr	r3, [pc, #116]	@ (80044a4 <xTaskIncrementTick+0xf4>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004434:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 8004436:	429d      	cmp	r5, r3
 8004438:	d326      	bcc.n	8004488 <xTaskIncrementTick+0xd8>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800443a:	1d26      	adds	r6, r4, #4
 800443c:	4630      	mov	r0, r6
 800443e:	f7ff f819 	bl	8003474 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004442:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004444:	b11b      	cbz	r3, 800444e <xTaskIncrementTick+0x9e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004446:	f104 0018 	add.w	r0, r4, #24
 800444a:	f7ff f813 	bl	8003474 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800444e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004450:	4a1b      	ldr	r2, [pc, #108]	@ (80044c0 <xTaskIncrementTick+0x110>)
 8004452:	6812      	ldr	r2, [r2, #0]
 8004454:	4293      	cmp	r3, r2
 8004456:	d901      	bls.n	800445c <xTaskIncrementTick+0xac>
 8004458:	4a19      	ldr	r2, [pc, #100]	@ (80044c0 <xTaskIncrementTick+0x110>)
 800445a:	6013      	str	r3, [r2, #0]
 800445c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004460:	009a      	lsls	r2, r3, #2
 8004462:	4631      	mov	r1, r6
 8004464:	4814      	ldr	r0, [pc, #80]	@ (80044b8 <xTaskIncrementTick+0x108>)
 8004466:	4410      	add	r0, r2
 8004468:	f7fe ffe0 	bl	800342c <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800446c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800446e:	4b11      	ldr	r3, [pc, #68]	@ (80044b4 <xTaskIncrementTick+0x104>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004474:	429a      	cmp	r2, r3
 8004476:	d2d4      	bcs.n	8004422 <xTaskIncrementTick+0x72>
 8004478:	e7d4      	b.n	8004424 <xTaskIncrementTick+0x74>
BaseType_t xSwitchRequired = pdFALSE;
 800447a:	2700      	movs	r7, #0
 800447c:	e7d2      	b.n	8004424 <xTaskIncrementTick+0x74>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800447e:	4b0c      	ldr	r3, [pc, #48]	@ (80044b0 <xTaskIncrementTick+0x100>)
 8004480:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004484:	601a      	str	r2, [r3, #0]
					break;
 8004486:	e7bb      	b.n	8004400 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 8004488:	4a09      	ldr	r2, [pc, #36]	@ (80044b0 <xTaskIncrementTick+0x100>)
 800448a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800448c:	e7b8      	b.n	8004400 <xTaskIncrementTick+0x50>
		++xPendedTicks;
 800448e:	4a0d      	ldr	r2, [pc, #52]	@ (80044c4 <xTaskIncrementTick+0x114>)
 8004490:	6813      	ldr	r3, [r2, #0]
 8004492:	3301      	adds	r3, #1
 8004494:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8004496:	2700      	movs	r7, #0
}
 8004498:	4638      	mov	r0, r7
 800449a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800449c:	20000c44 	.word	0x20000c44
 80044a0:	20000c68 	.word	0x20000c68
 80044a4:	20000cb4 	.word	0x20000cb4
 80044a8:	20000cb0 	.word	0x20000cb0
 80044ac:	20000c54 	.word	0x20000c54
 80044b0:	20000c4c 	.word	0x20000c4c
 80044b4:	20001140 	.word	0x20001140
 80044b8:	20000ce0 	.word	0x20000ce0
 80044bc:	20000c58 	.word	0x20000c58
 80044c0:	20000c64 	.word	0x20000c64
 80044c4:	20000c5c 	.word	0x20000c5c

080044c8 <xTaskResumeAll>:
{
 80044c8:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 80044ca:	4b35      	ldr	r3, [pc, #212]	@ (80045a0 <xTaskResumeAll+0xd8>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	b943      	cbnz	r3, 80044e2 <xTaskResumeAll+0x1a>
 80044d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044d4:	f383 8811 	msr	BASEPRI, r3
 80044d8:	f3bf 8f6f 	isb	sy
 80044dc:	f3bf 8f4f 	dsb	sy
 80044e0:	e7fe      	b.n	80044e0 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 80044e2:	f000 fe27 	bl	8005134 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80044e6:	4b2e      	ldr	r3, [pc, #184]	@ (80045a0 <xTaskResumeAll+0xd8>)
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	3a01      	subs	r2, #1
 80044ec:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d14f      	bne.n	8004594 <xTaskResumeAll+0xcc>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80044f4:	4b2b      	ldr	r3, [pc, #172]	@ (80045a4 <xTaskResumeAll+0xdc>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	b90b      	cbnz	r3, 80044fe <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 80044fa:	2400      	movs	r4, #0
 80044fc:	e04b      	b.n	8004596 <xTaskResumeAll+0xce>
TCB_t *pxTCB = NULL;
 80044fe:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004500:	4b29      	ldr	r3, [pc, #164]	@ (80045a8 <xTaskResumeAll+0xe0>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	b31b      	cbz	r3, 800454e <xTaskResumeAll+0x86>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004506:	4b28      	ldr	r3, [pc, #160]	@ (80045a8 <xTaskResumeAll+0xe0>)
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800450c:	f104 0018 	add.w	r0, r4, #24
 8004510:	f7fe ffb0 	bl	8003474 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004514:	1d25      	adds	r5, r4, #4
 8004516:	4628      	mov	r0, r5
 8004518:	f7fe ffac 	bl	8003474 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800451c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800451e:	4b23      	ldr	r3, [pc, #140]	@ (80045ac <xTaskResumeAll+0xe4>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4298      	cmp	r0, r3
 8004524:	d901      	bls.n	800452a <xTaskResumeAll+0x62>
 8004526:	4b21      	ldr	r3, [pc, #132]	@ (80045ac <xTaskResumeAll+0xe4>)
 8004528:	6018      	str	r0, [r3, #0]
 800452a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800452e:	4629      	mov	r1, r5
 8004530:	4b1f      	ldr	r3, [pc, #124]	@ (80045b0 <xTaskResumeAll+0xe8>)
 8004532:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8004536:	f7fe ff79 	bl	800342c <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800453a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800453c:	4b1d      	ldr	r3, [pc, #116]	@ (80045b4 <xTaskResumeAll+0xec>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004542:	429a      	cmp	r2, r3
 8004544:	d3dc      	bcc.n	8004500 <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
 8004546:	4b1c      	ldr	r3, [pc, #112]	@ (80045b8 <xTaskResumeAll+0xf0>)
 8004548:	2201      	movs	r2, #1
 800454a:	601a      	str	r2, [r3, #0]
 800454c:	e7d8      	b.n	8004500 <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
 800454e:	b10c      	cbz	r4, 8004554 <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
 8004550:	f7ff fc68 	bl	8003e24 <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004554:	4b19      	ldr	r3, [pc, #100]	@ (80045bc <xTaskResumeAll+0xf4>)
 8004556:	681c      	ldr	r4, [r3, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 8004558:	b984      	cbnz	r4, 800457c <xTaskResumeAll+0xb4>
				if( xYieldPending != pdFALSE )
 800455a:	4b17      	ldr	r3, [pc, #92]	@ (80045b8 <xTaskResumeAll+0xf0>)
 800455c:	681c      	ldr	r4, [r3, #0]
 800455e:	b1d4      	cbz	r4, 8004596 <xTaskResumeAll+0xce>
					taskYIELD_IF_USING_PREEMPTION();
 8004560:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8004564:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004568:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800456c:	f3bf 8f4f 	dsb	sy
 8004570:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8004574:	2401      	movs	r4, #1
 8004576:	e00e      	b.n	8004596 <xTaskResumeAll+0xce>
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004578:	3c01      	subs	r4, #1
 800457a:	d007      	beq.n	800458c <xTaskResumeAll+0xc4>
							if( xTaskIncrementTick() != pdFALSE )
 800457c:	f7ff ff18 	bl	80043b0 <xTaskIncrementTick>
 8004580:	2800      	cmp	r0, #0
 8004582:	d0f9      	beq.n	8004578 <xTaskResumeAll+0xb0>
								xYieldPending = pdTRUE;
 8004584:	4b0c      	ldr	r3, [pc, #48]	@ (80045b8 <xTaskResumeAll+0xf0>)
 8004586:	2201      	movs	r2, #1
 8004588:	601a      	str	r2, [r3, #0]
 800458a:	e7f5      	b.n	8004578 <xTaskResumeAll+0xb0>
						xPendedTicks = 0;
 800458c:	4b0b      	ldr	r3, [pc, #44]	@ (80045bc <xTaskResumeAll+0xf4>)
 800458e:	2200      	movs	r2, #0
 8004590:	601a      	str	r2, [r3, #0]
 8004592:	e7e2      	b.n	800455a <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
 8004594:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8004596:	f000 fdef 	bl	8005178 <vPortExitCritical>
}
 800459a:	4620      	mov	r0, r4
 800459c:	bd38      	pop	{r3, r4, r5, pc}
 800459e:	bf00      	nop
 80045a0:	20000c44 	.word	0x20000c44
 80045a4:	20000c6c 	.word	0x20000c6c
 80045a8:	20000c9c 	.word	0x20000c9c
 80045ac:	20000c64 	.word	0x20000c64
 80045b0:	20000ce0 	.word	0x20000ce0
 80045b4:	20001140 	.word	0x20001140
 80045b8:	20000c58 	.word	0x20000c58
 80045bc:	20000c5c 	.word	0x20000c5c

080045c0 <vTaskDelay>:
	{
 80045c0:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80045c2:	b1a8      	cbz	r0, 80045f0 <vTaskDelay+0x30>
 80045c4:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 80045c6:	4b10      	ldr	r3, [pc, #64]	@ (8004608 <vTaskDelay+0x48>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	b143      	cbz	r3, 80045de <vTaskDelay+0x1e>
 80045cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045d0:	f383 8811 	msr	BASEPRI, r3
 80045d4:	f3bf 8f6f 	isb	sy
 80045d8:	f3bf 8f4f 	dsb	sy
 80045dc:	e7fe      	b.n	80045dc <vTaskDelay+0x1c>
			vTaskSuspendAll();
 80045de:	f7ff fecb 	bl	8004378 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80045e2:	2100      	movs	r1, #0
 80045e4:	4620      	mov	r0, r4
 80045e6:	f7ff fd7b 	bl	80040e0 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 80045ea:	f7ff ff6d 	bl	80044c8 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80045ee:	b948      	cbnz	r0, 8004604 <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
 80045f0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80045f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80045f8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80045fc:	f3bf 8f4f 	dsb	sy
 8004600:	f3bf 8f6f 	isb	sy
	}
 8004604:	bd10      	pop	{r4, pc}
 8004606:	bf00      	nop
 8004608:	20000c44 	.word	0x20000c44

0800460c <vTaskSwitchContext>:
{
 800460c:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800460e:	4b2a      	ldr	r3, [pc, #168]	@ (80046b8 <vTaskSwitchContext+0xac>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	b11b      	cbz	r3, 800461c <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8004614:	4b29      	ldr	r3, [pc, #164]	@ (80046bc <vTaskSwitchContext+0xb0>)
 8004616:	2201      	movs	r2, #1
 8004618:	601a      	str	r2, [r3, #0]
}
 800461a:	bd08      	pop	{r3, pc}
		xYieldPending = pdFALSE;
 800461c:	4b27      	ldr	r3, [pc, #156]	@ (80046bc <vTaskSwitchContext+0xb0>)
 800461e:	2200      	movs	r2, #0
 8004620:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8004622:	f7fc fcdf 	bl	8000fe4 <getRunTimeCounterValue>
 8004626:	4b26      	ldr	r3, [pc, #152]	@ (80046c0 <vTaskSwitchContext+0xb4>)
 8004628:	6018      	str	r0, [r3, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800462a:	4b26      	ldr	r3, [pc, #152]	@ (80046c4 <vTaskSwitchContext+0xb8>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4298      	cmp	r0, r3
 8004630:	d905      	bls.n	800463e <vTaskSwitchContext+0x32>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8004632:	4a25      	ldr	r2, [pc, #148]	@ (80046c8 <vTaskSwitchContext+0xbc>)
 8004634:	6811      	ldr	r1, [r2, #0]
 8004636:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8004638:	1ac3      	subs	r3, r0, r3
 800463a:	441a      	add	r2, r3
 800463c:	654a      	str	r2, [r1, #84]	@ 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 800463e:	4b21      	ldr	r3, [pc, #132]	@ (80046c4 <vTaskSwitchContext+0xb8>)
 8004640:	6018      	str	r0, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004642:	4b22      	ldr	r3, [pc, #136]	@ (80046cc <vTaskSwitchContext+0xc0>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800464a:	0092      	lsls	r2, r2, #2
 800464c:	4920      	ldr	r1, [pc, #128]	@ (80046d0 <vTaskSwitchContext+0xc4>)
 800464e:	588a      	ldr	r2, [r1, r2]
 8004650:	b95a      	cbnz	r2, 800466a <vTaskSwitchContext+0x5e>
 8004652:	b10b      	cbz	r3, 8004658 <vTaskSwitchContext+0x4c>
 8004654:	3b01      	subs	r3, #1
 8004656:	e7f6      	b.n	8004646 <vTaskSwitchContext+0x3a>
 8004658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800465c:	f383 8811 	msr	BASEPRI, r3
 8004660:	f3bf 8f6f 	isb	sy
 8004664:	f3bf 8f4f 	dsb	sy
 8004668:	e7fe      	b.n	8004668 <vTaskSwitchContext+0x5c>
 800466a:	4608      	mov	r0, r1
 800466c:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8004670:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8004674:	6851      	ldr	r1, [r2, #4]
 8004676:	6849      	ldr	r1, [r1, #4]
 8004678:	6051      	str	r1, [r2, #4]
 800467a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800467e:	0092      	lsls	r2, r2, #2
 8004680:	3208      	adds	r2, #8
 8004682:	4402      	add	r2, r0
 8004684:	4291      	cmp	r1, r2
 8004686:	d00f      	beq.n	80046a8 <vTaskSwitchContext+0x9c>
 8004688:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800468c:	4a10      	ldr	r2, [pc, #64]	@ (80046d0 <vTaskSwitchContext+0xc4>)
 800468e:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8004692:	6852      	ldr	r2, [r2, #4]
 8004694:	68d1      	ldr	r1, [r2, #12]
 8004696:	4a0c      	ldr	r2, [pc, #48]	@ (80046c8 <vTaskSwitchContext+0xbc>)
 8004698:	6011      	str	r1, [r2, #0]
 800469a:	490c      	ldr	r1, [pc, #48]	@ (80046cc <vTaskSwitchContext+0xc0>)
 800469c:	600b      	str	r3, [r1, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800469e:	6813      	ldr	r3, [r2, #0]
 80046a0:	3358      	adds	r3, #88	@ 0x58
 80046a2:	4a0c      	ldr	r2, [pc, #48]	@ (80046d4 <vTaskSwitchContext+0xc8>)
 80046a4:	6013      	str	r3, [r2, #0]
}
 80046a6:	e7b8      	b.n	800461a <vTaskSwitchContext+0xe>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046a8:	6848      	ldr	r0, [r1, #4]
 80046aa:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80046ae:	4a08      	ldr	r2, [pc, #32]	@ (80046d0 <vTaskSwitchContext+0xc4>)
 80046b0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80046b4:	6050      	str	r0, [r2, #4]
 80046b6:	e7e7      	b.n	8004688 <vTaskSwitchContext+0x7c>
 80046b8:	20000c44 	.word	0x20000c44
 80046bc:	20000c58 	.word	0x20000c58
 80046c0:	20000c3c 	.word	0x20000c3c
 80046c4:	20000c40 	.word	0x20000c40
 80046c8:	20001140 	.word	0x20001140
 80046cc:	20000c64 	.word	0x20000c64
 80046d0:	20000ce0 	.word	0x20000ce0
 80046d4:	2000001c 	.word	0x2000001c

080046d8 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 80046d8:	b158      	cbz	r0, 80046f2 <vTaskPlaceOnEventList+0x1a>
{
 80046da:	b510      	push	{r4, lr}
 80046dc:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80046de:	4a09      	ldr	r2, [pc, #36]	@ (8004704 <vTaskPlaceOnEventList+0x2c>)
 80046e0:	6811      	ldr	r1, [r2, #0]
 80046e2:	3118      	adds	r1, #24
 80046e4:	f7fe fead 	bl	8003442 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80046e8:	2101      	movs	r1, #1
 80046ea:	4620      	mov	r0, r4
 80046ec:	f7ff fcf8 	bl	80040e0 <prvAddCurrentTaskToDelayedList>
}
 80046f0:	bd10      	pop	{r4, pc}
 80046f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046f6:	f383 8811 	msr	BASEPRI, r3
 80046fa:	f3bf 8f6f 	isb	sy
 80046fe:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 8004702:	e7fe      	b.n	8004702 <vTaskPlaceOnEventList+0x2a>
 8004704:	20001140 	.word	0x20001140

08004708 <vTaskPlaceOnEventListRestricted>:
	{
 8004708:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 800470a:	b170      	cbz	r0, 800472a <vTaskPlaceOnEventListRestricted+0x22>
 800470c:	460d      	mov	r5, r1
 800470e:	4614      	mov	r4, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004710:	4a0a      	ldr	r2, [pc, #40]	@ (800473c <vTaskPlaceOnEventListRestricted+0x34>)
 8004712:	6811      	ldr	r1, [r2, #0]
 8004714:	3118      	adds	r1, #24
 8004716:	f7fe fe89 	bl	800342c <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 800471a:	b10c      	cbz	r4, 8004720 <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
 800471c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004720:	4621      	mov	r1, r4
 8004722:	4628      	mov	r0, r5
 8004724:	f7ff fcdc 	bl	80040e0 <prvAddCurrentTaskToDelayedList>
	}
 8004728:	bd38      	pop	{r3, r4, r5, pc}
 800472a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800472e:	f383 8811 	msr	BASEPRI, r3
 8004732:	f3bf 8f6f 	isb	sy
 8004736:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 800473a:	e7fe      	b.n	800473a <vTaskPlaceOnEventListRestricted+0x32>
 800473c:	20001140 	.word	0x20001140

08004740 <xTaskRemoveFromEventList>:
{
 8004740:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004742:	68c3      	ldr	r3, [r0, #12]
 8004744:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8004746:	b324      	cbz	r4, 8004792 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004748:	f104 0518 	add.w	r5, r4, #24
 800474c:	4628      	mov	r0, r5
 800474e:	f7fe fe91 	bl	8003474 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004752:	4b18      	ldr	r3, [pc, #96]	@ (80047b4 <xTaskRemoveFromEventList+0x74>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	bb2b      	cbnz	r3, 80047a4 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004758:	1d25      	adds	r5, r4, #4
 800475a:	4628      	mov	r0, r5
 800475c:	f7fe fe8a 	bl	8003474 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004760:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8004762:	4b15      	ldr	r3, [pc, #84]	@ (80047b8 <xTaskRemoveFromEventList+0x78>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4298      	cmp	r0, r3
 8004768:	d901      	bls.n	800476e <xTaskRemoveFromEventList+0x2e>
 800476a:	4b13      	ldr	r3, [pc, #76]	@ (80047b8 <xTaskRemoveFromEventList+0x78>)
 800476c:	6018      	str	r0, [r3, #0]
 800476e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004772:	4629      	mov	r1, r5
 8004774:	4b11      	ldr	r3, [pc, #68]	@ (80047bc <xTaskRemoveFromEventList+0x7c>)
 8004776:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800477a:	f7fe fe57 	bl	800342c <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800477e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004780:	4b0f      	ldr	r3, [pc, #60]	@ (80047c0 <xTaskRemoveFromEventList+0x80>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004786:	429a      	cmp	r2, r3
 8004788:	d911      	bls.n	80047ae <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
 800478a:	2001      	movs	r0, #1
 800478c:	4b0d      	ldr	r3, [pc, #52]	@ (80047c4 <xTaskRemoveFromEventList+0x84>)
 800478e:	6018      	str	r0, [r3, #0]
}
 8004790:	bd38      	pop	{r3, r4, r5, pc}
 8004792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004796:	f383 8811 	msr	BASEPRI, r3
 800479a:	f3bf 8f6f 	isb	sy
 800479e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 80047a2:	e7fe      	b.n	80047a2 <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80047a4:	4629      	mov	r1, r5
 80047a6:	4808      	ldr	r0, [pc, #32]	@ (80047c8 <xTaskRemoveFromEventList+0x88>)
 80047a8:	f7fe fe40 	bl	800342c <vListInsertEnd>
 80047ac:	e7e7      	b.n	800477e <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
 80047ae:	2000      	movs	r0, #0
	return xReturn;
 80047b0:	e7ee      	b.n	8004790 <xTaskRemoveFromEventList+0x50>
 80047b2:	bf00      	nop
 80047b4:	20000c44 	.word	0x20000c44
 80047b8:	20000c64 	.word	0x20000c64
 80047bc:	20000ce0 	.word	0x20000ce0
 80047c0:	20001140 	.word	0x20001140
 80047c4:	20000c58 	.word	0x20000c58
 80047c8:	20000c9c 	.word	0x20000c9c

080047cc <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80047cc:	4b03      	ldr	r3, [pc, #12]	@ (80047dc <vTaskInternalSetTimeOutState+0x10>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80047d2:	4b03      	ldr	r3, [pc, #12]	@ (80047e0 <vTaskInternalSetTimeOutState+0x14>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	6043      	str	r3, [r0, #4]
}
 80047d8:	4770      	bx	lr
 80047da:	bf00      	nop
 80047dc:	20000c54 	.word	0x20000c54
 80047e0:	20000c68 	.word	0x20000c68

080047e4 <xTaskCheckForTimeOut>:
{
 80047e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 80047e6:	b1c8      	cbz	r0, 800481c <xTaskCheckForTimeOut+0x38>
 80047e8:	460c      	mov	r4, r1
 80047ea:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 80047ec:	b1f9      	cbz	r1, 800482e <xTaskCheckForTimeOut+0x4a>
	taskENTER_CRITICAL();
 80047ee:	f000 fca1 	bl	8005134 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80047f2:	4b1b      	ldr	r3, [pc, #108]	@ (8004860 <xTaskCheckForTimeOut+0x7c>)
 80047f4:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80047f6:	686b      	ldr	r3, [r5, #4]
 80047f8:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
 80047fa:	6822      	ldr	r2, [r4, #0]
 80047fc:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8004800:	d026      	beq.n	8004850 <xTaskCheckForTimeOut+0x6c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004802:	4e18      	ldr	r6, [pc, #96]	@ (8004864 <xTaskCheckForTimeOut+0x80>)
 8004804:	6836      	ldr	r6, [r6, #0]
 8004806:	682f      	ldr	r7, [r5, #0]
 8004808:	42b7      	cmp	r7, r6
 800480a:	d001      	beq.n	8004810 <xTaskCheckForTimeOut+0x2c>
 800480c:	428b      	cmp	r3, r1
 800480e:	d924      	bls.n	800485a <xTaskCheckForTimeOut+0x76>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004810:	4282      	cmp	r2, r0
 8004812:	d815      	bhi.n	8004840 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
 8004814:	2300      	movs	r3, #0
 8004816:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8004818:	2401      	movs	r4, #1
 800481a:	e01a      	b.n	8004852 <xTaskCheckForTimeOut+0x6e>
 800481c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004820:	f383 8811 	msr	BASEPRI, r3
 8004824:	f3bf 8f6f 	isb	sy
 8004828:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 800482c:	e7fe      	b.n	800482c <xTaskCheckForTimeOut+0x48>
 800482e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004832:	f383 8811 	msr	BASEPRI, r3
 8004836:	f3bf 8f6f 	isb	sy
 800483a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 800483e:	e7fe      	b.n	800483e <xTaskCheckForTimeOut+0x5a>
			*pxTicksToWait -= xElapsedTime;
 8004840:	1a5b      	subs	r3, r3, r1
 8004842:	4413      	add	r3, r2
 8004844:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004846:	4628      	mov	r0, r5
 8004848:	f7ff ffc0 	bl	80047cc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800484c:	2400      	movs	r4, #0
 800484e:	e000      	b.n	8004852 <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
 8004850:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8004852:	f000 fc91 	bl	8005178 <vPortExitCritical>
}
 8004856:	4620      	mov	r0, r4
 8004858:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			xReturn = pdTRUE;
 800485a:	2401      	movs	r4, #1
 800485c:	e7f9      	b.n	8004852 <xTaskCheckForTimeOut+0x6e>
 800485e:	bf00      	nop
 8004860:	20000c68 	.word	0x20000c68
 8004864:	20000c54 	.word	0x20000c54

08004868 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8004868:	4b01      	ldr	r3, [pc, #4]	@ (8004870 <vTaskMissedYield+0x8>)
 800486a:	2201      	movs	r2, #1
 800486c:	601a      	str	r2, [r3, #0]
}
 800486e:	4770      	bx	lr
 8004870:	20000c58 	.word	0x20000c58

08004874 <vTaskGetInfo>:
	{
 8004874:	b570      	push	{r4, r5, r6, lr}
 8004876:	460c      	mov	r4, r1
 8004878:	4616      	mov	r6, r2
		pxTCB = prvGetTCBFromHandle( xTask );
 800487a:	4605      	mov	r5, r0
 800487c:	b1d0      	cbz	r0, 80048b4 <vTaskGetInfo+0x40>
		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 800487e:	6025      	str	r5, [r4, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 8004880:	f105 0234 	add.w	r2, r5, #52	@ 0x34
 8004884:	6062      	str	r2, [r4, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 8004886:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 8004888:	6122      	str	r2, [r4, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 800488a:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 800488c:	61e2      	str	r2, [r4, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 800488e:	6c6a      	ldr	r2, [r5, #68]	@ 0x44
 8004890:	60a2      	str	r2, [r4, #8]
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 8004892:	6cea      	ldr	r2, [r5, #76]	@ 0x4c
 8004894:	6162      	str	r2, [r4, #20]
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 8004896:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8004898:	61a2      	str	r2, [r4, #24]
		if( eState != eInvalid )
 800489a:	2b05      	cmp	r3, #5
 800489c:	d019      	beq.n	80048d2 <vTaskGetInfo+0x5e>
			if( pxTCB == pxCurrentTCB )
 800489e:	4a12      	ldr	r2, [pc, #72]	@ (80048e8 <vTaskGetInfo+0x74>)
 80048a0:	6812      	ldr	r2, [r2, #0]
 80048a2:	42aa      	cmp	r2, r5
 80048a4:	d009      	beq.n	80048ba <vTaskGetInfo+0x46>
				pxTaskStatus->eCurrentState = eState;
 80048a6:	7323      	strb	r3, [r4, #12]
					if( eState == eSuspended )
 80048a8:	2b03      	cmp	r3, #3
 80048aa:	d009      	beq.n	80048c0 <vTaskGetInfo+0x4c>
		if( xGetFreeStackSpace != pdFALSE )
 80048ac:	b9b6      	cbnz	r6, 80048dc <vTaskGetInfo+0x68>
			pxTaskStatus->usStackHighWaterMark = 0;
 80048ae:	2300      	movs	r3, #0
 80048b0:	8423      	strh	r3, [r4, #32]
	}
 80048b2:	bd70      	pop	{r4, r5, r6, pc}
		pxTCB = prvGetTCBFromHandle( xTask );
 80048b4:	4a0c      	ldr	r2, [pc, #48]	@ (80048e8 <vTaskGetInfo+0x74>)
 80048b6:	6815      	ldr	r5, [r2, #0]
 80048b8:	e7e1      	b.n	800487e <vTaskGetInfo+0xa>
				pxTaskStatus->eCurrentState = eRunning;
 80048ba:	2300      	movs	r3, #0
 80048bc:	7323      	strb	r3, [r4, #12]
 80048be:	e7f5      	b.n	80048ac <vTaskGetInfo+0x38>
						vTaskSuspendAll();
 80048c0:	f7ff fd5a 	bl	8004378 <vTaskSuspendAll>
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80048c4:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80048c6:	b10b      	cbz	r3, 80048cc <vTaskGetInfo+0x58>
								pxTaskStatus->eCurrentState = eBlocked;
 80048c8:	2302      	movs	r3, #2
 80048ca:	7323      	strb	r3, [r4, #12]
						( void ) xTaskResumeAll();
 80048cc:	f7ff fdfc 	bl	80044c8 <xTaskResumeAll>
 80048d0:	e7ec      	b.n	80048ac <vTaskGetInfo+0x38>
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 80048d2:	4628      	mov	r0, r5
 80048d4:	f7ff fcb0 	bl	8004238 <eTaskGetState>
 80048d8:	7320      	strb	r0, [r4, #12]
 80048da:	e7e7      	b.n	80048ac <vTaskGetInfo+0x38>
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 80048dc:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 80048de:	f7ff fa96 	bl	8003e0e <prvTaskCheckFreeStackSpace>
 80048e2:	8420      	strh	r0, [r4, #32]
 80048e4:	e7e5      	b.n	80048b2 <vTaskGetInfo+0x3e>
 80048e6:	bf00      	nop
 80048e8:	20001140 	.word	0x20001140

080048ec <prvListTasksWithinSingleList>:
	{
 80048ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 80048f0:	680c      	ldr	r4, [r1, #0]
 80048f2:	b33c      	cbz	r4, 8004944 <prvListTasksWithinSingleList+0x58>
 80048f4:	4607      	mov	r7, r0
 80048f6:	460d      	mov	r5, r1
 80048f8:	4690      	mov	r8, r2
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048fa:	684b      	ldr	r3, [r1, #4]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	604b      	str	r3, [r1, #4]
 8004900:	f101 0908 	add.w	r9, r1, #8
 8004904:	454b      	cmp	r3, r9
 8004906:	d004      	beq.n	8004912 <prvListTasksWithinSingleList+0x26>
 8004908:	686b      	ldr	r3, [r5, #4]
 800490a:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	UBaseType_t uxTask = 0;
 800490e:	2400      	movs	r4, #0
 8004910:	e010      	b.n	8004934 <prvListTasksWithinSingleList+0x48>
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	604b      	str	r3, [r1, #4]
 8004916:	e7f7      	b.n	8004908 <prvListTasksWithinSingleList+0x1c>
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004918:	686b      	ldr	r3, [r5, #4]
 800491a:	68de      	ldr	r6, [r3, #12]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 800491c:	eb04 01c4 	add.w	r1, r4, r4, lsl #3
 8004920:	4643      	mov	r3, r8
 8004922:	2201      	movs	r2, #1
 8004924:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 8004928:	4630      	mov	r0, r6
 800492a:	f7ff ffa3 	bl	8004874 <vTaskGetInfo>
				uxTask++;
 800492e:	3401      	adds	r4, #1
			} while( pxNextTCB != pxFirstTCB );
 8004930:	45b2      	cmp	sl, r6
 8004932:	d007      	beq.n	8004944 <prvListTasksWithinSingleList+0x58>
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004934:	686b      	ldr	r3, [r5, #4]
 8004936:	6859      	ldr	r1, [r3, #4]
 8004938:	6069      	str	r1, [r5, #4]
 800493a:	4589      	cmp	r9, r1
 800493c:	d1ec      	bne.n	8004918 <prvListTasksWithinSingleList+0x2c>
 800493e:	684b      	ldr	r3, [r1, #4]
 8004940:	606b      	str	r3, [r5, #4]
 8004942:	e7e9      	b.n	8004918 <prvListTasksWithinSingleList+0x2c>
	}
 8004944:	4620      	mov	r0, r4
 8004946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0800494c <uxTaskGetSystemState>:
	{
 800494c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800494e:	4607      	mov	r7, r0
 8004950:	460c      	mov	r4, r1
 8004952:	4616      	mov	r6, r2
		vTaskSuspendAll();
 8004954:	f7ff fd10 	bl	8004378 <vTaskSuspendAll>
			if( uxArraySize >= uxCurrentNumberOfTasks )
 8004958:	4b22      	ldr	r3, [pc, #136]	@ (80049e4 <uxTaskGetSystemState+0x98>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	42a3      	cmp	r3, r4
 800495e:	d83c      	bhi.n	80049da <uxTaskGetSystemState+0x8e>
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 8004960:	2438      	movs	r4, #56	@ 0x38
 8004962:	2500      	movs	r5, #0
					uxQueue--;
 8004964:	3c01      	subs	r4, #1
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 8004966:	eb05 00c5 	add.w	r0, r5, r5, lsl #3
 800496a:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 800496e:	2201      	movs	r2, #1
 8004970:	4b1d      	ldr	r3, [pc, #116]	@ (80049e8 <uxTaskGetSystemState+0x9c>)
 8004972:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8004976:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 800497a:	f7ff ffb7 	bl	80048ec <prvListTasksWithinSingleList>
 800497e:	4405      	add	r5, r0
				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004980:	2c00      	cmp	r4, #0
 8004982:	d1ef      	bne.n	8004964 <uxTaskGetSystemState+0x18>
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 8004984:	eb05 00c5 	add.w	r0, r5, r5, lsl #3
 8004988:	4b18      	ldr	r3, [pc, #96]	@ (80049ec <uxTaskGetSystemState+0xa0>)
 800498a:	6819      	ldr	r1, [r3, #0]
 800498c:	2202      	movs	r2, #2
 800498e:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8004992:	f7ff ffab 	bl	80048ec <prvListTasksWithinSingleList>
 8004996:	4405      	add	r5, r0
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 8004998:	eb05 00c5 	add.w	r0, r5, r5, lsl #3
 800499c:	4b14      	ldr	r3, [pc, #80]	@ (80049f0 <uxTaskGetSystemState+0xa4>)
 800499e:	6819      	ldr	r1, [r3, #0]
 80049a0:	2202      	movs	r2, #2
 80049a2:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 80049a6:	f7ff ffa1 	bl	80048ec <prvListTasksWithinSingleList>
 80049aa:	4405      	add	r5, r0
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 80049ac:	eb05 00c5 	add.w	r0, r5, r5, lsl #3
 80049b0:	2204      	movs	r2, #4
 80049b2:	4910      	ldr	r1, [pc, #64]	@ (80049f4 <uxTaskGetSystemState+0xa8>)
 80049b4:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 80049b8:	f7ff ff98 	bl	80048ec <prvListTasksWithinSingleList>
 80049bc:	182c      	adds	r4, r5, r0
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 80049be:	eb04 00c4 	add.w	r0, r4, r4, lsl #3
 80049c2:	2203      	movs	r2, #3
 80049c4:	490c      	ldr	r1, [pc, #48]	@ (80049f8 <uxTaskGetSystemState+0xac>)
 80049c6:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 80049ca:	f7ff ff8f 	bl	80048ec <prvListTasksWithinSingleList>
 80049ce:	4404      	add	r4, r0
					if( pulTotalRunTime != NULL )
 80049d0:	b126      	cbz	r6, 80049dc <uxTaskGetSystemState+0x90>
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80049d2:	f7fc fb07 	bl	8000fe4 <getRunTimeCounterValue>
 80049d6:	6030      	str	r0, [r6, #0]
 80049d8:	e000      	b.n	80049dc <uxTaskGetSystemState+0x90>
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 80049da:	2400      	movs	r4, #0
		( void ) xTaskResumeAll();
 80049dc:	f7ff fd74 	bl	80044c8 <xTaskResumeAll>
	}
 80049e0:	4620      	mov	r0, r4
 80049e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049e4:	20000c6c 	.word	0x20000c6c
 80049e8:	20000ce0 	.word	0x20000ce0
 80049ec:	20000cb4 	.word	0x20000cb4
 80049f0:	20000cb0 	.word	0x20000cb0
 80049f4:	20000c88 	.word	0x20000c88
 80049f8:	20000c70 	.word	0x20000c70

080049fc <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 80049fc:	4b01      	ldr	r3, [pc, #4]	@ (8004a04 <xTaskGetCurrentTaskHandle+0x8>)
 80049fe:	6818      	ldr	r0, [r3, #0]
	}
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	20001140 	.word	0x20001140

08004a08 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8004a08:	4b05      	ldr	r3, [pc, #20]	@ (8004a20 <xTaskGetSchedulerState+0x18>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	b133      	cbz	r3, 8004a1c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a0e:	4b05      	ldr	r3, [pc, #20]	@ (8004a24 <xTaskGetSchedulerState+0x1c>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	b10b      	cbz	r3, 8004a18 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
 8004a14:	2000      	movs	r0, #0
	}
 8004a16:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
 8004a18:	2002      	movs	r0, #2
 8004a1a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004a1c:	2001      	movs	r0, #1
 8004a1e:	4770      	bx	lr
 8004a20:	20000c60 	.word	0x20000c60
 8004a24:	20000c44 	.word	0x20000c44

08004a28 <xTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
 8004a28:	2800      	cmp	r0, #0
 8004a2a:	d03e      	beq.n	8004aaa <xTaskPriorityInherit+0x82>
	{
 8004a2c:	b538      	push	{r3, r4, r5, lr}
 8004a2e:	4604      	mov	r4, r0
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004a30:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8004a32:	4a20      	ldr	r2, [pc, #128]	@ (8004ab4 <xTaskPriorityInherit+0x8c>)
 8004a34:	6812      	ldr	r2, [r2, #0]
 8004a36:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d22e      	bcs.n	8004a9a <xTaskPriorityInherit+0x72>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004a3c:	6982      	ldr	r2, [r0, #24]
 8004a3e:	2a00      	cmp	r2, #0
 8004a40:	db05      	blt.n	8004a4e <xTaskPriorityInherit+0x26>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a42:	4a1c      	ldr	r2, [pc, #112]	@ (8004ab4 <xTaskPriorityInherit+0x8c>)
 8004a44:	6812      	ldr	r2, [r2, #0]
 8004a46:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004a48:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8004a4c:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8004a4e:	6961      	ldr	r1, [r4, #20]
 8004a50:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004a54:	4a18      	ldr	r2, [pc, #96]	@ (8004ab8 <xTaskPriorityInherit+0x90>)
 8004a56:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004a5a:	4299      	cmp	r1, r3
 8004a5c:	d005      	beq.n	8004a6a <xTaskPriorityInherit+0x42>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004a5e:	4b15      	ldr	r3, [pc, #84]	@ (8004ab4 <xTaskPriorityInherit+0x8c>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a64:	62e3      	str	r3, [r4, #44]	@ 0x2c
				xReturn = pdTRUE;
 8004a66:	2001      	movs	r0, #1
	}
 8004a68:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004a6a:	1d25      	adds	r5, r4, #4
 8004a6c:	4628      	mov	r0, r5
 8004a6e:	f7fe fd01 	bl	8003474 <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004a72:	4b10      	ldr	r3, [pc, #64]	@ (8004ab4 <xTaskPriorityInherit+0x8c>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8004a78:	62e0      	str	r0, [r4, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8004a7a:	4b10      	ldr	r3, [pc, #64]	@ (8004abc <xTaskPriorityInherit+0x94>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4298      	cmp	r0, r3
 8004a80:	d901      	bls.n	8004a86 <xTaskPriorityInherit+0x5e>
 8004a82:	4b0e      	ldr	r3, [pc, #56]	@ (8004abc <xTaskPriorityInherit+0x94>)
 8004a84:	6018      	str	r0, [r3, #0]
 8004a86:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004a8a:	4629      	mov	r1, r5
 8004a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8004ab8 <xTaskPriorityInherit+0x90>)
 8004a8e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8004a92:	f7fe fccb 	bl	800342c <vListInsertEnd>
				xReturn = pdTRUE;
 8004a96:	2001      	movs	r0, #1
 8004a98:	e7e6      	b.n	8004a68 <xTaskPriorityInherit+0x40>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004a9a:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8004a9c:	4b05      	ldr	r3, [pc, #20]	@ (8004ab4 <xTaskPriorityInherit+0x8c>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d303      	bcc.n	8004aae <xTaskPriorityInherit+0x86>
	BaseType_t xReturn = pdFALSE;
 8004aa6:	2000      	movs	r0, #0
 8004aa8:	e7de      	b.n	8004a68 <xTaskPriorityInherit+0x40>
 8004aaa:	2000      	movs	r0, #0
	}
 8004aac:	4770      	bx	lr
					xReturn = pdTRUE;
 8004aae:	2001      	movs	r0, #1
		return xReturn;
 8004ab0:	e7da      	b.n	8004a68 <xTaskPriorityInherit+0x40>
 8004ab2:	bf00      	nop
 8004ab4:	20001140 	.word	0x20001140
 8004ab8:	20000ce0 	.word	0x20000ce0
 8004abc:	20000c64 	.word	0x20000c64

08004ac0 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8004ac0:	2800      	cmp	r0, #0
 8004ac2:	d03b      	beq.n	8004b3c <xTaskPriorityDisinherit+0x7c>
	{
 8004ac4:	b538      	push	{r3, r4, r5, lr}
 8004ac6:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 8004ac8:	4b1e      	ldr	r3, [pc, #120]	@ (8004b44 <xTaskPriorityDisinherit+0x84>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4283      	cmp	r3, r0
 8004ace:	d008      	beq.n	8004ae2 <xTaskPriorityDisinherit+0x22>
 8004ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ad4:	f383 8811 	msr	BASEPRI, r3
 8004ad8:	f3bf 8f6f 	isb	sy
 8004adc:	f3bf 8f4f 	dsb	sy
 8004ae0:	e7fe      	b.n	8004ae0 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 8004ae2:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8004ae4:	b943      	cbnz	r3, 8004af8 <xTaskPriorityDisinherit+0x38>
 8004ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aea:	f383 8811 	msr	BASEPRI, r3
 8004aee:	f3bf 8f6f 	isb	sy
 8004af2:	f3bf 8f4f 	dsb	sy
 8004af6:	e7fe      	b.n	8004af6 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 8004af8:	3b01      	subs	r3, #1
 8004afa:	6503      	str	r3, [r0, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004afc:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8004afe:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8004b00:	4291      	cmp	r1, r2
 8004b02:	d01d      	beq.n	8004b40 <xTaskPriorityDisinherit+0x80>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004b04:	b10b      	cbz	r3, 8004b0a <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 8004b06:	2000      	movs	r0, #0
	}
 8004b08:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004b0a:	1d05      	adds	r5, r0, #4
 8004b0c:	4628      	mov	r0, r5
 8004b0e:	f7fe fcb1 	bl	8003474 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004b12:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8004b14:	62e0      	str	r0, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b16:	f1c0 0338 	rsb	r3, r0, #56	@ 0x38
 8004b1a:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8004b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8004b48 <xTaskPriorityDisinherit+0x88>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4298      	cmp	r0, r3
 8004b22:	d901      	bls.n	8004b28 <xTaskPriorityDisinherit+0x68>
 8004b24:	4b08      	ldr	r3, [pc, #32]	@ (8004b48 <xTaskPriorityDisinherit+0x88>)
 8004b26:	6018      	str	r0, [r3, #0]
 8004b28:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004b2c:	4629      	mov	r1, r5
 8004b2e:	4b07      	ldr	r3, [pc, #28]	@ (8004b4c <xTaskPriorityDisinherit+0x8c>)
 8004b30:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8004b34:	f7fe fc7a 	bl	800342c <vListInsertEnd>
					xReturn = pdTRUE;
 8004b38:	2001      	movs	r0, #1
 8004b3a:	e7e5      	b.n	8004b08 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
 8004b3c:	2000      	movs	r0, #0
	}
 8004b3e:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 8004b40:	2000      	movs	r0, #0
 8004b42:	e7e1      	b.n	8004b08 <xTaskPriorityDisinherit+0x48>
 8004b44:	20001140 	.word	0x20001140
 8004b48:	20000c64 	.word	0x20000c64
 8004b4c:	20000ce0 	.word	0x20000ce0

08004b50 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 8004b50:	2800      	cmp	r0, #0
 8004b52:	d046      	beq.n	8004be2 <vTaskPriorityDisinheritAfterTimeout+0x92>
	{
 8004b54:	b538      	push	{r3, r4, r5, lr}
 8004b56:	4604      	mov	r4, r0
			configASSERT( pxTCB->uxMutexesHeld );
 8004b58:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8004b5a:	b943      	cbnz	r3, 8004b6e <vTaskPriorityDisinheritAfterTimeout+0x1e>
 8004b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b60:	f383 8811 	msr	BASEPRI, r3
 8004b64:	f3bf 8f6f 	isb	sy
 8004b68:	f3bf 8f4f 	dsb	sy
 8004b6c:	e7fe      	b.n	8004b6c <vTaskPriorityDisinheritAfterTimeout+0x1c>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004b6e:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8004b70:	428a      	cmp	r2, r1
 8004b72:	d200      	bcs.n	8004b76 <vTaskPriorityDisinheritAfterTimeout+0x26>
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004b74:	460a      	mov	r2, r1
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004b76:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004b78:	4291      	cmp	r1, r2
 8004b7a:	d001      	beq.n	8004b80 <vTaskPriorityDisinheritAfterTimeout+0x30>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d000      	beq.n	8004b82 <vTaskPriorityDisinheritAfterTimeout+0x32>
	}
 8004b80:	bd38      	pop	{r3, r4, r5, pc}
					configASSERT( pxTCB != pxCurrentTCB );
 8004b82:	4b18      	ldr	r3, [pc, #96]	@ (8004be4 <vTaskPriorityDisinheritAfterTimeout+0x94>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	42a3      	cmp	r3, r4
 8004b88:	d022      	beq.n	8004bd0 <vTaskPriorityDisinheritAfterTimeout+0x80>
					pxTCB->uxPriority = uxPriorityToUse;
 8004b8a:	62e2      	str	r2, [r4, #44]	@ 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004b8c:	69a3      	ldr	r3, [r4, #24]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	db02      	blt.n	8004b98 <vTaskPriorityDisinheritAfterTimeout+0x48>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b92:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8004b96:	61a2      	str	r2, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004b98:	6962      	ldr	r2, [r4, #20]
 8004b9a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8004b9e:	4b12      	ldr	r3, [pc, #72]	@ (8004be8 <vTaskPriorityDisinheritAfterTimeout+0x98>)
 8004ba0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8004ba4:	429a      	cmp	r2, r3
 8004ba6:	d1eb      	bne.n	8004b80 <vTaskPriorityDisinheritAfterTimeout+0x30>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004ba8:	1d25      	adds	r5, r4, #4
 8004baa:	4628      	mov	r0, r5
 8004bac:	f7fe fc62 	bl	8003474 <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 8004bb0:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8004bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8004bec <vTaskPriorityDisinheritAfterTimeout+0x9c>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4298      	cmp	r0, r3
 8004bb8:	d901      	bls.n	8004bbe <vTaskPriorityDisinheritAfterTimeout+0x6e>
 8004bba:	4b0c      	ldr	r3, [pc, #48]	@ (8004bec <vTaskPriorityDisinheritAfterTimeout+0x9c>)
 8004bbc:	6018      	str	r0, [r3, #0]
 8004bbe:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004bc2:	4629      	mov	r1, r5
 8004bc4:	4b08      	ldr	r3, [pc, #32]	@ (8004be8 <vTaskPriorityDisinheritAfterTimeout+0x98>)
 8004bc6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8004bca:	f7fe fc2f 	bl	800342c <vListInsertEnd>
	}
 8004bce:	e7d7      	b.n	8004b80 <vTaskPriorityDisinheritAfterTimeout+0x30>
 8004bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bd4:	f383 8811 	msr	BASEPRI, r3
 8004bd8:	f3bf 8f6f 	isb	sy
 8004bdc:	f3bf 8f4f 	dsb	sy
					configASSERT( pxTCB != pxCurrentTCB );
 8004be0:	e7fe      	b.n	8004be0 <vTaskPriorityDisinheritAfterTimeout+0x90>
 8004be2:	4770      	bx	lr
 8004be4:	20001140 	.word	0x20001140
 8004be8:	20000ce0 	.word	0x20000ce0
 8004bec:	20000c64 	.word	0x20000c64

08004bf0 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8004bf0:	4b05      	ldr	r3, [pc, #20]	@ (8004c08 <pvTaskIncrementMutexHeldCount+0x18>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	b123      	cbz	r3, 8004c00 <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
 8004bf6:	4b04      	ldr	r3, [pc, #16]	@ (8004c08 <pvTaskIncrementMutexHeldCount+0x18>)
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	6513      	str	r3, [r2, #80]	@ 0x50
		return pxCurrentTCB;
 8004c00:	4b01      	ldr	r3, [pc, #4]	@ (8004c08 <pvTaskIncrementMutexHeldCount+0x18>)
 8004c02:	6818      	ldr	r0, [r3, #0]
	}
 8004c04:	4770      	bx	lr
 8004c06:	bf00      	nop
 8004c08:	20001140 	.word	0x20001140

08004c0c <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004c0c:	4b06      	ldr	r3, [pc, #24]	@ (8004c28 <prvGetNextExpireTime+0x1c>)
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	6813      	ldr	r3, [r2, #0]
 8004c12:	b92b      	cbnz	r3, 8004c20 <prvGetNextExpireTime+0x14>
 8004c14:	2301      	movs	r3, #1
 8004c16:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004c18:	b923      	cbnz	r3, 8004c24 <prvGetNextExpireTime+0x18>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004c1a:	68d3      	ldr	r3, [r2, #12]
 8004c1c:	6818      	ldr	r0, [r3, #0]
 8004c1e:	4770      	bx	lr
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004c20:	2300      	movs	r3, #0
 8004c22:	e7f8      	b.n	8004c16 <prvGetNextExpireTime+0xa>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004c24:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 8004c26:	4770      	bx	lr
 8004c28:	20001244 	.word	0x20001244

08004c2c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004c2c:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004c2e:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004c30:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004c32:	4291      	cmp	r1, r2
 8004c34:	d80c      	bhi.n	8004c50 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c36:	1ad2      	subs	r2, r2, r3
 8004c38:	6983      	ldr	r3, [r0, #24]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d301      	bcc.n	8004c42 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004c3e:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 8004c40:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004c42:	1d01      	adds	r1, r0, #4
 8004c44:	4b09      	ldr	r3, [pc, #36]	@ (8004c6c <prvInsertTimerInActiveList+0x40>)
 8004c46:	6818      	ldr	r0, [r3, #0]
 8004c48:	f7fe fbfb 	bl	8003442 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8004c4c:	2000      	movs	r0, #0
 8004c4e:	e7f7      	b.n	8004c40 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d201      	bcs.n	8004c58 <prvInsertTimerInActiveList+0x2c>
 8004c54:	4299      	cmp	r1, r3
 8004c56:	d206      	bcs.n	8004c66 <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004c58:	1d01      	adds	r1, r0, #4
 8004c5a:	4b05      	ldr	r3, [pc, #20]	@ (8004c70 <prvInsertTimerInActiveList+0x44>)
 8004c5c:	6818      	ldr	r0, [r3, #0]
 8004c5e:	f7fe fbf0 	bl	8003442 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8004c62:	2000      	movs	r0, #0
 8004c64:	e7ec      	b.n	8004c40 <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
 8004c66:	2001      	movs	r0, #1
	return xProcessTimerNow;
 8004c68:	e7ea      	b.n	8004c40 <prvInsertTimerInActiveList+0x14>
 8004c6a:	bf00      	nop
 8004c6c:	20001240 	.word	0x20001240
 8004c70:	20001244 	.word	0x20001244

08004c74 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004c74:	b530      	push	{r4, r5, lr}
 8004c76:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004c78:	f000 fa5c 	bl	8005134 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004c7c:	4b11      	ldr	r3, [pc, #68]	@ (8004cc4 <prvCheckForValidListAndQueue+0x50>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	b11b      	cbz	r3, 8004c8a <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004c82:	f000 fa79 	bl	8005178 <vPortExitCritical>
}
 8004c86:	b003      	add	sp, #12
 8004c88:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 8004c8a:	4d0f      	ldr	r5, [pc, #60]	@ (8004cc8 <prvCheckForValidListAndQueue+0x54>)
 8004c8c:	4628      	mov	r0, r5
 8004c8e:	f7fe fbbf 	bl	8003410 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004c92:	4c0e      	ldr	r4, [pc, #56]	@ (8004ccc <prvCheckForValidListAndQueue+0x58>)
 8004c94:	4620      	mov	r0, r4
 8004c96:	f7fe fbbb 	bl	8003410 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8004cd0 <prvCheckForValidListAndQueue+0x5c>)
 8004c9c:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8004cd4 <prvCheckForValidListAndQueue+0x60>)
 8004ca0:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	9300      	str	r3, [sp, #0]
 8004ca6:	4b0c      	ldr	r3, [pc, #48]	@ (8004cd8 <prvCheckForValidListAndQueue+0x64>)
 8004ca8:	4a0c      	ldr	r2, [pc, #48]	@ (8004cdc <prvCheckForValidListAndQueue+0x68>)
 8004caa:	2110      	movs	r1, #16
 8004cac:	200a      	movs	r0, #10
 8004cae:	f7fe fcef 	bl	8003690 <xQueueGenericCreateStatic>
 8004cb2:	4b04      	ldr	r3, [pc, #16]	@ (8004cc4 <prvCheckForValidListAndQueue+0x50>)
 8004cb4:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 8004cb6:	2800      	cmp	r0, #0
 8004cb8:	d0e3      	beq.n	8004c82 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004cba:	4909      	ldr	r1, [pc, #36]	@ (8004ce0 <prvCheckForValidListAndQueue+0x6c>)
 8004cbc:	f7ff f86a 	bl	8003d94 <vQueueAddToRegistry>
 8004cc0:	e7df      	b.n	8004c82 <prvCheckForValidListAndQueue+0xe>
 8004cc2:	bf00      	nop
 8004cc4:	2000123c 	.word	0x2000123c
 8004cc8:	2000125c 	.word	0x2000125c
 8004ccc:	20001248 	.word	0x20001248
 8004cd0:	20001244 	.word	0x20001244
 8004cd4:	20001240 	.word	0x20001240
 8004cd8:	20001144 	.word	0x20001144
 8004cdc:	20001194 	.word	0x20001194
 8004ce0:	080082a8 	.word	0x080082a8

08004ce4 <xTimerCreateTimerTask>:
{
 8004ce4:	b510      	push	{r4, lr}
 8004ce6:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8004ce8:	f7ff ffc4 	bl	8004c74 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8004cec:	4b12      	ldr	r3, [pc, #72]	@ (8004d38 <xTimerCreateTimerTask+0x54>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	b1cb      	cbz	r3, 8004d26 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004cf2:	2400      	movs	r4, #0
 8004cf4:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004cf6:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004cf8:	aa07      	add	r2, sp, #28
 8004cfa:	a906      	add	r1, sp, #24
 8004cfc:	a805      	add	r0, sp, #20
 8004cfe:	f7fe fb7b 	bl	80033f8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004d02:	9b05      	ldr	r3, [sp, #20]
 8004d04:	9302      	str	r3, [sp, #8]
 8004d06:	9b06      	ldr	r3, [sp, #24]
 8004d08:	9301      	str	r3, [sp, #4]
 8004d0a:	2302      	movs	r3, #2
 8004d0c:	9300      	str	r3, [sp, #0]
 8004d0e:	4623      	mov	r3, r4
 8004d10:	9a07      	ldr	r2, [sp, #28]
 8004d12:	490a      	ldr	r1, [pc, #40]	@ (8004d3c <xTimerCreateTimerTask+0x58>)
 8004d14:	480a      	ldr	r0, [pc, #40]	@ (8004d40 <xTimerCreateTimerTask+0x5c>)
 8004d16:	f7ff fa21 	bl	800415c <xTaskCreateStatic>
 8004d1a:	4b0a      	ldr	r3, [pc, #40]	@ (8004d44 <xTimerCreateTimerTask+0x60>)
 8004d1c:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8004d1e:	b110      	cbz	r0, 8004d26 <xTimerCreateTimerTask+0x42>
}
 8004d20:	2001      	movs	r0, #1
 8004d22:	b008      	add	sp, #32
 8004d24:	bd10      	pop	{r4, pc}
 8004d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d2a:	f383 8811 	msr	BASEPRI, r3
 8004d2e:	f3bf 8f6f 	isb	sy
 8004d32:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 8004d36:	e7fe      	b.n	8004d36 <xTimerCreateTimerTask+0x52>
 8004d38:	2000123c 	.word	0x2000123c
 8004d3c:	080082b0 	.word	0x080082b0
 8004d40:	08005049 	.word	0x08005049
 8004d44:	20001238 	.word	0x20001238

08004d48 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8004d48:	b1b8      	cbz	r0, 8004d7a <xTimerGenericCommand+0x32>
 8004d4a:	469c      	mov	ip, r3
 8004d4c:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
 8004d4e:	4818      	ldr	r0, [pc, #96]	@ (8004db0 <xTimerGenericCommand+0x68>)
 8004d50:	6800      	ldr	r0, [r0, #0]
 8004d52:	b358      	cbz	r0, 8004dac <xTimerGenericCommand+0x64>
{
 8004d54:	b500      	push	{lr}
 8004d56:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 8004d58:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004d5a:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004d5c:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004d5e:	2905      	cmp	r1, #5
 8004d60:	dc1c      	bgt.n	8004d9c <xTimerGenericCommand+0x54>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004d62:	f7ff fe51 	bl	8004a08 <xTaskGetSchedulerState>
 8004d66:	2802      	cmp	r0, #2
 8004d68:	d010      	beq.n	8004d8c <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	461a      	mov	r2, r3
 8004d6e:	4669      	mov	r1, sp
 8004d70:	480f      	ldr	r0, [pc, #60]	@ (8004db0 <xTimerGenericCommand+0x68>)
 8004d72:	6800      	ldr	r0, [r0, #0]
 8004d74:	f7fe fcfa 	bl	800376c <xQueueGenericSend>
 8004d78:	e015      	b.n	8004da6 <xTimerGenericCommand+0x5e>
 8004d7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d7e:	f383 8811 	msr	BASEPRI, r3
 8004d82:	f3bf 8f6f 	isb	sy
 8004d86:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 8004d8a:	e7fe      	b.n	8004d8a <xTimerGenericCommand+0x42>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	9a06      	ldr	r2, [sp, #24]
 8004d90:	4669      	mov	r1, sp
 8004d92:	4807      	ldr	r0, [pc, #28]	@ (8004db0 <xTimerGenericCommand+0x68>)
 8004d94:	6800      	ldr	r0, [r0, #0]
 8004d96:	f7fe fce9 	bl	800376c <xQueueGenericSend>
 8004d9a:	e004      	b.n	8004da6 <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	4662      	mov	r2, ip
 8004da0:	4669      	mov	r1, sp
 8004da2:	f7fe fded 	bl	8003980 <xQueueGenericSendFromISR>
}
 8004da6:	b005      	add	sp, #20
 8004da8:	f85d fb04 	ldr.w	pc, [sp], #4
BaseType_t xReturn = pdFAIL;
 8004dac:	2000      	movs	r0, #0
}
 8004dae:	4770      	bx	lr
 8004db0:	2000123c 	.word	0x2000123c

08004db4 <prvSwitchTimerLists>:
{
 8004db4:	b570      	push	{r4, r5, r6, lr}
 8004db6:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004db8:	4b1b      	ldr	r3, [pc, #108]	@ (8004e28 <prvSwitchTimerLists+0x74>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	b362      	cbz	r2, 8004e1a <prvSwitchTimerLists+0x66>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004dc0:	68db      	ldr	r3, [r3, #12]
 8004dc2:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004dc4:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004dc6:	1d25      	adds	r5, r4, #4
 8004dc8:	4628      	mov	r0, r5
 8004dca:	f7fe fb53 	bl	8003474 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004dce:	6a23      	ldr	r3, [r4, #32]
 8004dd0:	4620      	mov	r0, r4
 8004dd2:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004dd4:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8004dd8:	f013 0f04 	tst.w	r3, #4
 8004ddc:	d0ec      	beq.n	8004db8 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004dde:	69a3      	ldr	r3, [r4, #24]
 8004de0:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 8004de2:	429e      	cmp	r6, r3
 8004de4:	d207      	bcs.n	8004df6 <prvSwitchTimerLists+0x42>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004de6:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004de8:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004dea:	4629      	mov	r1, r5
 8004dec:	4b0e      	ldr	r3, [pc, #56]	@ (8004e28 <prvSwitchTimerLists+0x74>)
 8004dee:	6818      	ldr	r0, [r3, #0]
 8004df0:	f7fe fb27 	bl	8003442 <vListInsert>
 8004df4:	e7e0      	b.n	8004db8 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004df6:	2100      	movs	r1, #0
 8004df8:	9100      	str	r1, [sp, #0]
 8004dfa:	460b      	mov	r3, r1
 8004dfc:	4632      	mov	r2, r6
 8004dfe:	4620      	mov	r0, r4
 8004e00:	f7ff ffa2 	bl	8004d48 <xTimerGenericCommand>
				configASSERT( xResult );
 8004e04:	2800      	cmp	r0, #0
 8004e06:	d1d7      	bne.n	8004db8 <prvSwitchTimerLists+0x4>
 8004e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e0c:	f383 8811 	msr	BASEPRI, r3
 8004e10:	f3bf 8f6f 	isb	sy
 8004e14:	f3bf 8f4f 	dsb	sy
 8004e18:	e7fe      	b.n	8004e18 <prvSwitchTimerLists+0x64>
	pxCurrentTimerList = pxOverflowTimerList;
 8004e1a:	4a04      	ldr	r2, [pc, #16]	@ (8004e2c <prvSwitchTimerLists+0x78>)
 8004e1c:	6810      	ldr	r0, [r2, #0]
 8004e1e:	4902      	ldr	r1, [pc, #8]	@ (8004e28 <prvSwitchTimerLists+0x74>)
 8004e20:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 8004e22:	6013      	str	r3, [r2, #0]
}
 8004e24:	b002      	add	sp, #8
 8004e26:	bd70      	pop	{r4, r5, r6, pc}
 8004e28:	20001244 	.word	0x20001244
 8004e2c:	20001240 	.word	0x20001240

08004e30 <prvSampleTimeNow>:
{
 8004e30:	b538      	push	{r3, r4, r5, lr}
 8004e32:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 8004e34:	f7ff faa8 	bl	8004388 <xTaskGetTickCount>
 8004e38:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 8004e3a:	4b07      	ldr	r3, [pc, #28]	@ (8004e58 <prvSampleTimeNow+0x28>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4283      	cmp	r3, r0
 8004e40:	d805      	bhi.n	8004e4e <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 8004e42:	2300      	movs	r3, #0
 8004e44:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 8004e46:	4b04      	ldr	r3, [pc, #16]	@ (8004e58 <prvSampleTimeNow+0x28>)
 8004e48:	601c      	str	r4, [r3, #0]
}
 8004e4a:	4620      	mov	r0, r4
 8004e4c:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 8004e4e:	f7ff ffb1 	bl	8004db4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004e52:	2301      	movs	r3, #1
 8004e54:	602b      	str	r3, [r5, #0]
 8004e56:	e7f6      	b.n	8004e46 <prvSampleTimeNow+0x16>
 8004e58:	20001234 	.word	0x20001234

08004e5c <prvProcessExpiredTimer>:
{
 8004e5c:	b570      	push	{r4, r5, r6, lr}
 8004e5e:	b082      	sub	sp, #8
 8004e60:	4606      	mov	r6, r0
 8004e62:	460d      	mov	r5, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e64:	4917      	ldr	r1, [pc, #92]	@ (8004ec4 <prvProcessExpiredTimer+0x68>)
 8004e66:	6809      	ldr	r1, [r1, #0]
 8004e68:	68c9      	ldr	r1, [r1, #12]
 8004e6a:	68cc      	ldr	r4, [r1, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004e6c:	1d20      	adds	r0, r4, #4
 8004e6e:	f7fe fb01 	bl	8003474 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004e72:	f894 c028 	ldrb.w	ip, [r4, #40]	@ 0x28
 8004e76:	f01c 0f04 	tst.w	ip, #4
 8004e7a:	d108      	bne.n	8004e8e <prvProcessExpiredTimer+0x32>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004e7c:	f02c 0c01 	bic.w	ip, ip, #1
 8004e80:	f884 c028 	strb.w	ip, [r4, #40]	@ 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004e84:	6a23      	ldr	r3, [r4, #32]
 8004e86:	4620      	mov	r0, r4
 8004e88:	4798      	blx	r3
}
 8004e8a:	b002      	add	sp, #8
 8004e8c:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004e8e:	69a1      	ldr	r1, [r4, #24]
 8004e90:	4633      	mov	r3, r6
 8004e92:	462a      	mov	r2, r5
 8004e94:	4431      	add	r1, r6
 8004e96:	4620      	mov	r0, r4
 8004e98:	f7ff fec8 	bl	8004c2c <prvInsertTimerInActiveList>
 8004e9c:	2800      	cmp	r0, #0
 8004e9e:	d0f1      	beq.n	8004e84 <prvProcessExpiredTimer+0x28>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004ea0:	2100      	movs	r1, #0
 8004ea2:	9100      	str	r1, [sp, #0]
 8004ea4:	460b      	mov	r3, r1
 8004ea6:	4632      	mov	r2, r6
 8004ea8:	4620      	mov	r0, r4
 8004eaa:	f7ff ff4d 	bl	8004d48 <xTimerGenericCommand>
			configASSERT( xResult );
 8004eae:	2800      	cmp	r0, #0
 8004eb0:	d1e8      	bne.n	8004e84 <prvProcessExpiredTimer+0x28>
 8004eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eb6:	f383 8811 	msr	BASEPRI, r3
 8004eba:	f3bf 8f6f 	isb	sy
 8004ebe:	f3bf 8f4f 	dsb	sy
 8004ec2:	e7fe      	b.n	8004ec2 <prvProcessExpiredTimer+0x66>
 8004ec4:	20001244 	.word	0x20001244

08004ec8 <prvProcessTimerOrBlockTask>:
{
 8004ec8:	b570      	push	{r4, r5, r6, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	4606      	mov	r6, r0
 8004ece:	460c      	mov	r4, r1
	vTaskSuspendAll();
 8004ed0:	f7ff fa52 	bl	8004378 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004ed4:	a801      	add	r0, sp, #4
 8004ed6:	f7ff ffab 	bl	8004e30 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8004eda:	9b01      	ldr	r3, [sp, #4]
 8004edc:	bb33      	cbnz	r3, 8004f2c <prvProcessTimerOrBlockTask+0x64>
 8004ede:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004ee0:	b9e4      	cbnz	r4, 8004f1c <prvProcessTimerOrBlockTask+0x54>
 8004ee2:	42b0      	cmp	r0, r6
 8004ee4:	d213      	bcs.n	8004f0e <prvProcessTimerOrBlockTask+0x46>
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004ee6:	4622      	mov	r2, r4
 8004ee8:	1b71      	subs	r1, r6, r5
 8004eea:	4b12      	ldr	r3, [pc, #72]	@ (8004f34 <prvProcessTimerOrBlockTask+0x6c>)
 8004eec:	6818      	ldr	r0, [r3, #0]
 8004eee:	f7fe ff65 	bl	8003dbc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004ef2:	f7ff fae9 	bl	80044c8 <xTaskResumeAll>
 8004ef6:	b9d8      	cbnz	r0, 8004f30 <prvProcessTimerOrBlockTask+0x68>
					portYIELD_WITHIN_API();
 8004ef8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8004efc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f00:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8004f04:	f3bf 8f4f 	dsb	sy
 8004f08:	f3bf 8f6f 	isb	sy
 8004f0c:	e010      	b.n	8004f30 <prvProcessTimerOrBlockTask+0x68>
				( void ) xTaskResumeAll();
 8004f0e:	f7ff fadb 	bl	80044c8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004f12:	4629      	mov	r1, r5
 8004f14:	4630      	mov	r0, r6
 8004f16:	f7ff ffa1 	bl	8004e5c <prvProcessExpiredTimer>
 8004f1a:	e009      	b.n	8004f30 <prvProcessTimerOrBlockTask+0x68>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004f1c:	4a06      	ldr	r2, [pc, #24]	@ (8004f38 <prvProcessTimerOrBlockTask+0x70>)
 8004f1e:	6812      	ldr	r2, [r2, #0]
 8004f20:	6812      	ldr	r2, [r2, #0]
 8004f22:	b90a      	cbnz	r2, 8004f28 <prvProcessTimerOrBlockTask+0x60>
 8004f24:	2401      	movs	r4, #1
 8004f26:	e7de      	b.n	8004ee6 <prvProcessTimerOrBlockTask+0x1e>
 8004f28:	461c      	mov	r4, r3
 8004f2a:	e7dc      	b.n	8004ee6 <prvProcessTimerOrBlockTask+0x1e>
			( void ) xTaskResumeAll();
 8004f2c:	f7ff facc 	bl	80044c8 <xTaskResumeAll>
}
 8004f30:	b002      	add	sp, #8
 8004f32:	bd70      	pop	{r4, r5, r6, pc}
 8004f34:	2000123c 	.word	0x2000123c
 8004f38:	20001240 	.word	0x20001240

08004f3c <prvProcessReceivedCommands>:
{
 8004f3c:	b510      	push	{r4, lr}
 8004f3e:	b088      	sub	sp, #32
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004f40:	e002      	b.n	8004f48 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004f42:	9b04      	ldr	r3, [sp, #16]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	da0f      	bge.n	8004f68 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004f48:	2200      	movs	r2, #0
 8004f4a:	a904      	add	r1, sp, #16
 8004f4c:	4b3d      	ldr	r3, [pc, #244]	@ (8005044 <prvProcessReceivedCommands+0x108>)
 8004f4e:	6818      	ldr	r0, [r3, #0]
 8004f50:	f7fe fd7d 	bl	8003a4e <xQueueReceive>
 8004f54:	2800      	cmp	r0, #0
 8004f56:	d073      	beq.n	8005040 <prvProcessReceivedCommands+0x104>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004f58:	9b04      	ldr	r3, [sp, #16]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	daf1      	bge.n	8004f42 <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004f5e:	9907      	ldr	r1, [sp, #28]
 8004f60:	9806      	ldr	r0, [sp, #24]
 8004f62:	9b05      	ldr	r3, [sp, #20]
 8004f64:	4798      	blx	r3
 8004f66:	e7ec      	b.n	8004f42 <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004f68:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004f6a:	6963      	ldr	r3, [r4, #20]
 8004f6c:	b113      	cbz	r3, 8004f74 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004f6e:	1d20      	adds	r0, r4, #4
 8004f70:	f7fe fa80 	bl	8003474 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004f74:	a803      	add	r0, sp, #12
 8004f76:	f7ff ff5b 	bl	8004e30 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 8004f7a:	9b04      	ldr	r3, [sp, #16]
 8004f7c:	2b09      	cmp	r3, #9
 8004f7e:	d8e3      	bhi.n	8004f48 <prvProcessReceivedCommands+0xc>
 8004f80:	e8df f003 	tbb	[pc, r3]
 8004f84:	30050505 	.word	0x30050505
 8004f88:	05055037 	.word	0x05055037
 8004f8c:	3730      	.short	0x3730
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004f8e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8004f92:	f043 0301 	orr.w	r3, r3, #1
 8004f96:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004f9a:	9b05      	ldr	r3, [sp, #20]
 8004f9c:	69a1      	ldr	r1, [r4, #24]
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	4419      	add	r1, r3
 8004fa2:	4620      	mov	r0, r4
 8004fa4:	f7ff fe42 	bl	8004c2c <prvInsertTimerInActiveList>
 8004fa8:	2800      	cmp	r0, #0
 8004faa:	d0cd      	beq.n	8004f48 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004fac:	6a23      	ldr	r3, [r4, #32]
 8004fae:	4620      	mov	r0, r4
 8004fb0:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004fb2:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8004fb6:	f013 0f04 	tst.w	r3, #4
 8004fba:	d0c5      	beq.n	8004f48 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004fbc:	69a2      	ldr	r2, [r4, #24]
 8004fbe:	2100      	movs	r1, #0
 8004fc0:	9100      	str	r1, [sp, #0]
 8004fc2:	460b      	mov	r3, r1
 8004fc4:	9805      	ldr	r0, [sp, #20]
 8004fc6:	4402      	add	r2, r0
 8004fc8:	4620      	mov	r0, r4
 8004fca:	f7ff febd 	bl	8004d48 <xTimerGenericCommand>
							configASSERT( xResult );
 8004fce:	2800      	cmp	r0, #0
 8004fd0:	d1ba      	bne.n	8004f48 <prvProcessReceivedCommands+0xc>
 8004fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fd6:	f383 8811 	msr	BASEPRI, r3
 8004fda:	f3bf 8f6f 	isb	sy
 8004fde:	f3bf 8f4f 	dsb	sy
 8004fe2:	e7fe      	b.n	8004fe2 <prvProcessReceivedCommands+0xa6>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004fe4:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8004fe8:	f023 0301 	bic.w	r3, r3, #1
 8004fec:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					break;
 8004ff0:	e7aa      	b.n	8004f48 <prvProcessReceivedCommands+0xc>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004ff2:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8004ff6:	f043 0301 	orr.w	r3, r3, #1
 8004ffa:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004ffe:	9905      	ldr	r1, [sp, #20]
 8005000:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005002:	b131      	cbz	r1, 8005012 <prvProcessReceivedCommands+0xd6>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005004:	4603      	mov	r3, r0
 8005006:	4602      	mov	r2, r0
 8005008:	4401      	add	r1, r0
 800500a:	4620      	mov	r0, r4
 800500c:	f7ff fe0e 	bl	8004c2c <prvInsertTimerInActiveList>
					break;
 8005010:	e79a      	b.n	8004f48 <prvProcessReceivedCommands+0xc>
 8005012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005016:	f383 8811 	msr	BASEPRI, r3
 800501a:	f3bf 8f6f 	isb	sy
 800501e:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005022:	e7fe      	b.n	8005022 <prvProcessReceivedCommands+0xe6>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005024:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8005028:	f013 0f02 	tst.w	r3, #2
 800502c:	d004      	beq.n	8005038 <prvProcessReceivedCommands+0xfc>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800502e:	f023 0301 	bic.w	r3, r3, #1
 8005032:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
 8005036:	e787      	b.n	8004f48 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
 8005038:	4620      	mov	r0, r4
 800503a:	f000 fab5 	bl	80055a8 <vPortFree>
 800503e:	e783      	b.n	8004f48 <prvProcessReceivedCommands+0xc>
}
 8005040:	b008      	add	sp, #32
 8005042:	bd10      	pop	{r4, pc}
 8005044:	2000123c 	.word	0x2000123c

08005048 <prvTimerTask>:
{
 8005048:	b500      	push	{lr}
 800504a:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800504c:	a801      	add	r0, sp, #4
 800504e:	f7ff fddd 	bl	8004c0c <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005052:	9901      	ldr	r1, [sp, #4]
 8005054:	f7ff ff38 	bl	8004ec8 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 8005058:	f7ff ff70 	bl	8004f3c <prvProcessReceivedCommands>
	for( ;; )
 800505c:	e7f6      	b.n	800504c <prvTimerTask+0x4>
	...

08005060 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005060:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8005062:	2300      	movs	r3, #0
 8005064:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005066:	4b0d      	ldr	r3, [pc, #52]	@ (800509c <prvTaskExitError+0x3c>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800506e:	d008      	beq.n	8005082 <prvTaskExitError+0x22>
 8005070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005074:	f383 8811 	msr	BASEPRI, r3
 8005078:	f3bf 8f6f 	isb	sy
 800507c:	f3bf 8f4f 	dsb	sy
 8005080:	e7fe      	b.n	8005080 <prvTaskExitError+0x20>
 8005082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005086:	f383 8811 	msr	BASEPRI, r3
 800508a:	f3bf 8f6f 	isb	sy
 800508e:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005092:	9b01      	ldr	r3, [sp, #4]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d0fc      	beq.n	8005092 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005098:	b002      	add	sp, #8
 800509a:	4770      	bx	lr
 800509c:	2000000c 	.word	0x2000000c

080050a0 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80050a0:	4808      	ldr	r0, [pc, #32]	@ (80050c4 <prvPortStartFirstTask+0x24>)
 80050a2:	6800      	ldr	r0, [r0, #0]
 80050a4:	6800      	ldr	r0, [r0, #0]
 80050a6:	f380 8808 	msr	MSP, r0
 80050aa:	f04f 0000 	mov.w	r0, #0
 80050ae:	f380 8814 	msr	CONTROL, r0
 80050b2:	b662      	cpsie	i
 80050b4:	b661      	cpsie	f
 80050b6:	f3bf 8f4f 	dsb	sy
 80050ba:	f3bf 8f6f 	isb	sy
 80050be:	df00      	svc	0
 80050c0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80050c2:	0000      	.short	0x0000
 80050c4:	e000ed08 	.word	0xe000ed08

080050c8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80050c8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80050d8 <vPortEnableVFP+0x10>
 80050cc:	6801      	ldr	r1, [r0, #0]
 80050ce:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80050d2:	6001      	str	r1, [r0, #0]
 80050d4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80050d6:	0000      	.short	0x0000
 80050d8:	e000ed88 	.word	0xe000ed88

080050dc <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80050dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80050e0:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80050e4:	f021 0101 	bic.w	r1, r1, #1
 80050e8:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80050ec:	4b05      	ldr	r3, [pc, #20]	@ (8005104 <pxPortInitialiseStack+0x28>)
 80050ee:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80050f2:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80050f6:	f06f 0302 	mvn.w	r3, #2
 80050fa:	f840 3c24 	str.w	r3, [r0, #-36]
}
 80050fe:	3844      	subs	r0, #68	@ 0x44
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	08005061 	.word	0x08005061
	...

08005110 <SVC_Handler>:
	__asm volatile (
 8005110:	4b07      	ldr	r3, [pc, #28]	@ (8005130 <pxCurrentTCBConst2>)
 8005112:	6819      	ldr	r1, [r3, #0]
 8005114:	6808      	ldr	r0, [r1, #0]
 8005116:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800511a:	f380 8809 	msr	PSP, r0
 800511e:	f3bf 8f6f 	isb	sy
 8005122:	f04f 0000 	mov.w	r0, #0
 8005126:	f380 8811 	msr	BASEPRI, r0
 800512a:	4770      	bx	lr
 800512c:	f3af 8000 	nop.w

08005130 <pxCurrentTCBConst2>:
 8005130:	20001140 	.word	0x20001140

08005134 <vPortEnterCritical>:
 8005134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005138:	f383 8811 	msr	BASEPRI, r3
 800513c:	f3bf 8f6f 	isb	sy
 8005140:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8005144:	4a0b      	ldr	r2, [pc, #44]	@ (8005174 <vPortEnterCritical+0x40>)
 8005146:	6813      	ldr	r3, [r2, #0]
 8005148:	3301      	adds	r3, #1
 800514a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800514c:	2b01      	cmp	r3, #1
 800514e:	d000      	beq.n	8005152 <vPortEnterCritical+0x1e>
}
 8005150:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005152:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005156:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 800515a:	f013 0fff 	tst.w	r3, #255	@ 0xff
 800515e:	d0f7      	beq.n	8005150 <vPortEnterCritical+0x1c>
 8005160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005164:	f383 8811 	msr	BASEPRI, r3
 8005168:	f3bf 8f6f 	isb	sy
 800516c:	f3bf 8f4f 	dsb	sy
 8005170:	e7fe      	b.n	8005170 <vPortEnterCritical+0x3c>
 8005172:	bf00      	nop
 8005174:	2000000c 	.word	0x2000000c

08005178 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8005178:	4b09      	ldr	r3, [pc, #36]	@ (80051a0 <vPortExitCritical+0x28>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	b943      	cbnz	r3, 8005190 <vPortExitCritical+0x18>
 800517e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005182:	f383 8811 	msr	BASEPRI, r3
 8005186:	f3bf 8f6f 	isb	sy
 800518a:	f3bf 8f4f 	dsb	sy
 800518e:	e7fe      	b.n	800518e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8005190:	3b01      	subs	r3, #1
 8005192:	4a03      	ldr	r2, [pc, #12]	@ (80051a0 <vPortExitCritical+0x28>)
 8005194:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005196:	b90b      	cbnz	r3, 800519c <vPortExitCritical+0x24>
	__asm volatile
 8005198:	f383 8811 	msr	BASEPRI, r3
}
 800519c:	4770      	bx	lr
 800519e:	bf00      	nop
 80051a0:	2000000c 	.word	0x2000000c
	...

080051b0 <PendSV_Handler>:
	__asm volatile
 80051b0:	f3ef 8009 	mrs	r0, PSP
 80051b4:	f3bf 8f6f 	isb	sy
 80051b8:	4b15      	ldr	r3, [pc, #84]	@ (8005210 <pxCurrentTCBConst>)
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	f01e 0f10 	tst.w	lr, #16
 80051c0:	bf08      	it	eq
 80051c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80051c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051ca:	6010      	str	r0, [r2, #0]
 80051cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80051d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80051d4:	f380 8811 	msr	BASEPRI, r0
 80051d8:	f3bf 8f4f 	dsb	sy
 80051dc:	f3bf 8f6f 	isb	sy
 80051e0:	f7ff fa14 	bl	800460c <vTaskSwitchContext>
 80051e4:	f04f 0000 	mov.w	r0, #0
 80051e8:	f380 8811 	msr	BASEPRI, r0
 80051ec:	bc09      	pop	{r0, r3}
 80051ee:	6819      	ldr	r1, [r3, #0]
 80051f0:	6808      	ldr	r0, [r1, #0]
 80051f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051f6:	f01e 0f10 	tst.w	lr, #16
 80051fa:	bf08      	it	eq
 80051fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005200:	f380 8809 	msr	PSP, r0
 8005204:	f3bf 8f6f 	isb	sy
 8005208:	4770      	bx	lr
 800520a:	bf00      	nop
 800520c:	f3af 8000 	nop.w

08005210 <pxCurrentTCBConst>:
 8005210:	20001140 	.word	0x20001140

08005214 <xPortSysTickHandler>:
{
 8005214:	b508      	push	{r3, lr}
	__asm volatile
 8005216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800521a:	f383 8811 	msr	BASEPRI, r3
 800521e:	f3bf 8f6f 	isb	sy
 8005222:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8005226:	f7ff f8c3 	bl	80043b0 <xTaskIncrementTick>
 800522a:	b128      	cbz	r0, 8005238 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800522c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005230:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005234:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 8005238:	2300      	movs	r3, #0
 800523a:	f383 8811 	msr	BASEPRI, r3
}
 800523e:	bd08      	pop	{r3, pc}

08005240 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005240:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8005244:	2300      	movs	r3, #0
 8005246:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005248:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800524a:	4b05      	ldr	r3, [pc, #20]	@ (8005260 <vPortSetupTimerInterrupt+0x20>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4905      	ldr	r1, [pc, #20]	@ (8005264 <vPortSetupTimerInterrupt+0x24>)
 8005250:	fba1 1303 	umull	r1, r3, r1, r3
 8005254:	099b      	lsrs	r3, r3, #6
 8005256:	3b01      	subs	r3, #1
 8005258:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800525a:	2307      	movs	r3, #7
 800525c:	6113      	str	r3, [r2, #16]
}
 800525e:	4770      	bx	lr
 8005260:	20000000 	.word	0x20000000
 8005264:	10624dd3 	.word	0x10624dd3

08005268 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005268:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800526c:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8005270:	4b3d      	ldr	r3, [pc, #244]	@ (8005368 <xPortStartScheduler+0x100>)
 8005272:	429a      	cmp	r2, r3
 8005274:	d01c      	beq.n	80052b0 <xPortStartScheduler+0x48>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005276:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800527a:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 800527e:	4b3b      	ldr	r3, [pc, #236]	@ (800536c <xPortStartScheduler+0x104>)
 8005280:	429a      	cmp	r2, r3
 8005282:	d01e      	beq.n	80052c2 <xPortStartScheduler+0x5a>
{
 8005284:	b530      	push	{r4, r5, lr}
 8005286:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005288:	4b39      	ldr	r3, [pc, #228]	@ (8005370 <xPortStartScheduler+0x108>)
 800528a:	781a      	ldrb	r2, [r3, #0]
 800528c:	b2d2      	uxtb	r2, r2
 800528e:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005290:	22ff      	movs	r2, #255	@ 0xff
 8005292:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005294:	781b      	ldrb	r3, [r3, #0]
 8005296:	b2db      	uxtb	r3, r3
 8005298:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800529c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80052a0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80052a4:	4a33      	ldr	r2, [pc, #204]	@ (8005374 <xPortStartScheduler+0x10c>)
 80052a6:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80052a8:	4b33      	ldr	r3, [pc, #204]	@ (8005378 <xPortStartScheduler+0x110>)
 80052aa:	2207      	movs	r2, #7
 80052ac:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80052ae:	e01b      	b.n	80052e8 <xPortStartScheduler+0x80>
	__asm volatile
 80052b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052b4:	f383 8811 	msr	BASEPRI, r3
 80052b8:	f3bf 8f6f 	isb	sy
 80052bc:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80052c0:	e7fe      	b.n	80052c0 <xPortStartScheduler+0x58>
 80052c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052c6:	f383 8811 	msr	BASEPRI, r3
 80052ca:	f3bf 8f6f 	isb	sy
 80052ce:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80052d2:	e7fe      	b.n	80052d2 <xPortStartScheduler+0x6a>
			ulMaxPRIGROUPValue--;
 80052d4:	4a28      	ldr	r2, [pc, #160]	@ (8005378 <xPortStartScheduler+0x110>)
 80052d6:	6813      	ldr	r3, [r2, #0]
 80052d8:	3b01      	subs	r3, #1
 80052da:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80052dc:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80052e0:	005b      	lsls	r3, r3, #1
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80052e8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80052ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80052f0:	d1f0      	bne.n	80052d4 <xPortStartScheduler+0x6c>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80052f2:	4b21      	ldr	r3, [pc, #132]	@ (8005378 <xPortStartScheduler+0x110>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	2b03      	cmp	r3, #3
 80052f8:	d008      	beq.n	800530c <xPortStartScheduler+0xa4>
 80052fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052fe:	f383 8811 	msr	BASEPRI, r3
 8005302:	f3bf 8f6f 	isb	sy
 8005306:	f3bf 8f4f 	dsb	sy
 800530a:	e7fe      	b.n	800530a <xPortStartScheduler+0xa2>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800530c:	021b      	lsls	r3, r3, #8
 800530e:	4a1a      	ldr	r2, [pc, #104]	@ (8005378 <xPortStartScheduler+0x110>)
 8005310:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005312:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005316:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005318:	9b01      	ldr	r3, [sp, #4]
 800531a:	b2db      	uxtb	r3, r3
 800531c:	4a14      	ldr	r2, [pc, #80]	@ (8005370 <xPortStartScheduler+0x108>)
 800531e:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005320:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
 8005324:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8005328:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800532c:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005330:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8005334:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005338:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 800533c:	f7ff ff80 	bl	8005240 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8005340:	2500      	movs	r5, #0
 8005342:	4b0e      	ldr	r3, [pc, #56]	@ (800537c <xPortStartScheduler+0x114>)
 8005344:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 8005346:	f7ff febf 	bl	80050c8 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800534a:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 800534e:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005352:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 8005356:	f7ff fea3 	bl	80050a0 <prvPortStartFirstTask>
	vTaskSwitchContext();
 800535a:	f7ff f957 	bl	800460c <vTaskSwitchContext>
	prvTaskExitError();
 800535e:	f7ff fe7f 	bl	8005060 <prvTaskExitError>
}
 8005362:	4628      	mov	r0, r5
 8005364:	b003      	add	sp, #12
 8005366:	bd30      	pop	{r4, r5, pc}
 8005368:	410fc271 	.word	0x410fc271
 800536c:	410fc270 	.word	0x410fc270
 8005370:	e000e400 	.word	0xe000e400
 8005374:	20001274 	.word	0x20001274
 8005378:	20001270 	.word	0x20001270
 800537c:	2000000c 	.word	0x2000000c

08005380 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005380:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005384:	2b0f      	cmp	r3, #15
 8005386:	d90f      	bls.n	80053a8 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005388:	4a11      	ldr	r2, [pc, #68]	@ (80053d0 <vPortValidateInterruptPriority+0x50>)
 800538a:	5c9b      	ldrb	r3, [r3, r2]
 800538c:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800538e:	4a11      	ldr	r2, [pc, #68]	@ (80053d4 <vPortValidateInterruptPriority+0x54>)
 8005390:	7812      	ldrb	r2, [r2, #0]
 8005392:	429a      	cmp	r2, r3
 8005394:	d908      	bls.n	80053a8 <vPortValidateInterruptPriority+0x28>
 8005396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800539a:	f383 8811 	msr	BASEPRI, r3
 800539e:	f3bf 8f6f 	isb	sy
 80053a2:	f3bf 8f4f 	dsb	sy
 80053a6:	e7fe      	b.n	80053a6 <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80053a8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80053ac:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 80053b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80053b4:	4a08      	ldr	r2, [pc, #32]	@ (80053d8 <vPortValidateInterruptPriority+0x58>)
 80053b6:	6812      	ldr	r2, [r2, #0]
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d908      	bls.n	80053ce <vPortValidateInterruptPriority+0x4e>
 80053bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053c0:	f383 8811 	msr	BASEPRI, r3
 80053c4:	f3bf 8f6f 	isb	sy
 80053c8:	f3bf 8f4f 	dsb	sy
 80053cc:	e7fe      	b.n	80053cc <vPortValidateInterruptPriority+0x4c>
	}
 80053ce:	4770      	bx	lr
 80053d0:	e000e3f0 	.word	0xe000e3f0
 80053d4:	20001274 	.word	0x20001274
 80053d8:	20001270 	.word	0x20001270

080053dc <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80053dc:	4a12      	ldr	r2, [pc, #72]	@ (8005428 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80053de:	f012 0f07 	tst.w	r2, #7
 80053e2:	d01e      	beq.n	8005422 <prvHeapInit+0x46>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80053e4:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80053e6:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80053ea:	f5c1 3380 	rsb	r3, r1, #65536	@ 0x10000
 80053ee:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80053f0:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80053f2:	480e      	ldr	r0, [pc, #56]	@ (800542c <prvHeapInit+0x50>)
 80053f4:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80053f6:	2100      	movs	r1, #0
 80053f8:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80053fa:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80053fc:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80053fe:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 8005402:	480b      	ldr	r0, [pc, #44]	@ (8005430 <prvHeapInit+0x54>)
 8005404:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8005406:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005408:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800540a:	1a99      	subs	r1, r3, r2
 800540c:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800540e:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005410:	4b08      	ldr	r3, [pc, #32]	@ (8005434 <prvHeapInit+0x58>)
 8005412:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005414:	4b08      	ldr	r3, [pc, #32]	@ (8005438 <prvHeapInit+0x5c>)
 8005416:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005418:	4b08      	ldr	r3, [pc, #32]	@ (800543c <prvHeapInit+0x60>)
 800541a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800541e:	601a      	str	r2, [r3, #0]
}
 8005420:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005422:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005426:	e7e4      	b.n	80053f2 <prvHeapInit+0x16>
 8005428:	10000000 	.word	0x10000000
 800542c:	20001290 	.word	0x20001290
 8005430:	2000128c 	.word	0x2000128c
 8005434:	20001284 	.word	0x20001284
 8005438:	20001288 	.word	0x20001288
 800543c:	20001278 	.word	0x20001278

08005440 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005440:	4b16      	ldr	r3, [pc, #88]	@ (800549c <prvInsertBlockIntoFreeList+0x5c>)
 8005442:	461a      	mov	r2, r3
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4283      	cmp	r3, r0
 8005448:	d3fb      	bcc.n	8005442 <prvInsertBlockIntoFreeList+0x2>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800544a:	6851      	ldr	r1, [r2, #4]
 800544c:	eb02 0c01 	add.w	ip, r2, r1
 8005450:	4584      	cmp	ip, r0
 8005452:	d009      	beq.n	8005468 <prvInsertBlockIntoFreeList+0x28>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005454:	6841      	ldr	r1, [r0, #4]
 8005456:	eb00 0c01 	add.w	ip, r0, r1
 800545a:	4563      	cmp	r3, ip
 800545c:	d009      	beq.n	8005472 <prvInsertBlockIntoFreeList+0x32>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800545e:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005460:	4290      	cmp	r0, r2
 8005462:	d019      	beq.n	8005498 <prvInsertBlockIntoFreeList+0x58>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005464:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
 8005466:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005468:	6840      	ldr	r0, [r0, #4]
 800546a:	4401      	add	r1, r0
 800546c:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 800546e:	4610      	mov	r0, r2
 8005470:	e7f0      	b.n	8005454 <prvInsertBlockIntoFreeList+0x14>
{
 8005472:	b410      	push	{r4}
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005474:	4c0a      	ldr	r4, [pc, #40]	@ (80054a0 <prvInsertBlockIntoFreeList+0x60>)
 8005476:	6824      	ldr	r4, [r4, #0]
 8005478:	42a3      	cmp	r3, r4
 800547a:	d00b      	beq.n	8005494 <prvInsertBlockIntoFreeList+0x54>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	4419      	add	r1, r3
 8005480:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005482:	6813      	ldr	r3, [r2, #0]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 8005488:	4290      	cmp	r0, r2
 800548a:	d000      	beq.n	800548e <prvInsertBlockIntoFreeList+0x4e>
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800548c:	6010      	str	r0, [r2, #0]
	}
}
 800548e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005492:	4770      	bx	lr
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005494:	6004      	str	r4, [r0, #0]
 8005496:	e7f7      	b.n	8005488 <prvInsertBlockIntoFreeList+0x48>
 8005498:	4770      	bx	lr
 800549a:	bf00      	nop
 800549c:	20001290 	.word	0x20001290
 80054a0:	2000128c 	.word	0x2000128c

080054a4 <pvPortMalloc>:
{
 80054a4:	b538      	push	{r3, r4, r5, lr}
 80054a6:	4604      	mov	r4, r0
	vTaskSuspendAll();
 80054a8:	f7fe ff66 	bl	8004378 <vTaskSuspendAll>
		if( pxEnd == NULL )
 80054ac:	4b38      	ldr	r3, [pc, #224]	@ (8005590 <pvPortMalloc+0xec>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	b1b3      	cbz	r3, 80054e0 <pvPortMalloc+0x3c>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80054b2:	4b38      	ldr	r3, [pc, #224]	@ (8005594 <pvPortMalloc+0xf0>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	421c      	tst	r4, r3
 80054b8:	d150      	bne.n	800555c <pvPortMalloc+0xb8>
			if( xWantedSize > 0 )
 80054ba:	2c00      	cmp	r4, #0
 80054bc:	d050      	beq.n	8005560 <pvPortMalloc+0xbc>
				xWantedSize += xHeapStructSize;
 80054be:	f104 0208 	add.w	r2, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80054c2:	f014 0f07 	tst.w	r4, #7
 80054c6:	d002      	beq.n	80054ce <pvPortMalloc+0x2a>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80054c8:	f022 0207 	bic.w	r2, r2, #7
 80054cc:	3208      	adds	r2, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80054ce:	2a00      	cmp	r2, #0
 80054d0:	d055      	beq.n	800557e <pvPortMalloc+0xda>
 80054d2:	4b31      	ldr	r3, [pc, #196]	@ (8005598 <pvPortMalloc+0xf4>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d353      	bcc.n	8005582 <pvPortMalloc+0xde>
				pxBlock = xStart.pxNextFreeBlock;
 80054da:	4930      	ldr	r1, [pc, #192]	@ (800559c <pvPortMalloc+0xf8>)
 80054dc:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80054de:	e004      	b.n	80054ea <pvPortMalloc+0x46>
			prvHeapInit();
 80054e0:	f7ff ff7c 	bl	80053dc <prvHeapInit>
 80054e4:	e7e5      	b.n	80054b2 <pvPortMalloc+0xe>
					pxPreviousBlock = pxBlock;
 80054e6:	4621      	mov	r1, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 80054e8:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80054ea:	6863      	ldr	r3, [r4, #4]
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d202      	bcs.n	80054f6 <pvPortMalloc+0x52>
 80054f0:	6823      	ldr	r3, [r4, #0]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d1f7      	bne.n	80054e6 <pvPortMalloc+0x42>
				if( pxBlock != pxEnd )
 80054f6:	4b26      	ldr	r3, [pc, #152]	@ (8005590 <pvPortMalloc+0xec>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	42a3      	cmp	r3, r4
 80054fc:	d043      	beq.n	8005586 <pvPortMalloc+0xe2>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80054fe:	680d      	ldr	r5, [r1, #0]
 8005500:	3508      	adds	r5, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005502:	6823      	ldr	r3, [r4, #0]
 8005504:	600b      	str	r3, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005506:	6863      	ldr	r3, [r4, #4]
 8005508:	1a9b      	subs	r3, r3, r2
 800550a:	2b10      	cmp	r3, #16
 800550c:	d910      	bls.n	8005530 <pvPortMalloc+0x8c>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800550e:	18a0      	adds	r0, r4, r2
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005510:	f010 0f07 	tst.w	r0, #7
 8005514:	d008      	beq.n	8005528 <pvPortMalloc+0x84>
 8005516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800551a:	f383 8811 	msr	BASEPRI, r3
 800551e:	f3bf 8f6f 	isb	sy
 8005522:	f3bf 8f4f 	dsb	sy
 8005526:	e7fe      	b.n	8005526 <pvPortMalloc+0x82>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005528:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800552a:	6062      	str	r2, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800552c:	f7ff ff88 	bl	8005440 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005530:	6862      	ldr	r2, [r4, #4]
 8005532:	4919      	ldr	r1, [pc, #100]	@ (8005598 <pvPortMalloc+0xf4>)
 8005534:	680b      	ldr	r3, [r1, #0]
 8005536:	1a9b      	subs	r3, r3, r2
 8005538:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800553a:	4919      	ldr	r1, [pc, #100]	@ (80055a0 <pvPortMalloc+0xfc>)
 800553c:	6809      	ldr	r1, [r1, #0]
 800553e:	428b      	cmp	r3, r1
 8005540:	d201      	bcs.n	8005546 <pvPortMalloc+0xa2>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005542:	4917      	ldr	r1, [pc, #92]	@ (80055a0 <pvPortMalloc+0xfc>)
 8005544:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005546:	4b13      	ldr	r3, [pc, #76]	@ (8005594 <pvPortMalloc+0xf0>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4313      	orrs	r3, r2
 800554c:	6063      	str	r3, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800554e:	2300      	movs	r3, #0
 8005550:	6023      	str	r3, [r4, #0]
					xNumberOfSuccessfulAllocations++;
 8005552:	4a14      	ldr	r2, [pc, #80]	@ (80055a4 <pvPortMalloc+0x100>)
 8005554:	6813      	ldr	r3, [r2, #0]
 8005556:	3301      	adds	r3, #1
 8005558:	6013      	str	r3, [r2, #0]
 800555a:	e002      	b.n	8005562 <pvPortMalloc+0xbe>
void *pvReturn = NULL;
 800555c:	2500      	movs	r5, #0
 800555e:	e000      	b.n	8005562 <pvPortMalloc+0xbe>
 8005560:	2500      	movs	r5, #0
	( void ) xTaskResumeAll();
 8005562:	f7fe ffb1 	bl	80044c8 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005566:	f015 0f07 	tst.w	r5, #7
 800556a:	d00e      	beq.n	800558a <pvPortMalloc+0xe6>
 800556c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005570:	f383 8811 	msr	BASEPRI, r3
 8005574:	f3bf 8f6f 	isb	sy
 8005578:	f3bf 8f4f 	dsb	sy
 800557c:	e7fe      	b.n	800557c <pvPortMalloc+0xd8>
void *pvReturn = NULL;
 800557e:	2500      	movs	r5, #0
 8005580:	e7ef      	b.n	8005562 <pvPortMalloc+0xbe>
 8005582:	2500      	movs	r5, #0
 8005584:	e7ed      	b.n	8005562 <pvPortMalloc+0xbe>
 8005586:	2500      	movs	r5, #0
 8005588:	e7eb      	b.n	8005562 <pvPortMalloc+0xbe>
}
 800558a:	4628      	mov	r0, r5
 800558c:	bd38      	pop	{r3, r4, r5, pc}
 800558e:	bf00      	nop
 8005590:	2000128c 	.word	0x2000128c
 8005594:	20001278 	.word	0x20001278
 8005598:	20001288 	.word	0x20001288
 800559c:	20001290 	.word	0x20001290
 80055a0:	20001284 	.word	0x20001284
 80055a4:	20001280 	.word	0x20001280

080055a8 <vPortFree>:
	if( pv != NULL )
 80055a8:	2800      	cmp	r0, #0
 80055aa:	d034      	beq.n	8005616 <vPortFree+0x6e>
{
 80055ac:	b538      	push	{r3, r4, r5, lr}
 80055ae:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 80055b0:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80055b4:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80055b8:	4a17      	ldr	r2, [pc, #92]	@ (8005618 <vPortFree+0x70>)
 80055ba:	6812      	ldr	r2, [r2, #0]
 80055bc:	4213      	tst	r3, r2
 80055be:	d108      	bne.n	80055d2 <vPortFree+0x2a>
 80055c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055c4:	f383 8811 	msr	BASEPRI, r3
 80055c8:	f3bf 8f6f 	isb	sy
 80055cc:	f3bf 8f4f 	dsb	sy
 80055d0:	e7fe      	b.n	80055d0 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80055d2:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80055d6:	b141      	cbz	r1, 80055ea <vPortFree+0x42>
 80055d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055dc:	f383 8811 	msr	BASEPRI, r3
 80055e0:	f3bf 8f6f 	isb	sy
 80055e4:	f3bf 8f4f 	dsb	sy
 80055e8:	e7fe      	b.n	80055e8 <vPortFree+0x40>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80055ea:	ea23 0302 	bic.w	r3, r3, r2
 80055ee:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 80055f2:	f7fe fec1 	bl	8004378 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80055f6:	f854 1c04 	ldr.w	r1, [r4, #-4]
 80055fa:	4a08      	ldr	r2, [pc, #32]	@ (800561c <vPortFree+0x74>)
 80055fc:	6813      	ldr	r3, [r2, #0]
 80055fe:	440b      	add	r3, r1
 8005600:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005602:	4628      	mov	r0, r5
 8005604:	f7ff ff1c 	bl	8005440 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005608:	4a05      	ldr	r2, [pc, #20]	@ (8005620 <vPortFree+0x78>)
 800560a:	6813      	ldr	r3, [r2, #0]
 800560c:	3301      	adds	r3, #1
 800560e:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 8005610:	f7fe ff5a 	bl	80044c8 <xTaskResumeAll>
}
 8005614:	bd38      	pop	{r3, r4, r5, pc}
 8005616:	4770      	bx	lr
 8005618:	20001278 	.word	0x20001278
 800561c:	20001288 	.word	0x20001288
 8005620:	2000127c 	.word	0x2000127c

08005624 <StartLedTask>:
/**
 * @brief Function implementing the statusTask thread.
 * @param argument: Not used
 * @retval None
 */
void StartLedTask(void *argument) {
 8005624:	b508      	push	{r3, lr}

    /* Infinite loop */
    for (;;) {

        osDelay(500);
 8005626:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800562a:	f7fd fe2b 	bl	8003284 <osDelay>
        HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800562e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005632:	4802      	ldr	r0, [pc, #8]	@ (800563c <StartLedTask+0x18>)
 8005634:	f7fc fdfe 	bl	8002234 <HAL_GPIO_TogglePin>
    for (;;) {
 8005638:	e7f5      	b.n	8005626 <StartLedTask+0x2>
 800563a:	bf00      	nop
 800563c:	40020800 	.word	0x40020800

08005640 <StartStatusTask>:
/**
 * @brief Function implementing the statusTask thread.
 * @param argument: Not used
 * @retval None
 */
void StartStatusTask(void *argument) {
 8005640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005644:	b08a      	sub	sp, #40	@ 0x28
 8005646:	e04f      	b.n	80056e8 <StartStatusTask+0xa8>
            printf("No       Name          P  S   Usage       Count       HW\n");

            for (x = 0; x < uxArraySize; x++) {

                runtime_percentage = (float) (100
                        * (float) pxTaskStatusArray[x].ulRunTimeCounter
 8005648:	9b08      	ldr	r3, [sp, #32]
 800564a:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 800564e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005652:	edd3 7a06 	vldr	s15, [r3, #24]
 8005656:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800565a:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800573c <StartStatusTask+0xfc>
 800565e:	ee67 7a87 	vmul.f32	s15, s15, s14
                        / (float) ulTotalRunTime);
 8005662:	ed9d 7a07 	vldr	s14, [sp, #28]
 8005666:	eeb8 7a47 	vcvt.f32.u32	s14, s14

                printf("Task %2lu: %-12s %2lu %2d %8.4f (%12lu) %5i\n",
 800566a:	9d08      	ldr	r5, [sp, #32]
                        x,
                        pxTaskStatusArray[x].pcTaskName,
 800566c:	9a08      	ldr	r2, [sp, #32]
 800566e:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8005672:	eb04 0282 	add.w	r2, r4, r2, lsl #2
                        pxTaskStatusArray[x].uxCurrentPriority,
 8005676:	9b08      	ldr	r3, [sp, #32]
 8005678:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 800567c:	eb04 0083 	add.w	r0, r4, r3, lsl #2
                        pxTaskStatusArray[x].eCurrentState,
 8005680:	9b08      	ldr	r3, [sp, #32]
 8005682:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8005686:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800568a:	7b1e      	ldrb	r6, [r3, #12]
                        runtime_percentage,
                        pxTaskStatusArray[x].ulRunTimeCounter,
 800568c:	9b08      	ldr	r3, [sp, #32]
 800568e:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8005692:	eb04 0383 	add.w	r3, r4, r3, lsl #2
                        pxTaskStatusArray[x].usStackHighWaterMark);
 8005696:	9908      	ldr	r1, [sp, #32]
 8005698:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800569c:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80056a0:	8c09      	ldrh	r1, [r1, #32]
                printf("Task %2lu: %-12s %2lu %2d %8.4f (%12lu) %5i\n",
 80056a2:	f8d0 8010 	ldr.w	r8, [r0, #16]
 80056a6:	6857      	ldr	r7, [r2, #4]
 80056a8:	9105      	str	r1, [sp, #20]
 80056aa:	699b      	ldr	r3, [r3, #24]
 80056ac:	9304      	str	r3, [sp, #16]
 80056ae:	eec7 7a87 	vdiv.f32	s15, s15, s14
 80056b2:	ee17 0a90 	vmov	r0, s15
 80056b6:	f7fa ff47 	bl	8000548 <__aeabi_f2d>
 80056ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056be:	9600      	str	r6, [sp, #0]
 80056c0:	4643      	mov	r3, r8
 80056c2:	463a      	mov	r2, r7
 80056c4:	4629      	mov	r1, r5
 80056c6:	481e      	ldr	r0, [pc, #120]	@ (8005740 <StartStatusTask+0x100>)
 80056c8:	f000 fd7c 	bl	80061c4 <iprintf>
            for (x = 0; x < uxArraySize; x++) {
 80056cc:	9b08      	ldr	r3, [sp, #32]
 80056ce:	3301      	adds	r3, #1
 80056d0:	9308      	str	r3, [sp, #32]
 80056d2:	9a08      	ldr	r2, [sp, #32]
 80056d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d3b6      	bcc.n	8005648 <StartStatusTask+0x8>

            }

            vPortFree(pxTaskStatusArray);
 80056da:	4620      	mov	r0, r4
 80056dc:	f7ff ff64 	bl	80055a8 <vPortFree>

        } else {
            printf("Unable to allocate stack space\n");
        }

        osMutexRelease(printMutexHandle);
 80056e0:	4b18      	ldr	r3, [pc, #96]	@ (8005744 <StartStatusTask+0x104>)
 80056e2:	6818      	ldr	r0, [r3, #0]
 80056e4:	f7fd fe54 	bl	8003390 <osMutexRelease>
        osDelay(10000);
 80056e8:	f242 7010 	movw	r0, #10000	@ 0x2710
 80056ec:	f7fd fdca 	bl	8003284 <osDelay>
        uxArraySize = uxTaskGetNumberOfTasks();
 80056f0:	f7fe fe58 	bl	80043a4 <uxTaskGetNumberOfTasks>
 80056f4:	9009      	str	r0, [sp, #36]	@ 0x24
        pxTaskStatusArray = pvPortMalloc(uxArraySize * sizeof(TaskStatus_t)); // a little bit scary!
 80056f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80056f8:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 80056fc:	0080      	lsls	r0, r0, #2
 80056fe:	f7ff fed1 	bl	80054a4 <pvPortMalloc>
 8005702:	4604      	mov	r4, r0
        osMutexWait(printMutexHandle, osWaitForever);
 8005704:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005708:	4b0e      	ldr	r3, [pc, #56]	@ (8005744 <StartStatusTask+0x104>)
 800570a:	6818      	ldr	r0, [r3, #0]
 800570c:	f7fd fe11 	bl	8003332 <osMutexAcquire>
        if (pxTaskStatusArray != NULL) {
 8005710:	b17c      	cbz	r4, 8005732 <StartStatusTask+0xf2>
            uxArraySize = uxTaskGetSystemState(pxTaskStatusArray, uxArraySize,
 8005712:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005714:	aa07      	add	r2, sp, #28
 8005716:	4620      	mov	r0, r4
 8005718:	f7ff f918 	bl	800494c <uxTaskGetSystemState>
 800571c:	9009      	str	r0, [sp, #36]	@ 0x24
            printf("Task count = %lu\n", uxArraySize);
 800571e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005720:	4809      	ldr	r0, [pc, #36]	@ (8005748 <StartStatusTask+0x108>)
 8005722:	f000 fd4f 	bl	80061c4 <iprintf>
            printf("No       Name          P  S   Usage       Count       HW\n");
 8005726:	4809      	ldr	r0, [pc, #36]	@ (800574c <StartStatusTask+0x10c>)
 8005728:	f000 fdb4 	bl	8006294 <puts>
            for (x = 0; x < uxArraySize; x++) {
 800572c:	2300      	movs	r3, #0
 800572e:	9308      	str	r3, [sp, #32]
 8005730:	e7cf      	b.n	80056d2 <StartStatusTask+0x92>
            printf("Unable to allocate stack space\n");
 8005732:	4807      	ldr	r0, [pc, #28]	@ (8005750 <StartStatusTask+0x110>)
 8005734:	f000 fdae 	bl	8006294 <puts>
 8005738:	e7d2      	b.n	80056e0 <StartStatusTask+0xa0>
 800573a:	bf00      	nop
 800573c:	42c80000 	.word	0x42c80000
 8005740:	08008350 	.word	0x08008350
 8005744:	2000129c 	.word	0x2000129c
 8005748:	08008300 	.word	0x08008300
 800574c:	08008314 	.word	0x08008314
 8005750:	08008380 	.word	0x08008380

08005754 <StartTickTask>:
/**
 * @brief Function implementing the statusTask thread.
 * @param argument: Not used
 * @retval None
 */
void StartTickTask(void *argument) {
 8005754:	b508      	push	{r3, lr}

    /* Infinite loop */
    for (;;) {

        osDelay(1000);
 8005756:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800575a:	f7fd fd93 	bl	8003284 <osDelay>
        osMutexWait(printMutexHandle, osWaitForever);
 800575e:	4c09      	ldr	r4, [pc, #36]	@ (8005784 <StartTickTask+0x30>)
 8005760:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005764:	6820      	ldr	r0, [r4, #0]
 8005766:	f7fd fde4 	bl	8003332 <osMutexAcquire>
        printf("Tick %lu\n", osKernelGetTickCount() / 1000);
 800576a:	f7fd fd23 	bl	80031b4 <osKernelGetTickCount>
 800576e:	4b06      	ldr	r3, [pc, #24]	@ (8005788 <StartTickTask+0x34>)
 8005770:	fba3 3100 	umull	r3, r1, r3, r0
 8005774:	0989      	lsrs	r1, r1, #6
 8005776:	4805      	ldr	r0, [pc, #20]	@ (800578c <StartTickTask+0x38>)
 8005778:	f000 fd24 	bl	80061c4 <iprintf>
        osMutexRelease(printMutexHandle);
 800577c:	6820      	ldr	r0, [r4, #0]
 800577e:	f7fd fe07 	bl	8003390 <osMutexRelease>
    for (;;) {
 8005782:	e7e8      	b.n	8005756 <StartTickTask+0x2>
 8005784:	2000129c 	.word	0x2000129c
 8005788:	10624dd3 	.word	0x10624dd3
 800578c:	080083d0 	.word	0x080083d0

08005790 <__cvt>:
 8005790:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005794:	ec57 6b10 	vmov	r6, r7, d0
 8005798:	2f00      	cmp	r7, #0
 800579a:	460c      	mov	r4, r1
 800579c:	4619      	mov	r1, r3
 800579e:	463b      	mov	r3, r7
 80057a0:	bfbb      	ittet	lt
 80057a2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80057a6:	461f      	movlt	r7, r3
 80057a8:	2300      	movge	r3, #0
 80057aa:	232d      	movlt	r3, #45	@ 0x2d
 80057ac:	700b      	strb	r3, [r1, #0]
 80057ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80057b0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80057b4:	4691      	mov	r9, r2
 80057b6:	f023 0820 	bic.w	r8, r3, #32
 80057ba:	bfbc      	itt	lt
 80057bc:	4632      	movlt	r2, r6
 80057be:	4616      	movlt	r6, r2
 80057c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80057c4:	d005      	beq.n	80057d2 <__cvt+0x42>
 80057c6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80057ca:	d100      	bne.n	80057ce <__cvt+0x3e>
 80057cc:	3401      	adds	r4, #1
 80057ce:	2102      	movs	r1, #2
 80057d0:	e000      	b.n	80057d4 <__cvt+0x44>
 80057d2:	2103      	movs	r1, #3
 80057d4:	ab03      	add	r3, sp, #12
 80057d6:	9301      	str	r3, [sp, #4]
 80057d8:	ab02      	add	r3, sp, #8
 80057da:	9300      	str	r3, [sp, #0]
 80057dc:	ec47 6b10 	vmov	d0, r6, r7
 80057e0:	4653      	mov	r3, sl
 80057e2:	4622      	mov	r2, r4
 80057e4:	f000 ffa4 	bl	8006730 <_dtoa_r>
 80057e8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80057ec:	4605      	mov	r5, r0
 80057ee:	d119      	bne.n	8005824 <__cvt+0x94>
 80057f0:	f019 0f01 	tst.w	r9, #1
 80057f4:	d00e      	beq.n	8005814 <__cvt+0x84>
 80057f6:	eb00 0904 	add.w	r9, r0, r4
 80057fa:	2200      	movs	r2, #0
 80057fc:	2300      	movs	r3, #0
 80057fe:	4630      	mov	r0, r6
 8005800:	4639      	mov	r1, r7
 8005802:	f7fb f961 	bl	8000ac8 <__aeabi_dcmpeq>
 8005806:	b108      	cbz	r0, 800580c <__cvt+0x7c>
 8005808:	f8cd 900c 	str.w	r9, [sp, #12]
 800580c:	2230      	movs	r2, #48	@ 0x30
 800580e:	9b03      	ldr	r3, [sp, #12]
 8005810:	454b      	cmp	r3, r9
 8005812:	d31e      	bcc.n	8005852 <__cvt+0xc2>
 8005814:	9b03      	ldr	r3, [sp, #12]
 8005816:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005818:	1b5b      	subs	r3, r3, r5
 800581a:	4628      	mov	r0, r5
 800581c:	6013      	str	r3, [r2, #0]
 800581e:	b004      	add	sp, #16
 8005820:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005824:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005828:	eb00 0904 	add.w	r9, r0, r4
 800582c:	d1e5      	bne.n	80057fa <__cvt+0x6a>
 800582e:	7803      	ldrb	r3, [r0, #0]
 8005830:	2b30      	cmp	r3, #48	@ 0x30
 8005832:	d10a      	bne.n	800584a <__cvt+0xba>
 8005834:	2200      	movs	r2, #0
 8005836:	2300      	movs	r3, #0
 8005838:	4630      	mov	r0, r6
 800583a:	4639      	mov	r1, r7
 800583c:	f7fb f944 	bl	8000ac8 <__aeabi_dcmpeq>
 8005840:	b918      	cbnz	r0, 800584a <__cvt+0xba>
 8005842:	f1c4 0401 	rsb	r4, r4, #1
 8005846:	f8ca 4000 	str.w	r4, [sl]
 800584a:	f8da 3000 	ldr.w	r3, [sl]
 800584e:	4499      	add	r9, r3
 8005850:	e7d3      	b.n	80057fa <__cvt+0x6a>
 8005852:	1c59      	adds	r1, r3, #1
 8005854:	9103      	str	r1, [sp, #12]
 8005856:	701a      	strb	r2, [r3, #0]
 8005858:	e7d9      	b.n	800580e <__cvt+0x7e>

0800585a <__exponent>:
 800585a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800585c:	2900      	cmp	r1, #0
 800585e:	bfba      	itte	lt
 8005860:	4249      	neglt	r1, r1
 8005862:	232d      	movlt	r3, #45	@ 0x2d
 8005864:	232b      	movge	r3, #43	@ 0x2b
 8005866:	2909      	cmp	r1, #9
 8005868:	7002      	strb	r2, [r0, #0]
 800586a:	7043      	strb	r3, [r0, #1]
 800586c:	dd29      	ble.n	80058c2 <__exponent+0x68>
 800586e:	f10d 0307 	add.w	r3, sp, #7
 8005872:	461d      	mov	r5, r3
 8005874:	270a      	movs	r7, #10
 8005876:	461a      	mov	r2, r3
 8005878:	fbb1 f6f7 	udiv	r6, r1, r7
 800587c:	fb07 1416 	mls	r4, r7, r6, r1
 8005880:	3430      	adds	r4, #48	@ 0x30
 8005882:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005886:	460c      	mov	r4, r1
 8005888:	2c63      	cmp	r4, #99	@ 0x63
 800588a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800588e:	4631      	mov	r1, r6
 8005890:	dcf1      	bgt.n	8005876 <__exponent+0x1c>
 8005892:	3130      	adds	r1, #48	@ 0x30
 8005894:	1e94      	subs	r4, r2, #2
 8005896:	f803 1c01 	strb.w	r1, [r3, #-1]
 800589a:	1c41      	adds	r1, r0, #1
 800589c:	4623      	mov	r3, r4
 800589e:	42ab      	cmp	r3, r5
 80058a0:	d30a      	bcc.n	80058b8 <__exponent+0x5e>
 80058a2:	f10d 0309 	add.w	r3, sp, #9
 80058a6:	1a9b      	subs	r3, r3, r2
 80058a8:	42ac      	cmp	r4, r5
 80058aa:	bf88      	it	hi
 80058ac:	2300      	movhi	r3, #0
 80058ae:	3302      	adds	r3, #2
 80058b0:	4403      	add	r3, r0
 80058b2:	1a18      	subs	r0, r3, r0
 80058b4:	b003      	add	sp, #12
 80058b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058b8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80058bc:	f801 6f01 	strb.w	r6, [r1, #1]!
 80058c0:	e7ed      	b.n	800589e <__exponent+0x44>
 80058c2:	2330      	movs	r3, #48	@ 0x30
 80058c4:	3130      	adds	r1, #48	@ 0x30
 80058c6:	7083      	strb	r3, [r0, #2]
 80058c8:	70c1      	strb	r1, [r0, #3]
 80058ca:	1d03      	adds	r3, r0, #4
 80058cc:	e7f1      	b.n	80058b2 <__exponent+0x58>
	...

080058d0 <_printf_float>:
 80058d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058d4:	b08d      	sub	sp, #52	@ 0x34
 80058d6:	460c      	mov	r4, r1
 80058d8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80058dc:	4616      	mov	r6, r2
 80058de:	461f      	mov	r7, r3
 80058e0:	4605      	mov	r5, r0
 80058e2:	f000 fdbf 	bl	8006464 <_localeconv_r>
 80058e6:	6803      	ldr	r3, [r0, #0]
 80058e8:	9304      	str	r3, [sp, #16]
 80058ea:	4618      	mov	r0, r3
 80058ec:	f7fa fcc0 	bl	8000270 <strlen>
 80058f0:	2300      	movs	r3, #0
 80058f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80058f4:	f8d8 3000 	ldr.w	r3, [r8]
 80058f8:	9005      	str	r0, [sp, #20]
 80058fa:	3307      	adds	r3, #7
 80058fc:	f023 0307 	bic.w	r3, r3, #7
 8005900:	f103 0208 	add.w	r2, r3, #8
 8005904:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005908:	f8d4 b000 	ldr.w	fp, [r4]
 800590c:	f8c8 2000 	str.w	r2, [r8]
 8005910:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005914:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005918:	9307      	str	r3, [sp, #28]
 800591a:	f8cd 8018 	str.w	r8, [sp, #24]
 800591e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005922:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005926:	4b9c      	ldr	r3, [pc, #624]	@ (8005b98 <_printf_float+0x2c8>)
 8005928:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800592c:	f7fb f8fe 	bl	8000b2c <__aeabi_dcmpun>
 8005930:	bb70      	cbnz	r0, 8005990 <_printf_float+0xc0>
 8005932:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005936:	4b98      	ldr	r3, [pc, #608]	@ (8005b98 <_printf_float+0x2c8>)
 8005938:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800593c:	f7fb f8d8 	bl	8000af0 <__aeabi_dcmple>
 8005940:	bb30      	cbnz	r0, 8005990 <_printf_float+0xc0>
 8005942:	2200      	movs	r2, #0
 8005944:	2300      	movs	r3, #0
 8005946:	4640      	mov	r0, r8
 8005948:	4649      	mov	r1, r9
 800594a:	f7fb f8c7 	bl	8000adc <__aeabi_dcmplt>
 800594e:	b110      	cbz	r0, 8005956 <_printf_float+0x86>
 8005950:	232d      	movs	r3, #45	@ 0x2d
 8005952:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005956:	4a91      	ldr	r2, [pc, #580]	@ (8005b9c <_printf_float+0x2cc>)
 8005958:	4b91      	ldr	r3, [pc, #580]	@ (8005ba0 <_printf_float+0x2d0>)
 800595a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800595e:	bf94      	ite	ls
 8005960:	4690      	movls	r8, r2
 8005962:	4698      	movhi	r8, r3
 8005964:	2303      	movs	r3, #3
 8005966:	6123      	str	r3, [r4, #16]
 8005968:	f02b 0304 	bic.w	r3, fp, #4
 800596c:	6023      	str	r3, [r4, #0]
 800596e:	f04f 0900 	mov.w	r9, #0
 8005972:	9700      	str	r7, [sp, #0]
 8005974:	4633      	mov	r3, r6
 8005976:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005978:	4621      	mov	r1, r4
 800597a:	4628      	mov	r0, r5
 800597c:	f000 f9d2 	bl	8005d24 <_printf_common>
 8005980:	3001      	adds	r0, #1
 8005982:	f040 808d 	bne.w	8005aa0 <_printf_float+0x1d0>
 8005986:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800598a:	b00d      	add	sp, #52	@ 0x34
 800598c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005990:	4642      	mov	r2, r8
 8005992:	464b      	mov	r3, r9
 8005994:	4640      	mov	r0, r8
 8005996:	4649      	mov	r1, r9
 8005998:	f7fb f8c8 	bl	8000b2c <__aeabi_dcmpun>
 800599c:	b140      	cbz	r0, 80059b0 <_printf_float+0xe0>
 800599e:	464b      	mov	r3, r9
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	bfbc      	itt	lt
 80059a4:	232d      	movlt	r3, #45	@ 0x2d
 80059a6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80059aa:	4a7e      	ldr	r2, [pc, #504]	@ (8005ba4 <_printf_float+0x2d4>)
 80059ac:	4b7e      	ldr	r3, [pc, #504]	@ (8005ba8 <_printf_float+0x2d8>)
 80059ae:	e7d4      	b.n	800595a <_printf_float+0x8a>
 80059b0:	6863      	ldr	r3, [r4, #4]
 80059b2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80059b6:	9206      	str	r2, [sp, #24]
 80059b8:	1c5a      	adds	r2, r3, #1
 80059ba:	d13b      	bne.n	8005a34 <_printf_float+0x164>
 80059bc:	2306      	movs	r3, #6
 80059be:	6063      	str	r3, [r4, #4]
 80059c0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80059c4:	2300      	movs	r3, #0
 80059c6:	6022      	str	r2, [r4, #0]
 80059c8:	9303      	str	r3, [sp, #12]
 80059ca:	ab0a      	add	r3, sp, #40	@ 0x28
 80059cc:	e9cd a301 	strd	sl, r3, [sp, #4]
 80059d0:	ab09      	add	r3, sp, #36	@ 0x24
 80059d2:	9300      	str	r3, [sp, #0]
 80059d4:	6861      	ldr	r1, [r4, #4]
 80059d6:	ec49 8b10 	vmov	d0, r8, r9
 80059da:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80059de:	4628      	mov	r0, r5
 80059e0:	f7ff fed6 	bl	8005790 <__cvt>
 80059e4:	9b06      	ldr	r3, [sp, #24]
 80059e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80059e8:	2b47      	cmp	r3, #71	@ 0x47
 80059ea:	4680      	mov	r8, r0
 80059ec:	d129      	bne.n	8005a42 <_printf_float+0x172>
 80059ee:	1cc8      	adds	r0, r1, #3
 80059f0:	db02      	blt.n	80059f8 <_printf_float+0x128>
 80059f2:	6863      	ldr	r3, [r4, #4]
 80059f4:	4299      	cmp	r1, r3
 80059f6:	dd41      	ble.n	8005a7c <_printf_float+0x1ac>
 80059f8:	f1aa 0a02 	sub.w	sl, sl, #2
 80059fc:	fa5f fa8a 	uxtb.w	sl, sl
 8005a00:	3901      	subs	r1, #1
 8005a02:	4652      	mov	r2, sl
 8005a04:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005a08:	9109      	str	r1, [sp, #36]	@ 0x24
 8005a0a:	f7ff ff26 	bl	800585a <__exponent>
 8005a0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005a10:	1813      	adds	r3, r2, r0
 8005a12:	2a01      	cmp	r2, #1
 8005a14:	4681      	mov	r9, r0
 8005a16:	6123      	str	r3, [r4, #16]
 8005a18:	dc02      	bgt.n	8005a20 <_printf_float+0x150>
 8005a1a:	6822      	ldr	r2, [r4, #0]
 8005a1c:	07d2      	lsls	r2, r2, #31
 8005a1e:	d501      	bpl.n	8005a24 <_printf_float+0x154>
 8005a20:	3301      	adds	r3, #1
 8005a22:	6123      	str	r3, [r4, #16]
 8005a24:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d0a2      	beq.n	8005972 <_printf_float+0xa2>
 8005a2c:	232d      	movs	r3, #45	@ 0x2d
 8005a2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a32:	e79e      	b.n	8005972 <_printf_float+0xa2>
 8005a34:	9a06      	ldr	r2, [sp, #24]
 8005a36:	2a47      	cmp	r2, #71	@ 0x47
 8005a38:	d1c2      	bne.n	80059c0 <_printf_float+0xf0>
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d1c0      	bne.n	80059c0 <_printf_float+0xf0>
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e7bd      	b.n	80059be <_printf_float+0xee>
 8005a42:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005a46:	d9db      	bls.n	8005a00 <_printf_float+0x130>
 8005a48:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005a4c:	d118      	bne.n	8005a80 <_printf_float+0x1b0>
 8005a4e:	2900      	cmp	r1, #0
 8005a50:	6863      	ldr	r3, [r4, #4]
 8005a52:	dd0b      	ble.n	8005a6c <_printf_float+0x19c>
 8005a54:	6121      	str	r1, [r4, #16]
 8005a56:	b913      	cbnz	r3, 8005a5e <_printf_float+0x18e>
 8005a58:	6822      	ldr	r2, [r4, #0]
 8005a5a:	07d0      	lsls	r0, r2, #31
 8005a5c:	d502      	bpl.n	8005a64 <_printf_float+0x194>
 8005a5e:	3301      	adds	r3, #1
 8005a60:	440b      	add	r3, r1
 8005a62:	6123      	str	r3, [r4, #16]
 8005a64:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005a66:	f04f 0900 	mov.w	r9, #0
 8005a6a:	e7db      	b.n	8005a24 <_printf_float+0x154>
 8005a6c:	b913      	cbnz	r3, 8005a74 <_printf_float+0x1a4>
 8005a6e:	6822      	ldr	r2, [r4, #0]
 8005a70:	07d2      	lsls	r2, r2, #31
 8005a72:	d501      	bpl.n	8005a78 <_printf_float+0x1a8>
 8005a74:	3302      	adds	r3, #2
 8005a76:	e7f4      	b.n	8005a62 <_printf_float+0x192>
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e7f2      	b.n	8005a62 <_printf_float+0x192>
 8005a7c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005a80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a82:	4299      	cmp	r1, r3
 8005a84:	db05      	blt.n	8005a92 <_printf_float+0x1c2>
 8005a86:	6823      	ldr	r3, [r4, #0]
 8005a88:	6121      	str	r1, [r4, #16]
 8005a8a:	07d8      	lsls	r0, r3, #31
 8005a8c:	d5ea      	bpl.n	8005a64 <_printf_float+0x194>
 8005a8e:	1c4b      	adds	r3, r1, #1
 8005a90:	e7e7      	b.n	8005a62 <_printf_float+0x192>
 8005a92:	2900      	cmp	r1, #0
 8005a94:	bfd4      	ite	le
 8005a96:	f1c1 0202 	rsble	r2, r1, #2
 8005a9a:	2201      	movgt	r2, #1
 8005a9c:	4413      	add	r3, r2
 8005a9e:	e7e0      	b.n	8005a62 <_printf_float+0x192>
 8005aa0:	6823      	ldr	r3, [r4, #0]
 8005aa2:	055a      	lsls	r2, r3, #21
 8005aa4:	d407      	bmi.n	8005ab6 <_printf_float+0x1e6>
 8005aa6:	6923      	ldr	r3, [r4, #16]
 8005aa8:	4642      	mov	r2, r8
 8005aaa:	4631      	mov	r1, r6
 8005aac:	4628      	mov	r0, r5
 8005aae:	47b8      	blx	r7
 8005ab0:	3001      	adds	r0, #1
 8005ab2:	d12b      	bne.n	8005b0c <_printf_float+0x23c>
 8005ab4:	e767      	b.n	8005986 <_printf_float+0xb6>
 8005ab6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005aba:	f240 80dd 	bls.w	8005c78 <_printf_float+0x3a8>
 8005abe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	f7fa ffff 	bl	8000ac8 <__aeabi_dcmpeq>
 8005aca:	2800      	cmp	r0, #0
 8005acc:	d033      	beq.n	8005b36 <_printf_float+0x266>
 8005ace:	4a37      	ldr	r2, [pc, #220]	@ (8005bac <_printf_float+0x2dc>)
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	4631      	mov	r1, r6
 8005ad4:	4628      	mov	r0, r5
 8005ad6:	47b8      	blx	r7
 8005ad8:	3001      	adds	r0, #1
 8005ada:	f43f af54 	beq.w	8005986 <_printf_float+0xb6>
 8005ade:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005ae2:	4543      	cmp	r3, r8
 8005ae4:	db02      	blt.n	8005aec <_printf_float+0x21c>
 8005ae6:	6823      	ldr	r3, [r4, #0]
 8005ae8:	07d8      	lsls	r0, r3, #31
 8005aea:	d50f      	bpl.n	8005b0c <_printf_float+0x23c>
 8005aec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005af0:	4631      	mov	r1, r6
 8005af2:	4628      	mov	r0, r5
 8005af4:	47b8      	blx	r7
 8005af6:	3001      	adds	r0, #1
 8005af8:	f43f af45 	beq.w	8005986 <_printf_float+0xb6>
 8005afc:	f04f 0900 	mov.w	r9, #0
 8005b00:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005b04:	f104 0a1a 	add.w	sl, r4, #26
 8005b08:	45c8      	cmp	r8, r9
 8005b0a:	dc09      	bgt.n	8005b20 <_printf_float+0x250>
 8005b0c:	6823      	ldr	r3, [r4, #0]
 8005b0e:	079b      	lsls	r3, r3, #30
 8005b10:	f100 8103 	bmi.w	8005d1a <_printf_float+0x44a>
 8005b14:	68e0      	ldr	r0, [r4, #12]
 8005b16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005b18:	4298      	cmp	r0, r3
 8005b1a:	bfb8      	it	lt
 8005b1c:	4618      	movlt	r0, r3
 8005b1e:	e734      	b.n	800598a <_printf_float+0xba>
 8005b20:	2301      	movs	r3, #1
 8005b22:	4652      	mov	r2, sl
 8005b24:	4631      	mov	r1, r6
 8005b26:	4628      	mov	r0, r5
 8005b28:	47b8      	blx	r7
 8005b2a:	3001      	adds	r0, #1
 8005b2c:	f43f af2b 	beq.w	8005986 <_printf_float+0xb6>
 8005b30:	f109 0901 	add.w	r9, r9, #1
 8005b34:	e7e8      	b.n	8005b08 <_printf_float+0x238>
 8005b36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	dc39      	bgt.n	8005bb0 <_printf_float+0x2e0>
 8005b3c:	4a1b      	ldr	r2, [pc, #108]	@ (8005bac <_printf_float+0x2dc>)
 8005b3e:	2301      	movs	r3, #1
 8005b40:	4631      	mov	r1, r6
 8005b42:	4628      	mov	r0, r5
 8005b44:	47b8      	blx	r7
 8005b46:	3001      	adds	r0, #1
 8005b48:	f43f af1d 	beq.w	8005986 <_printf_float+0xb6>
 8005b4c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005b50:	ea59 0303 	orrs.w	r3, r9, r3
 8005b54:	d102      	bne.n	8005b5c <_printf_float+0x28c>
 8005b56:	6823      	ldr	r3, [r4, #0]
 8005b58:	07d9      	lsls	r1, r3, #31
 8005b5a:	d5d7      	bpl.n	8005b0c <_printf_float+0x23c>
 8005b5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b60:	4631      	mov	r1, r6
 8005b62:	4628      	mov	r0, r5
 8005b64:	47b8      	blx	r7
 8005b66:	3001      	adds	r0, #1
 8005b68:	f43f af0d 	beq.w	8005986 <_printf_float+0xb6>
 8005b6c:	f04f 0a00 	mov.w	sl, #0
 8005b70:	f104 0b1a 	add.w	fp, r4, #26
 8005b74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b76:	425b      	negs	r3, r3
 8005b78:	4553      	cmp	r3, sl
 8005b7a:	dc01      	bgt.n	8005b80 <_printf_float+0x2b0>
 8005b7c:	464b      	mov	r3, r9
 8005b7e:	e793      	b.n	8005aa8 <_printf_float+0x1d8>
 8005b80:	2301      	movs	r3, #1
 8005b82:	465a      	mov	r2, fp
 8005b84:	4631      	mov	r1, r6
 8005b86:	4628      	mov	r0, r5
 8005b88:	47b8      	blx	r7
 8005b8a:	3001      	adds	r0, #1
 8005b8c:	f43f aefb 	beq.w	8005986 <_printf_float+0xb6>
 8005b90:	f10a 0a01 	add.w	sl, sl, #1
 8005b94:	e7ee      	b.n	8005b74 <_printf_float+0x2a4>
 8005b96:	bf00      	nop
 8005b98:	7fefffff 	.word	0x7fefffff
 8005b9c:	0800840c 	.word	0x0800840c
 8005ba0:	08008410 	.word	0x08008410
 8005ba4:	08008414 	.word	0x08008414
 8005ba8:	08008418 	.word	0x08008418
 8005bac:	0800841c 	.word	0x0800841c
 8005bb0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005bb2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005bb6:	4553      	cmp	r3, sl
 8005bb8:	bfa8      	it	ge
 8005bba:	4653      	movge	r3, sl
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	4699      	mov	r9, r3
 8005bc0:	dc36      	bgt.n	8005c30 <_printf_float+0x360>
 8005bc2:	f04f 0b00 	mov.w	fp, #0
 8005bc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005bca:	f104 021a 	add.w	r2, r4, #26
 8005bce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005bd0:	9306      	str	r3, [sp, #24]
 8005bd2:	eba3 0309 	sub.w	r3, r3, r9
 8005bd6:	455b      	cmp	r3, fp
 8005bd8:	dc31      	bgt.n	8005c3e <_printf_float+0x36e>
 8005bda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bdc:	459a      	cmp	sl, r3
 8005bde:	dc3a      	bgt.n	8005c56 <_printf_float+0x386>
 8005be0:	6823      	ldr	r3, [r4, #0]
 8005be2:	07da      	lsls	r2, r3, #31
 8005be4:	d437      	bmi.n	8005c56 <_printf_float+0x386>
 8005be6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005be8:	ebaa 0903 	sub.w	r9, sl, r3
 8005bec:	9b06      	ldr	r3, [sp, #24]
 8005bee:	ebaa 0303 	sub.w	r3, sl, r3
 8005bf2:	4599      	cmp	r9, r3
 8005bf4:	bfa8      	it	ge
 8005bf6:	4699      	movge	r9, r3
 8005bf8:	f1b9 0f00 	cmp.w	r9, #0
 8005bfc:	dc33      	bgt.n	8005c66 <_printf_float+0x396>
 8005bfe:	f04f 0800 	mov.w	r8, #0
 8005c02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005c06:	f104 0b1a 	add.w	fp, r4, #26
 8005c0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c0c:	ebaa 0303 	sub.w	r3, sl, r3
 8005c10:	eba3 0309 	sub.w	r3, r3, r9
 8005c14:	4543      	cmp	r3, r8
 8005c16:	f77f af79 	ble.w	8005b0c <_printf_float+0x23c>
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	465a      	mov	r2, fp
 8005c1e:	4631      	mov	r1, r6
 8005c20:	4628      	mov	r0, r5
 8005c22:	47b8      	blx	r7
 8005c24:	3001      	adds	r0, #1
 8005c26:	f43f aeae 	beq.w	8005986 <_printf_float+0xb6>
 8005c2a:	f108 0801 	add.w	r8, r8, #1
 8005c2e:	e7ec      	b.n	8005c0a <_printf_float+0x33a>
 8005c30:	4642      	mov	r2, r8
 8005c32:	4631      	mov	r1, r6
 8005c34:	4628      	mov	r0, r5
 8005c36:	47b8      	blx	r7
 8005c38:	3001      	adds	r0, #1
 8005c3a:	d1c2      	bne.n	8005bc2 <_printf_float+0x2f2>
 8005c3c:	e6a3      	b.n	8005986 <_printf_float+0xb6>
 8005c3e:	2301      	movs	r3, #1
 8005c40:	4631      	mov	r1, r6
 8005c42:	4628      	mov	r0, r5
 8005c44:	9206      	str	r2, [sp, #24]
 8005c46:	47b8      	blx	r7
 8005c48:	3001      	adds	r0, #1
 8005c4a:	f43f ae9c 	beq.w	8005986 <_printf_float+0xb6>
 8005c4e:	9a06      	ldr	r2, [sp, #24]
 8005c50:	f10b 0b01 	add.w	fp, fp, #1
 8005c54:	e7bb      	b.n	8005bce <_printf_float+0x2fe>
 8005c56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c5a:	4631      	mov	r1, r6
 8005c5c:	4628      	mov	r0, r5
 8005c5e:	47b8      	blx	r7
 8005c60:	3001      	adds	r0, #1
 8005c62:	d1c0      	bne.n	8005be6 <_printf_float+0x316>
 8005c64:	e68f      	b.n	8005986 <_printf_float+0xb6>
 8005c66:	9a06      	ldr	r2, [sp, #24]
 8005c68:	464b      	mov	r3, r9
 8005c6a:	4442      	add	r2, r8
 8005c6c:	4631      	mov	r1, r6
 8005c6e:	4628      	mov	r0, r5
 8005c70:	47b8      	blx	r7
 8005c72:	3001      	adds	r0, #1
 8005c74:	d1c3      	bne.n	8005bfe <_printf_float+0x32e>
 8005c76:	e686      	b.n	8005986 <_printf_float+0xb6>
 8005c78:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005c7c:	f1ba 0f01 	cmp.w	sl, #1
 8005c80:	dc01      	bgt.n	8005c86 <_printf_float+0x3b6>
 8005c82:	07db      	lsls	r3, r3, #31
 8005c84:	d536      	bpl.n	8005cf4 <_printf_float+0x424>
 8005c86:	2301      	movs	r3, #1
 8005c88:	4642      	mov	r2, r8
 8005c8a:	4631      	mov	r1, r6
 8005c8c:	4628      	mov	r0, r5
 8005c8e:	47b8      	blx	r7
 8005c90:	3001      	adds	r0, #1
 8005c92:	f43f ae78 	beq.w	8005986 <_printf_float+0xb6>
 8005c96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c9a:	4631      	mov	r1, r6
 8005c9c:	4628      	mov	r0, r5
 8005c9e:	47b8      	blx	r7
 8005ca0:	3001      	adds	r0, #1
 8005ca2:	f43f ae70 	beq.w	8005986 <_printf_float+0xb6>
 8005ca6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005caa:	2200      	movs	r2, #0
 8005cac:	2300      	movs	r3, #0
 8005cae:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8005cb2:	f7fa ff09 	bl	8000ac8 <__aeabi_dcmpeq>
 8005cb6:	b9c0      	cbnz	r0, 8005cea <_printf_float+0x41a>
 8005cb8:	4653      	mov	r3, sl
 8005cba:	f108 0201 	add.w	r2, r8, #1
 8005cbe:	4631      	mov	r1, r6
 8005cc0:	4628      	mov	r0, r5
 8005cc2:	47b8      	blx	r7
 8005cc4:	3001      	adds	r0, #1
 8005cc6:	d10c      	bne.n	8005ce2 <_printf_float+0x412>
 8005cc8:	e65d      	b.n	8005986 <_printf_float+0xb6>
 8005cca:	2301      	movs	r3, #1
 8005ccc:	465a      	mov	r2, fp
 8005cce:	4631      	mov	r1, r6
 8005cd0:	4628      	mov	r0, r5
 8005cd2:	47b8      	blx	r7
 8005cd4:	3001      	adds	r0, #1
 8005cd6:	f43f ae56 	beq.w	8005986 <_printf_float+0xb6>
 8005cda:	f108 0801 	add.w	r8, r8, #1
 8005cde:	45d0      	cmp	r8, sl
 8005ce0:	dbf3      	blt.n	8005cca <_printf_float+0x3fa>
 8005ce2:	464b      	mov	r3, r9
 8005ce4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005ce8:	e6df      	b.n	8005aaa <_printf_float+0x1da>
 8005cea:	f04f 0800 	mov.w	r8, #0
 8005cee:	f104 0b1a 	add.w	fp, r4, #26
 8005cf2:	e7f4      	b.n	8005cde <_printf_float+0x40e>
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	4642      	mov	r2, r8
 8005cf8:	e7e1      	b.n	8005cbe <_printf_float+0x3ee>
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	464a      	mov	r2, r9
 8005cfe:	4631      	mov	r1, r6
 8005d00:	4628      	mov	r0, r5
 8005d02:	47b8      	blx	r7
 8005d04:	3001      	adds	r0, #1
 8005d06:	f43f ae3e 	beq.w	8005986 <_printf_float+0xb6>
 8005d0a:	f108 0801 	add.w	r8, r8, #1
 8005d0e:	68e3      	ldr	r3, [r4, #12]
 8005d10:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005d12:	1a5b      	subs	r3, r3, r1
 8005d14:	4543      	cmp	r3, r8
 8005d16:	dcf0      	bgt.n	8005cfa <_printf_float+0x42a>
 8005d18:	e6fc      	b.n	8005b14 <_printf_float+0x244>
 8005d1a:	f04f 0800 	mov.w	r8, #0
 8005d1e:	f104 0919 	add.w	r9, r4, #25
 8005d22:	e7f4      	b.n	8005d0e <_printf_float+0x43e>

08005d24 <_printf_common>:
 8005d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d28:	4616      	mov	r6, r2
 8005d2a:	4698      	mov	r8, r3
 8005d2c:	688a      	ldr	r2, [r1, #8]
 8005d2e:	690b      	ldr	r3, [r1, #16]
 8005d30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005d34:	4293      	cmp	r3, r2
 8005d36:	bfb8      	it	lt
 8005d38:	4613      	movlt	r3, r2
 8005d3a:	6033      	str	r3, [r6, #0]
 8005d3c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005d40:	4607      	mov	r7, r0
 8005d42:	460c      	mov	r4, r1
 8005d44:	b10a      	cbz	r2, 8005d4a <_printf_common+0x26>
 8005d46:	3301      	adds	r3, #1
 8005d48:	6033      	str	r3, [r6, #0]
 8005d4a:	6823      	ldr	r3, [r4, #0]
 8005d4c:	0699      	lsls	r1, r3, #26
 8005d4e:	bf42      	ittt	mi
 8005d50:	6833      	ldrmi	r3, [r6, #0]
 8005d52:	3302      	addmi	r3, #2
 8005d54:	6033      	strmi	r3, [r6, #0]
 8005d56:	6825      	ldr	r5, [r4, #0]
 8005d58:	f015 0506 	ands.w	r5, r5, #6
 8005d5c:	d106      	bne.n	8005d6c <_printf_common+0x48>
 8005d5e:	f104 0a19 	add.w	sl, r4, #25
 8005d62:	68e3      	ldr	r3, [r4, #12]
 8005d64:	6832      	ldr	r2, [r6, #0]
 8005d66:	1a9b      	subs	r3, r3, r2
 8005d68:	42ab      	cmp	r3, r5
 8005d6a:	dc26      	bgt.n	8005dba <_printf_common+0x96>
 8005d6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005d70:	6822      	ldr	r2, [r4, #0]
 8005d72:	3b00      	subs	r3, #0
 8005d74:	bf18      	it	ne
 8005d76:	2301      	movne	r3, #1
 8005d78:	0692      	lsls	r2, r2, #26
 8005d7a:	d42b      	bmi.n	8005dd4 <_printf_common+0xb0>
 8005d7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005d80:	4641      	mov	r1, r8
 8005d82:	4638      	mov	r0, r7
 8005d84:	47c8      	blx	r9
 8005d86:	3001      	adds	r0, #1
 8005d88:	d01e      	beq.n	8005dc8 <_printf_common+0xa4>
 8005d8a:	6823      	ldr	r3, [r4, #0]
 8005d8c:	6922      	ldr	r2, [r4, #16]
 8005d8e:	f003 0306 	and.w	r3, r3, #6
 8005d92:	2b04      	cmp	r3, #4
 8005d94:	bf02      	ittt	eq
 8005d96:	68e5      	ldreq	r5, [r4, #12]
 8005d98:	6833      	ldreq	r3, [r6, #0]
 8005d9a:	1aed      	subeq	r5, r5, r3
 8005d9c:	68a3      	ldr	r3, [r4, #8]
 8005d9e:	bf0c      	ite	eq
 8005da0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005da4:	2500      	movne	r5, #0
 8005da6:	4293      	cmp	r3, r2
 8005da8:	bfc4      	itt	gt
 8005daa:	1a9b      	subgt	r3, r3, r2
 8005dac:	18ed      	addgt	r5, r5, r3
 8005dae:	2600      	movs	r6, #0
 8005db0:	341a      	adds	r4, #26
 8005db2:	42b5      	cmp	r5, r6
 8005db4:	d11a      	bne.n	8005dec <_printf_common+0xc8>
 8005db6:	2000      	movs	r0, #0
 8005db8:	e008      	b.n	8005dcc <_printf_common+0xa8>
 8005dba:	2301      	movs	r3, #1
 8005dbc:	4652      	mov	r2, sl
 8005dbe:	4641      	mov	r1, r8
 8005dc0:	4638      	mov	r0, r7
 8005dc2:	47c8      	blx	r9
 8005dc4:	3001      	adds	r0, #1
 8005dc6:	d103      	bne.n	8005dd0 <_printf_common+0xac>
 8005dc8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005dcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dd0:	3501      	adds	r5, #1
 8005dd2:	e7c6      	b.n	8005d62 <_printf_common+0x3e>
 8005dd4:	18e1      	adds	r1, r4, r3
 8005dd6:	1c5a      	adds	r2, r3, #1
 8005dd8:	2030      	movs	r0, #48	@ 0x30
 8005dda:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005dde:	4422      	add	r2, r4
 8005de0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005de4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005de8:	3302      	adds	r3, #2
 8005dea:	e7c7      	b.n	8005d7c <_printf_common+0x58>
 8005dec:	2301      	movs	r3, #1
 8005dee:	4622      	mov	r2, r4
 8005df0:	4641      	mov	r1, r8
 8005df2:	4638      	mov	r0, r7
 8005df4:	47c8      	blx	r9
 8005df6:	3001      	adds	r0, #1
 8005df8:	d0e6      	beq.n	8005dc8 <_printf_common+0xa4>
 8005dfa:	3601      	adds	r6, #1
 8005dfc:	e7d9      	b.n	8005db2 <_printf_common+0x8e>
	...

08005e00 <_printf_i>:
 8005e00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e04:	7e0f      	ldrb	r7, [r1, #24]
 8005e06:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005e08:	2f78      	cmp	r7, #120	@ 0x78
 8005e0a:	4691      	mov	r9, r2
 8005e0c:	4680      	mov	r8, r0
 8005e0e:	460c      	mov	r4, r1
 8005e10:	469a      	mov	sl, r3
 8005e12:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005e16:	d807      	bhi.n	8005e28 <_printf_i+0x28>
 8005e18:	2f62      	cmp	r7, #98	@ 0x62
 8005e1a:	d80a      	bhi.n	8005e32 <_printf_i+0x32>
 8005e1c:	2f00      	cmp	r7, #0
 8005e1e:	f000 80d2 	beq.w	8005fc6 <_printf_i+0x1c6>
 8005e22:	2f58      	cmp	r7, #88	@ 0x58
 8005e24:	f000 80b9 	beq.w	8005f9a <_printf_i+0x19a>
 8005e28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e2c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005e30:	e03a      	b.n	8005ea8 <_printf_i+0xa8>
 8005e32:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005e36:	2b15      	cmp	r3, #21
 8005e38:	d8f6      	bhi.n	8005e28 <_printf_i+0x28>
 8005e3a:	a101      	add	r1, pc, #4	@ (adr r1, 8005e40 <_printf_i+0x40>)
 8005e3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e40:	08005e99 	.word	0x08005e99
 8005e44:	08005ead 	.word	0x08005ead
 8005e48:	08005e29 	.word	0x08005e29
 8005e4c:	08005e29 	.word	0x08005e29
 8005e50:	08005e29 	.word	0x08005e29
 8005e54:	08005e29 	.word	0x08005e29
 8005e58:	08005ead 	.word	0x08005ead
 8005e5c:	08005e29 	.word	0x08005e29
 8005e60:	08005e29 	.word	0x08005e29
 8005e64:	08005e29 	.word	0x08005e29
 8005e68:	08005e29 	.word	0x08005e29
 8005e6c:	08005fad 	.word	0x08005fad
 8005e70:	08005ed7 	.word	0x08005ed7
 8005e74:	08005f67 	.word	0x08005f67
 8005e78:	08005e29 	.word	0x08005e29
 8005e7c:	08005e29 	.word	0x08005e29
 8005e80:	08005fcf 	.word	0x08005fcf
 8005e84:	08005e29 	.word	0x08005e29
 8005e88:	08005ed7 	.word	0x08005ed7
 8005e8c:	08005e29 	.word	0x08005e29
 8005e90:	08005e29 	.word	0x08005e29
 8005e94:	08005f6f 	.word	0x08005f6f
 8005e98:	6833      	ldr	r3, [r6, #0]
 8005e9a:	1d1a      	adds	r2, r3, #4
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	6032      	str	r2, [r6, #0]
 8005ea0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ea4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e09d      	b.n	8005fe8 <_printf_i+0x1e8>
 8005eac:	6833      	ldr	r3, [r6, #0]
 8005eae:	6820      	ldr	r0, [r4, #0]
 8005eb0:	1d19      	adds	r1, r3, #4
 8005eb2:	6031      	str	r1, [r6, #0]
 8005eb4:	0606      	lsls	r6, r0, #24
 8005eb6:	d501      	bpl.n	8005ebc <_printf_i+0xbc>
 8005eb8:	681d      	ldr	r5, [r3, #0]
 8005eba:	e003      	b.n	8005ec4 <_printf_i+0xc4>
 8005ebc:	0645      	lsls	r5, r0, #25
 8005ebe:	d5fb      	bpl.n	8005eb8 <_printf_i+0xb8>
 8005ec0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005ec4:	2d00      	cmp	r5, #0
 8005ec6:	da03      	bge.n	8005ed0 <_printf_i+0xd0>
 8005ec8:	232d      	movs	r3, #45	@ 0x2d
 8005eca:	426d      	negs	r5, r5
 8005ecc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ed0:	4859      	ldr	r0, [pc, #356]	@ (8006038 <_printf_i+0x238>)
 8005ed2:	230a      	movs	r3, #10
 8005ed4:	e011      	b.n	8005efa <_printf_i+0xfa>
 8005ed6:	6821      	ldr	r1, [r4, #0]
 8005ed8:	6833      	ldr	r3, [r6, #0]
 8005eda:	0608      	lsls	r0, r1, #24
 8005edc:	f853 5b04 	ldr.w	r5, [r3], #4
 8005ee0:	d402      	bmi.n	8005ee8 <_printf_i+0xe8>
 8005ee2:	0649      	lsls	r1, r1, #25
 8005ee4:	bf48      	it	mi
 8005ee6:	b2ad      	uxthmi	r5, r5
 8005ee8:	2f6f      	cmp	r7, #111	@ 0x6f
 8005eea:	4853      	ldr	r0, [pc, #332]	@ (8006038 <_printf_i+0x238>)
 8005eec:	6033      	str	r3, [r6, #0]
 8005eee:	bf14      	ite	ne
 8005ef0:	230a      	movne	r3, #10
 8005ef2:	2308      	moveq	r3, #8
 8005ef4:	2100      	movs	r1, #0
 8005ef6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005efa:	6866      	ldr	r6, [r4, #4]
 8005efc:	60a6      	str	r6, [r4, #8]
 8005efe:	2e00      	cmp	r6, #0
 8005f00:	bfa2      	ittt	ge
 8005f02:	6821      	ldrge	r1, [r4, #0]
 8005f04:	f021 0104 	bicge.w	r1, r1, #4
 8005f08:	6021      	strge	r1, [r4, #0]
 8005f0a:	b90d      	cbnz	r5, 8005f10 <_printf_i+0x110>
 8005f0c:	2e00      	cmp	r6, #0
 8005f0e:	d04b      	beq.n	8005fa8 <_printf_i+0x1a8>
 8005f10:	4616      	mov	r6, r2
 8005f12:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f16:	fb03 5711 	mls	r7, r3, r1, r5
 8005f1a:	5dc7      	ldrb	r7, [r0, r7]
 8005f1c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f20:	462f      	mov	r7, r5
 8005f22:	42bb      	cmp	r3, r7
 8005f24:	460d      	mov	r5, r1
 8005f26:	d9f4      	bls.n	8005f12 <_printf_i+0x112>
 8005f28:	2b08      	cmp	r3, #8
 8005f2a:	d10b      	bne.n	8005f44 <_printf_i+0x144>
 8005f2c:	6823      	ldr	r3, [r4, #0]
 8005f2e:	07df      	lsls	r7, r3, #31
 8005f30:	d508      	bpl.n	8005f44 <_printf_i+0x144>
 8005f32:	6923      	ldr	r3, [r4, #16]
 8005f34:	6861      	ldr	r1, [r4, #4]
 8005f36:	4299      	cmp	r1, r3
 8005f38:	bfde      	ittt	le
 8005f3a:	2330      	movle	r3, #48	@ 0x30
 8005f3c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f40:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005f44:	1b92      	subs	r2, r2, r6
 8005f46:	6122      	str	r2, [r4, #16]
 8005f48:	f8cd a000 	str.w	sl, [sp]
 8005f4c:	464b      	mov	r3, r9
 8005f4e:	aa03      	add	r2, sp, #12
 8005f50:	4621      	mov	r1, r4
 8005f52:	4640      	mov	r0, r8
 8005f54:	f7ff fee6 	bl	8005d24 <_printf_common>
 8005f58:	3001      	adds	r0, #1
 8005f5a:	d14a      	bne.n	8005ff2 <_printf_i+0x1f2>
 8005f5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005f60:	b004      	add	sp, #16
 8005f62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f66:	6823      	ldr	r3, [r4, #0]
 8005f68:	f043 0320 	orr.w	r3, r3, #32
 8005f6c:	6023      	str	r3, [r4, #0]
 8005f6e:	4833      	ldr	r0, [pc, #204]	@ (800603c <_printf_i+0x23c>)
 8005f70:	2778      	movs	r7, #120	@ 0x78
 8005f72:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005f76:	6823      	ldr	r3, [r4, #0]
 8005f78:	6831      	ldr	r1, [r6, #0]
 8005f7a:	061f      	lsls	r7, r3, #24
 8005f7c:	f851 5b04 	ldr.w	r5, [r1], #4
 8005f80:	d402      	bmi.n	8005f88 <_printf_i+0x188>
 8005f82:	065f      	lsls	r7, r3, #25
 8005f84:	bf48      	it	mi
 8005f86:	b2ad      	uxthmi	r5, r5
 8005f88:	6031      	str	r1, [r6, #0]
 8005f8a:	07d9      	lsls	r1, r3, #31
 8005f8c:	bf44      	itt	mi
 8005f8e:	f043 0320 	orrmi.w	r3, r3, #32
 8005f92:	6023      	strmi	r3, [r4, #0]
 8005f94:	b11d      	cbz	r5, 8005f9e <_printf_i+0x19e>
 8005f96:	2310      	movs	r3, #16
 8005f98:	e7ac      	b.n	8005ef4 <_printf_i+0xf4>
 8005f9a:	4827      	ldr	r0, [pc, #156]	@ (8006038 <_printf_i+0x238>)
 8005f9c:	e7e9      	b.n	8005f72 <_printf_i+0x172>
 8005f9e:	6823      	ldr	r3, [r4, #0]
 8005fa0:	f023 0320 	bic.w	r3, r3, #32
 8005fa4:	6023      	str	r3, [r4, #0]
 8005fa6:	e7f6      	b.n	8005f96 <_printf_i+0x196>
 8005fa8:	4616      	mov	r6, r2
 8005faa:	e7bd      	b.n	8005f28 <_printf_i+0x128>
 8005fac:	6833      	ldr	r3, [r6, #0]
 8005fae:	6825      	ldr	r5, [r4, #0]
 8005fb0:	6961      	ldr	r1, [r4, #20]
 8005fb2:	1d18      	adds	r0, r3, #4
 8005fb4:	6030      	str	r0, [r6, #0]
 8005fb6:	062e      	lsls	r6, r5, #24
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	d501      	bpl.n	8005fc0 <_printf_i+0x1c0>
 8005fbc:	6019      	str	r1, [r3, #0]
 8005fbe:	e002      	b.n	8005fc6 <_printf_i+0x1c6>
 8005fc0:	0668      	lsls	r0, r5, #25
 8005fc2:	d5fb      	bpl.n	8005fbc <_printf_i+0x1bc>
 8005fc4:	8019      	strh	r1, [r3, #0]
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	6123      	str	r3, [r4, #16]
 8005fca:	4616      	mov	r6, r2
 8005fcc:	e7bc      	b.n	8005f48 <_printf_i+0x148>
 8005fce:	6833      	ldr	r3, [r6, #0]
 8005fd0:	1d1a      	adds	r2, r3, #4
 8005fd2:	6032      	str	r2, [r6, #0]
 8005fd4:	681e      	ldr	r6, [r3, #0]
 8005fd6:	6862      	ldr	r2, [r4, #4]
 8005fd8:	2100      	movs	r1, #0
 8005fda:	4630      	mov	r0, r6
 8005fdc:	f7fa f8f8 	bl	80001d0 <memchr>
 8005fe0:	b108      	cbz	r0, 8005fe6 <_printf_i+0x1e6>
 8005fe2:	1b80      	subs	r0, r0, r6
 8005fe4:	6060      	str	r0, [r4, #4]
 8005fe6:	6863      	ldr	r3, [r4, #4]
 8005fe8:	6123      	str	r3, [r4, #16]
 8005fea:	2300      	movs	r3, #0
 8005fec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ff0:	e7aa      	b.n	8005f48 <_printf_i+0x148>
 8005ff2:	6923      	ldr	r3, [r4, #16]
 8005ff4:	4632      	mov	r2, r6
 8005ff6:	4649      	mov	r1, r9
 8005ff8:	4640      	mov	r0, r8
 8005ffa:	47d0      	blx	sl
 8005ffc:	3001      	adds	r0, #1
 8005ffe:	d0ad      	beq.n	8005f5c <_printf_i+0x15c>
 8006000:	6823      	ldr	r3, [r4, #0]
 8006002:	079b      	lsls	r3, r3, #30
 8006004:	d413      	bmi.n	800602e <_printf_i+0x22e>
 8006006:	68e0      	ldr	r0, [r4, #12]
 8006008:	9b03      	ldr	r3, [sp, #12]
 800600a:	4298      	cmp	r0, r3
 800600c:	bfb8      	it	lt
 800600e:	4618      	movlt	r0, r3
 8006010:	e7a6      	b.n	8005f60 <_printf_i+0x160>
 8006012:	2301      	movs	r3, #1
 8006014:	4632      	mov	r2, r6
 8006016:	4649      	mov	r1, r9
 8006018:	4640      	mov	r0, r8
 800601a:	47d0      	blx	sl
 800601c:	3001      	adds	r0, #1
 800601e:	d09d      	beq.n	8005f5c <_printf_i+0x15c>
 8006020:	3501      	adds	r5, #1
 8006022:	68e3      	ldr	r3, [r4, #12]
 8006024:	9903      	ldr	r1, [sp, #12]
 8006026:	1a5b      	subs	r3, r3, r1
 8006028:	42ab      	cmp	r3, r5
 800602a:	dcf2      	bgt.n	8006012 <_printf_i+0x212>
 800602c:	e7eb      	b.n	8006006 <_printf_i+0x206>
 800602e:	2500      	movs	r5, #0
 8006030:	f104 0619 	add.w	r6, r4, #25
 8006034:	e7f5      	b.n	8006022 <_printf_i+0x222>
 8006036:	bf00      	nop
 8006038:	0800841e 	.word	0x0800841e
 800603c:	0800842f 	.word	0x0800842f

08006040 <std>:
 8006040:	2300      	movs	r3, #0
 8006042:	b510      	push	{r4, lr}
 8006044:	4604      	mov	r4, r0
 8006046:	e9c0 3300 	strd	r3, r3, [r0]
 800604a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800604e:	6083      	str	r3, [r0, #8]
 8006050:	8181      	strh	r1, [r0, #12]
 8006052:	6643      	str	r3, [r0, #100]	@ 0x64
 8006054:	81c2      	strh	r2, [r0, #14]
 8006056:	6183      	str	r3, [r0, #24]
 8006058:	4619      	mov	r1, r3
 800605a:	2208      	movs	r2, #8
 800605c:	305c      	adds	r0, #92	@ 0x5c
 800605e:	f000 f9f9 	bl	8006454 <memset>
 8006062:	4b0d      	ldr	r3, [pc, #52]	@ (8006098 <std+0x58>)
 8006064:	6263      	str	r3, [r4, #36]	@ 0x24
 8006066:	4b0d      	ldr	r3, [pc, #52]	@ (800609c <std+0x5c>)
 8006068:	62a3      	str	r3, [r4, #40]	@ 0x28
 800606a:	4b0d      	ldr	r3, [pc, #52]	@ (80060a0 <std+0x60>)
 800606c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800606e:	4b0d      	ldr	r3, [pc, #52]	@ (80060a4 <std+0x64>)
 8006070:	6323      	str	r3, [r4, #48]	@ 0x30
 8006072:	4b0d      	ldr	r3, [pc, #52]	@ (80060a8 <std+0x68>)
 8006074:	6224      	str	r4, [r4, #32]
 8006076:	429c      	cmp	r4, r3
 8006078:	d006      	beq.n	8006088 <std+0x48>
 800607a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800607e:	4294      	cmp	r4, r2
 8006080:	d002      	beq.n	8006088 <std+0x48>
 8006082:	33d0      	adds	r3, #208	@ 0xd0
 8006084:	429c      	cmp	r4, r3
 8006086:	d105      	bne.n	8006094 <std+0x54>
 8006088:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800608c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006090:	f000 bab2 	b.w	80065f8 <__retarget_lock_init_recursive>
 8006094:	bd10      	pop	{r4, pc}
 8006096:	bf00      	nop
 8006098:	080062a5 	.word	0x080062a5
 800609c:	080062c7 	.word	0x080062c7
 80060a0:	080062ff 	.word	0x080062ff
 80060a4:	08006323 	.word	0x08006323
 80060a8:	200012a8 	.word	0x200012a8

080060ac <stdio_exit_handler>:
 80060ac:	4a02      	ldr	r2, [pc, #8]	@ (80060b8 <stdio_exit_handler+0xc>)
 80060ae:	4903      	ldr	r1, [pc, #12]	@ (80060bc <stdio_exit_handler+0x10>)
 80060b0:	4803      	ldr	r0, [pc, #12]	@ (80060c0 <stdio_exit_handler+0x14>)
 80060b2:	f000 b869 	b.w	8006188 <_fwalk_sglue>
 80060b6:	bf00      	nop
 80060b8:	20000010 	.word	0x20000010
 80060bc:	08007f49 	.word	0x08007f49
 80060c0:	20000020 	.word	0x20000020

080060c4 <cleanup_stdio>:
 80060c4:	6841      	ldr	r1, [r0, #4]
 80060c6:	4b0c      	ldr	r3, [pc, #48]	@ (80060f8 <cleanup_stdio+0x34>)
 80060c8:	4299      	cmp	r1, r3
 80060ca:	b510      	push	{r4, lr}
 80060cc:	4604      	mov	r4, r0
 80060ce:	d001      	beq.n	80060d4 <cleanup_stdio+0x10>
 80060d0:	f001 ff3a 	bl	8007f48 <_fflush_r>
 80060d4:	68a1      	ldr	r1, [r4, #8]
 80060d6:	4b09      	ldr	r3, [pc, #36]	@ (80060fc <cleanup_stdio+0x38>)
 80060d8:	4299      	cmp	r1, r3
 80060da:	d002      	beq.n	80060e2 <cleanup_stdio+0x1e>
 80060dc:	4620      	mov	r0, r4
 80060de:	f001 ff33 	bl	8007f48 <_fflush_r>
 80060e2:	68e1      	ldr	r1, [r4, #12]
 80060e4:	4b06      	ldr	r3, [pc, #24]	@ (8006100 <cleanup_stdio+0x3c>)
 80060e6:	4299      	cmp	r1, r3
 80060e8:	d004      	beq.n	80060f4 <cleanup_stdio+0x30>
 80060ea:	4620      	mov	r0, r4
 80060ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060f0:	f001 bf2a 	b.w	8007f48 <_fflush_r>
 80060f4:	bd10      	pop	{r4, pc}
 80060f6:	bf00      	nop
 80060f8:	200012a8 	.word	0x200012a8
 80060fc:	20001310 	.word	0x20001310
 8006100:	20001378 	.word	0x20001378

08006104 <global_stdio_init.part.0>:
 8006104:	b510      	push	{r4, lr}
 8006106:	4b0b      	ldr	r3, [pc, #44]	@ (8006134 <global_stdio_init.part.0+0x30>)
 8006108:	4c0b      	ldr	r4, [pc, #44]	@ (8006138 <global_stdio_init.part.0+0x34>)
 800610a:	4a0c      	ldr	r2, [pc, #48]	@ (800613c <global_stdio_init.part.0+0x38>)
 800610c:	601a      	str	r2, [r3, #0]
 800610e:	4620      	mov	r0, r4
 8006110:	2200      	movs	r2, #0
 8006112:	2104      	movs	r1, #4
 8006114:	f7ff ff94 	bl	8006040 <std>
 8006118:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800611c:	2201      	movs	r2, #1
 800611e:	2109      	movs	r1, #9
 8006120:	f7ff ff8e 	bl	8006040 <std>
 8006124:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006128:	2202      	movs	r2, #2
 800612a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800612e:	2112      	movs	r1, #18
 8006130:	f7ff bf86 	b.w	8006040 <std>
 8006134:	200013e0 	.word	0x200013e0
 8006138:	200012a8 	.word	0x200012a8
 800613c:	080060ad 	.word	0x080060ad

08006140 <__sfp_lock_acquire>:
 8006140:	4801      	ldr	r0, [pc, #4]	@ (8006148 <__sfp_lock_acquire+0x8>)
 8006142:	f000 ba5a 	b.w	80065fa <__retarget_lock_acquire_recursive>
 8006146:	bf00      	nop
 8006148:	200013e9 	.word	0x200013e9

0800614c <__sfp_lock_release>:
 800614c:	4801      	ldr	r0, [pc, #4]	@ (8006154 <__sfp_lock_release+0x8>)
 800614e:	f000 ba55 	b.w	80065fc <__retarget_lock_release_recursive>
 8006152:	bf00      	nop
 8006154:	200013e9 	.word	0x200013e9

08006158 <__sinit>:
 8006158:	b510      	push	{r4, lr}
 800615a:	4604      	mov	r4, r0
 800615c:	f7ff fff0 	bl	8006140 <__sfp_lock_acquire>
 8006160:	6a23      	ldr	r3, [r4, #32]
 8006162:	b11b      	cbz	r3, 800616c <__sinit+0x14>
 8006164:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006168:	f7ff bff0 	b.w	800614c <__sfp_lock_release>
 800616c:	4b04      	ldr	r3, [pc, #16]	@ (8006180 <__sinit+0x28>)
 800616e:	6223      	str	r3, [r4, #32]
 8006170:	4b04      	ldr	r3, [pc, #16]	@ (8006184 <__sinit+0x2c>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d1f5      	bne.n	8006164 <__sinit+0xc>
 8006178:	f7ff ffc4 	bl	8006104 <global_stdio_init.part.0>
 800617c:	e7f2      	b.n	8006164 <__sinit+0xc>
 800617e:	bf00      	nop
 8006180:	080060c5 	.word	0x080060c5
 8006184:	200013e0 	.word	0x200013e0

08006188 <_fwalk_sglue>:
 8006188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800618c:	4607      	mov	r7, r0
 800618e:	4688      	mov	r8, r1
 8006190:	4614      	mov	r4, r2
 8006192:	2600      	movs	r6, #0
 8006194:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006198:	f1b9 0901 	subs.w	r9, r9, #1
 800619c:	d505      	bpl.n	80061aa <_fwalk_sglue+0x22>
 800619e:	6824      	ldr	r4, [r4, #0]
 80061a0:	2c00      	cmp	r4, #0
 80061a2:	d1f7      	bne.n	8006194 <_fwalk_sglue+0xc>
 80061a4:	4630      	mov	r0, r6
 80061a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061aa:	89ab      	ldrh	r3, [r5, #12]
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	d907      	bls.n	80061c0 <_fwalk_sglue+0x38>
 80061b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80061b4:	3301      	adds	r3, #1
 80061b6:	d003      	beq.n	80061c0 <_fwalk_sglue+0x38>
 80061b8:	4629      	mov	r1, r5
 80061ba:	4638      	mov	r0, r7
 80061bc:	47c0      	blx	r8
 80061be:	4306      	orrs	r6, r0
 80061c0:	3568      	adds	r5, #104	@ 0x68
 80061c2:	e7e9      	b.n	8006198 <_fwalk_sglue+0x10>

080061c4 <iprintf>:
 80061c4:	b40f      	push	{r0, r1, r2, r3}
 80061c6:	b507      	push	{r0, r1, r2, lr}
 80061c8:	4906      	ldr	r1, [pc, #24]	@ (80061e4 <iprintf+0x20>)
 80061ca:	ab04      	add	r3, sp, #16
 80061cc:	6808      	ldr	r0, [r1, #0]
 80061ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80061d2:	6881      	ldr	r1, [r0, #8]
 80061d4:	9301      	str	r3, [sp, #4]
 80061d6:	f001 fd1b 	bl	8007c10 <_vfiprintf_r>
 80061da:	b003      	add	sp, #12
 80061dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80061e0:	b004      	add	sp, #16
 80061e2:	4770      	bx	lr
 80061e4:	2000001c 	.word	0x2000001c

080061e8 <_puts_r>:
 80061e8:	6a03      	ldr	r3, [r0, #32]
 80061ea:	b570      	push	{r4, r5, r6, lr}
 80061ec:	6884      	ldr	r4, [r0, #8]
 80061ee:	4605      	mov	r5, r0
 80061f0:	460e      	mov	r6, r1
 80061f2:	b90b      	cbnz	r3, 80061f8 <_puts_r+0x10>
 80061f4:	f7ff ffb0 	bl	8006158 <__sinit>
 80061f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80061fa:	07db      	lsls	r3, r3, #31
 80061fc:	d405      	bmi.n	800620a <_puts_r+0x22>
 80061fe:	89a3      	ldrh	r3, [r4, #12]
 8006200:	0598      	lsls	r0, r3, #22
 8006202:	d402      	bmi.n	800620a <_puts_r+0x22>
 8006204:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006206:	f000 f9f8 	bl	80065fa <__retarget_lock_acquire_recursive>
 800620a:	89a3      	ldrh	r3, [r4, #12]
 800620c:	0719      	lsls	r1, r3, #28
 800620e:	d502      	bpl.n	8006216 <_puts_r+0x2e>
 8006210:	6923      	ldr	r3, [r4, #16]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d135      	bne.n	8006282 <_puts_r+0x9a>
 8006216:	4621      	mov	r1, r4
 8006218:	4628      	mov	r0, r5
 800621a:	f000 f8c5 	bl	80063a8 <__swsetup_r>
 800621e:	b380      	cbz	r0, 8006282 <_puts_r+0x9a>
 8006220:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8006224:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006226:	07da      	lsls	r2, r3, #31
 8006228:	d405      	bmi.n	8006236 <_puts_r+0x4e>
 800622a:	89a3      	ldrh	r3, [r4, #12]
 800622c:	059b      	lsls	r3, r3, #22
 800622e:	d402      	bmi.n	8006236 <_puts_r+0x4e>
 8006230:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006232:	f000 f9e3 	bl	80065fc <__retarget_lock_release_recursive>
 8006236:	4628      	mov	r0, r5
 8006238:	bd70      	pop	{r4, r5, r6, pc}
 800623a:	2b00      	cmp	r3, #0
 800623c:	da04      	bge.n	8006248 <_puts_r+0x60>
 800623e:	69a2      	ldr	r2, [r4, #24]
 8006240:	429a      	cmp	r2, r3
 8006242:	dc17      	bgt.n	8006274 <_puts_r+0x8c>
 8006244:	290a      	cmp	r1, #10
 8006246:	d015      	beq.n	8006274 <_puts_r+0x8c>
 8006248:	6823      	ldr	r3, [r4, #0]
 800624a:	1c5a      	adds	r2, r3, #1
 800624c:	6022      	str	r2, [r4, #0]
 800624e:	7019      	strb	r1, [r3, #0]
 8006250:	68a3      	ldr	r3, [r4, #8]
 8006252:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006256:	3b01      	subs	r3, #1
 8006258:	60a3      	str	r3, [r4, #8]
 800625a:	2900      	cmp	r1, #0
 800625c:	d1ed      	bne.n	800623a <_puts_r+0x52>
 800625e:	2b00      	cmp	r3, #0
 8006260:	da11      	bge.n	8006286 <_puts_r+0x9e>
 8006262:	4622      	mov	r2, r4
 8006264:	210a      	movs	r1, #10
 8006266:	4628      	mov	r0, r5
 8006268:	f000 f85f 	bl	800632a <__swbuf_r>
 800626c:	3001      	adds	r0, #1
 800626e:	d0d7      	beq.n	8006220 <_puts_r+0x38>
 8006270:	250a      	movs	r5, #10
 8006272:	e7d7      	b.n	8006224 <_puts_r+0x3c>
 8006274:	4622      	mov	r2, r4
 8006276:	4628      	mov	r0, r5
 8006278:	f000 f857 	bl	800632a <__swbuf_r>
 800627c:	3001      	adds	r0, #1
 800627e:	d1e7      	bne.n	8006250 <_puts_r+0x68>
 8006280:	e7ce      	b.n	8006220 <_puts_r+0x38>
 8006282:	3e01      	subs	r6, #1
 8006284:	e7e4      	b.n	8006250 <_puts_r+0x68>
 8006286:	6823      	ldr	r3, [r4, #0]
 8006288:	1c5a      	adds	r2, r3, #1
 800628a:	6022      	str	r2, [r4, #0]
 800628c:	220a      	movs	r2, #10
 800628e:	701a      	strb	r2, [r3, #0]
 8006290:	e7ee      	b.n	8006270 <_puts_r+0x88>
	...

08006294 <puts>:
 8006294:	4b02      	ldr	r3, [pc, #8]	@ (80062a0 <puts+0xc>)
 8006296:	4601      	mov	r1, r0
 8006298:	6818      	ldr	r0, [r3, #0]
 800629a:	f7ff bfa5 	b.w	80061e8 <_puts_r>
 800629e:	bf00      	nop
 80062a0:	2000001c 	.word	0x2000001c

080062a4 <__sread>:
 80062a4:	b510      	push	{r4, lr}
 80062a6:	460c      	mov	r4, r1
 80062a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062ac:	f000 f956 	bl	800655c <_read_r>
 80062b0:	2800      	cmp	r0, #0
 80062b2:	bfab      	itete	ge
 80062b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80062b6:	89a3      	ldrhlt	r3, [r4, #12]
 80062b8:	181b      	addge	r3, r3, r0
 80062ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80062be:	bfac      	ite	ge
 80062c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80062c2:	81a3      	strhlt	r3, [r4, #12]
 80062c4:	bd10      	pop	{r4, pc}

080062c6 <__swrite>:
 80062c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062ca:	461f      	mov	r7, r3
 80062cc:	898b      	ldrh	r3, [r1, #12]
 80062ce:	05db      	lsls	r3, r3, #23
 80062d0:	4605      	mov	r5, r0
 80062d2:	460c      	mov	r4, r1
 80062d4:	4616      	mov	r6, r2
 80062d6:	d505      	bpl.n	80062e4 <__swrite+0x1e>
 80062d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062dc:	2302      	movs	r3, #2
 80062de:	2200      	movs	r2, #0
 80062e0:	f000 f92a 	bl	8006538 <_lseek_r>
 80062e4:	89a3      	ldrh	r3, [r4, #12]
 80062e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80062ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062ee:	81a3      	strh	r3, [r4, #12]
 80062f0:	4632      	mov	r2, r6
 80062f2:	463b      	mov	r3, r7
 80062f4:	4628      	mov	r0, r5
 80062f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062fa:	f000 b941 	b.w	8006580 <_write_r>

080062fe <__sseek>:
 80062fe:	b510      	push	{r4, lr}
 8006300:	460c      	mov	r4, r1
 8006302:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006306:	f000 f917 	bl	8006538 <_lseek_r>
 800630a:	1c43      	adds	r3, r0, #1
 800630c:	89a3      	ldrh	r3, [r4, #12]
 800630e:	bf15      	itete	ne
 8006310:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006312:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006316:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800631a:	81a3      	strheq	r3, [r4, #12]
 800631c:	bf18      	it	ne
 800631e:	81a3      	strhne	r3, [r4, #12]
 8006320:	bd10      	pop	{r4, pc}

08006322 <__sclose>:
 8006322:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006326:	f000 b8a1 	b.w	800646c <_close_r>

0800632a <__swbuf_r>:
 800632a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800632c:	460e      	mov	r6, r1
 800632e:	4614      	mov	r4, r2
 8006330:	4605      	mov	r5, r0
 8006332:	b118      	cbz	r0, 800633c <__swbuf_r+0x12>
 8006334:	6a03      	ldr	r3, [r0, #32]
 8006336:	b90b      	cbnz	r3, 800633c <__swbuf_r+0x12>
 8006338:	f7ff ff0e 	bl	8006158 <__sinit>
 800633c:	69a3      	ldr	r3, [r4, #24]
 800633e:	60a3      	str	r3, [r4, #8]
 8006340:	89a3      	ldrh	r3, [r4, #12]
 8006342:	071a      	lsls	r2, r3, #28
 8006344:	d501      	bpl.n	800634a <__swbuf_r+0x20>
 8006346:	6923      	ldr	r3, [r4, #16]
 8006348:	b943      	cbnz	r3, 800635c <__swbuf_r+0x32>
 800634a:	4621      	mov	r1, r4
 800634c:	4628      	mov	r0, r5
 800634e:	f000 f82b 	bl	80063a8 <__swsetup_r>
 8006352:	b118      	cbz	r0, 800635c <__swbuf_r+0x32>
 8006354:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006358:	4638      	mov	r0, r7
 800635a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800635c:	6823      	ldr	r3, [r4, #0]
 800635e:	6922      	ldr	r2, [r4, #16]
 8006360:	1a98      	subs	r0, r3, r2
 8006362:	6963      	ldr	r3, [r4, #20]
 8006364:	b2f6      	uxtb	r6, r6
 8006366:	4283      	cmp	r3, r0
 8006368:	4637      	mov	r7, r6
 800636a:	dc05      	bgt.n	8006378 <__swbuf_r+0x4e>
 800636c:	4621      	mov	r1, r4
 800636e:	4628      	mov	r0, r5
 8006370:	f001 fdea 	bl	8007f48 <_fflush_r>
 8006374:	2800      	cmp	r0, #0
 8006376:	d1ed      	bne.n	8006354 <__swbuf_r+0x2a>
 8006378:	68a3      	ldr	r3, [r4, #8]
 800637a:	3b01      	subs	r3, #1
 800637c:	60a3      	str	r3, [r4, #8]
 800637e:	6823      	ldr	r3, [r4, #0]
 8006380:	1c5a      	adds	r2, r3, #1
 8006382:	6022      	str	r2, [r4, #0]
 8006384:	701e      	strb	r6, [r3, #0]
 8006386:	6962      	ldr	r2, [r4, #20]
 8006388:	1c43      	adds	r3, r0, #1
 800638a:	429a      	cmp	r2, r3
 800638c:	d004      	beq.n	8006398 <__swbuf_r+0x6e>
 800638e:	89a3      	ldrh	r3, [r4, #12]
 8006390:	07db      	lsls	r3, r3, #31
 8006392:	d5e1      	bpl.n	8006358 <__swbuf_r+0x2e>
 8006394:	2e0a      	cmp	r6, #10
 8006396:	d1df      	bne.n	8006358 <__swbuf_r+0x2e>
 8006398:	4621      	mov	r1, r4
 800639a:	4628      	mov	r0, r5
 800639c:	f001 fdd4 	bl	8007f48 <_fflush_r>
 80063a0:	2800      	cmp	r0, #0
 80063a2:	d0d9      	beq.n	8006358 <__swbuf_r+0x2e>
 80063a4:	e7d6      	b.n	8006354 <__swbuf_r+0x2a>
	...

080063a8 <__swsetup_r>:
 80063a8:	b538      	push	{r3, r4, r5, lr}
 80063aa:	4b29      	ldr	r3, [pc, #164]	@ (8006450 <__swsetup_r+0xa8>)
 80063ac:	4605      	mov	r5, r0
 80063ae:	6818      	ldr	r0, [r3, #0]
 80063b0:	460c      	mov	r4, r1
 80063b2:	b118      	cbz	r0, 80063bc <__swsetup_r+0x14>
 80063b4:	6a03      	ldr	r3, [r0, #32]
 80063b6:	b90b      	cbnz	r3, 80063bc <__swsetup_r+0x14>
 80063b8:	f7ff fece 	bl	8006158 <__sinit>
 80063bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063c0:	0719      	lsls	r1, r3, #28
 80063c2:	d422      	bmi.n	800640a <__swsetup_r+0x62>
 80063c4:	06da      	lsls	r2, r3, #27
 80063c6:	d407      	bmi.n	80063d8 <__swsetup_r+0x30>
 80063c8:	2209      	movs	r2, #9
 80063ca:	602a      	str	r2, [r5, #0]
 80063cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063d0:	81a3      	strh	r3, [r4, #12]
 80063d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80063d6:	e033      	b.n	8006440 <__swsetup_r+0x98>
 80063d8:	0758      	lsls	r0, r3, #29
 80063da:	d512      	bpl.n	8006402 <__swsetup_r+0x5a>
 80063dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80063de:	b141      	cbz	r1, 80063f2 <__swsetup_r+0x4a>
 80063e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80063e4:	4299      	cmp	r1, r3
 80063e6:	d002      	beq.n	80063ee <__swsetup_r+0x46>
 80063e8:	4628      	mov	r0, r5
 80063ea:	f000 ff65 	bl	80072b8 <_free_r>
 80063ee:	2300      	movs	r3, #0
 80063f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80063f2:	89a3      	ldrh	r3, [r4, #12]
 80063f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80063f8:	81a3      	strh	r3, [r4, #12]
 80063fa:	2300      	movs	r3, #0
 80063fc:	6063      	str	r3, [r4, #4]
 80063fe:	6923      	ldr	r3, [r4, #16]
 8006400:	6023      	str	r3, [r4, #0]
 8006402:	89a3      	ldrh	r3, [r4, #12]
 8006404:	f043 0308 	orr.w	r3, r3, #8
 8006408:	81a3      	strh	r3, [r4, #12]
 800640a:	6923      	ldr	r3, [r4, #16]
 800640c:	b94b      	cbnz	r3, 8006422 <__swsetup_r+0x7a>
 800640e:	89a3      	ldrh	r3, [r4, #12]
 8006410:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006414:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006418:	d003      	beq.n	8006422 <__swsetup_r+0x7a>
 800641a:	4621      	mov	r1, r4
 800641c:	4628      	mov	r0, r5
 800641e:	f001 fde1 	bl	8007fe4 <__smakebuf_r>
 8006422:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006426:	f013 0201 	ands.w	r2, r3, #1
 800642a:	d00a      	beq.n	8006442 <__swsetup_r+0x9a>
 800642c:	2200      	movs	r2, #0
 800642e:	60a2      	str	r2, [r4, #8]
 8006430:	6962      	ldr	r2, [r4, #20]
 8006432:	4252      	negs	r2, r2
 8006434:	61a2      	str	r2, [r4, #24]
 8006436:	6922      	ldr	r2, [r4, #16]
 8006438:	b942      	cbnz	r2, 800644c <__swsetup_r+0xa4>
 800643a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800643e:	d1c5      	bne.n	80063cc <__swsetup_r+0x24>
 8006440:	bd38      	pop	{r3, r4, r5, pc}
 8006442:	0799      	lsls	r1, r3, #30
 8006444:	bf58      	it	pl
 8006446:	6962      	ldrpl	r2, [r4, #20]
 8006448:	60a2      	str	r2, [r4, #8]
 800644a:	e7f4      	b.n	8006436 <__swsetup_r+0x8e>
 800644c:	2000      	movs	r0, #0
 800644e:	e7f7      	b.n	8006440 <__swsetup_r+0x98>
 8006450:	2000001c 	.word	0x2000001c

08006454 <memset>:
 8006454:	4402      	add	r2, r0
 8006456:	4603      	mov	r3, r0
 8006458:	4293      	cmp	r3, r2
 800645a:	d100      	bne.n	800645e <memset+0xa>
 800645c:	4770      	bx	lr
 800645e:	f803 1b01 	strb.w	r1, [r3], #1
 8006462:	e7f9      	b.n	8006458 <memset+0x4>

08006464 <_localeconv_r>:
 8006464:	4800      	ldr	r0, [pc, #0]	@ (8006468 <_localeconv_r+0x4>)
 8006466:	4770      	bx	lr
 8006468:	2000015c 	.word	0x2000015c

0800646c <_close_r>:
 800646c:	b538      	push	{r3, r4, r5, lr}
 800646e:	4d06      	ldr	r5, [pc, #24]	@ (8006488 <_close_r+0x1c>)
 8006470:	2300      	movs	r3, #0
 8006472:	4604      	mov	r4, r0
 8006474:	4608      	mov	r0, r1
 8006476:	602b      	str	r3, [r5, #0]
 8006478:	f7fb f956 	bl	8001728 <_close>
 800647c:	1c43      	adds	r3, r0, #1
 800647e:	d102      	bne.n	8006486 <_close_r+0x1a>
 8006480:	682b      	ldr	r3, [r5, #0]
 8006482:	b103      	cbz	r3, 8006486 <_close_r+0x1a>
 8006484:	6023      	str	r3, [r4, #0]
 8006486:	bd38      	pop	{r3, r4, r5, pc}
 8006488:	200013e4 	.word	0x200013e4

0800648c <_reclaim_reent>:
 800648c:	4b29      	ldr	r3, [pc, #164]	@ (8006534 <_reclaim_reent+0xa8>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4283      	cmp	r3, r0
 8006492:	b570      	push	{r4, r5, r6, lr}
 8006494:	4604      	mov	r4, r0
 8006496:	d04b      	beq.n	8006530 <_reclaim_reent+0xa4>
 8006498:	69c3      	ldr	r3, [r0, #28]
 800649a:	b1ab      	cbz	r3, 80064c8 <_reclaim_reent+0x3c>
 800649c:	68db      	ldr	r3, [r3, #12]
 800649e:	b16b      	cbz	r3, 80064bc <_reclaim_reent+0x30>
 80064a0:	2500      	movs	r5, #0
 80064a2:	69e3      	ldr	r3, [r4, #28]
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	5959      	ldr	r1, [r3, r5]
 80064a8:	2900      	cmp	r1, #0
 80064aa:	d13b      	bne.n	8006524 <_reclaim_reent+0x98>
 80064ac:	3504      	adds	r5, #4
 80064ae:	2d80      	cmp	r5, #128	@ 0x80
 80064b0:	d1f7      	bne.n	80064a2 <_reclaim_reent+0x16>
 80064b2:	69e3      	ldr	r3, [r4, #28]
 80064b4:	4620      	mov	r0, r4
 80064b6:	68d9      	ldr	r1, [r3, #12]
 80064b8:	f000 fefe 	bl	80072b8 <_free_r>
 80064bc:	69e3      	ldr	r3, [r4, #28]
 80064be:	6819      	ldr	r1, [r3, #0]
 80064c0:	b111      	cbz	r1, 80064c8 <_reclaim_reent+0x3c>
 80064c2:	4620      	mov	r0, r4
 80064c4:	f000 fef8 	bl	80072b8 <_free_r>
 80064c8:	6961      	ldr	r1, [r4, #20]
 80064ca:	b111      	cbz	r1, 80064d2 <_reclaim_reent+0x46>
 80064cc:	4620      	mov	r0, r4
 80064ce:	f000 fef3 	bl	80072b8 <_free_r>
 80064d2:	69e1      	ldr	r1, [r4, #28]
 80064d4:	b111      	cbz	r1, 80064dc <_reclaim_reent+0x50>
 80064d6:	4620      	mov	r0, r4
 80064d8:	f000 feee 	bl	80072b8 <_free_r>
 80064dc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80064de:	b111      	cbz	r1, 80064e6 <_reclaim_reent+0x5a>
 80064e0:	4620      	mov	r0, r4
 80064e2:	f000 fee9 	bl	80072b8 <_free_r>
 80064e6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80064e8:	b111      	cbz	r1, 80064f0 <_reclaim_reent+0x64>
 80064ea:	4620      	mov	r0, r4
 80064ec:	f000 fee4 	bl	80072b8 <_free_r>
 80064f0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80064f2:	b111      	cbz	r1, 80064fa <_reclaim_reent+0x6e>
 80064f4:	4620      	mov	r0, r4
 80064f6:	f000 fedf 	bl	80072b8 <_free_r>
 80064fa:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80064fc:	b111      	cbz	r1, 8006504 <_reclaim_reent+0x78>
 80064fe:	4620      	mov	r0, r4
 8006500:	f000 feda 	bl	80072b8 <_free_r>
 8006504:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006506:	b111      	cbz	r1, 800650e <_reclaim_reent+0x82>
 8006508:	4620      	mov	r0, r4
 800650a:	f000 fed5 	bl	80072b8 <_free_r>
 800650e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006510:	b111      	cbz	r1, 8006518 <_reclaim_reent+0x8c>
 8006512:	4620      	mov	r0, r4
 8006514:	f000 fed0 	bl	80072b8 <_free_r>
 8006518:	6a23      	ldr	r3, [r4, #32]
 800651a:	b14b      	cbz	r3, 8006530 <_reclaim_reent+0xa4>
 800651c:	4620      	mov	r0, r4
 800651e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006522:	4718      	bx	r3
 8006524:	680e      	ldr	r6, [r1, #0]
 8006526:	4620      	mov	r0, r4
 8006528:	f000 fec6 	bl	80072b8 <_free_r>
 800652c:	4631      	mov	r1, r6
 800652e:	e7bb      	b.n	80064a8 <_reclaim_reent+0x1c>
 8006530:	bd70      	pop	{r4, r5, r6, pc}
 8006532:	bf00      	nop
 8006534:	2000001c 	.word	0x2000001c

08006538 <_lseek_r>:
 8006538:	b538      	push	{r3, r4, r5, lr}
 800653a:	4d07      	ldr	r5, [pc, #28]	@ (8006558 <_lseek_r+0x20>)
 800653c:	4604      	mov	r4, r0
 800653e:	4608      	mov	r0, r1
 8006540:	4611      	mov	r1, r2
 8006542:	2200      	movs	r2, #0
 8006544:	602a      	str	r2, [r5, #0]
 8006546:	461a      	mov	r2, r3
 8006548:	f7fb f8f8 	bl	800173c <_lseek>
 800654c:	1c43      	adds	r3, r0, #1
 800654e:	d102      	bne.n	8006556 <_lseek_r+0x1e>
 8006550:	682b      	ldr	r3, [r5, #0]
 8006552:	b103      	cbz	r3, 8006556 <_lseek_r+0x1e>
 8006554:	6023      	str	r3, [r4, #0]
 8006556:	bd38      	pop	{r3, r4, r5, pc}
 8006558:	200013e4 	.word	0x200013e4

0800655c <_read_r>:
 800655c:	b538      	push	{r3, r4, r5, lr}
 800655e:	4d07      	ldr	r5, [pc, #28]	@ (800657c <_read_r+0x20>)
 8006560:	4604      	mov	r4, r0
 8006562:	4608      	mov	r0, r1
 8006564:	4611      	mov	r1, r2
 8006566:	2200      	movs	r2, #0
 8006568:	602a      	str	r2, [r5, #0]
 800656a:	461a      	mov	r2, r3
 800656c:	f7fb f8cc 	bl	8001708 <_read>
 8006570:	1c43      	adds	r3, r0, #1
 8006572:	d102      	bne.n	800657a <_read_r+0x1e>
 8006574:	682b      	ldr	r3, [r5, #0]
 8006576:	b103      	cbz	r3, 800657a <_read_r+0x1e>
 8006578:	6023      	str	r3, [r4, #0]
 800657a:	bd38      	pop	{r3, r4, r5, pc}
 800657c:	200013e4 	.word	0x200013e4

08006580 <_write_r>:
 8006580:	b538      	push	{r3, r4, r5, lr}
 8006582:	4d07      	ldr	r5, [pc, #28]	@ (80065a0 <_write_r+0x20>)
 8006584:	4604      	mov	r4, r0
 8006586:	4608      	mov	r0, r1
 8006588:	4611      	mov	r1, r2
 800658a:	2200      	movs	r2, #0
 800658c:	602a      	str	r2, [r5, #0]
 800658e:	461a      	mov	r2, r3
 8006590:	f7fa fd06 	bl	8000fa0 <_write>
 8006594:	1c43      	adds	r3, r0, #1
 8006596:	d102      	bne.n	800659e <_write_r+0x1e>
 8006598:	682b      	ldr	r3, [r5, #0]
 800659a:	b103      	cbz	r3, 800659e <_write_r+0x1e>
 800659c:	6023      	str	r3, [r4, #0]
 800659e:	bd38      	pop	{r3, r4, r5, pc}
 80065a0:	200013e4 	.word	0x200013e4

080065a4 <__errno>:
 80065a4:	4b01      	ldr	r3, [pc, #4]	@ (80065ac <__errno+0x8>)
 80065a6:	6818      	ldr	r0, [r3, #0]
 80065a8:	4770      	bx	lr
 80065aa:	bf00      	nop
 80065ac:	2000001c 	.word	0x2000001c

080065b0 <__libc_init_array>:
 80065b0:	b570      	push	{r4, r5, r6, lr}
 80065b2:	4d0d      	ldr	r5, [pc, #52]	@ (80065e8 <__libc_init_array+0x38>)
 80065b4:	4c0d      	ldr	r4, [pc, #52]	@ (80065ec <__libc_init_array+0x3c>)
 80065b6:	1b64      	subs	r4, r4, r5
 80065b8:	10a4      	asrs	r4, r4, #2
 80065ba:	2600      	movs	r6, #0
 80065bc:	42a6      	cmp	r6, r4
 80065be:	d109      	bne.n	80065d4 <__libc_init_array+0x24>
 80065c0:	4d0b      	ldr	r5, [pc, #44]	@ (80065f0 <__libc_init_array+0x40>)
 80065c2:	4c0c      	ldr	r4, [pc, #48]	@ (80065f4 <__libc_init_array+0x44>)
 80065c4:	f001 fe2c 	bl	8008220 <_init>
 80065c8:	1b64      	subs	r4, r4, r5
 80065ca:	10a4      	asrs	r4, r4, #2
 80065cc:	2600      	movs	r6, #0
 80065ce:	42a6      	cmp	r6, r4
 80065d0:	d105      	bne.n	80065de <__libc_init_array+0x2e>
 80065d2:	bd70      	pop	{r4, r5, r6, pc}
 80065d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80065d8:	4798      	blx	r3
 80065da:	3601      	adds	r6, #1
 80065dc:	e7ee      	b.n	80065bc <__libc_init_array+0xc>
 80065de:	f855 3b04 	ldr.w	r3, [r5], #4
 80065e2:	4798      	blx	r3
 80065e4:	3601      	adds	r6, #1
 80065e6:	e7f2      	b.n	80065ce <__libc_init_array+0x1e>
 80065e8:	08008788 	.word	0x08008788
 80065ec:	08008788 	.word	0x08008788
 80065f0:	08008788 	.word	0x08008788
 80065f4:	0800878c 	.word	0x0800878c

080065f8 <__retarget_lock_init_recursive>:
 80065f8:	4770      	bx	lr

080065fa <__retarget_lock_acquire_recursive>:
 80065fa:	4770      	bx	lr

080065fc <__retarget_lock_release_recursive>:
 80065fc:	4770      	bx	lr

080065fe <memcpy>:
 80065fe:	440a      	add	r2, r1
 8006600:	4291      	cmp	r1, r2
 8006602:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006606:	d100      	bne.n	800660a <memcpy+0xc>
 8006608:	4770      	bx	lr
 800660a:	b510      	push	{r4, lr}
 800660c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006610:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006614:	4291      	cmp	r1, r2
 8006616:	d1f9      	bne.n	800660c <memcpy+0xe>
 8006618:	bd10      	pop	{r4, pc}

0800661a <quorem>:
 800661a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800661e:	6903      	ldr	r3, [r0, #16]
 8006620:	690c      	ldr	r4, [r1, #16]
 8006622:	42a3      	cmp	r3, r4
 8006624:	4607      	mov	r7, r0
 8006626:	db7e      	blt.n	8006726 <quorem+0x10c>
 8006628:	3c01      	subs	r4, #1
 800662a:	f101 0814 	add.w	r8, r1, #20
 800662e:	00a3      	lsls	r3, r4, #2
 8006630:	f100 0514 	add.w	r5, r0, #20
 8006634:	9300      	str	r3, [sp, #0]
 8006636:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800663a:	9301      	str	r3, [sp, #4]
 800663c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006640:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006644:	3301      	adds	r3, #1
 8006646:	429a      	cmp	r2, r3
 8006648:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800664c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006650:	d32e      	bcc.n	80066b0 <quorem+0x96>
 8006652:	f04f 0a00 	mov.w	sl, #0
 8006656:	46c4      	mov	ip, r8
 8006658:	46ae      	mov	lr, r5
 800665a:	46d3      	mov	fp, sl
 800665c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006660:	b298      	uxth	r0, r3
 8006662:	fb06 a000 	mla	r0, r6, r0, sl
 8006666:	0c02      	lsrs	r2, r0, #16
 8006668:	0c1b      	lsrs	r3, r3, #16
 800666a:	fb06 2303 	mla	r3, r6, r3, r2
 800666e:	f8de 2000 	ldr.w	r2, [lr]
 8006672:	b280      	uxth	r0, r0
 8006674:	b292      	uxth	r2, r2
 8006676:	1a12      	subs	r2, r2, r0
 8006678:	445a      	add	r2, fp
 800667a:	f8de 0000 	ldr.w	r0, [lr]
 800667e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006682:	b29b      	uxth	r3, r3
 8006684:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006688:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800668c:	b292      	uxth	r2, r2
 800668e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006692:	45e1      	cmp	r9, ip
 8006694:	f84e 2b04 	str.w	r2, [lr], #4
 8006698:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800669c:	d2de      	bcs.n	800665c <quorem+0x42>
 800669e:	9b00      	ldr	r3, [sp, #0]
 80066a0:	58eb      	ldr	r3, [r5, r3]
 80066a2:	b92b      	cbnz	r3, 80066b0 <quorem+0x96>
 80066a4:	9b01      	ldr	r3, [sp, #4]
 80066a6:	3b04      	subs	r3, #4
 80066a8:	429d      	cmp	r5, r3
 80066aa:	461a      	mov	r2, r3
 80066ac:	d32f      	bcc.n	800670e <quorem+0xf4>
 80066ae:	613c      	str	r4, [r7, #16]
 80066b0:	4638      	mov	r0, r7
 80066b2:	f001 f97b 	bl	80079ac <__mcmp>
 80066b6:	2800      	cmp	r0, #0
 80066b8:	db25      	blt.n	8006706 <quorem+0xec>
 80066ba:	4629      	mov	r1, r5
 80066bc:	2000      	movs	r0, #0
 80066be:	f858 2b04 	ldr.w	r2, [r8], #4
 80066c2:	f8d1 c000 	ldr.w	ip, [r1]
 80066c6:	fa1f fe82 	uxth.w	lr, r2
 80066ca:	fa1f f38c 	uxth.w	r3, ip
 80066ce:	eba3 030e 	sub.w	r3, r3, lr
 80066d2:	4403      	add	r3, r0
 80066d4:	0c12      	lsrs	r2, r2, #16
 80066d6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80066da:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80066de:	b29b      	uxth	r3, r3
 80066e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80066e4:	45c1      	cmp	r9, r8
 80066e6:	f841 3b04 	str.w	r3, [r1], #4
 80066ea:	ea4f 4022 	mov.w	r0, r2, asr #16
 80066ee:	d2e6      	bcs.n	80066be <quorem+0xa4>
 80066f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80066f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80066f8:	b922      	cbnz	r2, 8006704 <quorem+0xea>
 80066fa:	3b04      	subs	r3, #4
 80066fc:	429d      	cmp	r5, r3
 80066fe:	461a      	mov	r2, r3
 8006700:	d30b      	bcc.n	800671a <quorem+0x100>
 8006702:	613c      	str	r4, [r7, #16]
 8006704:	3601      	adds	r6, #1
 8006706:	4630      	mov	r0, r6
 8006708:	b003      	add	sp, #12
 800670a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800670e:	6812      	ldr	r2, [r2, #0]
 8006710:	3b04      	subs	r3, #4
 8006712:	2a00      	cmp	r2, #0
 8006714:	d1cb      	bne.n	80066ae <quorem+0x94>
 8006716:	3c01      	subs	r4, #1
 8006718:	e7c6      	b.n	80066a8 <quorem+0x8e>
 800671a:	6812      	ldr	r2, [r2, #0]
 800671c:	3b04      	subs	r3, #4
 800671e:	2a00      	cmp	r2, #0
 8006720:	d1ef      	bne.n	8006702 <quorem+0xe8>
 8006722:	3c01      	subs	r4, #1
 8006724:	e7ea      	b.n	80066fc <quorem+0xe2>
 8006726:	2000      	movs	r0, #0
 8006728:	e7ee      	b.n	8006708 <quorem+0xee>
 800672a:	0000      	movs	r0, r0
 800672c:	0000      	movs	r0, r0
	...

08006730 <_dtoa_r>:
 8006730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006734:	69c7      	ldr	r7, [r0, #28]
 8006736:	b099      	sub	sp, #100	@ 0x64
 8006738:	ed8d 0b02 	vstr	d0, [sp, #8]
 800673c:	ec55 4b10 	vmov	r4, r5, d0
 8006740:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006742:	9109      	str	r1, [sp, #36]	@ 0x24
 8006744:	4683      	mov	fp, r0
 8006746:	920e      	str	r2, [sp, #56]	@ 0x38
 8006748:	9313      	str	r3, [sp, #76]	@ 0x4c
 800674a:	b97f      	cbnz	r7, 800676c <_dtoa_r+0x3c>
 800674c:	2010      	movs	r0, #16
 800674e:	f000 fdfd 	bl	800734c <malloc>
 8006752:	4602      	mov	r2, r0
 8006754:	f8cb 001c 	str.w	r0, [fp, #28]
 8006758:	b920      	cbnz	r0, 8006764 <_dtoa_r+0x34>
 800675a:	4ba7      	ldr	r3, [pc, #668]	@ (80069f8 <_dtoa_r+0x2c8>)
 800675c:	21ef      	movs	r1, #239	@ 0xef
 800675e:	48a7      	ldr	r0, [pc, #668]	@ (80069fc <_dtoa_r+0x2cc>)
 8006760:	f001 fcae 	bl	80080c0 <__assert_func>
 8006764:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006768:	6007      	str	r7, [r0, #0]
 800676a:	60c7      	str	r7, [r0, #12]
 800676c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006770:	6819      	ldr	r1, [r3, #0]
 8006772:	b159      	cbz	r1, 800678c <_dtoa_r+0x5c>
 8006774:	685a      	ldr	r2, [r3, #4]
 8006776:	604a      	str	r2, [r1, #4]
 8006778:	2301      	movs	r3, #1
 800677a:	4093      	lsls	r3, r2
 800677c:	608b      	str	r3, [r1, #8]
 800677e:	4658      	mov	r0, fp
 8006780:	f000 feda 	bl	8007538 <_Bfree>
 8006784:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006788:	2200      	movs	r2, #0
 800678a:	601a      	str	r2, [r3, #0]
 800678c:	1e2b      	subs	r3, r5, #0
 800678e:	bfb9      	ittee	lt
 8006790:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006794:	9303      	strlt	r3, [sp, #12]
 8006796:	2300      	movge	r3, #0
 8006798:	6033      	strge	r3, [r6, #0]
 800679a:	9f03      	ldr	r7, [sp, #12]
 800679c:	4b98      	ldr	r3, [pc, #608]	@ (8006a00 <_dtoa_r+0x2d0>)
 800679e:	bfbc      	itt	lt
 80067a0:	2201      	movlt	r2, #1
 80067a2:	6032      	strlt	r2, [r6, #0]
 80067a4:	43bb      	bics	r3, r7
 80067a6:	d112      	bne.n	80067ce <_dtoa_r+0x9e>
 80067a8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80067aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80067ae:	6013      	str	r3, [r2, #0]
 80067b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80067b4:	4323      	orrs	r3, r4
 80067b6:	f000 854d 	beq.w	8007254 <_dtoa_r+0xb24>
 80067ba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80067bc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006a14 <_dtoa_r+0x2e4>
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	f000 854f 	beq.w	8007264 <_dtoa_r+0xb34>
 80067c6:	f10a 0303 	add.w	r3, sl, #3
 80067ca:	f000 bd49 	b.w	8007260 <_dtoa_r+0xb30>
 80067ce:	ed9d 7b02 	vldr	d7, [sp, #8]
 80067d2:	2200      	movs	r2, #0
 80067d4:	ec51 0b17 	vmov	r0, r1, d7
 80067d8:	2300      	movs	r3, #0
 80067da:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80067de:	f7fa f973 	bl	8000ac8 <__aeabi_dcmpeq>
 80067e2:	4680      	mov	r8, r0
 80067e4:	b158      	cbz	r0, 80067fe <_dtoa_r+0xce>
 80067e6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80067e8:	2301      	movs	r3, #1
 80067ea:	6013      	str	r3, [r2, #0]
 80067ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80067ee:	b113      	cbz	r3, 80067f6 <_dtoa_r+0xc6>
 80067f0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80067f2:	4b84      	ldr	r3, [pc, #528]	@ (8006a04 <_dtoa_r+0x2d4>)
 80067f4:	6013      	str	r3, [r2, #0]
 80067f6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006a18 <_dtoa_r+0x2e8>
 80067fa:	f000 bd33 	b.w	8007264 <_dtoa_r+0xb34>
 80067fe:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006802:	aa16      	add	r2, sp, #88	@ 0x58
 8006804:	a917      	add	r1, sp, #92	@ 0x5c
 8006806:	4658      	mov	r0, fp
 8006808:	f001 f980 	bl	8007b0c <__d2b>
 800680c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006810:	4681      	mov	r9, r0
 8006812:	2e00      	cmp	r6, #0
 8006814:	d077      	beq.n	8006906 <_dtoa_r+0x1d6>
 8006816:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006818:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800681c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006820:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006824:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006828:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800682c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006830:	4619      	mov	r1, r3
 8006832:	2200      	movs	r2, #0
 8006834:	4b74      	ldr	r3, [pc, #464]	@ (8006a08 <_dtoa_r+0x2d8>)
 8006836:	f7f9 fd27 	bl	8000288 <__aeabi_dsub>
 800683a:	a369      	add	r3, pc, #420	@ (adr r3, 80069e0 <_dtoa_r+0x2b0>)
 800683c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006840:	f7f9 feda 	bl	80005f8 <__aeabi_dmul>
 8006844:	a368      	add	r3, pc, #416	@ (adr r3, 80069e8 <_dtoa_r+0x2b8>)
 8006846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800684a:	f7f9 fd1f 	bl	800028c <__adddf3>
 800684e:	4604      	mov	r4, r0
 8006850:	4630      	mov	r0, r6
 8006852:	460d      	mov	r5, r1
 8006854:	f7f9 fe66 	bl	8000524 <__aeabi_i2d>
 8006858:	a365      	add	r3, pc, #404	@ (adr r3, 80069f0 <_dtoa_r+0x2c0>)
 800685a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800685e:	f7f9 fecb 	bl	80005f8 <__aeabi_dmul>
 8006862:	4602      	mov	r2, r0
 8006864:	460b      	mov	r3, r1
 8006866:	4620      	mov	r0, r4
 8006868:	4629      	mov	r1, r5
 800686a:	f7f9 fd0f 	bl	800028c <__adddf3>
 800686e:	4604      	mov	r4, r0
 8006870:	460d      	mov	r5, r1
 8006872:	f7fa f971 	bl	8000b58 <__aeabi_d2iz>
 8006876:	2200      	movs	r2, #0
 8006878:	4607      	mov	r7, r0
 800687a:	2300      	movs	r3, #0
 800687c:	4620      	mov	r0, r4
 800687e:	4629      	mov	r1, r5
 8006880:	f7fa f92c 	bl	8000adc <__aeabi_dcmplt>
 8006884:	b140      	cbz	r0, 8006898 <_dtoa_r+0x168>
 8006886:	4638      	mov	r0, r7
 8006888:	f7f9 fe4c 	bl	8000524 <__aeabi_i2d>
 800688c:	4622      	mov	r2, r4
 800688e:	462b      	mov	r3, r5
 8006890:	f7fa f91a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006894:	b900      	cbnz	r0, 8006898 <_dtoa_r+0x168>
 8006896:	3f01      	subs	r7, #1
 8006898:	2f16      	cmp	r7, #22
 800689a:	d851      	bhi.n	8006940 <_dtoa_r+0x210>
 800689c:	4b5b      	ldr	r3, [pc, #364]	@ (8006a0c <_dtoa_r+0x2dc>)
 800689e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80068a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80068aa:	f7fa f917 	bl	8000adc <__aeabi_dcmplt>
 80068ae:	2800      	cmp	r0, #0
 80068b0:	d048      	beq.n	8006944 <_dtoa_r+0x214>
 80068b2:	3f01      	subs	r7, #1
 80068b4:	2300      	movs	r3, #0
 80068b6:	9312      	str	r3, [sp, #72]	@ 0x48
 80068b8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80068ba:	1b9b      	subs	r3, r3, r6
 80068bc:	1e5a      	subs	r2, r3, #1
 80068be:	bf44      	itt	mi
 80068c0:	f1c3 0801 	rsbmi	r8, r3, #1
 80068c4:	2300      	movmi	r3, #0
 80068c6:	9208      	str	r2, [sp, #32]
 80068c8:	bf54      	ite	pl
 80068ca:	f04f 0800 	movpl.w	r8, #0
 80068ce:	9308      	strmi	r3, [sp, #32]
 80068d0:	2f00      	cmp	r7, #0
 80068d2:	db39      	blt.n	8006948 <_dtoa_r+0x218>
 80068d4:	9b08      	ldr	r3, [sp, #32]
 80068d6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80068d8:	443b      	add	r3, r7
 80068da:	9308      	str	r3, [sp, #32]
 80068dc:	2300      	movs	r3, #0
 80068de:	930a      	str	r3, [sp, #40]	@ 0x28
 80068e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068e2:	2b09      	cmp	r3, #9
 80068e4:	d864      	bhi.n	80069b0 <_dtoa_r+0x280>
 80068e6:	2b05      	cmp	r3, #5
 80068e8:	bfc4      	itt	gt
 80068ea:	3b04      	subgt	r3, #4
 80068ec:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80068ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068f0:	f1a3 0302 	sub.w	r3, r3, #2
 80068f4:	bfcc      	ite	gt
 80068f6:	2400      	movgt	r4, #0
 80068f8:	2401      	movle	r4, #1
 80068fa:	2b03      	cmp	r3, #3
 80068fc:	d863      	bhi.n	80069c6 <_dtoa_r+0x296>
 80068fe:	e8df f003 	tbb	[pc, r3]
 8006902:	372a      	.short	0x372a
 8006904:	5535      	.short	0x5535
 8006906:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800690a:	441e      	add	r6, r3
 800690c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006910:	2b20      	cmp	r3, #32
 8006912:	bfc1      	itttt	gt
 8006914:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006918:	409f      	lslgt	r7, r3
 800691a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800691e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006922:	bfd6      	itet	le
 8006924:	f1c3 0320 	rsble	r3, r3, #32
 8006928:	ea47 0003 	orrgt.w	r0, r7, r3
 800692c:	fa04 f003 	lslle.w	r0, r4, r3
 8006930:	f7f9 fde8 	bl	8000504 <__aeabi_ui2d>
 8006934:	2201      	movs	r2, #1
 8006936:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800693a:	3e01      	subs	r6, #1
 800693c:	9214      	str	r2, [sp, #80]	@ 0x50
 800693e:	e777      	b.n	8006830 <_dtoa_r+0x100>
 8006940:	2301      	movs	r3, #1
 8006942:	e7b8      	b.n	80068b6 <_dtoa_r+0x186>
 8006944:	9012      	str	r0, [sp, #72]	@ 0x48
 8006946:	e7b7      	b.n	80068b8 <_dtoa_r+0x188>
 8006948:	427b      	negs	r3, r7
 800694a:	930a      	str	r3, [sp, #40]	@ 0x28
 800694c:	2300      	movs	r3, #0
 800694e:	eba8 0807 	sub.w	r8, r8, r7
 8006952:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006954:	e7c4      	b.n	80068e0 <_dtoa_r+0x1b0>
 8006956:	2300      	movs	r3, #0
 8006958:	930b      	str	r3, [sp, #44]	@ 0x2c
 800695a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800695c:	2b00      	cmp	r3, #0
 800695e:	dc35      	bgt.n	80069cc <_dtoa_r+0x29c>
 8006960:	2301      	movs	r3, #1
 8006962:	9300      	str	r3, [sp, #0]
 8006964:	9307      	str	r3, [sp, #28]
 8006966:	461a      	mov	r2, r3
 8006968:	920e      	str	r2, [sp, #56]	@ 0x38
 800696a:	e00b      	b.n	8006984 <_dtoa_r+0x254>
 800696c:	2301      	movs	r3, #1
 800696e:	e7f3      	b.n	8006958 <_dtoa_r+0x228>
 8006970:	2300      	movs	r3, #0
 8006972:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006974:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006976:	18fb      	adds	r3, r7, r3
 8006978:	9300      	str	r3, [sp, #0]
 800697a:	3301      	adds	r3, #1
 800697c:	2b01      	cmp	r3, #1
 800697e:	9307      	str	r3, [sp, #28]
 8006980:	bfb8      	it	lt
 8006982:	2301      	movlt	r3, #1
 8006984:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006988:	2100      	movs	r1, #0
 800698a:	2204      	movs	r2, #4
 800698c:	f102 0514 	add.w	r5, r2, #20
 8006990:	429d      	cmp	r5, r3
 8006992:	d91f      	bls.n	80069d4 <_dtoa_r+0x2a4>
 8006994:	6041      	str	r1, [r0, #4]
 8006996:	4658      	mov	r0, fp
 8006998:	f000 fd8e 	bl	80074b8 <_Balloc>
 800699c:	4682      	mov	sl, r0
 800699e:	2800      	cmp	r0, #0
 80069a0:	d13c      	bne.n	8006a1c <_dtoa_r+0x2ec>
 80069a2:	4b1b      	ldr	r3, [pc, #108]	@ (8006a10 <_dtoa_r+0x2e0>)
 80069a4:	4602      	mov	r2, r0
 80069a6:	f240 11af 	movw	r1, #431	@ 0x1af
 80069aa:	e6d8      	b.n	800675e <_dtoa_r+0x2e>
 80069ac:	2301      	movs	r3, #1
 80069ae:	e7e0      	b.n	8006972 <_dtoa_r+0x242>
 80069b0:	2401      	movs	r4, #1
 80069b2:	2300      	movs	r3, #0
 80069b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80069b6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80069b8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80069bc:	9300      	str	r3, [sp, #0]
 80069be:	9307      	str	r3, [sp, #28]
 80069c0:	2200      	movs	r2, #0
 80069c2:	2312      	movs	r3, #18
 80069c4:	e7d0      	b.n	8006968 <_dtoa_r+0x238>
 80069c6:	2301      	movs	r3, #1
 80069c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80069ca:	e7f5      	b.n	80069b8 <_dtoa_r+0x288>
 80069cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069ce:	9300      	str	r3, [sp, #0]
 80069d0:	9307      	str	r3, [sp, #28]
 80069d2:	e7d7      	b.n	8006984 <_dtoa_r+0x254>
 80069d4:	3101      	adds	r1, #1
 80069d6:	0052      	lsls	r2, r2, #1
 80069d8:	e7d8      	b.n	800698c <_dtoa_r+0x25c>
 80069da:	bf00      	nop
 80069dc:	f3af 8000 	nop.w
 80069e0:	636f4361 	.word	0x636f4361
 80069e4:	3fd287a7 	.word	0x3fd287a7
 80069e8:	8b60c8b3 	.word	0x8b60c8b3
 80069ec:	3fc68a28 	.word	0x3fc68a28
 80069f0:	509f79fb 	.word	0x509f79fb
 80069f4:	3fd34413 	.word	0x3fd34413
 80069f8:	0800844d 	.word	0x0800844d
 80069fc:	08008464 	.word	0x08008464
 8006a00:	7ff00000 	.word	0x7ff00000
 8006a04:	0800841d 	.word	0x0800841d
 8006a08:	3ff80000 	.word	0x3ff80000
 8006a0c:	08008560 	.word	0x08008560
 8006a10:	080084bc 	.word	0x080084bc
 8006a14:	08008449 	.word	0x08008449
 8006a18:	0800841c 	.word	0x0800841c
 8006a1c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006a20:	6018      	str	r0, [r3, #0]
 8006a22:	9b07      	ldr	r3, [sp, #28]
 8006a24:	2b0e      	cmp	r3, #14
 8006a26:	f200 80a4 	bhi.w	8006b72 <_dtoa_r+0x442>
 8006a2a:	2c00      	cmp	r4, #0
 8006a2c:	f000 80a1 	beq.w	8006b72 <_dtoa_r+0x442>
 8006a30:	2f00      	cmp	r7, #0
 8006a32:	dd33      	ble.n	8006a9c <_dtoa_r+0x36c>
 8006a34:	4bad      	ldr	r3, [pc, #692]	@ (8006cec <_dtoa_r+0x5bc>)
 8006a36:	f007 020f 	and.w	r2, r7, #15
 8006a3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a3e:	ed93 7b00 	vldr	d7, [r3]
 8006a42:	05f8      	lsls	r0, r7, #23
 8006a44:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006a48:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006a4c:	d516      	bpl.n	8006a7c <_dtoa_r+0x34c>
 8006a4e:	4ba8      	ldr	r3, [pc, #672]	@ (8006cf0 <_dtoa_r+0x5c0>)
 8006a50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006a54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006a58:	f7f9 fef8 	bl	800084c <__aeabi_ddiv>
 8006a5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a60:	f004 040f 	and.w	r4, r4, #15
 8006a64:	2603      	movs	r6, #3
 8006a66:	4da2      	ldr	r5, [pc, #648]	@ (8006cf0 <_dtoa_r+0x5c0>)
 8006a68:	b954      	cbnz	r4, 8006a80 <_dtoa_r+0x350>
 8006a6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a72:	f7f9 feeb 	bl	800084c <__aeabi_ddiv>
 8006a76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a7a:	e028      	b.n	8006ace <_dtoa_r+0x39e>
 8006a7c:	2602      	movs	r6, #2
 8006a7e:	e7f2      	b.n	8006a66 <_dtoa_r+0x336>
 8006a80:	07e1      	lsls	r1, r4, #31
 8006a82:	d508      	bpl.n	8006a96 <_dtoa_r+0x366>
 8006a84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a88:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006a8c:	f7f9 fdb4 	bl	80005f8 <__aeabi_dmul>
 8006a90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a94:	3601      	adds	r6, #1
 8006a96:	1064      	asrs	r4, r4, #1
 8006a98:	3508      	adds	r5, #8
 8006a9a:	e7e5      	b.n	8006a68 <_dtoa_r+0x338>
 8006a9c:	f000 80d2 	beq.w	8006c44 <_dtoa_r+0x514>
 8006aa0:	427c      	negs	r4, r7
 8006aa2:	4b92      	ldr	r3, [pc, #584]	@ (8006cec <_dtoa_r+0x5bc>)
 8006aa4:	4d92      	ldr	r5, [pc, #584]	@ (8006cf0 <_dtoa_r+0x5c0>)
 8006aa6:	f004 020f 	and.w	r2, r4, #15
 8006aaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ab6:	f7f9 fd9f 	bl	80005f8 <__aeabi_dmul>
 8006aba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006abe:	1124      	asrs	r4, r4, #4
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	2602      	movs	r6, #2
 8006ac4:	2c00      	cmp	r4, #0
 8006ac6:	f040 80b2 	bne.w	8006c2e <_dtoa_r+0x4fe>
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d1d3      	bne.n	8006a76 <_dtoa_r+0x346>
 8006ace:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006ad0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	f000 80b7 	beq.w	8006c48 <_dtoa_r+0x518>
 8006ada:	4b86      	ldr	r3, [pc, #536]	@ (8006cf4 <_dtoa_r+0x5c4>)
 8006adc:	2200      	movs	r2, #0
 8006ade:	4620      	mov	r0, r4
 8006ae0:	4629      	mov	r1, r5
 8006ae2:	f7f9 fffb 	bl	8000adc <__aeabi_dcmplt>
 8006ae6:	2800      	cmp	r0, #0
 8006ae8:	f000 80ae 	beq.w	8006c48 <_dtoa_r+0x518>
 8006aec:	9b07      	ldr	r3, [sp, #28]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	f000 80aa 	beq.w	8006c48 <_dtoa_r+0x518>
 8006af4:	9b00      	ldr	r3, [sp, #0]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	dd37      	ble.n	8006b6a <_dtoa_r+0x43a>
 8006afa:	1e7b      	subs	r3, r7, #1
 8006afc:	9304      	str	r3, [sp, #16]
 8006afe:	4620      	mov	r0, r4
 8006b00:	4b7d      	ldr	r3, [pc, #500]	@ (8006cf8 <_dtoa_r+0x5c8>)
 8006b02:	2200      	movs	r2, #0
 8006b04:	4629      	mov	r1, r5
 8006b06:	f7f9 fd77 	bl	80005f8 <__aeabi_dmul>
 8006b0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b0e:	9c00      	ldr	r4, [sp, #0]
 8006b10:	3601      	adds	r6, #1
 8006b12:	4630      	mov	r0, r6
 8006b14:	f7f9 fd06 	bl	8000524 <__aeabi_i2d>
 8006b18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006b1c:	f7f9 fd6c 	bl	80005f8 <__aeabi_dmul>
 8006b20:	4b76      	ldr	r3, [pc, #472]	@ (8006cfc <_dtoa_r+0x5cc>)
 8006b22:	2200      	movs	r2, #0
 8006b24:	f7f9 fbb2 	bl	800028c <__adddf3>
 8006b28:	4605      	mov	r5, r0
 8006b2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006b2e:	2c00      	cmp	r4, #0
 8006b30:	f040 808d 	bne.w	8006c4e <_dtoa_r+0x51e>
 8006b34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b38:	4b71      	ldr	r3, [pc, #452]	@ (8006d00 <_dtoa_r+0x5d0>)
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f7f9 fba4 	bl	8000288 <__aeabi_dsub>
 8006b40:	4602      	mov	r2, r0
 8006b42:	460b      	mov	r3, r1
 8006b44:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006b48:	462a      	mov	r2, r5
 8006b4a:	4633      	mov	r3, r6
 8006b4c:	f7f9 ffe4 	bl	8000b18 <__aeabi_dcmpgt>
 8006b50:	2800      	cmp	r0, #0
 8006b52:	f040 828b 	bne.w	800706c <_dtoa_r+0x93c>
 8006b56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b5a:	462a      	mov	r2, r5
 8006b5c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006b60:	f7f9 ffbc 	bl	8000adc <__aeabi_dcmplt>
 8006b64:	2800      	cmp	r0, #0
 8006b66:	f040 8128 	bne.w	8006dba <_dtoa_r+0x68a>
 8006b6a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006b6e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006b72:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	f2c0 815a 	blt.w	8006e2e <_dtoa_r+0x6fe>
 8006b7a:	2f0e      	cmp	r7, #14
 8006b7c:	f300 8157 	bgt.w	8006e2e <_dtoa_r+0x6fe>
 8006b80:	4b5a      	ldr	r3, [pc, #360]	@ (8006cec <_dtoa_r+0x5bc>)
 8006b82:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006b86:	ed93 7b00 	vldr	d7, [r3]
 8006b8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	ed8d 7b00 	vstr	d7, [sp]
 8006b92:	da03      	bge.n	8006b9c <_dtoa_r+0x46c>
 8006b94:	9b07      	ldr	r3, [sp, #28]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	f340 8101 	ble.w	8006d9e <_dtoa_r+0x66e>
 8006b9c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006ba0:	4656      	mov	r6, sl
 8006ba2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	4629      	mov	r1, r5
 8006baa:	f7f9 fe4f 	bl	800084c <__aeabi_ddiv>
 8006bae:	f7f9 ffd3 	bl	8000b58 <__aeabi_d2iz>
 8006bb2:	4680      	mov	r8, r0
 8006bb4:	f7f9 fcb6 	bl	8000524 <__aeabi_i2d>
 8006bb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bbc:	f7f9 fd1c 	bl	80005f8 <__aeabi_dmul>
 8006bc0:	4602      	mov	r2, r0
 8006bc2:	460b      	mov	r3, r1
 8006bc4:	4620      	mov	r0, r4
 8006bc6:	4629      	mov	r1, r5
 8006bc8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006bcc:	f7f9 fb5c 	bl	8000288 <__aeabi_dsub>
 8006bd0:	f806 4b01 	strb.w	r4, [r6], #1
 8006bd4:	9d07      	ldr	r5, [sp, #28]
 8006bd6:	eba6 040a 	sub.w	r4, r6, sl
 8006bda:	42a5      	cmp	r5, r4
 8006bdc:	4602      	mov	r2, r0
 8006bde:	460b      	mov	r3, r1
 8006be0:	f040 8117 	bne.w	8006e12 <_dtoa_r+0x6e2>
 8006be4:	f7f9 fb52 	bl	800028c <__adddf3>
 8006be8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bec:	4604      	mov	r4, r0
 8006bee:	460d      	mov	r5, r1
 8006bf0:	f7f9 ff92 	bl	8000b18 <__aeabi_dcmpgt>
 8006bf4:	2800      	cmp	r0, #0
 8006bf6:	f040 80f9 	bne.w	8006dec <_dtoa_r+0x6bc>
 8006bfa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bfe:	4620      	mov	r0, r4
 8006c00:	4629      	mov	r1, r5
 8006c02:	f7f9 ff61 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c06:	b118      	cbz	r0, 8006c10 <_dtoa_r+0x4e0>
 8006c08:	f018 0f01 	tst.w	r8, #1
 8006c0c:	f040 80ee 	bne.w	8006dec <_dtoa_r+0x6bc>
 8006c10:	4649      	mov	r1, r9
 8006c12:	4658      	mov	r0, fp
 8006c14:	f000 fc90 	bl	8007538 <_Bfree>
 8006c18:	2300      	movs	r3, #0
 8006c1a:	7033      	strb	r3, [r6, #0]
 8006c1c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006c1e:	3701      	adds	r7, #1
 8006c20:	601f      	str	r7, [r3, #0]
 8006c22:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	f000 831d 	beq.w	8007264 <_dtoa_r+0xb34>
 8006c2a:	601e      	str	r6, [r3, #0]
 8006c2c:	e31a      	b.n	8007264 <_dtoa_r+0xb34>
 8006c2e:	07e2      	lsls	r2, r4, #31
 8006c30:	d505      	bpl.n	8006c3e <_dtoa_r+0x50e>
 8006c32:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006c36:	f7f9 fcdf 	bl	80005f8 <__aeabi_dmul>
 8006c3a:	3601      	adds	r6, #1
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	1064      	asrs	r4, r4, #1
 8006c40:	3508      	adds	r5, #8
 8006c42:	e73f      	b.n	8006ac4 <_dtoa_r+0x394>
 8006c44:	2602      	movs	r6, #2
 8006c46:	e742      	b.n	8006ace <_dtoa_r+0x39e>
 8006c48:	9c07      	ldr	r4, [sp, #28]
 8006c4a:	9704      	str	r7, [sp, #16]
 8006c4c:	e761      	b.n	8006b12 <_dtoa_r+0x3e2>
 8006c4e:	4b27      	ldr	r3, [pc, #156]	@ (8006cec <_dtoa_r+0x5bc>)
 8006c50:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006c52:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006c56:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006c5a:	4454      	add	r4, sl
 8006c5c:	2900      	cmp	r1, #0
 8006c5e:	d053      	beq.n	8006d08 <_dtoa_r+0x5d8>
 8006c60:	4928      	ldr	r1, [pc, #160]	@ (8006d04 <_dtoa_r+0x5d4>)
 8006c62:	2000      	movs	r0, #0
 8006c64:	f7f9 fdf2 	bl	800084c <__aeabi_ddiv>
 8006c68:	4633      	mov	r3, r6
 8006c6a:	462a      	mov	r2, r5
 8006c6c:	f7f9 fb0c 	bl	8000288 <__aeabi_dsub>
 8006c70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006c74:	4656      	mov	r6, sl
 8006c76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c7a:	f7f9 ff6d 	bl	8000b58 <__aeabi_d2iz>
 8006c7e:	4605      	mov	r5, r0
 8006c80:	f7f9 fc50 	bl	8000524 <__aeabi_i2d>
 8006c84:	4602      	mov	r2, r0
 8006c86:	460b      	mov	r3, r1
 8006c88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c8c:	f7f9 fafc 	bl	8000288 <__aeabi_dsub>
 8006c90:	3530      	adds	r5, #48	@ 0x30
 8006c92:	4602      	mov	r2, r0
 8006c94:	460b      	mov	r3, r1
 8006c96:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006c9a:	f806 5b01 	strb.w	r5, [r6], #1
 8006c9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006ca2:	f7f9 ff1b 	bl	8000adc <__aeabi_dcmplt>
 8006ca6:	2800      	cmp	r0, #0
 8006ca8:	d171      	bne.n	8006d8e <_dtoa_r+0x65e>
 8006caa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006cae:	4911      	ldr	r1, [pc, #68]	@ (8006cf4 <_dtoa_r+0x5c4>)
 8006cb0:	2000      	movs	r0, #0
 8006cb2:	f7f9 fae9 	bl	8000288 <__aeabi_dsub>
 8006cb6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006cba:	f7f9 ff0f 	bl	8000adc <__aeabi_dcmplt>
 8006cbe:	2800      	cmp	r0, #0
 8006cc0:	f040 8095 	bne.w	8006dee <_dtoa_r+0x6be>
 8006cc4:	42a6      	cmp	r6, r4
 8006cc6:	f43f af50 	beq.w	8006b6a <_dtoa_r+0x43a>
 8006cca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006cce:	4b0a      	ldr	r3, [pc, #40]	@ (8006cf8 <_dtoa_r+0x5c8>)
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f7f9 fc91 	bl	80005f8 <__aeabi_dmul>
 8006cd6:	4b08      	ldr	r3, [pc, #32]	@ (8006cf8 <_dtoa_r+0x5c8>)
 8006cd8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006cdc:	2200      	movs	r2, #0
 8006cde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ce2:	f7f9 fc89 	bl	80005f8 <__aeabi_dmul>
 8006ce6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006cea:	e7c4      	b.n	8006c76 <_dtoa_r+0x546>
 8006cec:	08008560 	.word	0x08008560
 8006cf0:	08008538 	.word	0x08008538
 8006cf4:	3ff00000 	.word	0x3ff00000
 8006cf8:	40240000 	.word	0x40240000
 8006cfc:	401c0000 	.word	0x401c0000
 8006d00:	40140000 	.word	0x40140000
 8006d04:	3fe00000 	.word	0x3fe00000
 8006d08:	4631      	mov	r1, r6
 8006d0a:	4628      	mov	r0, r5
 8006d0c:	f7f9 fc74 	bl	80005f8 <__aeabi_dmul>
 8006d10:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006d14:	9415      	str	r4, [sp, #84]	@ 0x54
 8006d16:	4656      	mov	r6, sl
 8006d18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d1c:	f7f9 ff1c 	bl	8000b58 <__aeabi_d2iz>
 8006d20:	4605      	mov	r5, r0
 8006d22:	f7f9 fbff 	bl	8000524 <__aeabi_i2d>
 8006d26:	4602      	mov	r2, r0
 8006d28:	460b      	mov	r3, r1
 8006d2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d2e:	f7f9 faab 	bl	8000288 <__aeabi_dsub>
 8006d32:	3530      	adds	r5, #48	@ 0x30
 8006d34:	f806 5b01 	strb.w	r5, [r6], #1
 8006d38:	4602      	mov	r2, r0
 8006d3a:	460b      	mov	r3, r1
 8006d3c:	42a6      	cmp	r6, r4
 8006d3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006d42:	f04f 0200 	mov.w	r2, #0
 8006d46:	d124      	bne.n	8006d92 <_dtoa_r+0x662>
 8006d48:	4bac      	ldr	r3, [pc, #688]	@ (8006ffc <_dtoa_r+0x8cc>)
 8006d4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006d4e:	f7f9 fa9d 	bl	800028c <__adddf3>
 8006d52:	4602      	mov	r2, r0
 8006d54:	460b      	mov	r3, r1
 8006d56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d5a:	f7f9 fedd 	bl	8000b18 <__aeabi_dcmpgt>
 8006d5e:	2800      	cmp	r0, #0
 8006d60:	d145      	bne.n	8006dee <_dtoa_r+0x6be>
 8006d62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006d66:	49a5      	ldr	r1, [pc, #660]	@ (8006ffc <_dtoa_r+0x8cc>)
 8006d68:	2000      	movs	r0, #0
 8006d6a:	f7f9 fa8d 	bl	8000288 <__aeabi_dsub>
 8006d6e:	4602      	mov	r2, r0
 8006d70:	460b      	mov	r3, r1
 8006d72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d76:	f7f9 feb1 	bl	8000adc <__aeabi_dcmplt>
 8006d7a:	2800      	cmp	r0, #0
 8006d7c:	f43f aef5 	beq.w	8006b6a <_dtoa_r+0x43a>
 8006d80:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006d82:	1e73      	subs	r3, r6, #1
 8006d84:	9315      	str	r3, [sp, #84]	@ 0x54
 8006d86:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006d8a:	2b30      	cmp	r3, #48	@ 0x30
 8006d8c:	d0f8      	beq.n	8006d80 <_dtoa_r+0x650>
 8006d8e:	9f04      	ldr	r7, [sp, #16]
 8006d90:	e73e      	b.n	8006c10 <_dtoa_r+0x4e0>
 8006d92:	4b9b      	ldr	r3, [pc, #620]	@ (8007000 <_dtoa_r+0x8d0>)
 8006d94:	f7f9 fc30 	bl	80005f8 <__aeabi_dmul>
 8006d98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d9c:	e7bc      	b.n	8006d18 <_dtoa_r+0x5e8>
 8006d9e:	d10c      	bne.n	8006dba <_dtoa_r+0x68a>
 8006da0:	4b98      	ldr	r3, [pc, #608]	@ (8007004 <_dtoa_r+0x8d4>)
 8006da2:	2200      	movs	r2, #0
 8006da4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006da8:	f7f9 fc26 	bl	80005f8 <__aeabi_dmul>
 8006dac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006db0:	f7f9 fea8 	bl	8000b04 <__aeabi_dcmpge>
 8006db4:	2800      	cmp	r0, #0
 8006db6:	f000 8157 	beq.w	8007068 <_dtoa_r+0x938>
 8006dba:	2400      	movs	r4, #0
 8006dbc:	4625      	mov	r5, r4
 8006dbe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006dc0:	43db      	mvns	r3, r3
 8006dc2:	9304      	str	r3, [sp, #16]
 8006dc4:	4656      	mov	r6, sl
 8006dc6:	2700      	movs	r7, #0
 8006dc8:	4621      	mov	r1, r4
 8006dca:	4658      	mov	r0, fp
 8006dcc:	f000 fbb4 	bl	8007538 <_Bfree>
 8006dd0:	2d00      	cmp	r5, #0
 8006dd2:	d0dc      	beq.n	8006d8e <_dtoa_r+0x65e>
 8006dd4:	b12f      	cbz	r7, 8006de2 <_dtoa_r+0x6b2>
 8006dd6:	42af      	cmp	r7, r5
 8006dd8:	d003      	beq.n	8006de2 <_dtoa_r+0x6b2>
 8006dda:	4639      	mov	r1, r7
 8006ddc:	4658      	mov	r0, fp
 8006dde:	f000 fbab 	bl	8007538 <_Bfree>
 8006de2:	4629      	mov	r1, r5
 8006de4:	4658      	mov	r0, fp
 8006de6:	f000 fba7 	bl	8007538 <_Bfree>
 8006dea:	e7d0      	b.n	8006d8e <_dtoa_r+0x65e>
 8006dec:	9704      	str	r7, [sp, #16]
 8006dee:	4633      	mov	r3, r6
 8006df0:	461e      	mov	r6, r3
 8006df2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006df6:	2a39      	cmp	r2, #57	@ 0x39
 8006df8:	d107      	bne.n	8006e0a <_dtoa_r+0x6da>
 8006dfa:	459a      	cmp	sl, r3
 8006dfc:	d1f8      	bne.n	8006df0 <_dtoa_r+0x6c0>
 8006dfe:	9a04      	ldr	r2, [sp, #16]
 8006e00:	3201      	adds	r2, #1
 8006e02:	9204      	str	r2, [sp, #16]
 8006e04:	2230      	movs	r2, #48	@ 0x30
 8006e06:	f88a 2000 	strb.w	r2, [sl]
 8006e0a:	781a      	ldrb	r2, [r3, #0]
 8006e0c:	3201      	adds	r2, #1
 8006e0e:	701a      	strb	r2, [r3, #0]
 8006e10:	e7bd      	b.n	8006d8e <_dtoa_r+0x65e>
 8006e12:	4b7b      	ldr	r3, [pc, #492]	@ (8007000 <_dtoa_r+0x8d0>)
 8006e14:	2200      	movs	r2, #0
 8006e16:	f7f9 fbef 	bl	80005f8 <__aeabi_dmul>
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	4604      	mov	r4, r0
 8006e20:	460d      	mov	r5, r1
 8006e22:	f7f9 fe51 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e26:	2800      	cmp	r0, #0
 8006e28:	f43f aebb 	beq.w	8006ba2 <_dtoa_r+0x472>
 8006e2c:	e6f0      	b.n	8006c10 <_dtoa_r+0x4e0>
 8006e2e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006e30:	2a00      	cmp	r2, #0
 8006e32:	f000 80db 	beq.w	8006fec <_dtoa_r+0x8bc>
 8006e36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e38:	2a01      	cmp	r2, #1
 8006e3a:	f300 80bf 	bgt.w	8006fbc <_dtoa_r+0x88c>
 8006e3e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006e40:	2a00      	cmp	r2, #0
 8006e42:	f000 80b7 	beq.w	8006fb4 <_dtoa_r+0x884>
 8006e46:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006e4a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006e4c:	4646      	mov	r6, r8
 8006e4e:	9a08      	ldr	r2, [sp, #32]
 8006e50:	2101      	movs	r1, #1
 8006e52:	441a      	add	r2, r3
 8006e54:	4658      	mov	r0, fp
 8006e56:	4498      	add	r8, r3
 8006e58:	9208      	str	r2, [sp, #32]
 8006e5a:	f000 fc21 	bl	80076a0 <__i2b>
 8006e5e:	4605      	mov	r5, r0
 8006e60:	b15e      	cbz	r6, 8006e7a <_dtoa_r+0x74a>
 8006e62:	9b08      	ldr	r3, [sp, #32]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	dd08      	ble.n	8006e7a <_dtoa_r+0x74a>
 8006e68:	42b3      	cmp	r3, r6
 8006e6a:	9a08      	ldr	r2, [sp, #32]
 8006e6c:	bfa8      	it	ge
 8006e6e:	4633      	movge	r3, r6
 8006e70:	eba8 0803 	sub.w	r8, r8, r3
 8006e74:	1af6      	subs	r6, r6, r3
 8006e76:	1ad3      	subs	r3, r2, r3
 8006e78:	9308      	str	r3, [sp, #32]
 8006e7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e7c:	b1f3      	cbz	r3, 8006ebc <_dtoa_r+0x78c>
 8006e7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	f000 80b7 	beq.w	8006ff4 <_dtoa_r+0x8c4>
 8006e86:	b18c      	cbz	r4, 8006eac <_dtoa_r+0x77c>
 8006e88:	4629      	mov	r1, r5
 8006e8a:	4622      	mov	r2, r4
 8006e8c:	4658      	mov	r0, fp
 8006e8e:	f000 fcc7 	bl	8007820 <__pow5mult>
 8006e92:	464a      	mov	r2, r9
 8006e94:	4601      	mov	r1, r0
 8006e96:	4605      	mov	r5, r0
 8006e98:	4658      	mov	r0, fp
 8006e9a:	f000 fc17 	bl	80076cc <__multiply>
 8006e9e:	4649      	mov	r1, r9
 8006ea0:	9004      	str	r0, [sp, #16]
 8006ea2:	4658      	mov	r0, fp
 8006ea4:	f000 fb48 	bl	8007538 <_Bfree>
 8006ea8:	9b04      	ldr	r3, [sp, #16]
 8006eaa:	4699      	mov	r9, r3
 8006eac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006eae:	1b1a      	subs	r2, r3, r4
 8006eb0:	d004      	beq.n	8006ebc <_dtoa_r+0x78c>
 8006eb2:	4649      	mov	r1, r9
 8006eb4:	4658      	mov	r0, fp
 8006eb6:	f000 fcb3 	bl	8007820 <__pow5mult>
 8006eba:	4681      	mov	r9, r0
 8006ebc:	2101      	movs	r1, #1
 8006ebe:	4658      	mov	r0, fp
 8006ec0:	f000 fbee 	bl	80076a0 <__i2b>
 8006ec4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ec6:	4604      	mov	r4, r0
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	f000 81cf 	beq.w	800726c <_dtoa_r+0xb3c>
 8006ece:	461a      	mov	r2, r3
 8006ed0:	4601      	mov	r1, r0
 8006ed2:	4658      	mov	r0, fp
 8006ed4:	f000 fca4 	bl	8007820 <__pow5mult>
 8006ed8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	4604      	mov	r4, r0
 8006ede:	f300 8095 	bgt.w	800700c <_dtoa_r+0x8dc>
 8006ee2:	9b02      	ldr	r3, [sp, #8]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	f040 8087 	bne.w	8006ff8 <_dtoa_r+0x8c8>
 8006eea:	9b03      	ldr	r3, [sp, #12]
 8006eec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	f040 8089 	bne.w	8007008 <_dtoa_r+0x8d8>
 8006ef6:	9b03      	ldr	r3, [sp, #12]
 8006ef8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006efc:	0d1b      	lsrs	r3, r3, #20
 8006efe:	051b      	lsls	r3, r3, #20
 8006f00:	b12b      	cbz	r3, 8006f0e <_dtoa_r+0x7de>
 8006f02:	9b08      	ldr	r3, [sp, #32]
 8006f04:	3301      	adds	r3, #1
 8006f06:	9308      	str	r3, [sp, #32]
 8006f08:	f108 0801 	add.w	r8, r8, #1
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	f000 81b0 	beq.w	8007278 <_dtoa_r+0xb48>
 8006f18:	6923      	ldr	r3, [r4, #16]
 8006f1a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006f1e:	6918      	ldr	r0, [r3, #16]
 8006f20:	f000 fb72 	bl	8007608 <__hi0bits>
 8006f24:	f1c0 0020 	rsb	r0, r0, #32
 8006f28:	9b08      	ldr	r3, [sp, #32]
 8006f2a:	4418      	add	r0, r3
 8006f2c:	f010 001f 	ands.w	r0, r0, #31
 8006f30:	d077      	beq.n	8007022 <_dtoa_r+0x8f2>
 8006f32:	f1c0 0320 	rsb	r3, r0, #32
 8006f36:	2b04      	cmp	r3, #4
 8006f38:	dd6b      	ble.n	8007012 <_dtoa_r+0x8e2>
 8006f3a:	9b08      	ldr	r3, [sp, #32]
 8006f3c:	f1c0 001c 	rsb	r0, r0, #28
 8006f40:	4403      	add	r3, r0
 8006f42:	4480      	add	r8, r0
 8006f44:	4406      	add	r6, r0
 8006f46:	9308      	str	r3, [sp, #32]
 8006f48:	f1b8 0f00 	cmp.w	r8, #0
 8006f4c:	dd05      	ble.n	8006f5a <_dtoa_r+0x82a>
 8006f4e:	4649      	mov	r1, r9
 8006f50:	4642      	mov	r2, r8
 8006f52:	4658      	mov	r0, fp
 8006f54:	f000 fcbe 	bl	80078d4 <__lshift>
 8006f58:	4681      	mov	r9, r0
 8006f5a:	9b08      	ldr	r3, [sp, #32]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	dd05      	ble.n	8006f6c <_dtoa_r+0x83c>
 8006f60:	4621      	mov	r1, r4
 8006f62:	461a      	mov	r2, r3
 8006f64:	4658      	mov	r0, fp
 8006f66:	f000 fcb5 	bl	80078d4 <__lshift>
 8006f6a:	4604      	mov	r4, r0
 8006f6c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d059      	beq.n	8007026 <_dtoa_r+0x8f6>
 8006f72:	4621      	mov	r1, r4
 8006f74:	4648      	mov	r0, r9
 8006f76:	f000 fd19 	bl	80079ac <__mcmp>
 8006f7a:	2800      	cmp	r0, #0
 8006f7c:	da53      	bge.n	8007026 <_dtoa_r+0x8f6>
 8006f7e:	1e7b      	subs	r3, r7, #1
 8006f80:	9304      	str	r3, [sp, #16]
 8006f82:	4649      	mov	r1, r9
 8006f84:	2300      	movs	r3, #0
 8006f86:	220a      	movs	r2, #10
 8006f88:	4658      	mov	r0, fp
 8006f8a:	f000 faf7 	bl	800757c <__multadd>
 8006f8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f90:	4681      	mov	r9, r0
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	f000 8172 	beq.w	800727c <_dtoa_r+0xb4c>
 8006f98:	2300      	movs	r3, #0
 8006f9a:	4629      	mov	r1, r5
 8006f9c:	220a      	movs	r2, #10
 8006f9e:	4658      	mov	r0, fp
 8006fa0:	f000 faec 	bl	800757c <__multadd>
 8006fa4:	9b00      	ldr	r3, [sp, #0]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	4605      	mov	r5, r0
 8006faa:	dc67      	bgt.n	800707c <_dtoa_r+0x94c>
 8006fac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fae:	2b02      	cmp	r3, #2
 8006fb0:	dc41      	bgt.n	8007036 <_dtoa_r+0x906>
 8006fb2:	e063      	b.n	800707c <_dtoa_r+0x94c>
 8006fb4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006fb6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006fba:	e746      	b.n	8006e4a <_dtoa_r+0x71a>
 8006fbc:	9b07      	ldr	r3, [sp, #28]
 8006fbe:	1e5c      	subs	r4, r3, #1
 8006fc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fc2:	42a3      	cmp	r3, r4
 8006fc4:	bfbf      	itttt	lt
 8006fc6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006fc8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006fca:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006fcc:	1ae3      	sublt	r3, r4, r3
 8006fce:	bfb4      	ite	lt
 8006fd0:	18d2      	addlt	r2, r2, r3
 8006fd2:	1b1c      	subge	r4, r3, r4
 8006fd4:	9b07      	ldr	r3, [sp, #28]
 8006fd6:	bfbc      	itt	lt
 8006fd8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006fda:	2400      	movlt	r4, #0
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	bfb5      	itete	lt
 8006fe0:	eba8 0603 	sublt.w	r6, r8, r3
 8006fe4:	9b07      	ldrge	r3, [sp, #28]
 8006fe6:	2300      	movlt	r3, #0
 8006fe8:	4646      	movge	r6, r8
 8006fea:	e730      	b.n	8006e4e <_dtoa_r+0x71e>
 8006fec:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006fee:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006ff0:	4646      	mov	r6, r8
 8006ff2:	e735      	b.n	8006e60 <_dtoa_r+0x730>
 8006ff4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ff6:	e75c      	b.n	8006eb2 <_dtoa_r+0x782>
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	e788      	b.n	8006f0e <_dtoa_r+0x7de>
 8006ffc:	3fe00000 	.word	0x3fe00000
 8007000:	40240000 	.word	0x40240000
 8007004:	40140000 	.word	0x40140000
 8007008:	9b02      	ldr	r3, [sp, #8]
 800700a:	e780      	b.n	8006f0e <_dtoa_r+0x7de>
 800700c:	2300      	movs	r3, #0
 800700e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007010:	e782      	b.n	8006f18 <_dtoa_r+0x7e8>
 8007012:	d099      	beq.n	8006f48 <_dtoa_r+0x818>
 8007014:	9a08      	ldr	r2, [sp, #32]
 8007016:	331c      	adds	r3, #28
 8007018:	441a      	add	r2, r3
 800701a:	4498      	add	r8, r3
 800701c:	441e      	add	r6, r3
 800701e:	9208      	str	r2, [sp, #32]
 8007020:	e792      	b.n	8006f48 <_dtoa_r+0x818>
 8007022:	4603      	mov	r3, r0
 8007024:	e7f6      	b.n	8007014 <_dtoa_r+0x8e4>
 8007026:	9b07      	ldr	r3, [sp, #28]
 8007028:	9704      	str	r7, [sp, #16]
 800702a:	2b00      	cmp	r3, #0
 800702c:	dc20      	bgt.n	8007070 <_dtoa_r+0x940>
 800702e:	9300      	str	r3, [sp, #0]
 8007030:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007032:	2b02      	cmp	r3, #2
 8007034:	dd1e      	ble.n	8007074 <_dtoa_r+0x944>
 8007036:	9b00      	ldr	r3, [sp, #0]
 8007038:	2b00      	cmp	r3, #0
 800703a:	f47f aec0 	bne.w	8006dbe <_dtoa_r+0x68e>
 800703e:	4621      	mov	r1, r4
 8007040:	2205      	movs	r2, #5
 8007042:	4658      	mov	r0, fp
 8007044:	f000 fa9a 	bl	800757c <__multadd>
 8007048:	4601      	mov	r1, r0
 800704a:	4604      	mov	r4, r0
 800704c:	4648      	mov	r0, r9
 800704e:	f000 fcad 	bl	80079ac <__mcmp>
 8007052:	2800      	cmp	r0, #0
 8007054:	f77f aeb3 	ble.w	8006dbe <_dtoa_r+0x68e>
 8007058:	4656      	mov	r6, sl
 800705a:	2331      	movs	r3, #49	@ 0x31
 800705c:	f806 3b01 	strb.w	r3, [r6], #1
 8007060:	9b04      	ldr	r3, [sp, #16]
 8007062:	3301      	adds	r3, #1
 8007064:	9304      	str	r3, [sp, #16]
 8007066:	e6ae      	b.n	8006dc6 <_dtoa_r+0x696>
 8007068:	9c07      	ldr	r4, [sp, #28]
 800706a:	9704      	str	r7, [sp, #16]
 800706c:	4625      	mov	r5, r4
 800706e:	e7f3      	b.n	8007058 <_dtoa_r+0x928>
 8007070:	9b07      	ldr	r3, [sp, #28]
 8007072:	9300      	str	r3, [sp, #0]
 8007074:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007076:	2b00      	cmp	r3, #0
 8007078:	f000 8104 	beq.w	8007284 <_dtoa_r+0xb54>
 800707c:	2e00      	cmp	r6, #0
 800707e:	dd05      	ble.n	800708c <_dtoa_r+0x95c>
 8007080:	4629      	mov	r1, r5
 8007082:	4632      	mov	r2, r6
 8007084:	4658      	mov	r0, fp
 8007086:	f000 fc25 	bl	80078d4 <__lshift>
 800708a:	4605      	mov	r5, r0
 800708c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800708e:	2b00      	cmp	r3, #0
 8007090:	d05a      	beq.n	8007148 <_dtoa_r+0xa18>
 8007092:	6869      	ldr	r1, [r5, #4]
 8007094:	4658      	mov	r0, fp
 8007096:	f000 fa0f 	bl	80074b8 <_Balloc>
 800709a:	4606      	mov	r6, r0
 800709c:	b928      	cbnz	r0, 80070aa <_dtoa_r+0x97a>
 800709e:	4b84      	ldr	r3, [pc, #528]	@ (80072b0 <_dtoa_r+0xb80>)
 80070a0:	4602      	mov	r2, r0
 80070a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80070a6:	f7ff bb5a 	b.w	800675e <_dtoa_r+0x2e>
 80070aa:	692a      	ldr	r2, [r5, #16]
 80070ac:	3202      	adds	r2, #2
 80070ae:	0092      	lsls	r2, r2, #2
 80070b0:	f105 010c 	add.w	r1, r5, #12
 80070b4:	300c      	adds	r0, #12
 80070b6:	f7ff faa2 	bl	80065fe <memcpy>
 80070ba:	2201      	movs	r2, #1
 80070bc:	4631      	mov	r1, r6
 80070be:	4658      	mov	r0, fp
 80070c0:	f000 fc08 	bl	80078d4 <__lshift>
 80070c4:	f10a 0301 	add.w	r3, sl, #1
 80070c8:	9307      	str	r3, [sp, #28]
 80070ca:	9b00      	ldr	r3, [sp, #0]
 80070cc:	4453      	add	r3, sl
 80070ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 80070d0:	9b02      	ldr	r3, [sp, #8]
 80070d2:	f003 0301 	and.w	r3, r3, #1
 80070d6:	462f      	mov	r7, r5
 80070d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80070da:	4605      	mov	r5, r0
 80070dc:	9b07      	ldr	r3, [sp, #28]
 80070de:	4621      	mov	r1, r4
 80070e0:	3b01      	subs	r3, #1
 80070e2:	4648      	mov	r0, r9
 80070e4:	9300      	str	r3, [sp, #0]
 80070e6:	f7ff fa98 	bl	800661a <quorem>
 80070ea:	4639      	mov	r1, r7
 80070ec:	9002      	str	r0, [sp, #8]
 80070ee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80070f2:	4648      	mov	r0, r9
 80070f4:	f000 fc5a 	bl	80079ac <__mcmp>
 80070f8:	462a      	mov	r2, r5
 80070fa:	9008      	str	r0, [sp, #32]
 80070fc:	4621      	mov	r1, r4
 80070fe:	4658      	mov	r0, fp
 8007100:	f000 fc70 	bl	80079e4 <__mdiff>
 8007104:	68c2      	ldr	r2, [r0, #12]
 8007106:	4606      	mov	r6, r0
 8007108:	bb02      	cbnz	r2, 800714c <_dtoa_r+0xa1c>
 800710a:	4601      	mov	r1, r0
 800710c:	4648      	mov	r0, r9
 800710e:	f000 fc4d 	bl	80079ac <__mcmp>
 8007112:	4602      	mov	r2, r0
 8007114:	4631      	mov	r1, r6
 8007116:	4658      	mov	r0, fp
 8007118:	920e      	str	r2, [sp, #56]	@ 0x38
 800711a:	f000 fa0d 	bl	8007538 <_Bfree>
 800711e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007120:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007122:	9e07      	ldr	r6, [sp, #28]
 8007124:	ea43 0102 	orr.w	r1, r3, r2
 8007128:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800712a:	4319      	orrs	r1, r3
 800712c:	d110      	bne.n	8007150 <_dtoa_r+0xa20>
 800712e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007132:	d029      	beq.n	8007188 <_dtoa_r+0xa58>
 8007134:	9b08      	ldr	r3, [sp, #32]
 8007136:	2b00      	cmp	r3, #0
 8007138:	dd02      	ble.n	8007140 <_dtoa_r+0xa10>
 800713a:	9b02      	ldr	r3, [sp, #8]
 800713c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007140:	9b00      	ldr	r3, [sp, #0]
 8007142:	f883 8000 	strb.w	r8, [r3]
 8007146:	e63f      	b.n	8006dc8 <_dtoa_r+0x698>
 8007148:	4628      	mov	r0, r5
 800714a:	e7bb      	b.n	80070c4 <_dtoa_r+0x994>
 800714c:	2201      	movs	r2, #1
 800714e:	e7e1      	b.n	8007114 <_dtoa_r+0x9e4>
 8007150:	9b08      	ldr	r3, [sp, #32]
 8007152:	2b00      	cmp	r3, #0
 8007154:	db04      	blt.n	8007160 <_dtoa_r+0xa30>
 8007156:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007158:	430b      	orrs	r3, r1
 800715a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800715c:	430b      	orrs	r3, r1
 800715e:	d120      	bne.n	80071a2 <_dtoa_r+0xa72>
 8007160:	2a00      	cmp	r2, #0
 8007162:	dded      	ble.n	8007140 <_dtoa_r+0xa10>
 8007164:	4649      	mov	r1, r9
 8007166:	2201      	movs	r2, #1
 8007168:	4658      	mov	r0, fp
 800716a:	f000 fbb3 	bl	80078d4 <__lshift>
 800716e:	4621      	mov	r1, r4
 8007170:	4681      	mov	r9, r0
 8007172:	f000 fc1b 	bl	80079ac <__mcmp>
 8007176:	2800      	cmp	r0, #0
 8007178:	dc03      	bgt.n	8007182 <_dtoa_r+0xa52>
 800717a:	d1e1      	bne.n	8007140 <_dtoa_r+0xa10>
 800717c:	f018 0f01 	tst.w	r8, #1
 8007180:	d0de      	beq.n	8007140 <_dtoa_r+0xa10>
 8007182:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007186:	d1d8      	bne.n	800713a <_dtoa_r+0xa0a>
 8007188:	9a00      	ldr	r2, [sp, #0]
 800718a:	2339      	movs	r3, #57	@ 0x39
 800718c:	7013      	strb	r3, [r2, #0]
 800718e:	4633      	mov	r3, r6
 8007190:	461e      	mov	r6, r3
 8007192:	3b01      	subs	r3, #1
 8007194:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007198:	2a39      	cmp	r2, #57	@ 0x39
 800719a:	d052      	beq.n	8007242 <_dtoa_r+0xb12>
 800719c:	3201      	adds	r2, #1
 800719e:	701a      	strb	r2, [r3, #0]
 80071a0:	e612      	b.n	8006dc8 <_dtoa_r+0x698>
 80071a2:	2a00      	cmp	r2, #0
 80071a4:	dd07      	ble.n	80071b6 <_dtoa_r+0xa86>
 80071a6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80071aa:	d0ed      	beq.n	8007188 <_dtoa_r+0xa58>
 80071ac:	9a00      	ldr	r2, [sp, #0]
 80071ae:	f108 0301 	add.w	r3, r8, #1
 80071b2:	7013      	strb	r3, [r2, #0]
 80071b4:	e608      	b.n	8006dc8 <_dtoa_r+0x698>
 80071b6:	9b07      	ldr	r3, [sp, #28]
 80071b8:	9a07      	ldr	r2, [sp, #28]
 80071ba:	f803 8c01 	strb.w	r8, [r3, #-1]
 80071be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d028      	beq.n	8007216 <_dtoa_r+0xae6>
 80071c4:	4649      	mov	r1, r9
 80071c6:	2300      	movs	r3, #0
 80071c8:	220a      	movs	r2, #10
 80071ca:	4658      	mov	r0, fp
 80071cc:	f000 f9d6 	bl	800757c <__multadd>
 80071d0:	42af      	cmp	r7, r5
 80071d2:	4681      	mov	r9, r0
 80071d4:	f04f 0300 	mov.w	r3, #0
 80071d8:	f04f 020a 	mov.w	r2, #10
 80071dc:	4639      	mov	r1, r7
 80071de:	4658      	mov	r0, fp
 80071e0:	d107      	bne.n	80071f2 <_dtoa_r+0xac2>
 80071e2:	f000 f9cb 	bl	800757c <__multadd>
 80071e6:	4607      	mov	r7, r0
 80071e8:	4605      	mov	r5, r0
 80071ea:	9b07      	ldr	r3, [sp, #28]
 80071ec:	3301      	adds	r3, #1
 80071ee:	9307      	str	r3, [sp, #28]
 80071f0:	e774      	b.n	80070dc <_dtoa_r+0x9ac>
 80071f2:	f000 f9c3 	bl	800757c <__multadd>
 80071f6:	4629      	mov	r1, r5
 80071f8:	4607      	mov	r7, r0
 80071fa:	2300      	movs	r3, #0
 80071fc:	220a      	movs	r2, #10
 80071fe:	4658      	mov	r0, fp
 8007200:	f000 f9bc 	bl	800757c <__multadd>
 8007204:	4605      	mov	r5, r0
 8007206:	e7f0      	b.n	80071ea <_dtoa_r+0xaba>
 8007208:	9b00      	ldr	r3, [sp, #0]
 800720a:	2b00      	cmp	r3, #0
 800720c:	bfcc      	ite	gt
 800720e:	461e      	movgt	r6, r3
 8007210:	2601      	movle	r6, #1
 8007212:	4456      	add	r6, sl
 8007214:	2700      	movs	r7, #0
 8007216:	4649      	mov	r1, r9
 8007218:	2201      	movs	r2, #1
 800721a:	4658      	mov	r0, fp
 800721c:	f000 fb5a 	bl	80078d4 <__lshift>
 8007220:	4621      	mov	r1, r4
 8007222:	4681      	mov	r9, r0
 8007224:	f000 fbc2 	bl	80079ac <__mcmp>
 8007228:	2800      	cmp	r0, #0
 800722a:	dcb0      	bgt.n	800718e <_dtoa_r+0xa5e>
 800722c:	d102      	bne.n	8007234 <_dtoa_r+0xb04>
 800722e:	f018 0f01 	tst.w	r8, #1
 8007232:	d1ac      	bne.n	800718e <_dtoa_r+0xa5e>
 8007234:	4633      	mov	r3, r6
 8007236:	461e      	mov	r6, r3
 8007238:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800723c:	2a30      	cmp	r2, #48	@ 0x30
 800723e:	d0fa      	beq.n	8007236 <_dtoa_r+0xb06>
 8007240:	e5c2      	b.n	8006dc8 <_dtoa_r+0x698>
 8007242:	459a      	cmp	sl, r3
 8007244:	d1a4      	bne.n	8007190 <_dtoa_r+0xa60>
 8007246:	9b04      	ldr	r3, [sp, #16]
 8007248:	3301      	adds	r3, #1
 800724a:	9304      	str	r3, [sp, #16]
 800724c:	2331      	movs	r3, #49	@ 0x31
 800724e:	f88a 3000 	strb.w	r3, [sl]
 8007252:	e5b9      	b.n	8006dc8 <_dtoa_r+0x698>
 8007254:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007256:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80072b4 <_dtoa_r+0xb84>
 800725a:	b11b      	cbz	r3, 8007264 <_dtoa_r+0xb34>
 800725c:	f10a 0308 	add.w	r3, sl, #8
 8007260:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007262:	6013      	str	r3, [r2, #0]
 8007264:	4650      	mov	r0, sl
 8007266:	b019      	add	sp, #100	@ 0x64
 8007268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800726c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800726e:	2b01      	cmp	r3, #1
 8007270:	f77f ae37 	ble.w	8006ee2 <_dtoa_r+0x7b2>
 8007274:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007276:	930a      	str	r3, [sp, #40]	@ 0x28
 8007278:	2001      	movs	r0, #1
 800727a:	e655      	b.n	8006f28 <_dtoa_r+0x7f8>
 800727c:	9b00      	ldr	r3, [sp, #0]
 800727e:	2b00      	cmp	r3, #0
 8007280:	f77f aed6 	ble.w	8007030 <_dtoa_r+0x900>
 8007284:	4656      	mov	r6, sl
 8007286:	4621      	mov	r1, r4
 8007288:	4648      	mov	r0, r9
 800728a:	f7ff f9c6 	bl	800661a <quorem>
 800728e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007292:	f806 8b01 	strb.w	r8, [r6], #1
 8007296:	9b00      	ldr	r3, [sp, #0]
 8007298:	eba6 020a 	sub.w	r2, r6, sl
 800729c:	4293      	cmp	r3, r2
 800729e:	ddb3      	ble.n	8007208 <_dtoa_r+0xad8>
 80072a0:	4649      	mov	r1, r9
 80072a2:	2300      	movs	r3, #0
 80072a4:	220a      	movs	r2, #10
 80072a6:	4658      	mov	r0, fp
 80072a8:	f000 f968 	bl	800757c <__multadd>
 80072ac:	4681      	mov	r9, r0
 80072ae:	e7ea      	b.n	8007286 <_dtoa_r+0xb56>
 80072b0:	080084bc 	.word	0x080084bc
 80072b4:	08008440 	.word	0x08008440

080072b8 <_free_r>:
 80072b8:	b538      	push	{r3, r4, r5, lr}
 80072ba:	4605      	mov	r5, r0
 80072bc:	2900      	cmp	r1, #0
 80072be:	d041      	beq.n	8007344 <_free_r+0x8c>
 80072c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072c4:	1f0c      	subs	r4, r1, #4
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	bfb8      	it	lt
 80072ca:	18e4      	addlt	r4, r4, r3
 80072cc:	f000 f8e8 	bl	80074a0 <__malloc_lock>
 80072d0:	4a1d      	ldr	r2, [pc, #116]	@ (8007348 <_free_r+0x90>)
 80072d2:	6813      	ldr	r3, [r2, #0]
 80072d4:	b933      	cbnz	r3, 80072e4 <_free_r+0x2c>
 80072d6:	6063      	str	r3, [r4, #4]
 80072d8:	6014      	str	r4, [r2, #0]
 80072da:	4628      	mov	r0, r5
 80072dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072e0:	f000 b8e4 	b.w	80074ac <__malloc_unlock>
 80072e4:	42a3      	cmp	r3, r4
 80072e6:	d908      	bls.n	80072fa <_free_r+0x42>
 80072e8:	6820      	ldr	r0, [r4, #0]
 80072ea:	1821      	adds	r1, r4, r0
 80072ec:	428b      	cmp	r3, r1
 80072ee:	bf01      	itttt	eq
 80072f0:	6819      	ldreq	r1, [r3, #0]
 80072f2:	685b      	ldreq	r3, [r3, #4]
 80072f4:	1809      	addeq	r1, r1, r0
 80072f6:	6021      	streq	r1, [r4, #0]
 80072f8:	e7ed      	b.n	80072d6 <_free_r+0x1e>
 80072fa:	461a      	mov	r2, r3
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	b10b      	cbz	r3, 8007304 <_free_r+0x4c>
 8007300:	42a3      	cmp	r3, r4
 8007302:	d9fa      	bls.n	80072fa <_free_r+0x42>
 8007304:	6811      	ldr	r1, [r2, #0]
 8007306:	1850      	adds	r0, r2, r1
 8007308:	42a0      	cmp	r0, r4
 800730a:	d10b      	bne.n	8007324 <_free_r+0x6c>
 800730c:	6820      	ldr	r0, [r4, #0]
 800730e:	4401      	add	r1, r0
 8007310:	1850      	adds	r0, r2, r1
 8007312:	4283      	cmp	r3, r0
 8007314:	6011      	str	r1, [r2, #0]
 8007316:	d1e0      	bne.n	80072da <_free_r+0x22>
 8007318:	6818      	ldr	r0, [r3, #0]
 800731a:	685b      	ldr	r3, [r3, #4]
 800731c:	6053      	str	r3, [r2, #4]
 800731e:	4408      	add	r0, r1
 8007320:	6010      	str	r0, [r2, #0]
 8007322:	e7da      	b.n	80072da <_free_r+0x22>
 8007324:	d902      	bls.n	800732c <_free_r+0x74>
 8007326:	230c      	movs	r3, #12
 8007328:	602b      	str	r3, [r5, #0]
 800732a:	e7d6      	b.n	80072da <_free_r+0x22>
 800732c:	6820      	ldr	r0, [r4, #0]
 800732e:	1821      	adds	r1, r4, r0
 8007330:	428b      	cmp	r3, r1
 8007332:	bf04      	itt	eq
 8007334:	6819      	ldreq	r1, [r3, #0]
 8007336:	685b      	ldreq	r3, [r3, #4]
 8007338:	6063      	str	r3, [r4, #4]
 800733a:	bf04      	itt	eq
 800733c:	1809      	addeq	r1, r1, r0
 800733e:	6021      	streq	r1, [r4, #0]
 8007340:	6054      	str	r4, [r2, #4]
 8007342:	e7ca      	b.n	80072da <_free_r+0x22>
 8007344:	bd38      	pop	{r3, r4, r5, pc}
 8007346:	bf00      	nop
 8007348:	200013f0 	.word	0x200013f0

0800734c <malloc>:
 800734c:	4b02      	ldr	r3, [pc, #8]	@ (8007358 <malloc+0xc>)
 800734e:	4601      	mov	r1, r0
 8007350:	6818      	ldr	r0, [r3, #0]
 8007352:	f000 b825 	b.w	80073a0 <_malloc_r>
 8007356:	bf00      	nop
 8007358:	2000001c 	.word	0x2000001c

0800735c <sbrk_aligned>:
 800735c:	b570      	push	{r4, r5, r6, lr}
 800735e:	4e0f      	ldr	r6, [pc, #60]	@ (800739c <sbrk_aligned+0x40>)
 8007360:	460c      	mov	r4, r1
 8007362:	6831      	ldr	r1, [r6, #0]
 8007364:	4605      	mov	r5, r0
 8007366:	b911      	cbnz	r1, 800736e <sbrk_aligned+0x12>
 8007368:	f000 fe9a 	bl	80080a0 <_sbrk_r>
 800736c:	6030      	str	r0, [r6, #0]
 800736e:	4621      	mov	r1, r4
 8007370:	4628      	mov	r0, r5
 8007372:	f000 fe95 	bl	80080a0 <_sbrk_r>
 8007376:	1c43      	adds	r3, r0, #1
 8007378:	d103      	bne.n	8007382 <sbrk_aligned+0x26>
 800737a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800737e:	4620      	mov	r0, r4
 8007380:	bd70      	pop	{r4, r5, r6, pc}
 8007382:	1cc4      	adds	r4, r0, #3
 8007384:	f024 0403 	bic.w	r4, r4, #3
 8007388:	42a0      	cmp	r0, r4
 800738a:	d0f8      	beq.n	800737e <sbrk_aligned+0x22>
 800738c:	1a21      	subs	r1, r4, r0
 800738e:	4628      	mov	r0, r5
 8007390:	f000 fe86 	bl	80080a0 <_sbrk_r>
 8007394:	3001      	adds	r0, #1
 8007396:	d1f2      	bne.n	800737e <sbrk_aligned+0x22>
 8007398:	e7ef      	b.n	800737a <sbrk_aligned+0x1e>
 800739a:	bf00      	nop
 800739c:	200013ec 	.word	0x200013ec

080073a0 <_malloc_r>:
 80073a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073a4:	1ccd      	adds	r5, r1, #3
 80073a6:	f025 0503 	bic.w	r5, r5, #3
 80073aa:	3508      	adds	r5, #8
 80073ac:	2d0c      	cmp	r5, #12
 80073ae:	bf38      	it	cc
 80073b0:	250c      	movcc	r5, #12
 80073b2:	2d00      	cmp	r5, #0
 80073b4:	4606      	mov	r6, r0
 80073b6:	db01      	blt.n	80073bc <_malloc_r+0x1c>
 80073b8:	42a9      	cmp	r1, r5
 80073ba:	d904      	bls.n	80073c6 <_malloc_r+0x26>
 80073bc:	230c      	movs	r3, #12
 80073be:	6033      	str	r3, [r6, #0]
 80073c0:	2000      	movs	r0, #0
 80073c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800749c <_malloc_r+0xfc>
 80073ca:	f000 f869 	bl	80074a0 <__malloc_lock>
 80073ce:	f8d8 3000 	ldr.w	r3, [r8]
 80073d2:	461c      	mov	r4, r3
 80073d4:	bb44      	cbnz	r4, 8007428 <_malloc_r+0x88>
 80073d6:	4629      	mov	r1, r5
 80073d8:	4630      	mov	r0, r6
 80073da:	f7ff ffbf 	bl	800735c <sbrk_aligned>
 80073de:	1c43      	adds	r3, r0, #1
 80073e0:	4604      	mov	r4, r0
 80073e2:	d158      	bne.n	8007496 <_malloc_r+0xf6>
 80073e4:	f8d8 4000 	ldr.w	r4, [r8]
 80073e8:	4627      	mov	r7, r4
 80073ea:	2f00      	cmp	r7, #0
 80073ec:	d143      	bne.n	8007476 <_malloc_r+0xd6>
 80073ee:	2c00      	cmp	r4, #0
 80073f0:	d04b      	beq.n	800748a <_malloc_r+0xea>
 80073f2:	6823      	ldr	r3, [r4, #0]
 80073f4:	4639      	mov	r1, r7
 80073f6:	4630      	mov	r0, r6
 80073f8:	eb04 0903 	add.w	r9, r4, r3
 80073fc:	f000 fe50 	bl	80080a0 <_sbrk_r>
 8007400:	4581      	cmp	r9, r0
 8007402:	d142      	bne.n	800748a <_malloc_r+0xea>
 8007404:	6821      	ldr	r1, [r4, #0]
 8007406:	1a6d      	subs	r5, r5, r1
 8007408:	4629      	mov	r1, r5
 800740a:	4630      	mov	r0, r6
 800740c:	f7ff ffa6 	bl	800735c <sbrk_aligned>
 8007410:	3001      	adds	r0, #1
 8007412:	d03a      	beq.n	800748a <_malloc_r+0xea>
 8007414:	6823      	ldr	r3, [r4, #0]
 8007416:	442b      	add	r3, r5
 8007418:	6023      	str	r3, [r4, #0]
 800741a:	f8d8 3000 	ldr.w	r3, [r8]
 800741e:	685a      	ldr	r2, [r3, #4]
 8007420:	bb62      	cbnz	r2, 800747c <_malloc_r+0xdc>
 8007422:	f8c8 7000 	str.w	r7, [r8]
 8007426:	e00f      	b.n	8007448 <_malloc_r+0xa8>
 8007428:	6822      	ldr	r2, [r4, #0]
 800742a:	1b52      	subs	r2, r2, r5
 800742c:	d420      	bmi.n	8007470 <_malloc_r+0xd0>
 800742e:	2a0b      	cmp	r2, #11
 8007430:	d917      	bls.n	8007462 <_malloc_r+0xc2>
 8007432:	1961      	adds	r1, r4, r5
 8007434:	42a3      	cmp	r3, r4
 8007436:	6025      	str	r5, [r4, #0]
 8007438:	bf18      	it	ne
 800743a:	6059      	strne	r1, [r3, #4]
 800743c:	6863      	ldr	r3, [r4, #4]
 800743e:	bf08      	it	eq
 8007440:	f8c8 1000 	streq.w	r1, [r8]
 8007444:	5162      	str	r2, [r4, r5]
 8007446:	604b      	str	r3, [r1, #4]
 8007448:	4630      	mov	r0, r6
 800744a:	f000 f82f 	bl	80074ac <__malloc_unlock>
 800744e:	f104 000b 	add.w	r0, r4, #11
 8007452:	1d23      	adds	r3, r4, #4
 8007454:	f020 0007 	bic.w	r0, r0, #7
 8007458:	1ac2      	subs	r2, r0, r3
 800745a:	bf1c      	itt	ne
 800745c:	1a1b      	subne	r3, r3, r0
 800745e:	50a3      	strne	r3, [r4, r2]
 8007460:	e7af      	b.n	80073c2 <_malloc_r+0x22>
 8007462:	6862      	ldr	r2, [r4, #4]
 8007464:	42a3      	cmp	r3, r4
 8007466:	bf0c      	ite	eq
 8007468:	f8c8 2000 	streq.w	r2, [r8]
 800746c:	605a      	strne	r2, [r3, #4]
 800746e:	e7eb      	b.n	8007448 <_malloc_r+0xa8>
 8007470:	4623      	mov	r3, r4
 8007472:	6864      	ldr	r4, [r4, #4]
 8007474:	e7ae      	b.n	80073d4 <_malloc_r+0x34>
 8007476:	463c      	mov	r4, r7
 8007478:	687f      	ldr	r7, [r7, #4]
 800747a:	e7b6      	b.n	80073ea <_malloc_r+0x4a>
 800747c:	461a      	mov	r2, r3
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	42a3      	cmp	r3, r4
 8007482:	d1fb      	bne.n	800747c <_malloc_r+0xdc>
 8007484:	2300      	movs	r3, #0
 8007486:	6053      	str	r3, [r2, #4]
 8007488:	e7de      	b.n	8007448 <_malloc_r+0xa8>
 800748a:	230c      	movs	r3, #12
 800748c:	6033      	str	r3, [r6, #0]
 800748e:	4630      	mov	r0, r6
 8007490:	f000 f80c 	bl	80074ac <__malloc_unlock>
 8007494:	e794      	b.n	80073c0 <_malloc_r+0x20>
 8007496:	6005      	str	r5, [r0, #0]
 8007498:	e7d6      	b.n	8007448 <_malloc_r+0xa8>
 800749a:	bf00      	nop
 800749c:	200013f0 	.word	0x200013f0

080074a0 <__malloc_lock>:
 80074a0:	4801      	ldr	r0, [pc, #4]	@ (80074a8 <__malloc_lock+0x8>)
 80074a2:	f7ff b8aa 	b.w	80065fa <__retarget_lock_acquire_recursive>
 80074a6:	bf00      	nop
 80074a8:	200013e8 	.word	0x200013e8

080074ac <__malloc_unlock>:
 80074ac:	4801      	ldr	r0, [pc, #4]	@ (80074b4 <__malloc_unlock+0x8>)
 80074ae:	f7ff b8a5 	b.w	80065fc <__retarget_lock_release_recursive>
 80074b2:	bf00      	nop
 80074b4:	200013e8 	.word	0x200013e8

080074b8 <_Balloc>:
 80074b8:	b570      	push	{r4, r5, r6, lr}
 80074ba:	69c6      	ldr	r6, [r0, #28]
 80074bc:	4604      	mov	r4, r0
 80074be:	460d      	mov	r5, r1
 80074c0:	b976      	cbnz	r6, 80074e0 <_Balloc+0x28>
 80074c2:	2010      	movs	r0, #16
 80074c4:	f7ff ff42 	bl	800734c <malloc>
 80074c8:	4602      	mov	r2, r0
 80074ca:	61e0      	str	r0, [r4, #28]
 80074cc:	b920      	cbnz	r0, 80074d8 <_Balloc+0x20>
 80074ce:	4b18      	ldr	r3, [pc, #96]	@ (8007530 <_Balloc+0x78>)
 80074d0:	4818      	ldr	r0, [pc, #96]	@ (8007534 <_Balloc+0x7c>)
 80074d2:	216b      	movs	r1, #107	@ 0x6b
 80074d4:	f000 fdf4 	bl	80080c0 <__assert_func>
 80074d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80074dc:	6006      	str	r6, [r0, #0]
 80074de:	60c6      	str	r6, [r0, #12]
 80074e0:	69e6      	ldr	r6, [r4, #28]
 80074e2:	68f3      	ldr	r3, [r6, #12]
 80074e4:	b183      	cbz	r3, 8007508 <_Balloc+0x50>
 80074e6:	69e3      	ldr	r3, [r4, #28]
 80074e8:	68db      	ldr	r3, [r3, #12]
 80074ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80074ee:	b9b8      	cbnz	r0, 8007520 <_Balloc+0x68>
 80074f0:	2101      	movs	r1, #1
 80074f2:	fa01 f605 	lsl.w	r6, r1, r5
 80074f6:	1d72      	adds	r2, r6, #5
 80074f8:	0092      	lsls	r2, r2, #2
 80074fa:	4620      	mov	r0, r4
 80074fc:	f000 fdfe 	bl	80080fc <_calloc_r>
 8007500:	b160      	cbz	r0, 800751c <_Balloc+0x64>
 8007502:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007506:	e00e      	b.n	8007526 <_Balloc+0x6e>
 8007508:	2221      	movs	r2, #33	@ 0x21
 800750a:	2104      	movs	r1, #4
 800750c:	4620      	mov	r0, r4
 800750e:	f000 fdf5 	bl	80080fc <_calloc_r>
 8007512:	69e3      	ldr	r3, [r4, #28]
 8007514:	60f0      	str	r0, [r6, #12]
 8007516:	68db      	ldr	r3, [r3, #12]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d1e4      	bne.n	80074e6 <_Balloc+0x2e>
 800751c:	2000      	movs	r0, #0
 800751e:	bd70      	pop	{r4, r5, r6, pc}
 8007520:	6802      	ldr	r2, [r0, #0]
 8007522:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007526:	2300      	movs	r3, #0
 8007528:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800752c:	e7f7      	b.n	800751e <_Balloc+0x66>
 800752e:	bf00      	nop
 8007530:	0800844d 	.word	0x0800844d
 8007534:	080084cd 	.word	0x080084cd

08007538 <_Bfree>:
 8007538:	b570      	push	{r4, r5, r6, lr}
 800753a:	69c6      	ldr	r6, [r0, #28]
 800753c:	4605      	mov	r5, r0
 800753e:	460c      	mov	r4, r1
 8007540:	b976      	cbnz	r6, 8007560 <_Bfree+0x28>
 8007542:	2010      	movs	r0, #16
 8007544:	f7ff ff02 	bl	800734c <malloc>
 8007548:	4602      	mov	r2, r0
 800754a:	61e8      	str	r0, [r5, #28]
 800754c:	b920      	cbnz	r0, 8007558 <_Bfree+0x20>
 800754e:	4b09      	ldr	r3, [pc, #36]	@ (8007574 <_Bfree+0x3c>)
 8007550:	4809      	ldr	r0, [pc, #36]	@ (8007578 <_Bfree+0x40>)
 8007552:	218f      	movs	r1, #143	@ 0x8f
 8007554:	f000 fdb4 	bl	80080c0 <__assert_func>
 8007558:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800755c:	6006      	str	r6, [r0, #0]
 800755e:	60c6      	str	r6, [r0, #12]
 8007560:	b13c      	cbz	r4, 8007572 <_Bfree+0x3a>
 8007562:	69eb      	ldr	r3, [r5, #28]
 8007564:	6862      	ldr	r2, [r4, #4]
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800756c:	6021      	str	r1, [r4, #0]
 800756e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007572:	bd70      	pop	{r4, r5, r6, pc}
 8007574:	0800844d 	.word	0x0800844d
 8007578:	080084cd 	.word	0x080084cd

0800757c <__multadd>:
 800757c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007580:	690d      	ldr	r5, [r1, #16]
 8007582:	4607      	mov	r7, r0
 8007584:	460c      	mov	r4, r1
 8007586:	461e      	mov	r6, r3
 8007588:	f101 0c14 	add.w	ip, r1, #20
 800758c:	2000      	movs	r0, #0
 800758e:	f8dc 3000 	ldr.w	r3, [ip]
 8007592:	b299      	uxth	r1, r3
 8007594:	fb02 6101 	mla	r1, r2, r1, r6
 8007598:	0c1e      	lsrs	r6, r3, #16
 800759a:	0c0b      	lsrs	r3, r1, #16
 800759c:	fb02 3306 	mla	r3, r2, r6, r3
 80075a0:	b289      	uxth	r1, r1
 80075a2:	3001      	adds	r0, #1
 80075a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80075a8:	4285      	cmp	r5, r0
 80075aa:	f84c 1b04 	str.w	r1, [ip], #4
 80075ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80075b2:	dcec      	bgt.n	800758e <__multadd+0x12>
 80075b4:	b30e      	cbz	r6, 80075fa <__multadd+0x7e>
 80075b6:	68a3      	ldr	r3, [r4, #8]
 80075b8:	42ab      	cmp	r3, r5
 80075ba:	dc19      	bgt.n	80075f0 <__multadd+0x74>
 80075bc:	6861      	ldr	r1, [r4, #4]
 80075be:	4638      	mov	r0, r7
 80075c0:	3101      	adds	r1, #1
 80075c2:	f7ff ff79 	bl	80074b8 <_Balloc>
 80075c6:	4680      	mov	r8, r0
 80075c8:	b928      	cbnz	r0, 80075d6 <__multadd+0x5a>
 80075ca:	4602      	mov	r2, r0
 80075cc:	4b0c      	ldr	r3, [pc, #48]	@ (8007600 <__multadd+0x84>)
 80075ce:	480d      	ldr	r0, [pc, #52]	@ (8007604 <__multadd+0x88>)
 80075d0:	21ba      	movs	r1, #186	@ 0xba
 80075d2:	f000 fd75 	bl	80080c0 <__assert_func>
 80075d6:	6922      	ldr	r2, [r4, #16]
 80075d8:	3202      	adds	r2, #2
 80075da:	f104 010c 	add.w	r1, r4, #12
 80075de:	0092      	lsls	r2, r2, #2
 80075e0:	300c      	adds	r0, #12
 80075e2:	f7ff f80c 	bl	80065fe <memcpy>
 80075e6:	4621      	mov	r1, r4
 80075e8:	4638      	mov	r0, r7
 80075ea:	f7ff ffa5 	bl	8007538 <_Bfree>
 80075ee:	4644      	mov	r4, r8
 80075f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80075f4:	3501      	adds	r5, #1
 80075f6:	615e      	str	r6, [r3, #20]
 80075f8:	6125      	str	r5, [r4, #16]
 80075fa:	4620      	mov	r0, r4
 80075fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007600:	080084bc 	.word	0x080084bc
 8007604:	080084cd 	.word	0x080084cd

08007608 <__hi0bits>:
 8007608:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800760c:	4603      	mov	r3, r0
 800760e:	bf36      	itet	cc
 8007610:	0403      	lslcc	r3, r0, #16
 8007612:	2000      	movcs	r0, #0
 8007614:	2010      	movcc	r0, #16
 8007616:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800761a:	bf3c      	itt	cc
 800761c:	021b      	lslcc	r3, r3, #8
 800761e:	3008      	addcc	r0, #8
 8007620:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007624:	bf3c      	itt	cc
 8007626:	011b      	lslcc	r3, r3, #4
 8007628:	3004      	addcc	r0, #4
 800762a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800762e:	bf3c      	itt	cc
 8007630:	009b      	lslcc	r3, r3, #2
 8007632:	3002      	addcc	r0, #2
 8007634:	2b00      	cmp	r3, #0
 8007636:	db05      	blt.n	8007644 <__hi0bits+0x3c>
 8007638:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800763c:	f100 0001 	add.w	r0, r0, #1
 8007640:	bf08      	it	eq
 8007642:	2020      	moveq	r0, #32
 8007644:	4770      	bx	lr

08007646 <__lo0bits>:
 8007646:	6803      	ldr	r3, [r0, #0]
 8007648:	4602      	mov	r2, r0
 800764a:	f013 0007 	ands.w	r0, r3, #7
 800764e:	d00b      	beq.n	8007668 <__lo0bits+0x22>
 8007650:	07d9      	lsls	r1, r3, #31
 8007652:	d421      	bmi.n	8007698 <__lo0bits+0x52>
 8007654:	0798      	lsls	r0, r3, #30
 8007656:	bf49      	itett	mi
 8007658:	085b      	lsrmi	r3, r3, #1
 800765a:	089b      	lsrpl	r3, r3, #2
 800765c:	2001      	movmi	r0, #1
 800765e:	6013      	strmi	r3, [r2, #0]
 8007660:	bf5c      	itt	pl
 8007662:	6013      	strpl	r3, [r2, #0]
 8007664:	2002      	movpl	r0, #2
 8007666:	4770      	bx	lr
 8007668:	b299      	uxth	r1, r3
 800766a:	b909      	cbnz	r1, 8007670 <__lo0bits+0x2a>
 800766c:	0c1b      	lsrs	r3, r3, #16
 800766e:	2010      	movs	r0, #16
 8007670:	b2d9      	uxtb	r1, r3
 8007672:	b909      	cbnz	r1, 8007678 <__lo0bits+0x32>
 8007674:	3008      	adds	r0, #8
 8007676:	0a1b      	lsrs	r3, r3, #8
 8007678:	0719      	lsls	r1, r3, #28
 800767a:	bf04      	itt	eq
 800767c:	091b      	lsreq	r3, r3, #4
 800767e:	3004      	addeq	r0, #4
 8007680:	0799      	lsls	r1, r3, #30
 8007682:	bf04      	itt	eq
 8007684:	089b      	lsreq	r3, r3, #2
 8007686:	3002      	addeq	r0, #2
 8007688:	07d9      	lsls	r1, r3, #31
 800768a:	d403      	bmi.n	8007694 <__lo0bits+0x4e>
 800768c:	085b      	lsrs	r3, r3, #1
 800768e:	f100 0001 	add.w	r0, r0, #1
 8007692:	d003      	beq.n	800769c <__lo0bits+0x56>
 8007694:	6013      	str	r3, [r2, #0]
 8007696:	4770      	bx	lr
 8007698:	2000      	movs	r0, #0
 800769a:	4770      	bx	lr
 800769c:	2020      	movs	r0, #32
 800769e:	4770      	bx	lr

080076a0 <__i2b>:
 80076a0:	b510      	push	{r4, lr}
 80076a2:	460c      	mov	r4, r1
 80076a4:	2101      	movs	r1, #1
 80076a6:	f7ff ff07 	bl	80074b8 <_Balloc>
 80076aa:	4602      	mov	r2, r0
 80076ac:	b928      	cbnz	r0, 80076ba <__i2b+0x1a>
 80076ae:	4b05      	ldr	r3, [pc, #20]	@ (80076c4 <__i2b+0x24>)
 80076b0:	4805      	ldr	r0, [pc, #20]	@ (80076c8 <__i2b+0x28>)
 80076b2:	f240 1145 	movw	r1, #325	@ 0x145
 80076b6:	f000 fd03 	bl	80080c0 <__assert_func>
 80076ba:	2301      	movs	r3, #1
 80076bc:	6144      	str	r4, [r0, #20]
 80076be:	6103      	str	r3, [r0, #16]
 80076c0:	bd10      	pop	{r4, pc}
 80076c2:	bf00      	nop
 80076c4:	080084bc 	.word	0x080084bc
 80076c8:	080084cd 	.word	0x080084cd

080076cc <__multiply>:
 80076cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076d0:	4614      	mov	r4, r2
 80076d2:	690a      	ldr	r2, [r1, #16]
 80076d4:	6923      	ldr	r3, [r4, #16]
 80076d6:	429a      	cmp	r2, r3
 80076d8:	bfa8      	it	ge
 80076da:	4623      	movge	r3, r4
 80076dc:	460f      	mov	r7, r1
 80076de:	bfa4      	itt	ge
 80076e0:	460c      	movge	r4, r1
 80076e2:	461f      	movge	r7, r3
 80076e4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80076e8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80076ec:	68a3      	ldr	r3, [r4, #8]
 80076ee:	6861      	ldr	r1, [r4, #4]
 80076f0:	eb0a 0609 	add.w	r6, sl, r9
 80076f4:	42b3      	cmp	r3, r6
 80076f6:	b085      	sub	sp, #20
 80076f8:	bfb8      	it	lt
 80076fa:	3101      	addlt	r1, #1
 80076fc:	f7ff fedc 	bl	80074b8 <_Balloc>
 8007700:	b930      	cbnz	r0, 8007710 <__multiply+0x44>
 8007702:	4602      	mov	r2, r0
 8007704:	4b44      	ldr	r3, [pc, #272]	@ (8007818 <__multiply+0x14c>)
 8007706:	4845      	ldr	r0, [pc, #276]	@ (800781c <__multiply+0x150>)
 8007708:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800770c:	f000 fcd8 	bl	80080c0 <__assert_func>
 8007710:	f100 0514 	add.w	r5, r0, #20
 8007714:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007718:	462b      	mov	r3, r5
 800771a:	2200      	movs	r2, #0
 800771c:	4543      	cmp	r3, r8
 800771e:	d321      	bcc.n	8007764 <__multiply+0x98>
 8007720:	f107 0114 	add.w	r1, r7, #20
 8007724:	f104 0214 	add.w	r2, r4, #20
 8007728:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800772c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007730:	9302      	str	r3, [sp, #8]
 8007732:	1b13      	subs	r3, r2, r4
 8007734:	3b15      	subs	r3, #21
 8007736:	f023 0303 	bic.w	r3, r3, #3
 800773a:	3304      	adds	r3, #4
 800773c:	f104 0715 	add.w	r7, r4, #21
 8007740:	42ba      	cmp	r2, r7
 8007742:	bf38      	it	cc
 8007744:	2304      	movcc	r3, #4
 8007746:	9301      	str	r3, [sp, #4]
 8007748:	9b02      	ldr	r3, [sp, #8]
 800774a:	9103      	str	r1, [sp, #12]
 800774c:	428b      	cmp	r3, r1
 800774e:	d80c      	bhi.n	800776a <__multiply+0x9e>
 8007750:	2e00      	cmp	r6, #0
 8007752:	dd03      	ble.n	800775c <__multiply+0x90>
 8007754:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007758:	2b00      	cmp	r3, #0
 800775a:	d05b      	beq.n	8007814 <__multiply+0x148>
 800775c:	6106      	str	r6, [r0, #16]
 800775e:	b005      	add	sp, #20
 8007760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007764:	f843 2b04 	str.w	r2, [r3], #4
 8007768:	e7d8      	b.n	800771c <__multiply+0x50>
 800776a:	f8b1 a000 	ldrh.w	sl, [r1]
 800776e:	f1ba 0f00 	cmp.w	sl, #0
 8007772:	d024      	beq.n	80077be <__multiply+0xf2>
 8007774:	f104 0e14 	add.w	lr, r4, #20
 8007778:	46a9      	mov	r9, r5
 800777a:	f04f 0c00 	mov.w	ip, #0
 800777e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007782:	f8d9 3000 	ldr.w	r3, [r9]
 8007786:	fa1f fb87 	uxth.w	fp, r7
 800778a:	b29b      	uxth	r3, r3
 800778c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007790:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007794:	f8d9 7000 	ldr.w	r7, [r9]
 8007798:	4463      	add	r3, ip
 800779a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800779e:	fb0a c70b 	mla	r7, sl, fp, ip
 80077a2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80077a6:	b29b      	uxth	r3, r3
 80077a8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80077ac:	4572      	cmp	r2, lr
 80077ae:	f849 3b04 	str.w	r3, [r9], #4
 80077b2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80077b6:	d8e2      	bhi.n	800777e <__multiply+0xb2>
 80077b8:	9b01      	ldr	r3, [sp, #4]
 80077ba:	f845 c003 	str.w	ip, [r5, r3]
 80077be:	9b03      	ldr	r3, [sp, #12]
 80077c0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80077c4:	3104      	adds	r1, #4
 80077c6:	f1b9 0f00 	cmp.w	r9, #0
 80077ca:	d021      	beq.n	8007810 <__multiply+0x144>
 80077cc:	682b      	ldr	r3, [r5, #0]
 80077ce:	f104 0c14 	add.w	ip, r4, #20
 80077d2:	46ae      	mov	lr, r5
 80077d4:	f04f 0a00 	mov.w	sl, #0
 80077d8:	f8bc b000 	ldrh.w	fp, [ip]
 80077dc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80077e0:	fb09 770b 	mla	r7, r9, fp, r7
 80077e4:	4457      	add	r7, sl
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80077ec:	f84e 3b04 	str.w	r3, [lr], #4
 80077f0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80077f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80077f8:	f8be 3000 	ldrh.w	r3, [lr]
 80077fc:	fb09 330a 	mla	r3, r9, sl, r3
 8007800:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007804:	4562      	cmp	r2, ip
 8007806:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800780a:	d8e5      	bhi.n	80077d8 <__multiply+0x10c>
 800780c:	9f01      	ldr	r7, [sp, #4]
 800780e:	51eb      	str	r3, [r5, r7]
 8007810:	3504      	adds	r5, #4
 8007812:	e799      	b.n	8007748 <__multiply+0x7c>
 8007814:	3e01      	subs	r6, #1
 8007816:	e79b      	b.n	8007750 <__multiply+0x84>
 8007818:	080084bc 	.word	0x080084bc
 800781c:	080084cd 	.word	0x080084cd

08007820 <__pow5mult>:
 8007820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007824:	4615      	mov	r5, r2
 8007826:	f012 0203 	ands.w	r2, r2, #3
 800782a:	4607      	mov	r7, r0
 800782c:	460e      	mov	r6, r1
 800782e:	d007      	beq.n	8007840 <__pow5mult+0x20>
 8007830:	4c25      	ldr	r4, [pc, #148]	@ (80078c8 <__pow5mult+0xa8>)
 8007832:	3a01      	subs	r2, #1
 8007834:	2300      	movs	r3, #0
 8007836:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800783a:	f7ff fe9f 	bl	800757c <__multadd>
 800783e:	4606      	mov	r6, r0
 8007840:	10ad      	asrs	r5, r5, #2
 8007842:	d03d      	beq.n	80078c0 <__pow5mult+0xa0>
 8007844:	69fc      	ldr	r4, [r7, #28]
 8007846:	b97c      	cbnz	r4, 8007868 <__pow5mult+0x48>
 8007848:	2010      	movs	r0, #16
 800784a:	f7ff fd7f 	bl	800734c <malloc>
 800784e:	4602      	mov	r2, r0
 8007850:	61f8      	str	r0, [r7, #28]
 8007852:	b928      	cbnz	r0, 8007860 <__pow5mult+0x40>
 8007854:	4b1d      	ldr	r3, [pc, #116]	@ (80078cc <__pow5mult+0xac>)
 8007856:	481e      	ldr	r0, [pc, #120]	@ (80078d0 <__pow5mult+0xb0>)
 8007858:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800785c:	f000 fc30 	bl	80080c0 <__assert_func>
 8007860:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007864:	6004      	str	r4, [r0, #0]
 8007866:	60c4      	str	r4, [r0, #12]
 8007868:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800786c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007870:	b94c      	cbnz	r4, 8007886 <__pow5mult+0x66>
 8007872:	f240 2171 	movw	r1, #625	@ 0x271
 8007876:	4638      	mov	r0, r7
 8007878:	f7ff ff12 	bl	80076a0 <__i2b>
 800787c:	2300      	movs	r3, #0
 800787e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007882:	4604      	mov	r4, r0
 8007884:	6003      	str	r3, [r0, #0]
 8007886:	f04f 0900 	mov.w	r9, #0
 800788a:	07eb      	lsls	r3, r5, #31
 800788c:	d50a      	bpl.n	80078a4 <__pow5mult+0x84>
 800788e:	4631      	mov	r1, r6
 8007890:	4622      	mov	r2, r4
 8007892:	4638      	mov	r0, r7
 8007894:	f7ff ff1a 	bl	80076cc <__multiply>
 8007898:	4631      	mov	r1, r6
 800789a:	4680      	mov	r8, r0
 800789c:	4638      	mov	r0, r7
 800789e:	f7ff fe4b 	bl	8007538 <_Bfree>
 80078a2:	4646      	mov	r6, r8
 80078a4:	106d      	asrs	r5, r5, #1
 80078a6:	d00b      	beq.n	80078c0 <__pow5mult+0xa0>
 80078a8:	6820      	ldr	r0, [r4, #0]
 80078aa:	b938      	cbnz	r0, 80078bc <__pow5mult+0x9c>
 80078ac:	4622      	mov	r2, r4
 80078ae:	4621      	mov	r1, r4
 80078b0:	4638      	mov	r0, r7
 80078b2:	f7ff ff0b 	bl	80076cc <__multiply>
 80078b6:	6020      	str	r0, [r4, #0]
 80078b8:	f8c0 9000 	str.w	r9, [r0]
 80078bc:	4604      	mov	r4, r0
 80078be:	e7e4      	b.n	800788a <__pow5mult+0x6a>
 80078c0:	4630      	mov	r0, r6
 80078c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078c6:	bf00      	nop
 80078c8:	08008528 	.word	0x08008528
 80078cc:	0800844d 	.word	0x0800844d
 80078d0:	080084cd 	.word	0x080084cd

080078d4 <__lshift>:
 80078d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078d8:	460c      	mov	r4, r1
 80078da:	6849      	ldr	r1, [r1, #4]
 80078dc:	6923      	ldr	r3, [r4, #16]
 80078de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80078e2:	68a3      	ldr	r3, [r4, #8]
 80078e4:	4607      	mov	r7, r0
 80078e6:	4691      	mov	r9, r2
 80078e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80078ec:	f108 0601 	add.w	r6, r8, #1
 80078f0:	42b3      	cmp	r3, r6
 80078f2:	db0b      	blt.n	800790c <__lshift+0x38>
 80078f4:	4638      	mov	r0, r7
 80078f6:	f7ff fddf 	bl	80074b8 <_Balloc>
 80078fa:	4605      	mov	r5, r0
 80078fc:	b948      	cbnz	r0, 8007912 <__lshift+0x3e>
 80078fe:	4602      	mov	r2, r0
 8007900:	4b28      	ldr	r3, [pc, #160]	@ (80079a4 <__lshift+0xd0>)
 8007902:	4829      	ldr	r0, [pc, #164]	@ (80079a8 <__lshift+0xd4>)
 8007904:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007908:	f000 fbda 	bl	80080c0 <__assert_func>
 800790c:	3101      	adds	r1, #1
 800790e:	005b      	lsls	r3, r3, #1
 8007910:	e7ee      	b.n	80078f0 <__lshift+0x1c>
 8007912:	2300      	movs	r3, #0
 8007914:	f100 0114 	add.w	r1, r0, #20
 8007918:	f100 0210 	add.w	r2, r0, #16
 800791c:	4618      	mov	r0, r3
 800791e:	4553      	cmp	r3, sl
 8007920:	db33      	blt.n	800798a <__lshift+0xb6>
 8007922:	6920      	ldr	r0, [r4, #16]
 8007924:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007928:	f104 0314 	add.w	r3, r4, #20
 800792c:	f019 091f 	ands.w	r9, r9, #31
 8007930:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007934:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007938:	d02b      	beq.n	8007992 <__lshift+0xbe>
 800793a:	f1c9 0e20 	rsb	lr, r9, #32
 800793e:	468a      	mov	sl, r1
 8007940:	2200      	movs	r2, #0
 8007942:	6818      	ldr	r0, [r3, #0]
 8007944:	fa00 f009 	lsl.w	r0, r0, r9
 8007948:	4310      	orrs	r0, r2
 800794a:	f84a 0b04 	str.w	r0, [sl], #4
 800794e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007952:	459c      	cmp	ip, r3
 8007954:	fa22 f20e 	lsr.w	r2, r2, lr
 8007958:	d8f3      	bhi.n	8007942 <__lshift+0x6e>
 800795a:	ebac 0304 	sub.w	r3, ip, r4
 800795e:	3b15      	subs	r3, #21
 8007960:	f023 0303 	bic.w	r3, r3, #3
 8007964:	3304      	adds	r3, #4
 8007966:	f104 0015 	add.w	r0, r4, #21
 800796a:	4584      	cmp	ip, r0
 800796c:	bf38      	it	cc
 800796e:	2304      	movcc	r3, #4
 8007970:	50ca      	str	r2, [r1, r3]
 8007972:	b10a      	cbz	r2, 8007978 <__lshift+0xa4>
 8007974:	f108 0602 	add.w	r6, r8, #2
 8007978:	3e01      	subs	r6, #1
 800797a:	4638      	mov	r0, r7
 800797c:	612e      	str	r6, [r5, #16]
 800797e:	4621      	mov	r1, r4
 8007980:	f7ff fdda 	bl	8007538 <_Bfree>
 8007984:	4628      	mov	r0, r5
 8007986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800798a:	f842 0f04 	str.w	r0, [r2, #4]!
 800798e:	3301      	adds	r3, #1
 8007990:	e7c5      	b.n	800791e <__lshift+0x4a>
 8007992:	3904      	subs	r1, #4
 8007994:	f853 2b04 	ldr.w	r2, [r3], #4
 8007998:	f841 2f04 	str.w	r2, [r1, #4]!
 800799c:	459c      	cmp	ip, r3
 800799e:	d8f9      	bhi.n	8007994 <__lshift+0xc0>
 80079a0:	e7ea      	b.n	8007978 <__lshift+0xa4>
 80079a2:	bf00      	nop
 80079a4:	080084bc 	.word	0x080084bc
 80079a8:	080084cd 	.word	0x080084cd

080079ac <__mcmp>:
 80079ac:	690a      	ldr	r2, [r1, #16]
 80079ae:	4603      	mov	r3, r0
 80079b0:	6900      	ldr	r0, [r0, #16]
 80079b2:	1a80      	subs	r0, r0, r2
 80079b4:	b530      	push	{r4, r5, lr}
 80079b6:	d10e      	bne.n	80079d6 <__mcmp+0x2a>
 80079b8:	3314      	adds	r3, #20
 80079ba:	3114      	adds	r1, #20
 80079bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80079c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80079c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80079c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80079cc:	4295      	cmp	r5, r2
 80079ce:	d003      	beq.n	80079d8 <__mcmp+0x2c>
 80079d0:	d205      	bcs.n	80079de <__mcmp+0x32>
 80079d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80079d6:	bd30      	pop	{r4, r5, pc}
 80079d8:	42a3      	cmp	r3, r4
 80079da:	d3f3      	bcc.n	80079c4 <__mcmp+0x18>
 80079dc:	e7fb      	b.n	80079d6 <__mcmp+0x2a>
 80079de:	2001      	movs	r0, #1
 80079e0:	e7f9      	b.n	80079d6 <__mcmp+0x2a>
	...

080079e4 <__mdiff>:
 80079e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079e8:	4689      	mov	r9, r1
 80079ea:	4606      	mov	r6, r0
 80079ec:	4611      	mov	r1, r2
 80079ee:	4648      	mov	r0, r9
 80079f0:	4614      	mov	r4, r2
 80079f2:	f7ff ffdb 	bl	80079ac <__mcmp>
 80079f6:	1e05      	subs	r5, r0, #0
 80079f8:	d112      	bne.n	8007a20 <__mdiff+0x3c>
 80079fa:	4629      	mov	r1, r5
 80079fc:	4630      	mov	r0, r6
 80079fe:	f7ff fd5b 	bl	80074b8 <_Balloc>
 8007a02:	4602      	mov	r2, r0
 8007a04:	b928      	cbnz	r0, 8007a12 <__mdiff+0x2e>
 8007a06:	4b3f      	ldr	r3, [pc, #252]	@ (8007b04 <__mdiff+0x120>)
 8007a08:	f240 2137 	movw	r1, #567	@ 0x237
 8007a0c:	483e      	ldr	r0, [pc, #248]	@ (8007b08 <__mdiff+0x124>)
 8007a0e:	f000 fb57 	bl	80080c0 <__assert_func>
 8007a12:	2301      	movs	r3, #1
 8007a14:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007a18:	4610      	mov	r0, r2
 8007a1a:	b003      	add	sp, #12
 8007a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a20:	bfbc      	itt	lt
 8007a22:	464b      	movlt	r3, r9
 8007a24:	46a1      	movlt	r9, r4
 8007a26:	4630      	mov	r0, r6
 8007a28:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007a2c:	bfba      	itte	lt
 8007a2e:	461c      	movlt	r4, r3
 8007a30:	2501      	movlt	r5, #1
 8007a32:	2500      	movge	r5, #0
 8007a34:	f7ff fd40 	bl	80074b8 <_Balloc>
 8007a38:	4602      	mov	r2, r0
 8007a3a:	b918      	cbnz	r0, 8007a44 <__mdiff+0x60>
 8007a3c:	4b31      	ldr	r3, [pc, #196]	@ (8007b04 <__mdiff+0x120>)
 8007a3e:	f240 2145 	movw	r1, #581	@ 0x245
 8007a42:	e7e3      	b.n	8007a0c <__mdiff+0x28>
 8007a44:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007a48:	6926      	ldr	r6, [r4, #16]
 8007a4a:	60c5      	str	r5, [r0, #12]
 8007a4c:	f109 0310 	add.w	r3, r9, #16
 8007a50:	f109 0514 	add.w	r5, r9, #20
 8007a54:	f104 0e14 	add.w	lr, r4, #20
 8007a58:	f100 0b14 	add.w	fp, r0, #20
 8007a5c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007a60:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007a64:	9301      	str	r3, [sp, #4]
 8007a66:	46d9      	mov	r9, fp
 8007a68:	f04f 0c00 	mov.w	ip, #0
 8007a6c:	9b01      	ldr	r3, [sp, #4]
 8007a6e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007a72:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007a76:	9301      	str	r3, [sp, #4]
 8007a78:	fa1f f38a 	uxth.w	r3, sl
 8007a7c:	4619      	mov	r1, r3
 8007a7e:	b283      	uxth	r3, r0
 8007a80:	1acb      	subs	r3, r1, r3
 8007a82:	0c00      	lsrs	r0, r0, #16
 8007a84:	4463      	add	r3, ip
 8007a86:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007a8a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007a94:	4576      	cmp	r6, lr
 8007a96:	f849 3b04 	str.w	r3, [r9], #4
 8007a9a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007a9e:	d8e5      	bhi.n	8007a6c <__mdiff+0x88>
 8007aa0:	1b33      	subs	r3, r6, r4
 8007aa2:	3b15      	subs	r3, #21
 8007aa4:	f023 0303 	bic.w	r3, r3, #3
 8007aa8:	3415      	adds	r4, #21
 8007aaa:	3304      	adds	r3, #4
 8007aac:	42a6      	cmp	r6, r4
 8007aae:	bf38      	it	cc
 8007ab0:	2304      	movcc	r3, #4
 8007ab2:	441d      	add	r5, r3
 8007ab4:	445b      	add	r3, fp
 8007ab6:	461e      	mov	r6, r3
 8007ab8:	462c      	mov	r4, r5
 8007aba:	4544      	cmp	r4, r8
 8007abc:	d30e      	bcc.n	8007adc <__mdiff+0xf8>
 8007abe:	f108 0103 	add.w	r1, r8, #3
 8007ac2:	1b49      	subs	r1, r1, r5
 8007ac4:	f021 0103 	bic.w	r1, r1, #3
 8007ac8:	3d03      	subs	r5, #3
 8007aca:	45a8      	cmp	r8, r5
 8007acc:	bf38      	it	cc
 8007ace:	2100      	movcc	r1, #0
 8007ad0:	440b      	add	r3, r1
 8007ad2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007ad6:	b191      	cbz	r1, 8007afe <__mdiff+0x11a>
 8007ad8:	6117      	str	r7, [r2, #16]
 8007ada:	e79d      	b.n	8007a18 <__mdiff+0x34>
 8007adc:	f854 1b04 	ldr.w	r1, [r4], #4
 8007ae0:	46e6      	mov	lr, ip
 8007ae2:	0c08      	lsrs	r0, r1, #16
 8007ae4:	fa1c fc81 	uxtah	ip, ip, r1
 8007ae8:	4471      	add	r1, lr
 8007aea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007aee:	b289      	uxth	r1, r1
 8007af0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007af4:	f846 1b04 	str.w	r1, [r6], #4
 8007af8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007afc:	e7dd      	b.n	8007aba <__mdiff+0xd6>
 8007afe:	3f01      	subs	r7, #1
 8007b00:	e7e7      	b.n	8007ad2 <__mdiff+0xee>
 8007b02:	bf00      	nop
 8007b04:	080084bc 	.word	0x080084bc
 8007b08:	080084cd 	.word	0x080084cd

08007b0c <__d2b>:
 8007b0c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007b10:	460f      	mov	r7, r1
 8007b12:	2101      	movs	r1, #1
 8007b14:	ec59 8b10 	vmov	r8, r9, d0
 8007b18:	4616      	mov	r6, r2
 8007b1a:	f7ff fccd 	bl	80074b8 <_Balloc>
 8007b1e:	4604      	mov	r4, r0
 8007b20:	b930      	cbnz	r0, 8007b30 <__d2b+0x24>
 8007b22:	4602      	mov	r2, r0
 8007b24:	4b23      	ldr	r3, [pc, #140]	@ (8007bb4 <__d2b+0xa8>)
 8007b26:	4824      	ldr	r0, [pc, #144]	@ (8007bb8 <__d2b+0xac>)
 8007b28:	f240 310f 	movw	r1, #783	@ 0x30f
 8007b2c:	f000 fac8 	bl	80080c0 <__assert_func>
 8007b30:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007b34:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007b38:	b10d      	cbz	r5, 8007b3e <__d2b+0x32>
 8007b3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b3e:	9301      	str	r3, [sp, #4]
 8007b40:	f1b8 0300 	subs.w	r3, r8, #0
 8007b44:	d023      	beq.n	8007b8e <__d2b+0x82>
 8007b46:	4668      	mov	r0, sp
 8007b48:	9300      	str	r3, [sp, #0]
 8007b4a:	f7ff fd7c 	bl	8007646 <__lo0bits>
 8007b4e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007b52:	b1d0      	cbz	r0, 8007b8a <__d2b+0x7e>
 8007b54:	f1c0 0320 	rsb	r3, r0, #32
 8007b58:	fa02 f303 	lsl.w	r3, r2, r3
 8007b5c:	430b      	orrs	r3, r1
 8007b5e:	40c2      	lsrs	r2, r0
 8007b60:	6163      	str	r3, [r4, #20]
 8007b62:	9201      	str	r2, [sp, #4]
 8007b64:	9b01      	ldr	r3, [sp, #4]
 8007b66:	61a3      	str	r3, [r4, #24]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	bf0c      	ite	eq
 8007b6c:	2201      	moveq	r2, #1
 8007b6e:	2202      	movne	r2, #2
 8007b70:	6122      	str	r2, [r4, #16]
 8007b72:	b1a5      	cbz	r5, 8007b9e <__d2b+0x92>
 8007b74:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007b78:	4405      	add	r5, r0
 8007b7a:	603d      	str	r5, [r7, #0]
 8007b7c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007b80:	6030      	str	r0, [r6, #0]
 8007b82:	4620      	mov	r0, r4
 8007b84:	b003      	add	sp, #12
 8007b86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007b8a:	6161      	str	r1, [r4, #20]
 8007b8c:	e7ea      	b.n	8007b64 <__d2b+0x58>
 8007b8e:	a801      	add	r0, sp, #4
 8007b90:	f7ff fd59 	bl	8007646 <__lo0bits>
 8007b94:	9b01      	ldr	r3, [sp, #4]
 8007b96:	6163      	str	r3, [r4, #20]
 8007b98:	3020      	adds	r0, #32
 8007b9a:	2201      	movs	r2, #1
 8007b9c:	e7e8      	b.n	8007b70 <__d2b+0x64>
 8007b9e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007ba2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007ba6:	6038      	str	r0, [r7, #0]
 8007ba8:	6918      	ldr	r0, [r3, #16]
 8007baa:	f7ff fd2d 	bl	8007608 <__hi0bits>
 8007bae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007bb2:	e7e5      	b.n	8007b80 <__d2b+0x74>
 8007bb4:	080084bc 	.word	0x080084bc
 8007bb8:	080084cd 	.word	0x080084cd

08007bbc <__sfputc_r>:
 8007bbc:	6893      	ldr	r3, [r2, #8]
 8007bbe:	3b01      	subs	r3, #1
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	b410      	push	{r4}
 8007bc4:	6093      	str	r3, [r2, #8]
 8007bc6:	da08      	bge.n	8007bda <__sfputc_r+0x1e>
 8007bc8:	6994      	ldr	r4, [r2, #24]
 8007bca:	42a3      	cmp	r3, r4
 8007bcc:	db01      	blt.n	8007bd2 <__sfputc_r+0x16>
 8007bce:	290a      	cmp	r1, #10
 8007bd0:	d103      	bne.n	8007bda <__sfputc_r+0x1e>
 8007bd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bd6:	f7fe bba8 	b.w	800632a <__swbuf_r>
 8007bda:	6813      	ldr	r3, [r2, #0]
 8007bdc:	1c58      	adds	r0, r3, #1
 8007bde:	6010      	str	r0, [r2, #0]
 8007be0:	7019      	strb	r1, [r3, #0]
 8007be2:	4608      	mov	r0, r1
 8007be4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007be8:	4770      	bx	lr

08007bea <__sfputs_r>:
 8007bea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bec:	4606      	mov	r6, r0
 8007bee:	460f      	mov	r7, r1
 8007bf0:	4614      	mov	r4, r2
 8007bf2:	18d5      	adds	r5, r2, r3
 8007bf4:	42ac      	cmp	r4, r5
 8007bf6:	d101      	bne.n	8007bfc <__sfputs_r+0x12>
 8007bf8:	2000      	movs	r0, #0
 8007bfa:	e007      	b.n	8007c0c <__sfputs_r+0x22>
 8007bfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c00:	463a      	mov	r2, r7
 8007c02:	4630      	mov	r0, r6
 8007c04:	f7ff ffda 	bl	8007bbc <__sfputc_r>
 8007c08:	1c43      	adds	r3, r0, #1
 8007c0a:	d1f3      	bne.n	8007bf4 <__sfputs_r+0xa>
 8007c0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007c10 <_vfiprintf_r>:
 8007c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c14:	460d      	mov	r5, r1
 8007c16:	b09d      	sub	sp, #116	@ 0x74
 8007c18:	4614      	mov	r4, r2
 8007c1a:	4698      	mov	r8, r3
 8007c1c:	4606      	mov	r6, r0
 8007c1e:	b118      	cbz	r0, 8007c28 <_vfiprintf_r+0x18>
 8007c20:	6a03      	ldr	r3, [r0, #32]
 8007c22:	b90b      	cbnz	r3, 8007c28 <_vfiprintf_r+0x18>
 8007c24:	f7fe fa98 	bl	8006158 <__sinit>
 8007c28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c2a:	07d9      	lsls	r1, r3, #31
 8007c2c:	d405      	bmi.n	8007c3a <_vfiprintf_r+0x2a>
 8007c2e:	89ab      	ldrh	r3, [r5, #12]
 8007c30:	059a      	lsls	r2, r3, #22
 8007c32:	d402      	bmi.n	8007c3a <_vfiprintf_r+0x2a>
 8007c34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c36:	f7fe fce0 	bl	80065fa <__retarget_lock_acquire_recursive>
 8007c3a:	89ab      	ldrh	r3, [r5, #12]
 8007c3c:	071b      	lsls	r3, r3, #28
 8007c3e:	d501      	bpl.n	8007c44 <_vfiprintf_r+0x34>
 8007c40:	692b      	ldr	r3, [r5, #16]
 8007c42:	b99b      	cbnz	r3, 8007c6c <_vfiprintf_r+0x5c>
 8007c44:	4629      	mov	r1, r5
 8007c46:	4630      	mov	r0, r6
 8007c48:	f7fe fbae 	bl	80063a8 <__swsetup_r>
 8007c4c:	b170      	cbz	r0, 8007c6c <_vfiprintf_r+0x5c>
 8007c4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c50:	07dc      	lsls	r4, r3, #31
 8007c52:	d504      	bpl.n	8007c5e <_vfiprintf_r+0x4e>
 8007c54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007c58:	b01d      	add	sp, #116	@ 0x74
 8007c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c5e:	89ab      	ldrh	r3, [r5, #12]
 8007c60:	0598      	lsls	r0, r3, #22
 8007c62:	d4f7      	bmi.n	8007c54 <_vfiprintf_r+0x44>
 8007c64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c66:	f7fe fcc9 	bl	80065fc <__retarget_lock_release_recursive>
 8007c6a:	e7f3      	b.n	8007c54 <_vfiprintf_r+0x44>
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c70:	2320      	movs	r3, #32
 8007c72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007c76:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c7a:	2330      	movs	r3, #48	@ 0x30
 8007c7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007e2c <_vfiprintf_r+0x21c>
 8007c80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007c84:	f04f 0901 	mov.w	r9, #1
 8007c88:	4623      	mov	r3, r4
 8007c8a:	469a      	mov	sl, r3
 8007c8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c90:	b10a      	cbz	r2, 8007c96 <_vfiprintf_r+0x86>
 8007c92:	2a25      	cmp	r2, #37	@ 0x25
 8007c94:	d1f9      	bne.n	8007c8a <_vfiprintf_r+0x7a>
 8007c96:	ebba 0b04 	subs.w	fp, sl, r4
 8007c9a:	d00b      	beq.n	8007cb4 <_vfiprintf_r+0xa4>
 8007c9c:	465b      	mov	r3, fp
 8007c9e:	4622      	mov	r2, r4
 8007ca0:	4629      	mov	r1, r5
 8007ca2:	4630      	mov	r0, r6
 8007ca4:	f7ff ffa1 	bl	8007bea <__sfputs_r>
 8007ca8:	3001      	adds	r0, #1
 8007caa:	f000 80a7 	beq.w	8007dfc <_vfiprintf_r+0x1ec>
 8007cae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cb0:	445a      	add	r2, fp
 8007cb2:	9209      	str	r2, [sp, #36]	@ 0x24
 8007cb4:	f89a 3000 	ldrb.w	r3, [sl]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	f000 809f 	beq.w	8007dfc <_vfiprintf_r+0x1ec>
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007cc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007cc8:	f10a 0a01 	add.w	sl, sl, #1
 8007ccc:	9304      	str	r3, [sp, #16]
 8007cce:	9307      	str	r3, [sp, #28]
 8007cd0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007cd4:	931a      	str	r3, [sp, #104]	@ 0x68
 8007cd6:	4654      	mov	r4, sl
 8007cd8:	2205      	movs	r2, #5
 8007cda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cde:	4853      	ldr	r0, [pc, #332]	@ (8007e2c <_vfiprintf_r+0x21c>)
 8007ce0:	f7f8 fa76 	bl	80001d0 <memchr>
 8007ce4:	9a04      	ldr	r2, [sp, #16]
 8007ce6:	b9d8      	cbnz	r0, 8007d20 <_vfiprintf_r+0x110>
 8007ce8:	06d1      	lsls	r1, r2, #27
 8007cea:	bf44      	itt	mi
 8007cec:	2320      	movmi	r3, #32
 8007cee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007cf2:	0713      	lsls	r3, r2, #28
 8007cf4:	bf44      	itt	mi
 8007cf6:	232b      	movmi	r3, #43	@ 0x2b
 8007cf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007cfc:	f89a 3000 	ldrb.w	r3, [sl]
 8007d00:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d02:	d015      	beq.n	8007d30 <_vfiprintf_r+0x120>
 8007d04:	9a07      	ldr	r2, [sp, #28]
 8007d06:	4654      	mov	r4, sl
 8007d08:	2000      	movs	r0, #0
 8007d0a:	f04f 0c0a 	mov.w	ip, #10
 8007d0e:	4621      	mov	r1, r4
 8007d10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d14:	3b30      	subs	r3, #48	@ 0x30
 8007d16:	2b09      	cmp	r3, #9
 8007d18:	d94b      	bls.n	8007db2 <_vfiprintf_r+0x1a2>
 8007d1a:	b1b0      	cbz	r0, 8007d4a <_vfiprintf_r+0x13a>
 8007d1c:	9207      	str	r2, [sp, #28]
 8007d1e:	e014      	b.n	8007d4a <_vfiprintf_r+0x13a>
 8007d20:	eba0 0308 	sub.w	r3, r0, r8
 8007d24:	fa09 f303 	lsl.w	r3, r9, r3
 8007d28:	4313      	orrs	r3, r2
 8007d2a:	9304      	str	r3, [sp, #16]
 8007d2c:	46a2      	mov	sl, r4
 8007d2e:	e7d2      	b.n	8007cd6 <_vfiprintf_r+0xc6>
 8007d30:	9b03      	ldr	r3, [sp, #12]
 8007d32:	1d19      	adds	r1, r3, #4
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	9103      	str	r1, [sp, #12]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	bfbb      	ittet	lt
 8007d3c:	425b      	neglt	r3, r3
 8007d3e:	f042 0202 	orrlt.w	r2, r2, #2
 8007d42:	9307      	strge	r3, [sp, #28]
 8007d44:	9307      	strlt	r3, [sp, #28]
 8007d46:	bfb8      	it	lt
 8007d48:	9204      	strlt	r2, [sp, #16]
 8007d4a:	7823      	ldrb	r3, [r4, #0]
 8007d4c:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d4e:	d10a      	bne.n	8007d66 <_vfiprintf_r+0x156>
 8007d50:	7863      	ldrb	r3, [r4, #1]
 8007d52:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d54:	d132      	bne.n	8007dbc <_vfiprintf_r+0x1ac>
 8007d56:	9b03      	ldr	r3, [sp, #12]
 8007d58:	1d1a      	adds	r2, r3, #4
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	9203      	str	r2, [sp, #12]
 8007d5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007d62:	3402      	adds	r4, #2
 8007d64:	9305      	str	r3, [sp, #20]
 8007d66:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007e3c <_vfiprintf_r+0x22c>
 8007d6a:	7821      	ldrb	r1, [r4, #0]
 8007d6c:	2203      	movs	r2, #3
 8007d6e:	4650      	mov	r0, sl
 8007d70:	f7f8 fa2e 	bl	80001d0 <memchr>
 8007d74:	b138      	cbz	r0, 8007d86 <_vfiprintf_r+0x176>
 8007d76:	9b04      	ldr	r3, [sp, #16]
 8007d78:	eba0 000a 	sub.w	r0, r0, sl
 8007d7c:	2240      	movs	r2, #64	@ 0x40
 8007d7e:	4082      	lsls	r2, r0
 8007d80:	4313      	orrs	r3, r2
 8007d82:	3401      	adds	r4, #1
 8007d84:	9304      	str	r3, [sp, #16]
 8007d86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d8a:	4829      	ldr	r0, [pc, #164]	@ (8007e30 <_vfiprintf_r+0x220>)
 8007d8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007d90:	2206      	movs	r2, #6
 8007d92:	f7f8 fa1d 	bl	80001d0 <memchr>
 8007d96:	2800      	cmp	r0, #0
 8007d98:	d03f      	beq.n	8007e1a <_vfiprintf_r+0x20a>
 8007d9a:	4b26      	ldr	r3, [pc, #152]	@ (8007e34 <_vfiprintf_r+0x224>)
 8007d9c:	bb1b      	cbnz	r3, 8007de6 <_vfiprintf_r+0x1d6>
 8007d9e:	9b03      	ldr	r3, [sp, #12]
 8007da0:	3307      	adds	r3, #7
 8007da2:	f023 0307 	bic.w	r3, r3, #7
 8007da6:	3308      	adds	r3, #8
 8007da8:	9303      	str	r3, [sp, #12]
 8007daa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dac:	443b      	add	r3, r7
 8007dae:	9309      	str	r3, [sp, #36]	@ 0x24
 8007db0:	e76a      	b.n	8007c88 <_vfiprintf_r+0x78>
 8007db2:	fb0c 3202 	mla	r2, ip, r2, r3
 8007db6:	460c      	mov	r4, r1
 8007db8:	2001      	movs	r0, #1
 8007dba:	e7a8      	b.n	8007d0e <_vfiprintf_r+0xfe>
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	3401      	adds	r4, #1
 8007dc0:	9305      	str	r3, [sp, #20]
 8007dc2:	4619      	mov	r1, r3
 8007dc4:	f04f 0c0a 	mov.w	ip, #10
 8007dc8:	4620      	mov	r0, r4
 8007dca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007dce:	3a30      	subs	r2, #48	@ 0x30
 8007dd0:	2a09      	cmp	r2, #9
 8007dd2:	d903      	bls.n	8007ddc <_vfiprintf_r+0x1cc>
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d0c6      	beq.n	8007d66 <_vfiprintf_r+0x156>
 8007dd8:	9105      	str	r1, [sp, #20]
 8007dda:	e7c4      	b.n	8007d66 <_vfiprintf_r+0x156>
 8007ddc:	fb0c 2101 	mla	r1, ip, r1, r2
 8007de0:	4604      	mov	r4, r0
 8007de2:	2301      	movs	r3, #1
 8007de4:	e7f0      	b.n	8007dc8 <_vfiprintf_r+0x1b8>
 8007de6:	ab03      	add	r3, sp, #12
 8007de8:	9300      	str	r3, [sp, #0]
 8007dea:	462a      	mov	r2, r5
 8007dec:	4b12      	ldr	r3, [pc, #72]	@ (8007e38 <_vfiprintf_r+0x228>)
 8007dee:	a904      	add	r1, sp, #16
 8007df0:	4630      	mov	r0, r6
 8007df2:	f7fd fd6d 	bl	80058d0 <_printf_float>
 8007df6:	4607      	mov	r7, r0
 8007df8:	1c78      	adds	r0, r7, #1
 8007dfa:	d1d6      	bne.n	8007daa <_vfiprintf_r+0x19a>
 8007dfc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007dfe:	07d9      	lsls	r1, r3, #31
 8007e00:	d405      	bmi.n	8007e0e <_vfiprintf_r+0x1fe>
 8007e02:	89ab      	ldrh	r3, [r5, #12]
 8007e04:	059a      	lsls	r2, r3, #22
 8007e06:	d402      	bmi.n	8007e0e <_vfiprintf_r+0x1fe>
 8007e08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e0a:	f7fe fbf7 	bl	80065fc <__retarget_lock_release_recursive>
 8007e0e:	89ab      	ldrh	r3, [r5, #12]
 8007e10:	065b      	lsls	r3, r3, #25
 8007e12:	f53f af1f 	bmi.w	8007c54 <_vfiprintf_r+0x44>
 8007e16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e18:	e71e      	b.n	8007c58 <_vfiprintf_r+0x48>
 8007e1a:	ab03      	add	r3, sp, #12
 8007e1c:	9300      	str	r3, [sp, #0]
 8007e1e:	462a      	mov	r2, r5
 8007e20:	4b05      	ldr	r3, [pc, #20]	@ (8007e38 <_vfiprintf_r+0x228>)
 8007e22:	a904      	add	r1, sp, #16
 8007e24:	4630      	mov	r0, r6
 8007e26:	f7fd ffeb 	bl	8005e00 <_printf_i>
 8007e2a:	e7e4      	b.n	8007df6 <_vfiprintf_r+0x1e6>
 8007e2c:	08008628 	.word	0x08008628
 8007e30:	08008632 	.word	0x08008632
 8007e34:	080058d1 	.word	0x080058d1
 8007e38:	08007beb 	.word	0x08007beb
 8007e3c:	0800862e 	.word	0x0800862e

08007e40 <__sflush_r>:
 8007e40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e48:	0716      	lsls	r6, r2, #28
 8007e4a:	4605      	mov	r5, r0
 8007e4c:	460c      	mov	r4, r1
 8007e4e:	d454      	bmi.n	8007efa <__sflush_r+0xba>
 8007e50:	684b      	ldr	r3, [r1, #4]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	dc02      	bgt.n	8007e5c <__sflush_r+0x1c>
 8007e56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	dd48      	ble.n	8007eee <__sflush_r+0xae>
 8007e5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e5e:	2e00      	cmp	r6, #0
 8007e60:	d045      	beq.n	8007eee <__sflush_r+0xae>
 8007e62:	2300      	movs	r3, #0
 8007e64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007e68:	682f      	ldr	r7, [r5, #0]
 8007e6a:	6a21      	ldr	r1, [r4, #32]
 8007e6c:	602b      	str	r3, [r5, #0]
 8007e6e:	d030      	beq.n	8007ed2 <__sflush_r+0x92>
 8007e70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007e72:	89a3      	ldrh	r3, [r4, #12]
 8007e74:	0759      	lsls	r1, r3, #29
 8007e76:	d505      	bpl.n	8007e84 <__sflush_r+0x44>
 8007e78:	6863      	ldr	r3, [r4, #4]
 8007e7a:	1ad2      	subs	r2, r2, r3
 8007e7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007e7e:	b10b      	cbz	r3, 8007e84 <__sflush_r+0x44>
 8007e80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007e82:	1ad2      	subs	r2, r2, r3
 8007e84:	2300      	movs	r3, #0
 8007e86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e88:	6a21      	ldr	r1, [r4, #32]
 8007e8a:	4628      	mov	r0, r5
 8007e8c:	47b0      	blx	r6
 8007e8e:	1c43      	adds	r3, r0, #1
 8007e90:	89a3      	ldrh	r3, [r4, #12]
 8007e92:	d106      	bne.n	8007ea2 <__sflush_r+0x62>
 8007e94:	6829      	ldr	r1, [r5, #0]
 8007e96:	291d      	cmp	r1, #29
 8007e98:	d82b      	bhi.n	8007ef2 <__sflush_r+0xb2>
 8007e9a:	4a2a      	ldr	r2, [pc, #168]	@ (8007f44 <__sflush_r+0x104>)
 8007e9c:	410a      	asrs	r2, r1
 8007e9e:	07d6      	lsls	r6, r2, #31
 8007ea0:	d427      	bmi.n	8007ef2 <__sflush_r+0xb2>
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	6062      	str	r2, [r4, #4]
 8007ea6:	04d9      	lsls	r1, r3, #19
 8007ea8:	6922      	ldr	r2, [r4, #16]
 8007eaa:	6022      	str	r2, [r4, #0]
 8007eac:	d504      	bpl.n	8007eb8 <__sflush_r+0x78>
 8007eae:	1c42      	adds	r2, r0, #1
 8007eb0:	d101      	bne.n	8007eb6 <__sflush_r+0x76>
 8007eb2:	682b      	ldr	r3, [r5, #0]
 8007eb4:	b903      	cbnz	r3, 8007eb8 <__sflush_r+0x78>
 8007eb6:	6560      	str	r0, [r4, #84]	@ 0x54
 8007eb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007eba:	602f      	str	r7, [r5, #0]
 8007ebc:	b1b9      	cbz	r1, 8007eee <__sflush_r+0xae>
 8007ebe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007ec2:	4299      	cmp	r1, r3
 8007ec4:	d002      	beq.n	8007ecc <__sflush_r+0x8c>
 8007ec6:	4628      	mov	r0, r5
 8007ec8:	f7ff f9f6 	bl	80072b8 <_free_r>
 8007ecc:	2300      	movs	r3, #0
 8007ece:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ed0:	e00d      	b.n	8007eee <__sflush_r+0xae>
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	4628      	mov	r0, r5
 8007ed6:	47b0      	blx	r6
 8007ed8:	4602      	mov	r2, r0
 8007eda:	1c50      	adds	r0, r2, #1
 8007edc:	d1c9      	bne.n	8007e72 <__sflush_r+0x32>
 8007ede:	682b      	ldr	r3, [r5, #0]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d0c6      	beq.n	8007e72 <__sflush_r+0x32>
 8007ee4:	2b1d      	cmp	r3, #29
 8007ee6:	d001      	beq.n	8007eec <__sflush_r+0xac>
 8007ee8:	2b16      	cmp	r3, #22
 8007eea:	d11e      	bne.n	8007f2a <__sflush_r+0xea>
 8007eec:	602f      	str	r7, [r5, #0]
 8007eee:	2000      	movs	r0, #0
 8007ef0:	e022      	b.n	8007f38 <__sflush_r+0xf8>
 8007ef2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ef6:	b21b      	sxth	r3, r3
 8007ef8:	e01b      	b.n	8007f32 <__sflush_r+0xf2>
 8007efa:	690f      	ldr	r7, [r1, #16]
 8007efc:	2f00      	cmp	r7, #0
 8007efe:	d0f6      	beq.n	8007eee <__sflush_r+0xae>
 8007f00:	0793      	lsls	r3, r2, #30
 8007f02:	680e      	ldr	r6, [r1, #0]
 8007f04:	bf08      	it	eq
 8007f06:	694b      	ldreq	r3, [r1, #20]
 8007f08:	600f      	str	r7, [r1, #0]
 8007f0a:	bf18      	it	ne
 8007f0c:	2300      	movne	r3, #0
 8007f0e:	eba6 0807 	sub.w	r8, r6, r7
 8007f12:	608b      	str	r3, [r1, #8]
 8007f14:	f1b8 0f00 	cmp.w	r8, #0
 8007f18:	dde9      	ble.n	8007eee <__sflush_r+0xae>
 8007f1a:	6a21      	ldr	r1, [r4, #32]
 8007f1c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007f1e:	4643      	mov	r3, r8
 8007f20:	463a      	mov	r2, r7
 8007f22:	4628      	mov	r0, r5
 8007f24:	47b0      	blx	r6
 8007f26:	2800      	cmp	r0, #0
 8007f28:	dc08      	bgt.n	8007f3c <__sflush_r+0xfc>
 8007f2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f32:	81a3      	strh	r3, [r4, #12]
 8007f34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f3c:	4407      	add	r7, r0
 8007f3e:	eba8 0800 	sub.w	r8, r8, r0
 8007f42:	e7e7      	b.n	8007f14 <__sflush_r+0xd4>
 8007f44:	dfbffffe 	.word	0xdfbffffe

08007f48 <_fflush_r>:
 8007f48:	b538      	push	{r3, r4, r5, lr}
 8007f4a:	690b      	ldr	r3, [r1, #16]
 8007f4c:	4605      	mov	r5, r0
 8007f4e:	460c      	mov	r4, r1
 8007f50:	b913      	cbnz	r3, 8007f58 <_fflush_r+0x10>
 8007f52:	2500      	movs	r5, #0
 8007f54:	4628      	mov	r0, r5
 8007f56:	bd38      	pop	{r3, r4, r5, pc}
 8007f58:	b118      	cbz	r0, 8007f62 <_fflush_r+0x1a>
 8007f5a:	6a03      	ldr	r3, [r0, #32]
 8007f5c:	b90b      	cbnz	r3, 8007f62 <_fflush_r+0x1a>
 8007f5e:	f7fe f8fb 	bl	8006158 <__sinit>
 8007f62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d0f3      	beq.n	8007f52 <_fflush_r+0xa>
 8007f6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007f6c:	07d0      	lsls	r0, r2, #31
 8007f6e:	d404      	bmi.n	8007f7a <_fflush_r+0x32>
 8007f70:	0599      	lsls	r1, r3, #22
 8007f72:	d402      	bmi.n	8007f7a <_fflush_r+0x32>
 8007f74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f76:	f7fe fb40 	bl	80065fa <__retarget_lock_acquire_recursive>
 8007f7a:	4628      	mov	r0, r5
 8007f7c:	4621      	mov	r1, r4
 8007f7e:	f7ff ff5f 	bl	8007e40 <__sflush_r>
 8007f82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f84:	07da      	lsls	r2, r3, #31
 8007f86:	4605      	mov	r5, r0
 8007f88:	d4e4      	bmi.n	8007f54 <_fflush_r+0xc>
 8007f8a:	89a3      	ldrh	r3, [r4, #12]
 8007f8c:	059b      	lsls	r3, r3, #22
 8007f8e:	d4e1      	bmi.n	8007f54 <_fflush_r+0xc>
 8007f90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f92:	f7fe fb33 	bl	80065fc <__retarget_lock_release_recursive>
 8007f96:	e7dd      	b.n	8007f54 <_fflush_r+0xc>

08007f98 <__swhatbuf_r>:
 8007f98:	b570      	push	{r4, r5, r6, lr}
 8007f9a:	460c      	mov	r4, r1
 8007f9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fa0:	2900      	cmp	r1, #0
 8007fa2:	b096      	sub	sp, #88	@ 0x58
 8007fa4:	4615      	mov	r5, r2
 8007fa6:	461e      	mov	r6, r3
 8007fa8:	da0d      	bge.n	8007fc6 <__swhatbuf_r+0x2e>
 8007faa:	89a3      	ldrh	r3, [r4, #12]
 8007fac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007fb0:	f04f 0100 	mov.w	r1, #0
 8007fb4:	bf14      	ite	ne
 8007fb6:	2340      	movne	r3, #64	@ 0x40
 8007fb8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007fbc:	2000      	movs	r0, #0
 8007fbe:	6031      	str	r1, [r6, #0]
 8007fc0:	602b      	str	r3, [r5, #0]
 8007fc2:	b016      	add	sp, #88	@ 0x58
 8007fc4:	bd70      	pop	{r4, r5, r6, pc}
 8007fc6:	466a      	mov	r2, sp
 8007fc8:	f000 f848 	bl	800805c <_fstat_r>
 8007fcc:	2800      	cmp	r0, #0
 8007fce:	dbec      	blt.n	8007faa <__swhatbuf_r+0x12>
 8007fd0:	9901      	ldr	r1, [sp, #4]
 8007fd2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007fd6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007fda:	4259      	negs	r1, r3
 8007fdc:	4159      	adcs	r1, r3
 8007fde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007fe2:	e7eb      	b.n	8007fbc <__swhatbuf_r+0x24>

08007fe4 <__smakebuf_r>:
 8007fe4:	898b      	ldrh	r3, [r1, #12]
 8007fe6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007fe8:	079d      	lsls	r5, r3, #30
 8007fea:	4606      	mov	r6, r0
 8007fec:	460c      	mov	r4, r1
 8007fee:	d507      	bpl.n	8008000 <__smakebuf_r+0x1c>
 8007ff0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007ff4:	6023      	str	r3, [r4, #0]
 8007ff6:	6123      	str	r3, [r4, #16]
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	6163      	str	r3, [r4, #20]
 8007ffc:	b003      	add	sp, #12
 8007ffe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008000:	ab01      	add	r3, sp, #4
 8008002:	466a      	mov	r2, sp
 8008004:	f7ff ffc8 	bl	8007f98 <__swhatbuf_r>
 8008008:	9f00      	ldr	r7, [sp, #0]
 800800a:	4605      	mov	r5, r0
 800800c:	4639      	mov	r1, r7
 800800e:	4630      	mov	r0, r6
 8008010:	f7ff f9c6 	bl	80073a0 <_malloc_r>
 8008014:	b948      	cbnz	r0, 800802a <__smakebuf_r+0x46>
 8008016:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800801a:	059a      	lsls	r2, r3, #22
 800801c:	d4ee      	bmi.n	8007ffc <__smakebuf_r+0x18>
 800801e:	f023 0303 	bic.w	r3, r3, #3
 8008022:	f043 0302 	orr.w	r3, r3, #2
 8008026:	81a3      	strh	r3, [r4, #12]
 8008028:	e7e2      	b.n	8007ff0 <__smakebuf_r+0xc>
 800802a:	89a3      	ldrh	r3, [r4, #12]
 800802c:	6020      	str	r0, [r4, #0]
 800802e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008032:	81a3      	strh	r3, [r4, #12]
 8008034:	9b01      	ldr	r3, [sp, #4]
 8008036:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800803a:	b15b      	cbz	r3, 8008054 <__smakebuf_r+0x70>
 800803c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008040:	4630      	mov	r0, r6
 8008042:	f000 f81d 	bl	8008080 <_isatty_r>
 8008046:	b128      	cbz	r0, 8008054 <__smakebuf_r+0x70>
 8008048:	89a3      	ldrh	r3, [r4, #12]
 800804a:	f023 0303 	bic.w	r3, r3, #3
 800804e:	f043 0301 	orr.w	r3, r3, #1
 8008052:	81a3      	strh	r3, [r4, #12]
 8008054:	89a3      	ldrh	r3, [r4, #12]
 8008056:	431d      	orrs	r5, r3
 8008058:	81a5      	strh	r5, [r4, #12]
 800805a:	e7cf      	b.n	8007ffc <__smakebuf_r+0x18>

0800805c <_fstat_r>:
 800805c:	b538      	push	{r3, r4, r5, lr}
 800805e:	4d07      	ldr	r5, [pc, #28]	@ (800807c <_fstat_r+0x20>)
 8008060:	2300      	movs	r3, #0
 8008062:	4604      	mov	r4, r0
 8008064:	4608      	mov	r0, r1
 8008066:	4611      	mov	r1, r2
 8008068:	602b      	str	r3, [r5, #0]
 800806a:	f7f9 fb60 	bl	800172e <_fstat>
 800806e:	1c43      	adds	r3, r0, #1
 8008070:	d102      	bne.n	8008078 <_fstat_r+0x1c>
 8008072:	682b      	ldr	r3, [r5, #0]
 8008074:	b103      	cbz	r3, 8008078 <_fstat_r+0x1c>
 8008076:	6023      	str	r3, [r4, #0]
 8008078:	bd38      	pop	{r3, r4, r5, pc}
 800807a:	bf00      	nop
 800807c:	200013e4 	.word	0x200013e4

08008080 <_isatty_r>:
 8008080:	b538      	push	{r3, r4, r5, lr}
 8008082:	4d06      	ldr	r5, [pc, #24]	@ (800809c <_isatty_r+0x1c>)
 8008084:	2300      	movs	r3, #0
 8008086:	4604      	mov	r4, r0
 8008088:	4608      	mov	r0, r1
 800808a:	602b      	str	r3, [r5, #0]
 800808c:	f7f9 fb54 	bl	8001738 <_isatty>
 8008090:	1c43      	adds	r3, r0, #1
 8008092:	d102      	bne.n	800809a <_isatty_r+0x1a>
 8008094:	682b      	ldr	r3, [r5, #0]
 8008096:	b103      	cbz	r3, 800809a <_isatty_r+0x1a>
 8008098:	6023      	str	r3, [r4, #0]
 800809a:	bd38      	pop	{r3, r4, r5, pc}
 800809c:	200013e4 	.word	0x200013e4

080080a0 <_sbrk_r>:
 80080a0:	b538      	push	{r3, r4, r5, lr}
 80080a2:	4d06      	ldr	r5, [pc, #24]	@ (80080bc <_sbrk_r+0x1c>)
 80080a4:	2300      	movs	r3, #0
 80080a6:	4604      	mov	r4, r0
 80080a8:	4608      	mov	r0, r1
 80080aa:	602b      	str	r3, [r5, #0]
 80080ac:	f7f9 fb48 	bl	8001740 <_sbrk>
 80080b0:	1c43      	adds	r3, r0, #1
 80080b2:	d102      	bne.n	80080ba <_sbrk_r+0x1a>
 80080b4:	682b      	ldr	r3, [r5, #0]
 80080b6:	b103      	cbz	r3, 80080ba <_sbrk_r+0x1a>
 80080b8:	6023      	str	r3, [r4, #0]
 80080ba:	bd38      	pop	{r3, r4, r5, pc}
 80080bc:	200013e4 	.word	0x200013e4

080080c0 <__assert_func>:
 80080c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80080c2:	4614      	mov	r4, r2
 80080c4:	461a      	mov	r2, r3
 80080c6:	4b09      	ldr	r3, [pc, #36]	@ (80080ec <__assert_func+0x2c>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4605      	mov	r5, r0
 80080cc:	68d8      	ldr	r0, [r3, #12]
 80080ce:	b954      	cbnz	r4, 80080e6 <__assert_func+0x26>
 80080d0:	4b07      	ldr	r3, [pc, #28]	@ (80080f0 <__assert_func+0x30>)
 80080d2:	461c      	mov	r4, r3
 80080d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80080d8:	9100      	str	r1, [sp, #0]
 80080da:	462b      	mov	r3, r5
 80080dc:	4905      	ldr	r1, [pc, #20]	@ (80080f4 <__assert_func+0x34>)
 80080de:	f000 f841 	bl	8008164 <fiprintf>
 80080e2:	f000 f851 	bl	8008188 <abort>
 80080e6:	4b04      	ldr	r3, [pc, #16]	@ (80080f8 <__assert_func+0x38>)
 80080e8:	e7f4      	b.n	80080d4 <__assert_func+0x14>
 80080ea:	bf00      	nop
 80080ec:	2000001c 	.word	0x2000001c
 80080f0:	0800867e 	.word	0x0800867e
 80080f4:	08008650 	.word	0x08008650
 80080f8:	08008643 	.word	0x08008643

080080fc <_calloc_r>:
 80080fc:	b570      	push	{r4, r5, r6, lr}
 80080fe:	fba1 5402 	umull	r5, r4, r1, r2
 8008102:	b93c      	cbnz	r4, 8008114 <_calloc_r+0x18>
 8008104:	4629      	mov	r1, r5
 8008106:	f7ff f94b 	bl	80073a0 <_malloc_r>
 800810a:	4606      	mov	r6, r0
 800810c:	b928      	cbnz	r0, 800811a <_calloc_r+0x1e>
 800810e:	2600      	movs	r6, #0
 8008110:	4630      	mov	r0, r6
 8008112:	bd70      	pop	{r4, r5, r6, pc}
 8008114:	220c      	movs	r2, #12
 8008116:	6002      	str	r2, [r0, #0]
 8008118:	e7f9      	b.n	800810e <_calloc_r+0x12>
 800811a:	462a      	mov	r2, r5
 800811c:	4621      	mov	r1, r4
 800811e:	f7fe f999 	bl	8006454 <memset>
 8008122:	e7f5      	b.n	8008110 <_calloc_r+0x14>

08008124 <__ascii_mbtowc>:
 8008124:	b082      	sub	sp, #8
 8008126:	b901      	cbnz	r1, 800812a <__ascii_mbtowc+0x6>
 8008128:	a901      	add	r1, sp, #4
 800812a:	b142      	cbz	r2, 800813e <__ascii_mbtowc+0x1a>
 800812c:	b14b      	cbz	r3, 8008142 <__ascii_mbtowc+0x1e>
 800812e:	7813      	ldrb	r3, [r2, #0]
 8008130:	600b      	str	r3, [r1, #0]
 8008132:	7812      	ldrb	r2, [r2, #0]
 8008134:	1e10      	subs	r0, r2, #0
 8008136:	bf18      	it	ne
 8008138:	2001      	movne	r0, #1
 800813a:	b002      	add	sp, #8
 800813c:	4770      	bx	lr
 800813e:	4610      	mov	r0, r2
 8008140:	e7fb      	b.n	800813a <__ascii_mbtowc+0x16>
 8008142:	f06f 0001 	mvn.w	r0, #1
 8008146:	e7f8      	b.n	800813a <__ascii_mbtowc+0x16>

08008148 <__ascii_wctomb>:
 8008148:	4603      	mov	r3, r0
 800814a:	4608      	mov	r0, r1
 800814c:	b141      	cbz	r1, 8008160 <__ascii_wctomb+0x18>
 800814e:	2aff      	cmp	r2, #255	@ 0xff
 8008150:	d904      	bls.n	800815c <__ascii_wctomb+0x14>
 8008152:	228a      	movs	r2, #138	@ 0x8a
 8008154:	601a      	str	r2, [r3, #0]
 8008156:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800815a:	4770      	bx	lr
 800815c:	700a      	strb	r2, [r1, #0]
 800815e:	2001      	movs	r0, #1
 8008160:	4770      	bx	lr
	...

08008164 <fiprintf>:
 8008164:	b40e      	push	{r1, r2, r3}
 8008166:	b503      	push	{r0, r1, lr}
 8008168:	4601      	mov	r1, r0
 800816a:	ab03      	add	r3, sp, #12
 800816c:	4805      	ldr	r0, [pc, #20]	@ (8008184 <fiprintf+0x20>)
 800816e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008172:	6800      	ldr	r0, [r0, #0]
 8008174:	9301      	str	r3, [sp, #4]
 8008176:	f7ff fd4b 	bl	8007c10 <_vfiprintf_r>
 800817a:	b002      	add	sp, #8
 800817c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008180:	b003      	add	sp, #12
 8008182:	4770      	bx	lr
 8008184:	2000001c 	.word	0x2000001c

08008188 <abort>:
 8008188:	b508      	push	{r3, lr}
 800818a:	2006      	movs	r0, #6
 800818c:	f000 f82c 	bl	80081e8 <raise>
 8008190:	2001      	movs	r0, #1
 8008192:	f7f9 fab3 	bl	80016fc <_exit>

08008196 <_raise_r>:
 8008196:	291f      	cmp	r1, #31
 8008198:	b538      	push	{r3, r4, r5, lr}
 800819a:	4605      	mov	r5, r0
 800819c:	460c      	mov	r4, r1
 800819e:	d904      	bls.n	80081aa <_raise_r+0x14>
 80081a0:	2316      	movs	r3, #22
 80081a2:	6003      	str	r3, [r0, #0]
 80081a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80081a8:	bd38      	pop	{r3, r4, r5, pc}
 80081aa:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80081ac:	b112      	cbz	r2, 80081b4 <_raise_r+0x1e>
 80081ae:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80081b2:	b94b      	cbnz	r3, 80081c8 <_raise_r+0x32>
 80081b4:	4628      	mov	r0, r5
 80081b6:	f000 f831 	bl	800821c <_getpid_r>
 80081ba:	4622      	mov	r2, r4
 80081bc:	4601      	mov	r1, r0
 80081be:	4628      	mov	r0, r5
 80081c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081c4:	f000 b818 	b.w	80081f8 <_kill_r>
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d00a      	beq.n	80081e2 <_raise_r+0x4c>
 80081cc:	1c59      	adds	r1, r3, #1
 80081ce:	d103      	bne.n	80081d8 <_raise_r+0x42>
 80081d0:	2316      	movs	r3, #22
 80081d2:	6003      	str	r3, [r0, #0]
 80081d4:	2001      	movs	r0, #1
 80081d6:	e7e7      	b.n	80081a8 <_raise_r+0x12>
 80081d8:	2100      	movs	r1, #0
 80081da:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80081de:	4620      	mov	r0, r4
 80081e0:	4798      	blx	r3
 80081e2:	2000      	movs	r0, #0
 80081e4:	e7e0      	b.n	80081a8 <_raise_r+0x12>
	...

080081e8 <raise>:
 80081e8:	4b02      	ldr	r3, [pc, #8]	@ (80081f4 <raise+0xc>)
 80081ea:	4601      	mov	r1, r0
 80081ec:	6818      	ldr	r0, [r3, #0]
 80081ee:	f7ff bfd2 	b.w	8008196 <_raise_r>
 80081f2:	bf00      	nop
 80081f4:	2000001c 	.word	0x2000001c

080081f8 <_kill_r>:
 80081f8:	b538      	push	{r3, r4, r5, lr}
 80081fa:	4d07      	ldr	r5, [pc, #28]	@ (8008218 <_kill_r+0x20>)
 80081fc:	2300      	movs	r3, #0
 80081fe:	4604      	mov	r4, r0
 8008200:	4608      	mov	r0, r1
 8008202:	4611      	mov	r1, r2
 8008204:	602b      	str	r3, [r5, #0]
 8008206:	f7f9 fa71 	bl	80016ec <_kill>
 800820a:	1c43      	adds	r3, r0, #1
 800820c:	d102      	bne.n	8008214 <_kill_r+0x1c>
 800820e:	682b      	ldr	r3, [r5, #0]
 8008210:	b103      	cbz	r3, 8008214 <_kill_r+0x1c>
 8008212:	6023      	str	r3, [r4, #0]
 8008214:	bd38      	pop	{r3, r4, r5, pc}
 8008216:	bf00      	nop
 8008218:	200013e4 	.word	0x200013e4

0800821c <_getpid_r>:
 800821c:	f7f9 ba64 	b.w	80016e8 <_getpid>

08008220 <_init>:
 8008220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008222:	bf00      	nop
 8008224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008226:	bc08      	pop	{r3}
 8008228:	469e      	mov	lr, r3
 800822a:	4770      	bx	lr

0800822c <_fini>:
 800822c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800822e:	bf00      	nop
 8008230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008232:	bc08      	pop	{r3}
 8008234:	469e      	mov	lr, r3
 8008236:	4770      	bx	lr
