// Seed: 1501839353
module module_0;
  id_1(
      (id_2), 1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  module_0 modCall_1 ();
  wire   id_5;
  string id_6;
  assign id_6 = "";
  assign id_4[1] = id_5 - 1;
  wire id_7;
  wire id_8, id_9;
endmodule
module module_2 (
    input supply0 id_0,
    output wand id_1,
    inout tri0 id_2,
    input tri1 id_3,
    output uwire id_4
);
  always @(id_0);
  wire id_6;
  assign id_2 = id_0;
  module_0 modCall_1 ();
  assign id_1 = id_2;
  tri id_7, id_8;
  wire id_9;
  assign id_8 = (1 & 1) !== 1;
  wire id_10;
  and primCall (id_1, id_2, id_3, id_6);
endmodule
