# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/net/can/xilinx_can.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Xilinx Axi CAN/Zynq CANPS controller Device Tree Bindings

maintainers:
  - Kedareswara rao Appana <appana.durga.rao@xilinx.com>
description: test

properties:
  compatible:
    items:
      - const: xlnx,zynq-can-1.0
    minItems: 1
    maxItems: 1
    additionalItems: false
  clocks: {}
  clock-names:
    items:
      - const: can_clk
      - const: pclk
    minItems: 2
    maxItems: 2
    additionalItems: false
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  interrupts: {}
  interrupt-parent: {}
  tx-fifo-depth: {}
  rx-fifo-depth: {}
  pinctrl-names:
    items:
      - const: default
    minItems: 1
    maxItems: 1
    additionalItems: false
  pinctrl-0: {}
historical: |+
  Xilinx Axi CAN/Zynq CANPS controller Device Tree Bindings
  ---------------------------------------------------------

  Required properties:
  - compatible		: Should be "xlnx,zynq-can-1.0" for Zynq CAN
  			  controllers and "xlnx,axi-can-1.00.a" for Axi CAN
  			  controllers.
  - reg			: Physical base address and size of the Axi CAN/Zynq
  			  CANPS registers map.
  - interrupts		: Property with a value describing the interrupt
  			  number.
  - interrupt-parent	: Must be core interrupt controller
  - clock-names		: List of input clock names - "can_clk", "pclk"
  			  (For CANPS), "can_clk" , "s_axi_aclk"(For AXI CAN)
  			  (See clock bindings for details).
  - clocks		: Clock phandles (see clock bindings for details).
  - tx-fifo-depth		: Can Tx fifo depth.
  - rx-fifo-depth		: Can Rx fifo depth.


...
