{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527487853648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527487853657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 27 23:10:53 2018 " "Processing started: Sun May 27 23:10:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527487853657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487853657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjectEnDMe -c ProjectEnDMe " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjectEnDMe -c ProjectEnDMe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487853657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527487854457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527487854458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Add ADD definitions.sv(17) " "Verilog HDL Declaration information at definitions.sv(17): object \"Add\" differs only in case from object \"ADD\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527487864622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub SUB definitions.sv(18) " "Verilog HDL Declaration information at definitions.sv(18): object \"Sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527487864622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "And AND definitions.sv(23) " "Verilog HDL Declaration information at definitions.sv(23): object \"And\" differs only in case from object \"AND\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527487864622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Xor XOR definitions.sv(25) " "Verilog HDL Declaration information at definitions.sv(25): object \"Xor\" differs only in case from object \"XOR\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527487864622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sfl SFL definitions.sv(19) " "Verilog HDL Declaration information at definitions.sv(19): object \"Sfl\" differs only in case from object \"SFL\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527487864622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sfr SFR definitions.sv(20) " "Verilog HDL Declaration information at definitions.sv(20): object \"Sfr\" differs only in case from object \"SFR\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527487864623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Gtr GTR definitions.sv(22) " "Verilog HDL Declaration information at definitions.sv(22): object \"Gtr\" differs only in case from object \"GTR\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527487864623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 2 2 " "Found 2 design units, including 2 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/reg_file.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864631 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_reg_file " "Found entity 2: tb_reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/reg_file.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom.sv 2 2 " "Found 2 design units, including 2 entities, in source file instr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_rom " "Found entity 1: instr_rom" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864636 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_instr_rom " "Found entity 2: tb_instr_rom" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/pc.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementor.sv 1 1 " "Found 1 design units, including 1 entities, in source file incrementor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 incrementor " "Found entity 1: incrementor" {  } { { "incrementor.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/incrementor.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 2 2 " "Found 2 design units, including 2 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864653 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_data_mem " "Found entity 2: tb_data_mem" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_fetch.sv 2 2 " "Found 2 design units, including 2 entities, in source file instr_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_fetch " "Found entity 1: instr_fetch" {  } { { "instr_fetch.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864660 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_instr_fetch " "Found entity 2: tb_instr_fetch" {  } { { "instr_fetch.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864666 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_top " "Found entity 2: tb_top" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/mux_2.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/mux_4.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.sv 2 2 " "Found 2 design units, including 2 entities, in source file accumulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/accumulator.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864683 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_accumulator " "Found entity 2: tb_accumulator" {  } { { "accumulator.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/accumulator.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/controller.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527487864741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_fetch instr_fetch:IF " "Elaborating entity \"instr_fetch\" for hierarchy \"instr_fetch:IF\"" {  } { { "top_level.sv" "IF" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527487864753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 instr_fetch.sv(53) " "Verilog HDL assignment warning at instr_fetch.sv(53): truncated value with size 32 to match size of target (1)" {  } { { "instr_fetch.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527487864754 "|top_level|instr_fetch:IF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc instr_fetch:IF\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"instr_fetch:IF\|pc:PC\"" {  } { { "instr_fetch.sv" "PC" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527487864755 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pc.sv(25) " "Verilog HDL assignment warning at pc.sv(25): truncated value with size 32 to match size of target (16)" {  } { { "pc.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/pc.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527487864756 "|top_level|instr_fetch:IF|pc:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementor instr_fetch:IF\|incrementor:INC " "Elaborating entity \"incrementor\" for hierarchy \"instr_fetch:IF\|incrementor:INC\"" {  } { { "instr_fetch.sv" "INC" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527487864765 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 incrementor.sv(21) " "Verilog HDL assignment warning at incrementor.sv(21): truncated value with size 32 to match size of target (16)" {  } { { "incrementor.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/incrementor.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527487864766 "|top_level|instr_fetch:IF|incrementor:INC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 instr_fetch:IF\|mux_2:mux_br " "Elaborating entity \"mux_2\" for hierarchy \"instr_fetch:IF\|mux_2:mux_br\"" {  } { { "instr_fetch.sv" "mux_br" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527487864767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_rom instr_rom:IROM " "Elaborating entity \"instr_rom\" for hierarchy \"instr_rom:IROM\"" {  } { { "top_level.sv" "IROM" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527487864772 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 65535 instr_rom.sv(26) " "Verilog HDL warning at instr_rom.sv(26): number of words (3) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1527487864773 "|top_level|instr_rom:IROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instr_rom.sv(22) " "Net \"rom.data_a\" at instr_rom.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527487864773 "|top_level|instr_rom:IROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instr_rom.sv(22) " "Net \"rom.waddr_a\" at instr_rom.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527487864774 "|top_level|instr_rom:IROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instr_rom.sv(22) " "Net \"rom.we_a\" at instr_rom.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527487864774 "|top_level|instr_rom:IROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:ACC " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:ACC\"" {  } { { "top_level.sv" "ACC" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527487864776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 accumulator:ACC\|mux_4:mux_din " "Elaborating entity \"mux_4\" for hierarchy \"accumulator:ACC\|mux_4:mux_din\"" {  } { { "accumulator.sv" "mux_din" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/accumulator.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527487864783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:CTRL " "Elaborating entity \"controller\" for hierarchy \"controller:CTRL\"" {  } { { "top_level.sv" "CTRL" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527487864787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:RF " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:RF\"" {  } { { "top_level.sv" "RF" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527487864797 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.sv 2 2 " "Using design file alu.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/alu.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864821 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_alu " "Found entity 2: tb_alu" {  } { { "alu.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/alu.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527487864821 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1527487864821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "top_level.sv" "ALU" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527487864825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:DMEM " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:DMEM\"" {  } { { "top_level.sv" "DMEM" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527487864829 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 255 data_mem.sv(32) " "Verilog HDL warning at data_mem.sv(32): number of words (3) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 32 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "rdata: data_mem.sv(35) " "Verilog HDL Display System Task info at data_mem.sv(35): rdata:" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 35 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          0:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           0:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          1:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           1:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          2:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           2:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          3:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           3:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          4:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           4:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          5:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           5:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          6:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           6:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          7:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           7:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          8:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           8:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          9:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           9:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         10:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          10:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         11:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          11:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         12:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          12:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         13:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          13:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         14:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          14:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         15:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          15:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         16:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          16:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         17:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          17:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         18:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          18:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         19:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          19:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487864830 "|top_level|data_mem:DMEM"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527487865249 "|top_level|done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1527487865249 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/output_files/ProjectEnDMe.map.smsg " "Generated suppressed messages file C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/output_files/ProjectEnDMe.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487865282 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527487865395 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527487865395 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527487865430 "|top_level|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527487865430 "|top_level|RESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1527487865430 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527487865430 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527487865430 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527487865430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527487865446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 27 23:11:05 2018 " "Processing ended: Sun May 27 23:11:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527487865446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527487865446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527487865446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527487865446 ""}
