Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto afd95607245947e590bea750cc3e47eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'PADDR' [C:/Users/Levi/Desktop/aaaaa/multi_cycle_amba_apb/multi_cycle_amba_apb.srcs/sources_1/new/mcu.sv:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [C:/Users/Levi/Desktop/aaaaa/multi_cycle_amba_apb/multi_cycle_amba_apb.srcs/sources_1/new/mcu.sv:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [C:/Users/Levi/Desktop/aaaaa/multi_cycle_amba_apb/multi_cycle_amba_apb.srcs/sources_1/new/mcu.sv:141]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [C:/Users/Levi/Desktop/aaaaa/multi_cycle_amba_apb/multi_cycle_amba_apb.srcs/sources_1/new/mcu.sv:149]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [C:/Users/Levi/Desktop/aaaaa/multi_cycle_amba_apb/multi_cycle_amba_apb.srcs/sources_1/new/mcu.sv:157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'PADDR' [C:/Users/Levi/Desktop/aaaaa/multi_cycle_amba_apb/multi_cycle_amba_apb.srcs/sources_1/new/mcu.sv:165]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [C:/Users/Levi/Desktop/aaaaa/multi_cycle_amba_apb/multi_cycle_amba_apb.srcs/sources_1/new/mcu.sv:173]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [C:/Users/Levi/Desktop/aaaaa/multi_cycle_amba_apb/multi_cycle_amba_apb.srcs/sources_1/new/mcu.sv:180]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [C:/Users/Levi/Desktop/aaaaa/multi_cycle_amba_apb/multi_cycle_amba_apb.srcs/sources_1/new/mcu.sv:187]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [C:/Users/Levi/Desktop/aaaaa/multi_cycle_amba_apb/multi_cycle_amba_apb.srcs/sources_1/new/mcu.sv:195]
WARNING: [VRFC 10-5021] port 'GPIB' is not connected on this instance [C:/Users/Levi/Desktop/aaaaa/multi_cycle_amba_apb/multi_cycle_amba_apb.srcs/sim_1/new/tb_top.sv:7]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
