-- generated by newgenasym Wed May 10 10:53:54 2017

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ltc2195 is
    port (    
	\ain1+\:   INOUT  STD_LOGIC;    
	\ain1-\:   INOUT  STD_LOGIC;    
	\ain2+\:   INOUT  STD_LOGIC;    
	\ain2-\:   INOUT  STD_LOGIC;    
	\cs*\:     INOUT  STD_LOGIC;    
	\dco+\:    INOUT  STD_LOGIC;    
	\dco-\:    INOUT  STD_LOGIC;    
	\enc+\:    INOUT  STD_LOGIC;    
	\enc-\:    INOUT  STD_LOGIC;    
	\fr+\:     INOUT  STD_LOGIC;    
	\fr-\:     INOUT  STD_LOGIC;    
	\out1a+\:  INOUT  STD_LOGIC;    
	\out1a-\:  INOUT  STD_LOGIC;    
	\out1b+\:  INOUT  STD_LOGIC;    
	\out1b-\:  INOUT  STD_LOGIC;    
	\out1c+\:  INOUT  STD_LOGIC;    
	\out1c-\:  INOUT  STD_LOGIC;    
	\out1d+\:  INOUT  STD_LOGIC;    
	\out1d-\:  INOUT  STD_LOGIC;    
	\out2a+\:  INOUT  STD_LOGIC;    
	\out2a-\:  INOUT  STD_LOGIC;    
	\out2b+\:  INOUT  STD_LOGIC;    
	\out2b-\:  INOUT  STD_LOGIC;    
	\out2c+\:  INOUT  STD_LOGIC;    
	\out2c-\:  INOUT  STD_LOGIC;    
	\out2d+\:  INOUT  STD_LOGIC;    
	\out2d-\:  INOUT  STD_LOGIC;    
	\par/ser\: INOUT  STD_LOGIC;    
	SCK:       INOUT  STD_LOGIC;    
	SDI:       INOUT  STD_LOGIC;    
	SDO:       INOUT  STD_LOGIC;    
	SENSE:     INOUT  STD_LOGIC;    
	VCM1:      INOUT  STD_LOGIC;    
	VCM2:      INOUT  STD_LOGIC;    
	VREF:      INOUT  STD_LOGIC);
end ltc2195;
