#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5fbca3ebc330 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
P_0x5fbca3ea57d0 .param/l "DATA_W" 0 2 2, +C4<00000000000000000000000000000101>;
P_0x5fbca3ea5810 .param/l "LIFO_SIZE" 0 2 3, +C4<00000000000000000000000000000010>;
v0x5fbca3ed9080_0 .var "clock", 0 0;
v0x5fbca3ed9140_0 .var "datain", 4 0;
v0x5fbca3ed9210_0 .net "dataout", 4 0, L_0x5fbca3ea9c50;  1 drivers
v0x5fbca3ed9310_0 .net "full", 0 0, L_0x5fbca3ee9900;  1 drivers
v0x5fbca3ed93e0_0 .var "read", 0 0;
v0x5fbca3ed9480_0 .var "reset", 0 0;
v0x5fbca3ed9550_0 .net "val", 0 0, v0x5fbca3ed8e00_0;  1 drivers
v0x5fbca3ed9620_0 .var "write", 0 0;
S_0x5fbca3ebc620 .scope module, "example_lifo" "lifo" 2 13, 3 1 0, S_0x5fbca3ebc330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 5 "datain";
    .port_info 5 /OUTPUT 5 "dataout";
    .port_info 6 /OUTPUT 1 "val";
    .port_info 7 /OUTPUT 1 "full";
P_0x5fbca3e7f490 .param/l "COUNT_W" 1 3 15, +C4<00000000000000000000000000000010>;
P_0x5fbca3e7f4d0 .param/l "DATA_W" 0 3 2, +C4<00000000000000000000000000000101>;
P_0x5fbca3e7f510 .param/l "LIFO_SIZE" 0 3 3, +C4<00000000000000000000000000000010>;
L_0x5fbca3ea9c50 .functor BUFZ 5, v0x5fbca3ed8ba0_0, C4<00000>, C4<00000>, C4<00000>;
v0x5fbca3ea9df0_0 .net *"_ivl_2", 31 0, L_0x5fbca3ed9740;  1 drivers
L_0x71dcb3a8a018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fbca3ed84a0_0 .net *"_ivl_5", 29 0, L_0x71dcb3a8a018;  1 drivers
L_0x71dcb3a8a060 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5fbca3ed8580_0 .net/2u *"_ivl_6", 31 0, L_0x71dcb3a8a060;  1 drivers
v0x5fbca3ed8670_0 .net "clock", 0 0, v0x5fbca3ed9080_0;  1 drivers
v0x5fbca3ed8730_0 .var "count", 1 0;
v0x5fbca3ed8860_0 .net "datain", 4 0, v0x5fbca3ed9140_0;  1 drivers
v0x5fbca3ed8940_0 .net "dataout", 4 0, L_0x5fbca3ea9c50;  alias, 1 drivers
v0x5fbca3ed8a20 .array "elem", 0 1, 4 0;
v0x5fbca3ed8ae0_0 .net "full", 0 0, L_0x5fbca3ee9900;  alias, 1 drivers
v0x5fbca3ed8ba0_0 .var "out_elem", 4 0;
v0x5fbca3ed8c80_0 .net "read", 0 0, v0x5fbca3ed93e0_0;  1 drivers
v0x5fbca3ed8d40_0 .net "reset", 0 0, v0x5fbca3ed9480_0;  1 drivers
v0x5fbca3ed8e00_0 .var "val", 0 0;
v0x5fbca3ed8ec0_0 .net "write", 0 0, v0x5fbca3ed9620_0;  1 drivers
E_0x5fbca3ebd340 .event posedge, v0x5fbca3ed8670_0;
L_0x5fbca3ed9740 .concat [ 2 30 0 0], v0x5fbca3ed8730_0, L_0x71dcb3a8a018;
L_0x5fbca3ee9900 .cmp/eq 32, L_0x5fbca3ed9740, L_0x71dcb3a8a060;
S_0x5fbca3e7f800 .scope begin, "read_write" "read_write" 3 34, 3 34 0, S_0x5fbca3ebc620;
 .timescale 0 0;
S_0x5fbca3ead210 .scope begin, "regs" "regs" 3 24, 3 24 0, S_0x5fbca3ebc620;
 .timescale 0 0;
    .scope S_0x5fbca3ebc620;
T_0 ;
    %wait E_0x5fbca3ebd340;
    %fork t_1, S_0x5fbca3ead210;
    %jmp t_0;
    .scope S_0x5fbca3ead210;
t_1 ;
    %load/vec4 v0x5fbca3ed8d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x5fbca3ed8ec0_0;
    %load/vec4 v0x5fbca3ed8c80_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x5fbca3ed8730_0;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0x5fbca3ed8ec0_0;
    %load/vec4 v0x5fbca3ed8730_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 10;
    %jmp/0 T_0.4, 10;
    %load/vec4 v0x5fbca3ed8730_0;
    %addi 1, 0, 2;
    %jmp/1 T_0.5, 10;
T_0.4 ; End of true expr.
    %load/vec4 v0x5fbca3ed8c80_0;
    %load/vec4 v0x5fbca3ed8730_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 11;
    %jmp/0 T_0.6, 11;
    %load/vec4 v0x5fbca3ed8730_0;
    %subi 1, 0, 2;
    %jmp/1 T_0.7, 11;
T_0.6 ; End of true expr.
    %load/vec4 v0x5fbca3ed8c80_0;
    %load/vec4 v0x5fbca3ed8730_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 12;
    %jmp/0 T_0.8, 12;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.9, 12;
T_0.8 ; End of true expr.
    %load/vec4 v0x5fbca3ed8730_0;
    %jmp/0 T_0.9, 12;
 ; End of false expr.
    %blend;
T_0.9;
    %jmp/0 T_0.7, 11;
 ; End of false expr.
    %blend;
T_0.7;
    %jmp/0 T_0.5, 10;
 ; End of false expr.
    %blend;
T_0.5;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x5fbca3ed8730_0, 0;
    %load/vec4 v0x5fbca3ed8c80_0;
    %load/vec4 v0x5fbca3ed8730_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %pad/s 1;
    %assign/vec4 v0x5fbca3ed8e00_0, 0;
    %end;
    .scope S_0x5fbca3ebc620;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5fbca3ebc620;
T_1 ;
    %wait E_0x5fbca3ebd340;
    %fork t_3, S_0x5fbca3e7f800;
    %jmp t_2;
    .scope S_0x5fbca3e7f800;
t_3 ;
    %load/vec4 v0x5fbca3ed8c80_0;
    %load/vec4 v0x5fbca3ed8730_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x5fbca3ed8730_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5fbca3ed8a20, 4;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x5fbca3ed8ba0_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0x5fbca3ed8ba0_0, 0;
    %load/vec4 v0x5fbca3ed8ec0_0;
    %load/vec4 v0x5fbca3ed8ae0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x5fbca3ed8860_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x5fbca3ed8c80_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x5fbca3ed8730_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_1.5, 9;
T_1.4 ; End of true expr.
    %load/vec4 v0x5fbca3ed8730_0;
    %pad/u 32;
    %jmp/0 T_1.5, 9;
 ; End of false expr.
    %blend;
T_1.5;
    %ix/vec4 4;
    %load/vec4a v0x5fbca3ed8a20, 4;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %load/vec4 v0x5fbca3ed8c80_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x5fbca3ed8730_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_1.7, 9;
T_1.6 ; End of true expr.
    %load/vec4 v0x5fbca3ed8730_0;
    %pad/u 32;
    %jmp/0 T_1.7, 9;
 ; End of false expr.
    %blend;
T_1.7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fbca3ed8a20, 0, 4;
    %end;
    .scope S_0x5fbca3ebc620;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5fbca3ebc330;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x5fbca3ed9080_0;
    %inv;
    %store/vec4 v0x5fbca3ed9080_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5fbca3ebc330;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fbca3ed9080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fbca3ed9480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fbca3ed9620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fbca3ed93e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fbca3ed9480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fbca3ed9620_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x5fbca3ed9140_0, 0;
    %delay 2, 0;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0x5fbca3ed9140_0, 0;
    %delay 2, 0;
    %pushi/vec4 20, 0, 5;
    %assign/vec4 v0x5fbca3ed9140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fbca3ed9620_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fbca3ed93e0_0, 0;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fbca3ed93e0_0, 0;
    %delay 2, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5fbca3ebc330;
T_4 ;
    %vpi_call 4 2 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 4 3 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5fbca3ebc330 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "lifo_testbench.v";
    "lifo.v";
    "./dump_settings.v";
