# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
vsim work.testbench -voptargs=+acc
# vsim work.testbench -voptargs="+acc" 
# Start time: 00:11:27 on Dec 27,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
do C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/wave.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pcons  Hostname: INSPIRON3501  ProcessID: 11352
#           Attempting to use alternate WLF file "./wlft9vwbh1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9vwbh1
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(49)
#    Time: 112 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 49
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(49)
#    Time: 112 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 49
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# ** Error: (vlog-13069) C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(64): near "end": syntax error, unexpected end.
# ** Error: C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(74): (vlog-13205) Syntax error found in the scope following 'byteCounter'. Is there a missing '::'?
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 1 failed with 2 errors.
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(49)
#    Time: 100 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 49
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# ** Error: (vlog-13069) C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(71): near "=": syntax error, unexpected '=', expecting ++ or --.
# ** Error: (vlog-13069) C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(75): near "else": syntax error, unexpected else.
# ** Error: (vlog-13442) C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(78): near "<=": Syntax error. Unexpected range following an IDENTIFIER.
# ** Error: C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(79): (vlog-13205) Syntax error found in the scope following 'byteCounter'. Is there a missing '::'?
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 1 failed with 4 errors.
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(49)
#    Time: 112 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 49
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(49)
#    Time: 112 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 49
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
run -all
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(54)
#    Time: 112 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 54
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/wave.do
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(54)
#    Time: 112 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 54
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(54)
#    Time: 112 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 54
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(54)
#    Time: 112 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 54
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(54)
#    Time: 112 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 54
# Debug data file, vsim.dbg, does not exist.
# 
# Invoke vsim with -debugDB to create this file.
# Debug data file, vsim.dbg, does not exist.
# 
# Invoke vsim with -debugDB to create this file.
vsim -debugDB -voptargs=+acc work.testbench
# End time: 01:26:59 on Dec 27,2022, Elapsed time: 1:15:32
# Errors: 0, Warnings: 2
# vsim -debugDB -voptargs="+acc" work.testbench 
# Start time: 01:26:59 on Dec 27,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(54)
#    Time: 112 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 54
do C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/wave.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pcons  Hostname: INSPIRON3501  ProcessID: 11352
#           Attempting to use alternate WLF file "./wlft8bqyrq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8bqyrq
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(54)
#    Time: 112 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 54
add schematic -full sim:/testbench
add schematic  \
sim:/testbench/u_ide/registers
# Fullview loads whole design objects, couldn't load Memory object 'sim:/testbench/u_ide/registers'
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# ** Error (suppressible): C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(71): (vlog-12003) Variable 'data_out' written by continuous and procedural assignments. See C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(38). 
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 1 failed with 1 error.
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: (vopt-31) Unable to unlink file "C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/work\_dbcontainer\#64_opt2\__mti.dbg".
# Permission denied. (errno = EACCES)
# C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(1): Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# ValueMonitorTimeChange: wlfDrawStringValuesOverTime failed (25): checkArgs: WlfValueId for /testbench/u_ide/clk has no logfile info. (an=0000000000000000, channel=0000000000000000)
# 
# ValueMonitorTimeChange: wlfDrawStringValuesOverTime failed (25): checkArgs: WlfValueId for /testbench/u_ide/clk has no logfile info. (an=0000000000000000, channel=0000000000000000)
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
vsim -debugDB -voptargs=+acc work.testbench
# vsim -debugDB -voptargs="+acc" work.testbench 
# Start time: 01:26:59 on Dec 27,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: (vopt-31) Unable to unlink file "C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/work\_dbcontainer\#64_opt2\__mti.dbg".
# Permission denied. (errno = EACCES)
# C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(1): Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=2.
# Error loading design
# ValueMonitorTimeChange: wlfDrawStringValuesOverTime failed (25): checkArgs: WlfValueId for /testbench/u_ide/clk has no logfile info. (an=0000000000000000, channel=0000000000000000)
# 
# ValueMonitorTimeChange: wlfDrawStringValuesOverTime failed (25): checkArgs: WlfValueId for /testbench/u_ide/clk has no logfile info. (an=0000000000000000, channel=0000000000000000)
# 
# End time: 01:37:44 on Dec 27,2022, Elapsed time: 0:10:45
# Errors: 2, Warnings: 4
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
vsim work.testbench
# ValueMonitorTimeChange: wlfDrawStringValuesOverTime failed (25): checkArgs: WlfValueId for /testbench/u_ide/clk has no logfile info. (an=0000000000000000, channel=0000000000000000)
# 
# vsim -debugDB work.testbench 
# Start time: 01:38:37 on Dec 27,2022
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pcons  Hostname: INSPIRON3501  ProcessID: 11352
#           Attempting to use alternate WLF file "./wlfteb1w4j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfteb1w4j
do C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/wave.do
do C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/wave.do
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(54)
#    Time: 112 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 54
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Error: (vopt-31) Unable to unlink file "C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/work\_dbcontainer\#64_opt\__mti.dbg".
# Permission denied. (errno = EACCES)
# C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(1): Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
# ** Error: (vdel-11) Could not find work._opt.
# C:/intelFPGA_pro/22.3/questa_fse/win64/vdel failed.
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
vsim work.testbench
# vsim -debugDB work.testbench 
# Start time: 01:38:37 on Dec 27,2022
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Error: (vopt-31) Unable to unlink file "C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/work\_dbcontainer\#64_opt\__mti.dbg".
# Permission denied. (errno = EACCES)
# C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(1): Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=4.
# Error loading design
# End time: 01:40:33 on Dec 27,2022, Elapsed time: 0:01:56
# Errors: 2, Warnings: 6
vsim work.testbench
# vsim -debugDB work.testbench 
# Start time: 01:40:37 on Dec 27,2022
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pcons  Hostname: INSPIRON3501  ProcessID: 11352
#           Attempting to use alternate WLF file "./wlft33hjqz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft33hjqz
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(54)
#    Time: 112 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 54
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# ** Error (suppressible): C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(72): (vlog-7061) Variable 'byteCounter' driven in an always_ff block, may not be driven by any other process. See C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(46).
# ** Error (suppressible): C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(78): (vlog-7061) Variable 'byteCounter' driven in an always_ff block, may not be driven by any other process. See C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(46).
# ** Error (suppressible): C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(80): (vlog-7061) Variable 'command' driven in an always_ff block, may not be driven by any other process. See C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(44).
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 1 failed with 3 errors.
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(54)
#    Time: 112 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 54
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Error: (vopt-31) Unable to unlink file "C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/work\_dbcontainer\#64_opt\__mti.dbg".
# Permission denied. (errno = EACCES)
# C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(1): Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
vsim work.testbench
# vsim -debugDB work.testbench 
# Start time: 01:40:37 on Dec 27,2022
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Error: (vopt-31) Unable to unlink file "C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/work\_dbcontainer\#64_opt\__mti.dbg".
# Permission denied. (errno = EACCES)
# C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(1): Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=4.
# Error loading design
# End time: 02:05:54 on Dec 27,2022, Elapsed time: 0:25:17
# Errors: 2, Warnings: 5
vsim work.testbench
# vsim -debugDB work.testbench 
# Start time: 02:05:56 on Dec 27,2022
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pcons  Hostname: INSPIRON3501  ProcessID: 11352
#           Attempting to use alternate WLF file "./wlft0wvx3t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0wvx3t
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(54)
#    Time: 112 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 54
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# ** Warning: C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(45): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(58): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Error: (vopt-31) Unable to unlink file "C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/work\_dbcontainer\#64_opt\__mti.dbg".
# Permission denied. (errno = EACCES)
# C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(1): Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
vsim work.testbench
# vsim -debugDB work.testbench 
# Start time: 02:05:56 on Dec 27,2022
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Error: (vopt-31) Unable to unlink file "C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/work\_dbcontainer\#64_opt\__mti.dbg".
# Permission denied. (errno = EACCES)
# C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(1): Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=4.
# Error loading design
# End time: 02:15:05 on Dec 27,2022, Elapsed time: 0:09:09
# Errors: 2, Warnings: 5
vsim work.testbench
# vsim -debugDB work.testbench 
# Start time: 02:15:07 on Dec 27,2022
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pcons  Hostname: INSPIRON3501  ProcessID: 11352
#           Attempting to use alternate WLF file "./wlftrbf999".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrbf999
run -all
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Error: (vopt-31) Unable to unlink file "C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/work\_dbcontainer\#64_opt\__mti.dbg".
# Permission denied. (errno = EACCES)
# C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(1): Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
vsim work.testbench
# vsim -debugDB work.testbench 
# Start time: 02:15:07 on Dec 27,2022
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Error: (vopt-31) Unable to unlink file "C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/work\_dbcontainer\#64_opt\__mti.dbg".
# Permission denied. (errno = EACCES)
# C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv(1): Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=4.
# Error loading design
# End time: 02:17:53 on Dec 27,2022, Elapsed time: 0:02:46
# Errors: 2, Warnings: 5
vsim work.testbench
# vsim -debugDB work.testbench 
# Start time: 02:17:53 on Dec 27,2022
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pcons  Hostname: INSPIRON3501  ProcessID: 11352
#           Attempting to use alternate WLF file "./wlfts5v3dn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts5v3dn
vsim work.testbench
# End time: 02:17:55 on Dec 27,2022, Elapsed time: 0:00:02
# Errors: 1, Warnings: 5
# vsim -debugDB work.testbench 
# Start time: 02:17:55 on Dec 27,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
run -all
do C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/wave.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pcons  Hostname: INSPIRON3501  ProcessID: 11352
#           Attempting to use alternate WLF file "./wlftnzgkk8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnzgkk8
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
run -all
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 02:21:18 on Dec 27,2022, Elapsed time: 0:03:23
# Errors: 0, Warnings: 2
# vsim -debugDB work.testbench 
# Start time: 02:21:18 on Dec 27,2022
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(54)
#    Time: 88 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 54
do C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/wave.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pcons  Hostname: INSPIRON3501  ProcessID: 11352
#           Attempting to use alternate WLF file "./wlft76wvs9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft76wvs9
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(54)
#    Time: 88 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 54
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(54)
#    Time: 88 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 54
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
run -all
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(56)
#    Time: 88 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 56
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
run -all
# ** Info: Break
#    Time: 38 us  Scope: testbench File: C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv Line: 50
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(57)
#    Time: 88 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 57
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module ide
# -- Importing package pa_testbench
# 
# Top level modules:
# 	ide
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module testbench
# -- Compiling interface inter
# -- Compiling program prog
# 
# Top level modules:
# 	testbench
# 	prog
# 
# 
# vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling package pa_testbench
# 
# Top level modules:
# 	--none--
# 
# 
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.pa_testbench(fast)
# Loading work.ide(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
run -all
# ** Info: Break
#    Time: 62 us  Scope: testbench File: C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv Line: 50
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv(57)
#    Time: 112 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv line 57
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/wave.do
# End time: 03:06:53 on Dec 27,2022, Elapsed time: 0:45:35
# Errors: 0, Warnings: 3
