
---------- Begin Simulation Statistics ----------
final_tick                               873888441000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95232                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739556                       # Number of bytes of host memory used
host_op_rate                                    95539                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10694.94                       # Real time elapsed on the host
host_tick_rate                               81710444                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018503155                       # Number of instructions simulated
sim_ops                                    1021784782                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.873888                       # Number of seconds simulated
sim_ticks                                873888441000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.788853                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              116370038                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134084084                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8477330                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186788654                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15557641                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15715365                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          157724                       # Number of indirect misses.
system.cpu0.branchPred.lookups              236906216                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1666248                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819885                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5724099                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221014725                       # Number of branches committed
system.cpu0.commit.bw_lim_events             22692311                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466179                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       52672852                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892404889                       # Number of instructions committed
system.cpu0.commit.committedOps             893226980                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1595752370                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559753                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.287565                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1149783839     72.05%     72.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    266213568     16.68%     88.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     67269520      4.22%     92.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     65779583      4.12%     97.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14773899      0.93%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4505327      0.28%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1165357      0.07%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3568966      0.22%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     22692311      1.42%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1595752370                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341131                       # Number of function calls committed.
system.cpu0.commit.int_insts                863515311                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412605                       # Number of loads committed
system.cpu0.commit.membars                    1641845                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641851      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491117705     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232482     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109761163     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893226980                       # Class of committed instruction
system.cpu0.commit.refs                     390993673                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892404889                       # Number of Instructions Simulated
system.cpu0.committedOps                    893226980                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.927094                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.927094                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            192693671                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2758429                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115451466                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             960440260                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               736297248                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                669002788                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5734776                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8374412                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2758497                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  236906216                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                171139625                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    874582845                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2786959                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     980819170                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          110                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               16976048                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137756                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         723415907                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         131927679                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.570327                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1606486980                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.612361                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.903458                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               914559558     56.93%     56.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               516019729     32.12%     89.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                91696585      5.71%     94.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67479166      4.20%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8917176      0.56%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4021852      0.25%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  455703      0.03%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3309507      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   27704      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1606486980                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      113261480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5764434                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226380931                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537776                       # Inst execution rate
system.cpu0.iew.exec_refs                   408510080                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112633299                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              160163204                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            301348481                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1882852                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1730873                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           116680681                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          945892494                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            295876781                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5243192                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            924839629                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                761586                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3400777                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5734776                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5062035                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        73413                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        13556340                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        14062                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11277                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3623631                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20935876                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6099613                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11277                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       761211                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5003223                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                373691598                       # num instructions consuming a value
system.cpu0.iew.wb_count                    916842607                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.903125                       # average fanout of values written-back
system.cpu0.iew.wb_producers                337490172                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.533126                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     916890182                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1127877379                       # number of integer regfile reads
system.cpu0.int_regfile_writes              585466578                       # number of integer regfile writes
system.cpu0.ipc                              0.518916                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.518916                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643357      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            506759779     54.49%     54.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839426      0.84%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639152      0.18%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           298913403     32.14%     87.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113287655     12.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             930082822                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1049607                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001129                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 178407     17.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                759622     72.37%     89.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               111576     10.63%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             929489020                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3467767284                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    916842557                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        998568047                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 940240750                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                930082822                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5651744                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       52665510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            65156                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3185565                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30288631                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1606486980                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.578954                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.798842                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          924719838     57.56%     57.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          487194148     30.33%     87.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          151683143      9.44%     97.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           34416946      2.14%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7149944      0.45%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             635102      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             387043      0.02%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             232522      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              68294      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1606486980                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.540825                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16708349                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2654396                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           301348481                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          116680681                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1517                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1719748460                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    28029147                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              169519448                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569160432                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4101709                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               743107528                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8836895                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6702                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1163302303                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             953926289                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          611451400                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                663905072                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10252820                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5734776                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24096160                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                42290963                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1163302259                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        123996                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4616                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10611051                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4568                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2518940755                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1902540026                       # The number of ROB writes
system.cpu0.timesIdled                       24916600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1484                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.256046                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10652566                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12643088                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2834726                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17640067                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            249912                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         357717                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          107805                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20148189                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        25359                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819631                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1980057                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10299454                       # Number of branches committed
system.cpu1.commit.bw_lim_events               728437                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459608                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29063124                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41844264                       # Number of instructions committed
system.cpu1.commit.committedOps              42664103                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    233005461                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183103                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.775576                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    213295033     91.54%     91.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9718363      4.17%     95.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3931323      1.69%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3745739      1.61%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       697847      0.30%     99.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       201698      0.09%     99.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       590644      0.25%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        96377      0.04%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       728437      0.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    233005461                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317296                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40179062                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552284                       # Number of loads committed
system.cpu1.commit.membars                    1639365                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639365      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24987204     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371915     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665478      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42664103                       # Class of committed instruction
system.cpu1.commit.refs                      16037405                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41844264                       # Number of Instructions Simulated
system.cpu1.committedOps                     42664103                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.697903                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.697903                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            178165901                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               858901                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9699127                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              80089973                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16720817                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 38692825                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1981174                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1534966                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2274108                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20148189                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13368788                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    219812100                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               679252                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      91102456                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5671686                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.084506                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15186881                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10902478                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.382102                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         237834825                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.395558                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.890484                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               182416069     76.70%     76.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32348278     13.60%     90.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14698286      6.18%     96.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4747563      2.00%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  730541      0.31%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2282759      0.96%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  552256      0.23%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   32136      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   26937      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           237834825                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         589721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2020429                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13343816                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.219150                       # Inst execution rate
system.cpu1.iew.exec_refs                    18176766                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5265163                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              156633457                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19801415                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1969683                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1240607                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8036288                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           71718325                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12911603                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1744528                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52250841                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                702212                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2565381                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1981174                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4128234                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        39913                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          195920                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12203                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2288                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1907                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8249131                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3551167                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2288                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       630226                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1390203                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 26213758                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51323854                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.785501                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20590935                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.215262                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51350240                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67224978                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32114012                       # number of integer regfile writes
system.cpu1.ipc                              0.175503                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175503                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639561      3.04%      3.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33587160     62.20%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  56      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14178356     26.26%     91.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4590138      8.50%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53995369                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     927412                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017176                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 148690     16.03%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                681307     73.46%     89.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                97413     10.50%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53283206                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         346820270                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51323842                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100773717                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  65813726                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53995369                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5904599                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29054221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            67321                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3444991                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20493628                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    237834825                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.227029                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.655289                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          202493728     85.14%     85.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23842836     10.02%     95.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7145625      3.00%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2548382      1.07%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1228427      0.52%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             281834      0.12%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             194429      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              69827      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              29737      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      237834825                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.226467                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12585625                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2257140                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19801415                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8036288                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    196                       # number of misc regfile reads
system.cpu1.numCycles                       238424546                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1509345884                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              165140741                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27214457                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3997484                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19321137                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                766662                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8346                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             95663177                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              75655805                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           48342973                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 37301907                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8393860                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1981174                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14067320                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21128516                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        95663165                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22546                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               765                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9311977                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           755                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   304003250                       # The number of ROB reads
system.cpu1.rob.rob_writes                  148289745                       # The number of ROB writes
system.cpu1.timesIdled                          24414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.380002                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11160883                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13226929                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2956773                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16986450                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            243241                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         354841                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          111600                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19945520                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24961                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819660                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2039346                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10231208                       # Number of branches committed
system.cpu2.commit.bw_lim_events               724862                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459636                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       29544606                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41655548                       # Number of instructions committed
system.cpu2.commit.committedOps              42475396                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    232191679                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.182932                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.773090                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    212482769     91.51%     91.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9735544      4.19%     95.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3958221      1.70%     97.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3740823      1.61%     99.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       689225      0.30%     99.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       216076      0.09%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       544348      0.23%     99.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        99811      0.04%     99.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       724862      0.31%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    232191679                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318145                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39997519                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11490003                       # Number of loads committed
system.cpu2.commit.membars                    1639368                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639368      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24873871     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309663     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652353      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42475396                       # Class of committed instruction
system.cpu2.commit.refs                      15962028                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41655548                       # Number of Instructions Simulated
system.cpu2.committedOps                     42475396                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.708290                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.708290                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            176453298                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               921241                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9913757                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              80525247                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                17335802                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39338501                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2040442                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               925353                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2032559                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19945520                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13773469                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    218200030                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               573844                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      90519601                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                5915738                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.083882                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          16042700                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11404124                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.380683                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         237200602                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.393700                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.898554                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               182270377     76.84%     76.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                32222521     13.58%     90.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                14802811      6.24%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4199345      1.77%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  720909      0.30%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1915650      0.81%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1011338      0.43%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   31318      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26333      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           237200602                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         581359                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2082266                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                13179344                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.218282                       # Inst execution rate
system.cpu2.iew.exec_refs                    18134028                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5243357                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              157147304                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19676639                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2032426                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1211050                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             8104757                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           72001826                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12890671                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1765424                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             51903581                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                981047                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2606066                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2040442                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4400629                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        40289                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          195214                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        12228                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2287                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1962                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      8186636                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3632732                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2287                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       668216                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1414050                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25958652                       # num instructions consuming a value
system.cpu2.iew.wb_count                     50970012                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.786310                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20411551                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.214356                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      50995508                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                66742439                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31946030                       # number of integer regfile writes
system.cpu2.ipc                              0.175184                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.175184                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639581      3.05%      3.05% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             33305083     62.06%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.11% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14154943     26.37%     91.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4569250      8.51%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              53669005                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     921151                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017164                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 144187     15.65%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                679544     73.77%     89.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                97418     10.58%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              52950561                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         345522907                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     50970000                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        101529385                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  65913699                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 53669005                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6088127                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       29526429                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            63170                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3628491                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     21066991                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    237200602                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.226260                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.658713                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          202626184     85.42%     85.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22662240      9.55%     94.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7565566      3.19%     98.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2523972      1.06%     99.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1225298      0.52%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             309162      0.13%     99.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             189256      0.08%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              70213      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              28711      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      237200602                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.225707                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         12470115                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2279927                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19676639                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            8104757                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu2.numCycles                       237781961                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1509988643                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              165207015                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27107631                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3259673                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                19806525                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                766749                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8616                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             96053172                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              76045291                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           48775717                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38326158                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               7529678                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2040442                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             11794752                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                21668086                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        96053160                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         25710                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               772                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  7183867                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           771                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   303485805                       # The number of ROB reads
system.cpu2.rob.rob_writes                  149054741                       # The number of ROB writes
system.cpu2.timesIdled                          23361                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.124816                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10564108                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11344031                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2460770                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15629984                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            228457                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         482943                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          254486                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18748001                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22381                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819652                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1861819                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10574706                       # Number of branches committed
system.cpu3.commit.bw_lim_events               585986                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459680                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24165519                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42598454                       # Number of instructions committed
system.cpu3.commit.committedOps              43418303                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    234923635                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.184819                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.771354                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    214842648     91.45%     91.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9821751      4.18%     95.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3967865      1.69%     97.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3913000      1.67%     98.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       695993      0.30%     99.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       225339      0.10%     99.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       774104      0.33%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        96949      0.04%     99.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       585986      0.25%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    234923635                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292171                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40878730                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11834489                       # Number of loads committed
system.cpu3.commit.membars                    1639362                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639362      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25388478     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12654141     29.14%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736181      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43418303                       # Class of committed instruction
system.cpu3.commit.refs                      16390334                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42598454                       # Number of Instructions Simulated
system.cpu3.committedOps                     43418303                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.624750                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.624750                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            183619302                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               602783                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9951670                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              74856245                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15775895                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 35596258                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1862886                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               763917                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2307875                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18748001                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12461774                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    222498600                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               455335                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      82738511                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4923674                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.078245                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14201766                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10792565                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.345311                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         239162216                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.355453                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.837207                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               187441649     78.37%     78.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31336470     13.10%     91.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13652859      5.71%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3690938      1.54%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  708964      0.30%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1611301      0.67%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  662867      0.28%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   30950      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26218      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           239162216                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         443442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1905485                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13086080                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.218549                       # Inst execution rate
system.cpu3.iew.exec_refs                    18748345                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5376087                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              160543522                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18416478                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1647455                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1046366                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7598901                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67574891                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13372258                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1801135                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52365673                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                967094                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2910055                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1862886                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4850459                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        46111                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          194750                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14429                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2219                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1722                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      6581989                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3043056                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2219                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       573958                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1331527                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26119545                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51349911                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.783449                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20463336                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.214310                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51379450                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67041382                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32273389                       # number of integer regfile writes
system.cpu3.ipc                              0.177786                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.177786                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639599      3.03%      3.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33121341     61.15%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14699104     27.14%     91.31% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4706617      8.69%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54166808                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     927243                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.017118                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 142308     15.35%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                687816     74.18%     89.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                97117     10.47%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53454438                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         348491298                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51349899                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         91732542                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  62634240                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54166808                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4940651                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24156587                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            68249                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2480971                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16535155                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    239162216                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.226486                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.656326                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          204096243     85.34%     85.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23167708      9.69%     95.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7434248      3.11%     98.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2666886      1.12%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1274685      0.53%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             233382      0.10%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             188707      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              70802      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              29555      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      239162216                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.226066                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         10794903                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2101595                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18416478                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7598901                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    237                       # number of misc regfile reads
system.cpu3.numCycles                       239605658                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1508165181                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              170332993                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27610808                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4544090                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                17996263                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                788385                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 6000                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             90077156                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              71010459                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           45260413                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 35093435                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               8240403                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1862886                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             13850217                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                17649605                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        90077144                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         26422                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               862                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  9137716                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           861                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   301920080                       # The number of ROB reads
system.cpu3.rob.rob_writes                  139411438                       # The number of ROB writes
system.cpu3.timesIdled                          16990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4254532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8443419                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       627692                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        96004                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52944789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4352498                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    106257324                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4448502                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1332407                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3044780                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1143999                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1012                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            535                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2920575                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2920537                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1332407                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           109                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12696361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12696361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    467054336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               467054336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1440                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4254638                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4254638    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4254638                       # Request fanout histogram
system.membus.respLayer1.occupancy        22941741500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21870516254                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                269                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5590028785.185185                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   32572941331.721893                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          131     97.04%     97.04% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.78% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.52% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 267962512500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   119234555000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 754653886000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13727773                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13727773                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13727773                       # number of overall hits
system.cpu2.icache.overall_hits::total       13727773                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        45696                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         45696                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        45696                       # number of overall misses
system.cpu2.icache.overall_misses::total        45696                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1001289999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1001289999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1001289999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1001289999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13773469                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13773469                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13773469                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13773469                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003318                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003318                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003318                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003318                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 21911.983522                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21911.983522                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 21911.983522                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21911.983522                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          503                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    55.888889                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        37444                       # number of writebacks
system.cpu2.icache.writebacks::total            37444                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         8220                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         8220                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         8220                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         8220                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        37476                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        37476                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        37476                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        37476                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    797398999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    797398999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    797398999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    797398999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002721                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002721                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002721                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002721                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 21277.590965                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 21277.590965                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 21277.590965                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 21277.590965                       # average overall mshr miss latency
system.cpu2.icache.replacements                 37444                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13727773                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13727773                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        45696                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        45696                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1001289999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1001289999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13773469                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13773469                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003318                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003318                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 21911.983522                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21911.983522                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         8220                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         8220                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        37476                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        37476                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    797398999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    797398999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002721                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002721                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 21277.590965                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 21277.590965                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.133666                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13594393                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            37444                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           363.059315                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        343656000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.133666                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.972927                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.972927                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         27584414                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        27584414                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13557951                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13557951                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13557951                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13557951                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2587545                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2587545                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2587545                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2587545                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 315201542808                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 315201542808                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 315201542808                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 315201542808                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16145496                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16145496                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16145496                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16145496                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.160264                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.160264                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.160264                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.160264                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 121814.902855                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121814.902855                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 121814.902855                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121814.902855                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2483080                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       372032                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            39331                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4540                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    63.132898                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    81.945374                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1011085                       # number of writebacks
system.cpu2.dcache.writebacks::total          1011085                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1983630                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1983630                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1983630                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1983630                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       603915                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       603915                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       603915                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       603915                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  68567663233                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  68567663233                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  68567663233                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  68567663233                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037405                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037405                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037405                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037405                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 113538.599361                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 113538.599361                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 113538.599361                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 113538.599361                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1011085                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10982657                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10982657                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1510869                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1510869                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 149327060500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 149327060500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12493526                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12493526                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.120932                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.120932                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98835.213708                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98835.213708                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1215452                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1215452                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       295417                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       295417                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  30398801500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  30398801500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023646                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023646                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 102901.327615                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 102901.327615                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2575294                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2575294                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1076676                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1076676                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 165874482308                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 165874482308                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3651970                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3651970                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.294821                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.294821                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 154061.651145                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 154061.651145                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       768178                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       768178                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       308498                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       308498                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38168861733                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38168861733                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084474                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084474                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 123724.827172                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 123724.827172                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          326                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          326                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          187                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          187                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5102000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5102000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.364522                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.364522                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27283.422460                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27283.422460                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          133                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          133                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           54                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           54                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       342000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       342000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6333.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6333.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       959500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       959500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.459610                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.459610                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5815.151515                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5815.151515                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       822500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       822500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.454039                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.454039                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5046.012270                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5046.012270                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       335000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       335000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       309000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       309000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400500                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400500                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419160                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419160                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44884276500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44884276500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819660                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819660                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511383                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511383                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107081.487976                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107081.487976                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419160                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419160                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44465116500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44465116500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511383                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511383                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106081.487976                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106081.487976                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.132694                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14981970                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1022863                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.647094                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        343667500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.132694                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.879147                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.879147                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34954947                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34954947                       # Number of data accesses
system.cpu3.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5797959730.769231                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   33185501140.340794                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          126     96.92%     96.92% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     97.69% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 267962475000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120153676000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 753734765000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12426728                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12426728                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12426728                       # number of overall hits
system.cpu3.icache.overall_hits::total       12426728                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        35046                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         35046                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        35046                       # number of overall misses
system.cpu3.icache.overall_misses::total        35046                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    764309999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    764309999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    764309999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    764309999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12461774                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12461774                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12461774                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12461774                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002812                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002812                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002812                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002812                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 21808.765594                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21808.765594                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 21808.765594                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21808.765594                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          749                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    74.900000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        28439                       # number of writebacks
system.cpu3.icache.writebacks::total            28439                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         6575                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         6575                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         6575                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         6575                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        28471                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        28471                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        28471                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        28471                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    614626499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    614626499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    614626499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    614626499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002285                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002285                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002285                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002285                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21587.808612                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21587.808612                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21587.808612                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21587.808612                       # average overall mshr miss latency
system.cpu3.icache.replacements                 28439                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12426728                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12426728                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        35046                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        35046                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    764309999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    764309999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12461774                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12461774                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002812                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002812                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 21808.765594                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21808.765594                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         6575                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         6575                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        28471                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        28471                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    614626499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    614626499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002285                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002285                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21587.808612                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21587.808612                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.987104                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12343937                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            28439                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           434.049615                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        350926000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.987104                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999597                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999597                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24952019                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24952019                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14020359                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14020359                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14020359                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14020359                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2652180                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2652180                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2652180                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2652180                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 327486258120                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 327486258120                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 327486258120                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 327486258120                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16672539                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16672539                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16672539                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16672539                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.159075                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.159075                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.159075                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.159075                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 123478.141800                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 123478.141800                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 123478.141800                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 123478.141800                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2641188                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       542701                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            43008                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6599                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    61.411551                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    82.239885                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1023049                       # number of writebacks
system.cpu3.dcache.writebacks::total          1023049                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2039955                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2039955                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2039955                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2039955                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       612225                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       612225                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       612225                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       612225                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  69918200086                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  69918200086                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  69918200086                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  69918200086                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036721                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036721                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036721                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036721                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 114203.438419                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114203.438419                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 114203.438419                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114203.438419                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1023049                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11371332                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11371332                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1565443                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1565443                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 152599269500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 152599269500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12936775                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12936775                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.121007                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.121007                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 97479.927088                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97479.927088                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1266163                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1266163                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       299280                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       299280                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30766527500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30766527500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023134                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023134                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 102801.816025                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 102801.816025                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2649027                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2649027                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1086737                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1086737                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 174886988620                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 174886988620                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3735764                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3735764                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.290901                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.290901                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 160928.530656                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 160928.530656                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       773792                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       773792                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       312945                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       312945                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39151672586                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39151672586                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083770                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083770                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 125107.199623                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 125107.199623                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          381                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          381                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          177                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          177                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4153500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4153500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.317204                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.317204                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23466.101695                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23466.101695                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          127                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           50                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       267000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       267000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.089606                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.089606                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         5340                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5340                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          220                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          220                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1218000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1218000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          396                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          396                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.444444                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.444444                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6920.454545                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6920.454545                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1080000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1080000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.436869                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.436869                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6242.774566                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6242.774566                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       357500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       357500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       322500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       322500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396678                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396678                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422974                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422974                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45205634500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45205634500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819652                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819652                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516041                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516041                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106875.681484                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106875.681484                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422974                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422974                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44782660500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44782660500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516041                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516041                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105875.681484                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105875.681484                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.742248                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15452758                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1034977                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.930533                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        350937500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.742248                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.866945                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.866945                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36021294                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36021294                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1078044615.384615                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3163129032.094237                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11543485000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   859873861000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  14014580000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    142502512                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       142502512                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    142502512                       # number of overall hits
system.cpu0.icache.overall_hits::total      142502512                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28637113                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28637113                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28637113                       # number of overall misses
system.cpu0.icache.overall_misses::total     28637113                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 374975628498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 374975628498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 374975628498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 374975628498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    171139625                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    171139625                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    171139625                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    171139625                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.167332                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.167332                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.167332                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.167332                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13094.044379                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13094.044379                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13094.044379                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13094.044379                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3469                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.180556                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     27009564                       # number of writebacks
system.cpu0.icache.writebacks::total         27009564                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1627513                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1627513                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1627513                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1627513                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     27009600                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     27009600                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     27009600                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     27009600                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 332307865500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 332307865500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 332307865500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 332307865500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157822                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157822                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157822                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157822                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12303.324207                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12303.324207                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12303.324207                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12303.324207                       # average overall mshr miss latency
system.cpu0.icache.replacements              27009564                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    142502512                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      142502512                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28637113                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28637113                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 374975628498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 374975628498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    171139625                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    171139625                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.167332                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.167332                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13094.044379                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13094.044379                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1627513                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1627513                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     27009600                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     27009600                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 332307865500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 332307865500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157822                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157822                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12303.324207                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12303.324207                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999932                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          169511883                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         27009566                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.275994                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999932                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        369288848                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       369288848                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    358809205                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       358809205                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    358809205                       # number of overall hits
system.cpu0.dcache.overall_hits::total      358809205                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     29368763                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29368763                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     29368763                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29368763                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 760412672161                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 760412672161                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 760412672161                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 760412672161                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    388177968                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    388177968                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    388177968                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    388177968                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.075658                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.075658                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.075658                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.075658                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25891.886293                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25891.886293                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25891.886293                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25891.886293                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4186204                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       184049                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            75221                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2328                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.652065                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.058849                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22947812                       # number of writebacks
system.cpu0.dcache.writebacks::total         22947812                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6828846                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6828846                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6828846                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6828846                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     22539917                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     22539917                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     22539917                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     22539917                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 374171750124                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 374171750124                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 374171750124                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 374171750124                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058066                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058066                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058066                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058066                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16600.404967                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16600.404967                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16600.404967                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16600.404967                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22947812                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    254466599                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      254466599                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23953145                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23953145                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 494432429500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 494432429500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278419744                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278419744                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.086032                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.086032                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20641.649750                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20641.649750                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4612930                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4612930                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19340215                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19340215                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 288004817500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 288004817500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069464                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069464                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14891.500301                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14891.500301                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104342606                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104342606                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5415618                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5415618                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 265980242661                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 265980242661                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109758224                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109758224                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049341                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049341                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49113.553183                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49113.553183                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2215916                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2215916                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3199702                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3199702                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  86166932624                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  86166932624                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029152                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029152                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26929.674271                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26929.674271                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1735                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1735                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1334                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1334                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11169000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11169000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3069                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3069                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.434669                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.434669                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8372.563718                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8372.563718                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1309                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1309                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1356500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1356500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008146                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008146                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        54260                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        54260                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2762                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2762                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          197                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          197                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1392000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1392000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2959                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2959                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.066577                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.066577                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7065.989848                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7065.989848                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          196                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          196                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1196000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1196000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.066239                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.066239                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6102.040816                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6102.040816                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402482                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402482                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417403                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417403                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45300160500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45300160500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819885                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819885                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509099                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509099                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108528.593470                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108528.593470                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417403                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417403                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44882757500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44882757500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509099                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509099                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107528.593470                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107528.593470                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.960885                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          382173317                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22957018                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.647341                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.960885                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998778                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998778                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        800964812                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       800964812                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26936138                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            21563677                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               33686                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               84279                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               33856                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               85485                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               25558                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               86333                       # number of demand (read+write) hits
system.l2.demand_hits::total                 48849012                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26936138                       # number of overall hits
system.l2.overall_hits::.cpu0.data           21563677                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              33686                       # number of overall hits
system.l2.overall_hits::.cpu1.data              84279                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              33856                       # number of overall hits
system.l2.overall_hits::.cpu2.data              85485                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              25558                       # number of overall hits
system.l2.overall_hits::.cpu3.data              86333                       # number of overall hits
system.l2.overall_hits::total                48849012                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             73459                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1383511                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3509                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            926989                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3620                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            925751                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2913                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            936929                       # number of demand (read+write) misses
system.l2.demand_misses::total                4256681                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            73459                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1383511                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3509                       # number of overall misses
system.l2.overall_misses::.cpu1.data           926989                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3620                       # number of overall misses
system.l2.overall_misses::.cpu2.data           925751                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2913                       # number of overall misses
system.l2.overall_misses::.cpu3.data           936929                       # number of overall misses
system.l2.overall_misses::total               4256681                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6338574000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 147921696500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    346045000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 111417787000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    352893500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 110077634500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    281526000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 111731973500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     488468130000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6338574000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 147921696500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    346045000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 111417787000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    352893500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 110077634500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    281526000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 111731973500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    488468130000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        27009597                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22947188                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           37195                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1011268                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           37476                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1011236                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           28471                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1023262                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             53105693                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       27009597                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22947188                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          37195                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1011268                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          37476                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1011236                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          28471                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1023262                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            53105693                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002720                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.060291                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.094341                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.916660                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.096595                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.915465                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.102315                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.915630                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080155                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002720                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.060291                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.094341                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.916660                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.096595                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.915465                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.102315                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.915630                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080155                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86287.235056                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106917.615039                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98616.414933                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120193.213727                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 97484.392265                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 118906.309040                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 96644.696189                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119253.405007                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114753.285482                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86287.235056                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106917.615039                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98616.414933                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120193.213727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 97484.392265                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 118906.309040                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 96644.696189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119253.405007                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114753.285482                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3044780                       # number of writebacks
system.l2.writebacks::total                   3044780                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            165                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            358                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            408                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            632                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            477                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            680                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            401                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            615                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3736                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           165                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           358                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           408                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           632                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           477                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           680                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           401                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           615                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3736                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        73294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1383153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       926357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       925071                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       936314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4252945                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        73294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1383153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       926357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       925071                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       936314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4252945                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5593328501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 134064398500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    286012500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 102105611503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    286302500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 100777827501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    227258500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 102323457500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 445664197005                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5593328501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 134064398500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    286012500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 102105611503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    286302500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 100777827501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    227258500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 102323457500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 445664197005                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.060275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.083371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.916035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.083867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.914792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.088230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.915029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080085                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.060275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.083371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.916035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.083867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.914792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.088230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.915029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.080085                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76313.593214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96926.658511                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92232.344405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110222.745122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91092.109450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 108940.640774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90469.148089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109283.271958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104789.551006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76313.593214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96926.658511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92232.344405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110222.745122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91092.109450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 108940.640774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90469.148089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109283.271958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104789.551006                       # average overall mshr miss latency
system.l2.replacements                        8624502                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6145677                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6145677                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6145677                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6145677                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46699958                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46699958                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46699958                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46699958                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  100                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            79                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 97                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1414000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1414000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              197                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.877778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.108108                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.156250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.236842                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.492386                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 17898.734177                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 14577.319588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1588000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        82500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       100500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       182000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1953000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.877778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.108108                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.156250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.236842                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.492386                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20101.265823                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20625                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20222.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20134.020619                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 77                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               48                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            125                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.437500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.222222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.391304                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.384000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           48                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       285000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       161000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       177000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       342500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       965500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.437500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.222222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.391304                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.384000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20357.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20147.058824                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20114.583333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2745068                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            32815                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            33789                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            34624                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2846296                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         865067                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682759                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682649                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         690062                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2920537                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  95746481000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81689696500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  80880085500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82161734000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  340477997000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3610135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       715574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       716438                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       724686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5766833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.239622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.954142                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.952838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.952222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.506437                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110681.000431                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119646.458707                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 118479.753871                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119064.278282                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116580.614113                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       865067                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682759                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682649                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       690062                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2920537                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  87095811000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74862105502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74053595500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75261114000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 311272626002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.239622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.954142                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.952838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.952222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.506437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100681.000431                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109646.457245                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 108479.753871                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109064.278282                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106580.613771                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26936138                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         33686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         33856                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         25558                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           27029238                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        73459                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3620                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2913                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            83501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6338574000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    346045000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    352893500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    281526000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7319038500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     27009597                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        37195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        37476                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        28471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27112739                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002720                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.094341                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.096595                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.102315                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003080                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86287.235056                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98616.414933                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 97484.392265                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 96644.696189                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87652.105963                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          165                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          408                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          477                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          401                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1451                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        73294                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3101                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3143                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        82050                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5593328501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    286012500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    286302500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    227258500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6392902001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002714                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.083371                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.083867                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.088230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003026                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76313.593214                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92232.344405                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91092.109450                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 90469.148089                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77914.710555                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18818609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        51464                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        51696                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        51709                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18973478                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       518444                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       244230                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       243102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       246867                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1252643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  52175215500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29728090500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  29197549000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29570239500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 140671094500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19337053                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       295694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       294798                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       298576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20226121                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.026811                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.825955                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.824639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.826815                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.061932                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100638.093025                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121721.698809                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 120104.108563                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 119782.066862                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112299.429686                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          358                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          632                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          680                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          615                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2285                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       518086                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       243598                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       242422                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       246252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1250358                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46968587500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27243506001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  26724232001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27062343500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 127998669002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.026792                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.823818                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.822333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.824755                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.061819                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90657.897531                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111837.970759                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 110238.476710                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 109896.949060                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102369.616543                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           28                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             109                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           28                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           114                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.868421                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.956140                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          109                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       639500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       499000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       554000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       433500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2126000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.868421                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.956140                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19378.787879                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19192.307692                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19785.714286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19704.545455                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19504.587156                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999890                       # Cycle average of tags in use
system.l2.tags.total_refs                   105947663                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8624507                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.284489                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.094302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.967696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       20.040356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.036121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.199486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.038529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.203153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.031706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.388542                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.548348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.077620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.313131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.021696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 856238683                       # Number of tag accesses
system.l2.tags.data_accesses                856238683                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4690752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      88521792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        198464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59286848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        201152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59204544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        160768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59924096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          272188416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4690752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       198464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       201152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       160768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5251136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    194865920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       194865920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          73293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1383153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         926357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         925071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         936314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4252944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3044780                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3044780                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5367678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        101296445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           227105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         67842582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           230180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         67748400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           183969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68571792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             311468150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5367678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       227105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       230180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       183969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6008932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      222987181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            222987181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      222987181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5367678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       101296445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          227105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        67842582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          230180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        67748400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          183969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68571792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            534455331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2991647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     73293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1316664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    921947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    920437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    929979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003484747250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       185216                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       185216                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8837218                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2817355                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4252944                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3044780                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4252944                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3044780                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  81868                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 53133                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            246579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            225141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            214360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            258474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            356696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            292316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            252166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            255188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            249817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            303742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           284218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           284087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           216017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           227732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           224777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           279766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            190940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            171120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            158739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            168286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            166260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            172042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            184140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            196256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            194835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            213664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           227439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           226455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           164190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           173289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           211808                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 190396484500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20855380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            268604159500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45646.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64396.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1414242                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1604092                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 33.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4252944                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3044780                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1254441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1106857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  852353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  459294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  129957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   76760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   61601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   45316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  21078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 116393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 170391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 198797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 206781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 209495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 211734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 214378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 216298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 208647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 203508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 200451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 193388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 189953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 197265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4144350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.611029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.074739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   145.581722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3132034     75.57%     75.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       735524     17.75%     93.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       106813      2.58%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45674      1.10%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24924      0.60%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16698      0.40%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12782      0.31%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9998      0.24%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        59903      1.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4144350                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       185216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.519707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.901420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.053683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       185215    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        185216                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       185216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.152082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.142347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.587436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172460     93.11%     93.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              741      0.40%     93.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9499      5.13%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1863      1.01%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              493      0.27%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              113      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               31      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        185216                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              266948864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5239552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191463936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               272188416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            194865920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       305.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       219.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    311.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    222.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  873888337000                       # Total gap between requests
system.mem_ctrls.avgGap                     119748.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4690752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     84266496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       198464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59004608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       201152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58907968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       160768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59518656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191463936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5367678.275538605638                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 96427063.280037134886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 227104.502919040213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67519611.464914664626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 230180.410407785675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 67409025.267105013132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 183968.562184014532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 68107842.154190942645                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 219094253.931206315756                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        73293                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1383153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       926357                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3143                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       925071                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       936314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3044780                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2559893750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  77065599000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    155058750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  63330513000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    153424500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  62055295250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    121257000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  63163118250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21118906699750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34926.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55717.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50002.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68365.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     48814.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67081.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48271.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67459.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6936102.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          15278571840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8120723160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14780913840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8267650020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68983505760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     175931093370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     187420661760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       478783119750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.876705                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 485131261750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29180840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 359576339250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14312201400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7607085090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15000568800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7348627260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68983505760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     318831807930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      67083217920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       499167014160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        571.202216                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 171001391750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29180840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 673706209250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                237                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          119                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6338991869.747899                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   34641320928.509399                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          115     96.64%     96.64% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.84%     97.48% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.84%     98.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.84%     99.16% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.84%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        52000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 267962188000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            119                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119548408500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 754340032500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13325031                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13325031                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13325031                       # number of overall hits
system.cpu1.icache.overall_hits::total       13325031                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        43757                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         43757                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        43757                       # number of overall misses
system.cpu1.icache.overall_misses::total        43757                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    944206000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    944206000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    944206000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    944206000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13368788                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13368788                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13368788                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13368788                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003273                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003273                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003273                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003273                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21578.398885                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21578.398885                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21578.398885                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21578.398885                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          598                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    74.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        37163                       # number of writebacks
system.cpu1.icache.writebacks::total            37163                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6562                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6562                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6562                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6562                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        37195                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        37195                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        37195                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        37195                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    789100500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    789100500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    789100500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    789100500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002782                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002782                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002782                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002782                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21215.230542                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21215.230542                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21215.230542                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21215.230542                       # average overall mshr miss latency
system.cpu1.icache.replacements                 37163                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13325031                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13325031                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        43757                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        43757                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    944206000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    944206000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13368788                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13368788                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003273                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003273                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21578.398885                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21578.398885                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6562                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6562                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        37195                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        37195                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    789100500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    789100500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002782                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002782                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21215.230542                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21215.230542                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.946052                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13178623                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            37163                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           354.616769                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        336209000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.946052                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.998314                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998314                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26774771                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26774771                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13585653                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13585653                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13585653                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13585653                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2594358                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2594358                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2594358                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2594358                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 327017120139                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 327017120139                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 327017120139                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 327017120139                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16180011                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16180011                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16180011                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16180011                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.160343                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.160343                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.160343                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.160343                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 126049.342511                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 126049.342511                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 126049.342511                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 126049.342511                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2538558                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       283125                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            40092                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3338                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.318318                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.818754                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1011214                       # number of writebacks
system.cpu1.dcache.writebacks::total          1011214                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1989294                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1989294                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1989294                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1989294                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       605064                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       605064                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       605064                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       605064                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  69752897030                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  69752897030                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  69752897030                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  69752897030                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037396                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037396                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037396                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037396                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 115281.849573                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 115281.849573                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 115281.849573                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 115281.849573                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1011214                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11000402                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11000402                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1514535                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1514535                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 151978406000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 151978406000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12514937                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12514937                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.121018                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.121018                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 100346.578983                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100346.578983                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1218190                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1218190                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       296345                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       296345                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30934517000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30934517000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023679                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023679                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104386.836289                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104386.836289                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2585251                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2585251                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1079823                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1079823                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 175038714139                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 175038714139                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665074                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665074                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.294625                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.294625                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 162099.449761                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 162099.449761                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       771104                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       771104                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       308719                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       308719                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38818380030                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38818380030                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084233                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084233                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125740.171580                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125740.171580                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          201                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          201                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5671500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5671500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28216.417910                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28216.417910                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          134                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          134                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           67                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           67                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       507500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       507500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7574.626866                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7574.626866                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1087500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1087500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.444744                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.444744                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6590.909091                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6590.909091                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          160                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       946500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       946500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.431267                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.431267                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5915.625000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5915.625000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       223500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       223500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       204500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       204500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       402371                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         402371                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417260                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417260                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45026170500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45026170500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819631                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819631                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509083                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509083                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107909.146575                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107909.146575                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417260                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417260                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44608910500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44608910500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509083                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509083                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106909.146575                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106909.146575                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.827306                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15010975                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1022133                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.685931                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        336220500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.827306                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.932103                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.932103                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35023259                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35023259                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 873888441000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47341531                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9190457                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46960076                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5579722                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1112                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           612                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1724                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           80                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           80                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5808120                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5808120                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27112741                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20228792                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          114                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          114                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     81028759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     68852696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       111553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3045145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       112396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3045697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        85381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3081825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             159363452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3457226240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2937279616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4758912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129438784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4794880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129428160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3642240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    130963648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6797532480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8669944                       # Total snoops (count)
system.tol2bus.snoopTraffic                 197684480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         61776073                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.088240                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.326773                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               56860965     92.04%     92.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4613952      7.47%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 108674      0.18%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 150123      0.24%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  42359      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           61776073                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       106234428473                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1535586776                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          56506816                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1553672972                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          42944457                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34441001497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40515942879                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1534469817                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          56059858                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               987237460000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 430107                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747748                       # Number of bytes of host memory used
host_op_rate                                   431941                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2674.31                       # Real time elapsed on the host
host_tick_rate                               42384372                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1150238961                       # Number of instructions simulated
sim_ops                                    1155143772                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.113349                       # Number of seconds simulated
sim_ticks                                113349019000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.283745                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               10439994                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            12099607                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1299991                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18335869                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1156229                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1437128                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          280899                       # Number of indirect misses.
system.cpu0.branchPred.lookups               23403945                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6014                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3597                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1052731                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8983547                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1107289                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         895314                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       34209295                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            37957025                       # Number of instructions committed
system.cpu0.commit.committedOps              38400845                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    215977610                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.177800                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.819962                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    199321198     92.29%     92.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8587697      3.98%     96.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2924358      1.35%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2360498      1.09%     98.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       749750      0.35%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       619304      0.29%     99.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       223506      0.10%     99.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        84010      0.04%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1107289      0.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    215977610                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1031                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1049875                       # Number of function calls committed.
system.cpu0.commit.int_insts                 36642666                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8221101                       # Number of loads committed
system.cpu0.commit.membars                     666329                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       666636      1.74%      1.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        28177668     73.38%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28087      0.07%     75.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           69932      0.18%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            32      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           130      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           375      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          147      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        8224466     21.42%     96.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1233025      3.21%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          232      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         38400845                       # Class of committed instruction
system.cpu0.commit.refs                       9457789                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   37957025                       # Number of Instructions Simulated
system.cpu0.committedOps                     38400845                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.949566                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.949566                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            167683121                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               247718                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7945415                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              78303872                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                15374283                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 35404950                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1053769                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               137427                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1652334                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   23403945                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13067999                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    201578842                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               165880                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      93410844                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 143                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2602060                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.103636                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          18288392                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          11596223                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.413637                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         221168457                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.437480                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.959629                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               165399812     74.78%     74.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31239810     14.12%     88.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17538329      7.93%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2722566      1.23%     98.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1061010      0.48%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1720476      0.78%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  982358      0.44%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  500733      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3363      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           221168457                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      988                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     706                       # number of floating regfile writes
system.cpu0.idleCycles                        4659351                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1079838                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13049767                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.256942                       # Inst execution rate
system.cpu0.iew.exec_refs                    13864504                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1505608                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               49609897                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15150418                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            446120                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           979504                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2081266                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           72566488                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             12358896                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           691605                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             58024728                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                441160                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4144502                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1053769                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4938062                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       107686                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           28228                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          250                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          411                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1866                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6929317                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       844578                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           411                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       472600                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        607238                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 44899979                       # num instructions consuming a value
system.cpu0.iew.wb_count                     57016908                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.720512                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32350971                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.252480                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      57065221                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                76416201                       # number of integer regfile reads
system.cpu0.int_regfile_writes               42985788                       # number of integer regfile writes
system.cpu0.ipc                              0.168079                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.168079                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           667351      1.14%      1.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             43857053     74.69%     75.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28186      0.05%     75.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                70253      0.12%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 37      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                130      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                400      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                37      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               147      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12585163     21.43%     97.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1507182      2.57%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            308      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            68      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              58716332                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1181                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               2327                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1098                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1409                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     127052                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002164                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  75322     59.28%     59.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.01%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     59.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 45043     35.45%     94.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6634      5.22%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               21      0.02%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              58174852                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         338748202                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     57015810                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        106731088                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  71088468                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 58716332                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1478020                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       34165646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            22355                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        582706                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21696719                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    221168457                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.265482                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.725338                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          185717008     83.97%     83.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           20534976      9.28%     93.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            9772525      4.42%     97.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3055621      1.38%     99.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1460074      0.66%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             295587      0.13%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             216424      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              77268      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              38974      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      221168457                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.260005                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1200562                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          619496                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15150418                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2081266                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1918                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   733                       # number of misc regfile writes
system.cpu0.numCycles                       225827808                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      870297                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               60056617                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             28268772                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3150157                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16522164                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3391723                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                89131                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            101514986                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              75154983                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           55866356                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 35354103                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                901199                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1053769                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              7879432                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                27597589                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1158                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       101513828                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     100302372                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            509565                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8249707                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        508413                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   287472024                       # The number of ROB reads
system.cpu0.rob.rob_writes                  150425033                       # The number of ROB writes
system.cpu0.timesIdled                         165888                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  712                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.341356                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9761673                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11049947                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1160193                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         16887197                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1200814                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1263957                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           63143                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21453149                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1428                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           976                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           967117                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8137321                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1016772                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         864234                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31574341                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            33375006                       # Number of instructions committed
system.cpu1.commit.committedOps              33806238                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    194741135                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173596                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.815204                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    180183399     92.52%     92.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7470369      3.84%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2582272      1.33%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2030994      1.04%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       663629      0.34%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       542658      0.28%     99.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       180933      0.09%     99.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        70109      0.04%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1016772      0.52%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    194741135                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              874763                       # Number of function calls committed.
system.cpu1.commit.int_insts                 32147056                       # Number of committed integer instructions.
system.cpu1.commit.loads                      7222753                       # Number of loads committed
system.cpu1.commit.membars                     646807                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       646807      1.91%      1.91% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        25167078     74.45%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             68      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        7223729     21.37%     97.73% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        768460      2.27%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33806238                       # Class of committed instruction
system.cpu1.commit.refs                       7992189                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   33375006                       # Number of Instructions Simulated
system.cpu1.committedOps                     33806238                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.991695                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.991695                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            155103082                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               193300                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7261734                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              71207158                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10701216                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31201924                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                967626                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14117                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1571527                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21453149                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12202804                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    185321554                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               168770                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      85457583                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2321404                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.107280                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13063095                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10962487                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.427346                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         199545375                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.441821                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.948818                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               148053758     74.20%     74.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                29054188     14.56%     88.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16268768      8.15%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2432002      1.22%     98.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  948925      0.48%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1619787      0.81%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  795040      0.40%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  372540      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     367      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           199545375                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         427488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              990866                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11736379                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.257459                       # Inst execution rate
system.cpu1.iew.exec_refs                    11851747                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    842569                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               48775723                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13685674                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            396964                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1256849                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1350040                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           65338795                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11009178                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           601714                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             51484870                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                438659                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3905323                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                967626                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4685816                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        97952                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             222                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6462921                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       580604                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            27                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       473190                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        517676                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 41036281                       # num instructions consuming a value
system.cpu1.iew.wb_count                     50556633                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.711678                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 29204638                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.252817                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      50600527                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                68007169                       # number of integer regfile reads
system.cpu1.int_regfile_writes               38364175                       # number of integer regfile writes
system.cpu1.ipc                              0.166898                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166898                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           647296      1.24%      1.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39392553     75.63%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 122      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11203723     21.51%     98.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             842794      1.62%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              52086584                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      89409                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.001717                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  62063     69.41%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 27314     30.55%     99.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   32      0.04%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              51528697                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         303817509                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     50556633                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         96871377                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  63923935                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 52086584                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1414860                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31532557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             9557                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        550626                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20690949                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    199545375                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.261026                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.723569                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          168403161     84.39%     84.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           17798984      8.92%     93.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8646861      4.33%     97.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2751213      1.38%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1398134      0.70%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             269839      0.14%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             174780      0.09%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              69396      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33007      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      199545375                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.260468                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1142124                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          593768                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13685674                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1350040                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    489                       # number of misc regfile reads
system.cpu1.numCycles                       199972863                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    26614703                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               58736833                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24907106                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3056751                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11763584                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3223679                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                98243                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             92285306                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              68090681                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50728109                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31186751                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                800240                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                967626                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7489453                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25821003                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        92285306                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      89401128                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            430311                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7866416                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        430321                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   259102173                       # The number of ROB reads
system.cpu1.rob.rob_writes                  135581465                       # The number of ROB writes
system.cpu1.timesIdled                           4802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.640553                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9253432                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10439276                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1215844                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16163754                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           1058638                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        1096701                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           38063                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20585881                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1350                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           980                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1012725                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7783604                       # Number of branches committed
system.cpu2.commit.bw_lim_events               979169                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         824752                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30603877                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            31951352                       # Number of instructions committed
system.cpu2.commit.committedOps              32362852                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    182853061                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.176988                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.818987                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    168737569     92.28%     92.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7319218      4.00%     96.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2533562      1.39%     97.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1976371      1.08%     98.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       593581      0.32%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       512151      0.28%     99.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       131114      0.07%     99.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        70326      0.04%     99.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       979169      0.54%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    182853061                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              780209                       # Number of function calls committed.
system.cpu2.commit.int_insts                 30735131                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6855169                       # Number of loads committed
system.cpu2.commit.membars                     617190                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       617190      1.91%      1.91% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24131439     74.57%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             56      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6856149     21.19%     97.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        757922      2.34%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         32362852                       # Class of committed instruction
system.cpu2.commit.refs                       7614071                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   31951352                       # Number of Instructions Simulated
system.cpu2.committedOps                     32362852                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.884076                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.884076                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            143643231                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               203401                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7082814                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              69068910                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                10578756                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30850667                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1013238                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                14295                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1493501                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20585881                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 11760645                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    173684508                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               146081                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      83051677                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2432714                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.109497                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12678504                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10312070                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.441754                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         187579393                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.455703                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.950527                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               137451233     73.28%     73.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                27933579     14.89%     88.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16331958      8.71%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2477231      1.32%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  872022      0.46%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1481408      0.79%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  668042      0.36%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  363510      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     410      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           187579393                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         424775                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1034379                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11325599                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.263264                       # Inst execution rate
system.cpu2.iew.exec_refs                    11233986                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    837297                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               47945014                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             13084236                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            366587                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1367280                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1347048                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           62927515                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10396689                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           628138                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             49494721                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                432442                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3393145                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1013238                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4157791                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        75455                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             176                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      6229067                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       588146                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            25                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       516793                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        517586                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 38867199                       # num instructions consuming a value
system.cpu2.iew.wb_count                     48606899                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.716001                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 27828965                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.258542                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      48648821                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                65417442                       # number of integer regfile reads
system.cpu2.int_regfile_writes               36798534                       # number of integer regfile writes
system.cpu2.ipc                              0.169950                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.169950                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           617688      1.23%      1.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             38078403     75.97%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  84      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10589063     21.13%     98.33% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             837525      1.67%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              50122859                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      78708                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.001570                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  60145     76.42%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     76.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 18542     23.56%     99.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   21      0.03%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              49583879                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         287911828                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     48606899                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         93492200                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  61595919                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 50122859                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1331596                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30564663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             8009                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        506844                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     19933676                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    187579393                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.267209                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.726951                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          157393489     83.91%     83.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           17404969      9.28%     93.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            8331983      4.44%     97.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2619803      1.40%     99.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1317436      0.70%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             269091      0.14%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             150416      0.08%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              60828      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              31378      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      187579393                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.266605                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1132748                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          611383                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            13084236                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1347048                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    498                       # number of misc regfile reads
system.cpu2.numCycles                       188004168                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    38582998                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               57306817                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             23800431                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2891312                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11662847                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2807139                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               103847                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             89184002                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              65828306                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           48987539                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30754038                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                799729                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1013238                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6932764                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                25187108                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        89184002                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      79909689                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            411606                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  7442198                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        411466                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   244837930                       # The number of ROB reads
system.cpu2.rob.rob_writes                  130678384                       # The number of ROB writes
system.cpu2.timesIdled                           4704                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.310348                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8350717                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             9246689                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1025905                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13489599                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            800584                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         805219                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4635                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17516046                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1336                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           998                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           898910                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   6905334                       # Number of branches committed
system.cpu3.commit.bw_lim_events               939838                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         674965                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       27384527                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28452423                       # Number of instructions committed
system.cpu3.commit.committedOps              28789055                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    150489779                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.191302                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.856151                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    137990411     91.69%     91.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6472648      4.30%     96.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2246270      1.49%     97.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1819421      1.21%     98.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       503334      0.33%     99.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       346866      0.23%     99.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        97703      0.06%     99.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        73288      0.05%     99.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       939838      0.62%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    150489779                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              586525                       # Number of function calls committed.
system.cpu3.commit.int_insts                 27274788                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6038845                       # Number of loads committed
system.cpu3.commit.membars                     504908                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       504908      1.75%      1.75% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        21522745     74.76%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             52      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6039843     20.98%     97.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        721411      2.51%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28789055                       # Class of committed instruction
system.cpu3.commit.refs                       6761254                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28452423                       # Number of Instructions Simulated
system.cpu3.committedOps                     28789055                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.450998                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.450998                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            115994529                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               127305                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6615349                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              61169291                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 8887113                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27553348                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                899393                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                14738                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1362554                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17516046                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10593694                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    142389979                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               153047                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      72647994                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                2052776                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.112938                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11280570                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           9151301                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.468412                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         154696937                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.476169                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.903818                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               109332146     70.68%     70.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25413431     16.43%     87.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15739340     10.17%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2202433      1.42%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  580794      0.38%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1029111      0.67%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  104527      0.07%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  294715      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     440      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           154696937                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         397168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              922797                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10268207                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.287511                       # Inst execution rate
system.cpu3.iew.exec_refs                     9909190                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    813897                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               41033098                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11525559                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            285357                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1102739                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1318190                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           56137668                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9095293                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           642403                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             44591318                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                383631                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3201697                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                899393                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3864501                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        49057                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             202                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5486714                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       595781                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            26                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       488949                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        433848                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 34126935                       # num instructions consuming a value
system.cpu3.iew.wb_count                     43774685                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.729051                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24880270                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.282246                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      43816346                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58911256                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32960118                       # number of integer regfile writes
system.cpu3.ipc                              0.183453                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.183453                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           505369      1.12%      1.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34649501     76.60%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  72      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     77.72% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9264002     20.48%     98.20% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             814681      1.80%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45233721                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      86323                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.001908                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  68868     79.78%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     79.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 17441     20.20%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   14      0.02%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44814675                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         245266837                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     43774685                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         83486307                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  55072386                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45233721                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1065282                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       27348613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            16135                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        390317                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16990585                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    154696937                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.292402                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.767247                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          127813342     82.62%     82.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           15371157      9.94%     92.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7454813      4.82%     97.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2309988      1.49%     98.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1099925      0.71%     99.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             376875      0.24%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             187012      0.12%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              53773      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              30052      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      154696937                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.291653                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1086719                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          626543                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11525559                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1318190                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    461                       # number of misc regfile reads
system.cpu3.numCycles                       155094105                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    71492827                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               49677751                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             21119363                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2403638                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 9835151                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2665400                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                90191                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             79235279                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              58648680                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           43515294                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27516040                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                825576                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                899393                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6330210                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22395931                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        79235279                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      60438392                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            298792                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6151311                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        298788                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   205721599                       # The number of ROB reads
system.cpu3.rob.rob_writes                  116579437                       # The number of ROB writes
system.cpu3.timesIdled                           4579                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5050268                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9583234                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1430615                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       482862                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5608151                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4010894                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12226941                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4493756                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4971782                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       650854                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3887282                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5543                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           7227                       # Transaction distribution
system.membus.trans_dist::ReadExReq             60545                       # Transaction distribution
system.membus.trans_dist::ReadExResp            60453                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4971783                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14615469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14615469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    363717696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               363717696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5524                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5045098                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5045098    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5045098                       # Request fanout histogram
system.membus.respLayer1.occupancy        27000049750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13515943522                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                582                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          292                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean        66257125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   147222413.790564                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          292    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    558287000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            292                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    94001938500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  19347080500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     11754789                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11754789                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     11754789                       # number of overall hits
system.cpu2.icache.overall_hits::total       11754789                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5856                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5856                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5856                       # number of overall misses
system.cpu2.icache.overall_misses::total         5856                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    382626998                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    382626998                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    382626998                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    382626998                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     11760645                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11760645                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     11760645                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11760645                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000498                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000498                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000498                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000498                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 65339.309768                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65339.309768                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 65339.309768                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65339.309768                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          926                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    40.260870                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5549                       # number of writebacks
system.cpu2.icache.writebacks::total             5549                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          307                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          307                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          307                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          307                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5549                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5549                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5549                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5549                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    359798498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    359798498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    359798498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    359798498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000472                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000472                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000472                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000472                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 64840.241125                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64840.241125                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 64840.241125                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64840.241125                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5549                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     11754789                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11754789                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5856                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5856                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    382626998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    382626998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     11760645                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11760645                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000498                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000498                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 65339.309768                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65339.309768                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          307                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          307                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5549                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5549                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    359798498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    359798498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000472                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000472                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 64840.241125                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64840.241125                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11931194                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5581                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2137.823688                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23526839                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23526839                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8372758                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8372758                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8372758                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8372758                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2169724                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2169724                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2169724                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2169724                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 180612391994                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 180612391994                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 180612391994                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 180612391994                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10542482                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10542482                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10542482                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10542482                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.205808                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.205808                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.205808                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.205808                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 83242.104523                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83242.104523                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 83242.104523                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83242.104523                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      6914702                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           23                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           111290                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    62.132285                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           23                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1432559                       # number of writebacks
system.cpu2.dcache.writebacks::total          1432559                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       730798                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       730798                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       730798                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       730798                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1438926                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1438926                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1438926                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1438926                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 128706151499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 128706151499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 128706151499                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 128706151499                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.136488                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.136488                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.136488                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.136488                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 89445.983670                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89445.983670                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 89445.983670                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89445.983670                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1432558                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8018597                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8018597                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1972047                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1972047                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 161371853500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 161371853500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      9990644                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9990644                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.197389                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.197389                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 81829.618412                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 81829.618412                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       547696                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       547696                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1424351                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1424351                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 126961992500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 126961992500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.142568                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.142568                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 89136.731396                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89136.731396                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       354161                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        354161                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       197677                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       197677                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  19240538494                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19240538494                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       551838                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       551838                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.358216                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.358216                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97333.217795                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97333.217795                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       183102                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       183102                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        14575                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        14575                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1744158999                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1744158999                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.026412                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026412                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 119667.855849                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 119667.855849                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       205455                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       205455                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1015                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1015                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     25784500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     25784500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       206470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       206470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.004916                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.004916                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25403.448276                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25403.448276                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          166                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          166                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          849                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          849                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     13839000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13839000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.004112                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.004112                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16300.353357                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16300.353357                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       204085                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       204085                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1939                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1939                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     29398000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     29398000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       206024                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       206024                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.009412                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.009412                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 15161.423414                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15161.423414                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1936                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1936                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     27546000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     27546000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.009397                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.009397                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 14228.305785                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 14228.305785                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1040000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1040000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       956000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       956000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          299                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            299                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          681                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          681                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      9907000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      9907000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          980                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          980                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.694898                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.694898                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 14547.723935                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 14547.723935                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          681                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          681                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      9226000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      9226000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.694898                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.694898                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 13547.723935                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 13547.723935                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.558035                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10226710                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1438832                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.107647                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.558035                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.986189                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.986189                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23350716                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23350716                       # Number of data accesses
system.cpu3.numPwrStateTransitions                626                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          314                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean       114019500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   283325819.966867                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          314    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        52500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1284190500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            314                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    77546896000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  35802123000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10587802                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10587802                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10587802                       # number of overall hits
system.cpu3.icache.overall_hits::total       10587802                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5892                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5892                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5892                       # number of overall misses
system.cpu3.icache.overall_misses::total         5892                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    365741500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    365741500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    365741500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    365741500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10593694                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10593694                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10593694                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10593694                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000556                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000556                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000556                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000556                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 62074.253225                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62074.253225                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 62074.253225                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62074.253225                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          824                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    74.909091                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5647                       # number of writebacks
system.cpu3.icache.writebacks::total             5647                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          245                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          245                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          245                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          245                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5647                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5647                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5647                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5647                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    348019000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    348019000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    348019000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    348019000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000533                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000533                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000533                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000533                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 61629.006552                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61629.006552                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 61629.006552                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61629.006552                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5647                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10587802                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10587802                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5892                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5892                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    365741500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    365741500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10593694                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10593694                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000556                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000556                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 62074.253225                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62074.253225                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          245                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          245                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5647                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5647                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    348019000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    348019000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000533                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000533                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 61629.006552                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61629.006552                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10704711                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5679                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1884.964078                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21193035                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21193035                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7412102                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7412102                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7412102                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7412102                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1921256                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1921256                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1921256                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1921256                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 161035047488                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 161035047488                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 161035047488                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 161035047488                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9333358                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9333358                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9333358                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9333358                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.205848                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.205848                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.205848                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.205848                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 83817.589893                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83817.589893                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 83817.589893                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83817.589893                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4782675                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         3204                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            73698                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             46                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    64.895587                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.652174                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1156386                       # number of writebacks
system.cpu3.dcache.writebacks::total          1156386                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       759149                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       759149                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       759149                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       759149                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1162107                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1162107                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1162107                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1162107                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 104484871992                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 104484871992                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 104484871992                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 104484871992                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.124511                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.124511                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.124511                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.124511                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 89909.855110                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89909.855110                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 89909.855110                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89909.855110                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1156386                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7057557                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7057557                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1722988                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1722988                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 141205580500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 141205580500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8780545                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8780545                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.196228                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.196228                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 81953.896661                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 81953.896661                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       574928                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       574928                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      1148060                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1148060                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 102701221000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 102701221000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.130750                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.130750                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 89456.318485                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89456.318485                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       354545                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        354545                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       198268                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       198268                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  19829466988                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19829466988                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       552813                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       552813                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.358653                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.358653                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 100013.451429                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 100013.451429                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       184221                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       184221                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        14047                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        14047                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1783650992                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1783650992                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.025410                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025410                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126977.361145                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126977.361145                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       168041                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       168041                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          946                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          946                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     29244000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     29244000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       168987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       168987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.005598                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.005598                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30913.319239                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30913.319239                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          176                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          176                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          770                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          770                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     12606500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     12606500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.004557                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.004557                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16372.077922                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16372.077922                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       167075                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       167075                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1463                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1463                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     22326500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     22326500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       168538                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       168538                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.008681                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.008681                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 15260.765550                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 15260.765550                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1453                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1453                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     20949500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     20949500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.008621                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.008621                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 14418.100482                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 14418.100482                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       951000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       951000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       875000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       875000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          309                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            309                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          689                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          689                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     10331500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     10331500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          998                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          998                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.690381                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.690381                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 14994.920174                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 14994.920174                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          689                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          689                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      9642500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      9642500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.690381                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.690381                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 13994.920174                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 13994.920174                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.775016                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            8913660                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1162489                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.667737                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.775016                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.961719                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.961719                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20506224                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20506224                       # Number of data accesses
system.cpu0.numPwrStateTransitions                124                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           62                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    7019024.193548                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   7003977.341030                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           62    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       162000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     22634000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             62                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   112913839500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    435179500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12815334                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12815334                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12815334                       # number of overall hits
system.cpu0.icache.overall_hits::total       12815334                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       252661                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        252661                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       252661                       # number of overall misses
system.cpu0.icache.overall_misses::total       252661                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5834440499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5834440499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5834440499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5834440499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13067995                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13067995                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13067995                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13067995                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.019334                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.019334                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.019334                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.019334                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23091.971056                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23091.971056                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23091.971056                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23091.971056                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1809                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    36.180000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       220483                       # number of writebacks
system.cpu0.icache.writebacks::total           220483                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        32175                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        32175                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        32175                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        32175                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       220486                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       220486                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       220486                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       220486                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5076087500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5076087500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5076087500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5076087500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.016872                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016872                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.016872                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016872                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23022.266720                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23022.266720                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23022.266720                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23022.266720                       # average overall mshr miss latency
system.cpu0.icache.replacements                220483                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12815334                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12815334                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       252661                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       252661                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5834440499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5834440499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13067995                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13067995                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.019334                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.019334                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23091.971056                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23091.971056                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        32175                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        32175                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       220486                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       220486                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5076087500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5076087500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.016872                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016872                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23022.266720                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23022.266720                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999762                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13036047                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           220518                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            59.115569                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999762                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26356476                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26356476                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10178009                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10178009                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10178009                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10178009                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2586603                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2586603                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2586603                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2586603                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 206486414953                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 206486414953                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 206486414953                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 206486414953                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12764612                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12764612                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12764612                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12764612                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.202639                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.202639                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.202639                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.202639                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 79829.187144                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79829.187144                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 79829.187144                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79829.187144                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8800605                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1182                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           144731                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.806634                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.800000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1716251                       # number of writebacks
system.cpu0.dcache.writebacks::total          1716251                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       864690                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       864690                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       864690                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       864690                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1721913                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1721913                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1721913                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1721913                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 148960588079                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 148960588079                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 148960588079                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 148960588079                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.134897                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.134897                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.134897                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.134897                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86508.777202                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86508.777202                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86508.777202                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86508.777202                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1716251                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9422382                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9422382                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2333508                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2333508                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 184066049500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 184066049500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11755890                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11755890                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.198497                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.198497                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78879.545088                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78879.545088                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       642253                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       642253                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1691255                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1691255                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 146387465000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 146387465000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.143864                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.143864                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 86555.525335                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86555.525335                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       755627                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        755627                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       253095                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       253095                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22420365453                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22420365453                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1008722                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1008722                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250907                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.250907                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 88584.782208                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88584.782208                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       222437                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       222437                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        30658                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        30658                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2573123079                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2573123079                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030393                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030393                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83929.906680                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83929.906680                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       233332                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       233332                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         6171                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         6171                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     52422500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     52422500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       239503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       239503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.025766                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.025766                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8494.976503                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8494.976503                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5441                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5441                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          730                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          730                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     17072500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     17072500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003048                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003048                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23386.986301                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23386.986301                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       220840                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       220840                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3508                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3508                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     78699000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     78699000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       224348                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       224348                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.015636                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015636                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 22434.150513                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 22434.150513                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3502                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3502                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     75206000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     75206000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.015610                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015610                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 21475.157053                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21475.157053                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        67000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        67000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3082                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3082                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          515                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          515                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     11072000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     11072000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3597                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3597                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.143175                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.143175                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21499.029126                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21499.029126                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          515                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          515                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     10557000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     10557000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.143175                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.143175                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20499.029126                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20499.029126                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.972508                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12368412                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1719465                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.193175                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.972508                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999141                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999141                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28183553                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28183553                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              192117                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              264969                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2030                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              210368                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1982                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              195425                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2189                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              153391                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1022471                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             192117                       # number of overall hits
system.l2.overall_hits::.cpu0.data             264969                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2030                       # number of overall hits
system.l2.overall_hits::.cpu1.data             210368                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1982                       # number of overall hits
system.l2.overall_hits::.cpu2.data             195425                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2189                       # number of overall hits
system.l2.overall_hits::.cpu3.data             153391                       # number of overall hits
system.l2.overall_hits::total                 1022471                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             28368                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1450096                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3651                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1339837                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3567                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1235704                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3458                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1001551                       # number of demand (read+write) misses
system.l2.demand_misses::total                5066232                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            28368                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1450096                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3651                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1339837                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3567                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1235704                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3458                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1001551                       # number of overall misses
system.l2.overall_misses::total               5066232                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2359885500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 142696153500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    330544500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 133084378500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    327207000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 123839738500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    313134500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 100664869500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     503615911500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2359885500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 142696153500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    330544500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 133084378500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    327207000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 123839738500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    313134500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 100664869500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    503615911500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          220485                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1715065                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5681                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1550205                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5549                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1431129                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5647                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1154942                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6088703                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         220485                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1715065                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5681                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1550205                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5549                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1431129                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5647                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1154942                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6088703                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.128662                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.845505                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.642669                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.864297                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.642819                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.863447                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.612361                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.867187                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.832071                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.128662                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.845505                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.642669                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.864297                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.642819                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.863447                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.612361                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.867187                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.832071                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83188.293147                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98404.625280                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90535.332786                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99328.782904                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91731.707317                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100217.963606                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90553.643725                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100508.980072                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99406.405293                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83188.293147                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98404.625280                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90535.332786                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99328.782904                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91731.707317                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100217.963606                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90553.643725                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100508.980072                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99406.405293                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              650854                       # number of writebacks
system.l2.writebacks::total                    650854                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           8048                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            643                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8474                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            748                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           8305                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            664                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           7052                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               33990                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          8048                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           643                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8474                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           748                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          8305                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           664                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          7052                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              33990                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        28312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1442048                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1331363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1227399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       994499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5032242                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        28312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1442048                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1331363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1227399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       994499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5032242                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2073711503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 127825763042                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    253945000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 119285876542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    246439500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 111094063547                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    241217000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  90320863033                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 451341879167                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2073711503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 127825763042                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    253945000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 119285876542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    246439500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 111094063547                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    241217000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  90320863033                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 451341879167                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.128408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.840812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.529484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.858830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.508019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.857644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.494776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.861081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.826488                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.128408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.840812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.529484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.858830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.508019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.857644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.494776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.861081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.826488                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73244.966904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88641.822631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84423.204787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89596.809091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87420.893934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 90511.776160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86333.929850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90820.466419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89690.018717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73244.966904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88641.822631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84423.204787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89596.809091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87420.893934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 90511.776160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86333.929850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90820.466419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89690.018717                       # average overall mshr miss latency
system.l2.replacements                        9007789                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       702911                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           702911                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       702911                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       702911                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4508987                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4508987                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4508987                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4508987                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            1525                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             476                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             501                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             206                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2708                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1620                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           573                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           678                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           269                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3140                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     42739000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     11261500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     12072000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      5326000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     71398500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3145                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1049                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1179                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          475                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5848                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.515103                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.546235                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.575064                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.566316                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.536936                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 26382.098765                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 19653.577661                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 17805.309735                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 19799.256506                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 22738.375796                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1620                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          573                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          678                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          269                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3140                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     32422999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     11493499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     13672500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      5428500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     63017498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.515103                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.546235                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.575064                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.566316                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.536936                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20014.196914                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20058.462478                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20165.929204                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20180.297398                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20069.266879                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           724                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           543                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           328                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           244                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1839                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1998                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1049                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          649                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          500                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             4196                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     44126500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     24229000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     14778000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     11115500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     94249000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2722                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1592                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          977                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          744                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6035                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.734019                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.658920                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.664278                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.672043                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.695278                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 22085.335335                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 23097.235462                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 22770.416025                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data        22231                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 22461.630124                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            18                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1990                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1049                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          643                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          496                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         4178                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     40187500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     20847500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     13023500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      9994999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     84053499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.731080                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.658920                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.658137                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.692295                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20194.723618                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19873.689228                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20254.276827                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20151.207661                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20118.118478                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             5854                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              187                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              185                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              310                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6536                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          21289                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          13097                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          13045                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          13024                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               60455                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2387463000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1721324500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1698638500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1753492500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7560918500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        27143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        13284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        13230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        13334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.784327                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.985923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.986017                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.976751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.902435                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112145.380243                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131428.915019                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 130213.760061                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134635.480651                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125066.884460                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        21289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        13097                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        13045                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        13024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          60455                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2174573000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1590354500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1568188500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1623252500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6956368500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.784327                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.985923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.986017                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.976751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.902435                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102145.380243                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121428.915019                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 120213.760061                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124635.480651                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115066.884460                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        192117                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2030                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1982                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2189                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             198318                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        28368                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3567                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3458                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2359885500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    330544500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    327207000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    313134500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3330771500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       220485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5549                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5647                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         237362                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.128662                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.642669                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.642819                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.612361                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.164491                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83188.293147                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90535.332786                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91731.707317                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90553.643725                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85308.152341                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          643                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          748                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          664                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2111                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        28312                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3008                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        36933                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2073711503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    253945000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    246439500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    241217000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2815313003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.128408                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.529484                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.508019                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.494776                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.155598                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73244.966904                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84423.204787                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87420.893934                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86333.929850                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76227.574337                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       259115                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       210181                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       195240                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       153081                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            817617                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1428807                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1326740                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1222659                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       988527                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4966733                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 140308690500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 131363054000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 122141100000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  98911377000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 492724221500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1687922                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1536921                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1417899                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      1141608                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5784350                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.846489                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.863245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.862303                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.865908                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.858650                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98199.890188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99011.904367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 99897.927386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100059.358015                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99204.894143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         8048                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8474                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         8305                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         7052                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        31879                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1420759                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1318266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1214354                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       981475                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4934854                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 125651190042                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 117695522042                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 109525875047                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  88697610533                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 441570197664                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.841721                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.857732                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.856446                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.859730                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.853139                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88439.482025                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89280.556460                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90192.707437                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 90371.747149                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89479.890928                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                    11276798                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9007854                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.251885                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.622383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.829740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.358036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.036316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.101942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.035823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.933054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.032772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.049933                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.431600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.012965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.193094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.142218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.123954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.094530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  99508006                       # Number of tag accesses
system.l2.tags.data_accesses                 99508006                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1811904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      92290944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        192512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      85207168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        180416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      78553408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        178816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      63647872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          322063040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1811904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       192512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       180416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       178816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2363648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41654656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41654656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          28311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1442046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1331362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1227397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         994498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5032235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       650854                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             650854                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15985176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        814219168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1698400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        751723912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1591686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        693022390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1577570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        561521154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2841339456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15985176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1698400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1591686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1577570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20852832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      367490221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            367490221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      367490221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15985176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       814219168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1698400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       751723912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1591686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       693022390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1577570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       561521154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3208829677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    646251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     28312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1424265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1322286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1218919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    984734.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000360848500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40188                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40188                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9010669                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             608098                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5032236                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     650854                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5032236                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   650854                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  45099                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4603                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            216311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            191607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            180636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            172741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            797059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            553195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            421866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            339394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            390785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           476193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           356607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           184336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           168474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           202542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             53993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            77433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            62839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37244                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 149384274250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24935685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            242893093000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29953.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48703.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2702182                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  557150                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5032236                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               650854                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  956077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1197815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1017088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  721236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  469191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  291417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  168483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   88659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   42504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   19327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   9272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  38809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  42786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  44021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  40853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2374057                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    151.865280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.029669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   189.920786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1417140     59.69%     59.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       607807     25.60%     85.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       147677      6.22%     91.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        61996      2.61%     94.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34640      1.46%     95.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21835      0.92%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14913      0.63%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10353      0.44%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        57696      2.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2374057                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     124.094780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    182.645917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          19425     48.34%     48.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        12670     31.53%     79.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1714      4.26%     84.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1520      3.78%     87.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         1750      4.35%     92.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          809      2.01%     94.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          313      0.78%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          268      0.67%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          253      0.63%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          225      0.56%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          205      0.51%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          196      0.49%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          158      0.39%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          135      0.34%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          121      0.30%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           77      0.19%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           58      0.14%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           49      0.12%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           36      0.09%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           24      0.06%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           39      0.10%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407           44      0.11%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471           22      0.05%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535           26      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599           19      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            6      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            6      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855           10      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40188                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.080571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.075449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.426471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38544     95.91%     95.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              488      1.21%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              821      2.04%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              253      0.63%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               69      0.17%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40188                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              319176768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2886336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41359744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               322063104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41654656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2815.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       364.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2841.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    367.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  113349099500                       # Total gap between requests
system.mem_ctrls.avgGap                      19944.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1811968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     91152960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       192512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     84626304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       180416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     78010816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       178816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     63022976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41359744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15985740.467678861693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 804179522.718233704567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1698400.230530446861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 746599350.806909084320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1591685.588386080461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 688235475.597720026970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1577569.894980740966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 556008129.192542910576                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 364888416.017080843449                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        28312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1442046                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1331362                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2819                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1227397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2794                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       994498                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       650854                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    902058750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  68163747500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    127750000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  64109343750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    127892750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  60217208500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    124021500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  49121070250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2810016266000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31861.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47268.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42470.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48153.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45368.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     49060.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44388.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49392.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4317429.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9288497400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4936972425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16422521220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1886121720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       8947929120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51316331070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        312270720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        93110643675                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        821.450812                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    391314000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3785080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 109172625000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7662219600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4072573890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19185629820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1487282400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       8947929120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      51200538420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        409780320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        92965953570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        820.174311                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    651380750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3785080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 108912558250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                552                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          277                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    48240886.281588                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   106821770.426642                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          277    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        35000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    399346500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            277                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99986293500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  13362725500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12196761                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12196761                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12196761                       # number of overall hits
system.cpu1.icache.overall_hits::total       12196761                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6043                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6043                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6043                       # number of overall misses
system.cpu1.icache.overall_misses::total         6043                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    390321999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    390321999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    390321999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    390321999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12202804                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12202804                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12202804                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12202804                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000495                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000495                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000495                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000495                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64590.766010                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64590.766010                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64590.766010                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64590.766010                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          812                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    50.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5681                       # number of writebacks
system.cpu1.icache.writebacks::total             5681                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          362                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          362                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          362                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          362                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5681                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5681                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5681                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5681                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    363820999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    363820999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    363820999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    363820999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000466                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000466                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000466                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000466                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64041.717831                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64041.717831                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64041.717831                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64041.717831                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5681                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12196761                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12196761                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6043                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6043                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    390321999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    390321999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12202804                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12202804                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000495                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000495                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64590.766010                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64590.766010                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          362                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          362                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5681                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5681                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    363820999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    363820999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000466                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000466                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64041.717831                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64041.717831                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12386045                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5713                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2168.045685                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24411289                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24411289                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8761785                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8761785                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8761785                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8761785                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2307334                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2307334                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2307334                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2307334                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 190906825995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 190906825995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 190906825995                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 190906825995                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11069119                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11069119                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11069119                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11069119                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208448                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208448                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208448                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208448                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82739.137895                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82739.137895                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82739.137895                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82739.137895                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8263908                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           57                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           136198                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.675693                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           57                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1551519                       # number of writebacks
system.cpu1.dcache.writebacks::total          1551519                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       749695                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       749695                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       749695                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       749695                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1557639                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1557639                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1557639                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1557639                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 138348666999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 138348666999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 138348666999                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 138348666999                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.140719                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.140719                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.140719                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.140719                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88819.467796                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88819.467796                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88819.467796                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88819.467796                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1551519                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8409124                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8409124                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2107497                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2107497                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 171465595000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 171465595000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10516621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10516621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.200397                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.200397                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81359.828745                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81359.828745                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       564349                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       564349                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1543148                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1543148                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 136585643500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 136585643500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.146734                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.146734                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88511.045927                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88511.045927                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       352661                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        352661                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       199837                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       199837                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19441230995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19441230995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       552498                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       552498                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.361697                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.361697                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97285.442611                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97285.442611                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       185346                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       185346                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        14491                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        14491                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1763023499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1763023499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.026228                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026228                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 121663.342695                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 121663.342695                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       215368                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       215368                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          956                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          956                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     26347500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     26347500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       216324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       216324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.004419                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.004419                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27560.146444                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27560.146444                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          220                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          220                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          736                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          736                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12500000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12500000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003402                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003402                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16983.695652                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16983.695652                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       213484                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       213484                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2419                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2419                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     44689000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     44689000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       215903                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       215903                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.011204                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.011204                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 18474.162877                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 18474.162877                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2408                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2408                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     42341000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     42341000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.011153                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.011153                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 17583.471761                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17583.471761                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       727500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       727500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       667500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       667500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          367                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            367                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          609                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          609                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     10068000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     10068000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          976                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          976                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.623975                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.623975                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 16532.019704                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 16532.019704                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          609                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          609                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      9459000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      9459000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.623975                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.623975                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 15532.019704                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 15532.019704                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.651148                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10753771                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1557526                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.904393                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.651148                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.989098                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989098                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24562142                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24562142                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 113349019000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6047069                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1353765                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5391153                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8356935                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8245                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9070                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17315                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          229                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          229                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            68260                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           68260                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        237364                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5809708                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       661454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5163866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4665763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4308240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3477573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18327527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28221888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    219604096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       727168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    198510208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       710272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    183275712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       722816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    147924864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              779697024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9040079                       # Total snoops (count)
system.tol2bus.snoopTraffic                  43373568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15140666                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.469629                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.762238                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9710438     64.13%     64.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4438730     29.32%     93.45% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 446284      2.95%     96.40% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 401888      2.65%     99.05% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 143098      0.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    228      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15140666                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12207606853                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2166492267                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8707037                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1750418379                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8811130                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2589880063                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         330812304                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2344821980                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8861138                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
