Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win32) Build 353583 Mon Dec  9 17:38:55 MST 2013
| Date         : Thu Jul 17 13:34:00 2014
| Host         : Shivam-Win8 running 64-bit major release  (build 7600)
| Command      : report_control_sets -verbose -file lab0_ip_v1_0_control_sets_placed.rpt
| Design       : lab0_ip_v1_0
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    15 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             106 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               7 |            2 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------------+-----------------------------------------------+------------------+----------------+
|       Clock Signal      |           Enable Signal          |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-------------------------+----------------------------------+-----------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG | lab0_ip_v1_0_S00_AXI_inst/E[0]   |                                               |                2 |              4 |
|  s00_axi_aclk_IBUF_BUFG |                                  | lab0_ip_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                2 |              7 |
|  s00_axi_aclk_IBUF_BUFG | lab0_ip_v1_0_S00_AXI_inst/eqOp   | lab0_ip_v1_0_S00_AXI_inst/O6                  |                8 |             32 |
|  s00_axi_aclk_IBUF_BUFG | lab0_ip_v1_0_S00_AXI_inst/O47[0] |                                               |                8 |             52 |
|  s00_axi_aclk_IBUF_BUFG |                                  |                                               |               34 |            106 |
+-------------------------+----------------------------------+-----------------------------------------------+------------------+----------------+


