INFO: [VRFC 10-163] Analyzing VHDL file "/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/PID_DSP/sim/PID_DSP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PID_DSP'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/MULTIPLY_DSP/sim/MULTIPLY_DSP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MULTIPLY_DSP'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_types.vhd" into library FOC_lib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_position_checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FOC_position_checker'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_set_PWM_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FOC_set_PWM_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FOC_core'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/imports/ip_repo/FOC_1_0/hdl/FOC_v1_0_FOC_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FOC_v1_0_FOC_AXI'
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/imports/ip_repo/FOC_1_0/hdl/FOC_v1_0_FOC_AXI.vhd:486]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/imports/ip_repo/FOC_1_0/hdl/FOC_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FOC_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
