\hypertarget{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{}\section{Referencia de la Estructura L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}
\label{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}}


G\+P\+IO grouped interrupt register block structure.  




{\ttfamily \#include $<$gpiogroup\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a15fc8d35f045f329b80c544bef35ff64}{C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_aed987d938203d539600a9b6c6f221ad4}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}7\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a31a0cb631ddc723b8277b38f7c169cc9}{P\+O\+R\+T\+\_\+\+P\+OL} \mbox{[}8\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a1adf1285b0f28fae9537b4cd71646145}{P\+O\+R\+T\+\_\+\+E\+NA} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_ad63c2ea328b20476d7137cab031e6e09}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}1000\mbox{]}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
G\+P\+IO grouped interrupt register block structure. 

Definición en la línea 47 del archivo gpiogroup\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de los campos}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}!C\+T\+RL@{C\+T\+RL}}
\index{C\+T\+RL@{C\+T\+RL}!L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+T\+RL}{CTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+T\+RL}\hypertarget{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a15fc8d35f045f329b80c544bef35ff64}{}\label{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a15fc8d35f045f329b80c544bef35ff64}
$<$ G\+P\+I\+O\+\_\+\+G\+R\+O\+U\+P\+\_\+\+I\+N\+Tn Structure G\+P\+IO grouped interrupt control register 

Definición en la línea 48 del archivo gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}!P\+O\+R\+T\+\_\+\+E\+NA@{P\+O\+R\+T\+\_\+\+E\+NA}}
\index{P\+O\+R\+T\+\_\+\+E\+NA@{P\+O\+R\+T\+\_\+\+E\+NA}!L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+E\+NA}{PORT_ENA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+O\+R\+T\+\_\+\+E\+NA\mbox{[}8\mbox{]}}\hypertarget{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a1adf1285b0f28fae9537b4cd71646145}{}\label{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a1adf1285b0f28fae9537b4cd71646145}
G\+P\+IO grouped interrupt port m enable register 

Definición en la línea 51 del archivo gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}!P\+O\+R\+T\+\_\+\+P\+OL@{P\+O\+R\+T\+\_\+\+P\+OL}}
\index{P\+O\+R\+T\+\_\+\+P\+OL@{P\+O\+R\+T\+\_\+\+P\+OL}!L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+P\+OL}{PORT_POL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+O\+R\+T\+\_\+\+P\+OL\mbox{[}8\mbox{]}}\hypertarget{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a31a0cb631ddc723b8277b38f7c169cc9}{}\label{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_a31a0cb631ddc723b8277b38f7c169cc9}
G\+P\+IO grouped interrupt port polarity register 

Definición en la línea 50 del archivo gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}7\mbox{]}}\hypertarget{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_aed987d938203d539600a9b6c6f221ad4}{}\label{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_aed987d938203d539600a9b6c6f221ad4}


Definición en la línea 49 del archivo gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}1000\mbox{]}}\hypertarget{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_ad63c2ea328b20476d7137cab031e6e09}{}\label{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t_ad63c2ea328b20476d7137cab031e6e09}


Definición en la línea 52 del archivo gpiogroup\+\_\+18xx\+\_\+43xx.\+h.



La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{gpiogroup__18xx__43xx_8h}{gpiogroup\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
