
473STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000287c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08002a04  08002a04  00012a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a48  08002a48  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002a48  08002a48  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a48  08002a48  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a48  08002a48  00012a48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a4c  08002a4c  00012a4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002a50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000108  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000114  20000114  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000acb9  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000016e6  00000000  00000000  0002acf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000830  00000000  00000000  0002c3e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000007a8  00000000  00000000  0002cc10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019e0a  00000000  00000000  0002d3b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ac3f  00000000  00000000  000471c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00098db1  00000000  00000000  00051e01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000eabb2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000020f0  00000000  00000000  000eac08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080029ec 	.word	0x080029ec

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080029ec 	.word	0x080029ec

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b084      	sub	sp, #16
 80001cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ce:	f000 fa2f 	bl	8000630 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d2:	f000 f81b 	bl	800020c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d6:	f000 f8d9 	bl	800038c <MX_GPIO_Init>
  MX_SPI1_Init();
 80001da:	f000 f869 	bl	80002b0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80001de:	f000 f8a5 	bl	800032c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t msg[12] = "Hello world";
 80001e2:	4a08      	ldr	r2, [pc, #32]	; (8000204 <main+0x3c>)
 80001e4:	1d3b      	adds	r3, r7, #4
 80001e6:	ca07      	ldmia	r2, {r0, r1, r2}
 80001e8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_UART_Transmit(&huart1,msg,12,100);
 80001ec:	1d39      	adds	r1, r7, #4
 80001ee:	2364      	movs	r3, #100	; 0x64
 80001f0:	220c      	movs	r2, #12
 80001f2:	4805      	ldr	r0, [pc, #20]	; (8000208 <main+0x40>)
 80001f4:	f002 f853 	bl	800229e <HAL_UART_Transmit>
	  HAL_Delay(1000);
 80001f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001fc:	f000 fa7e 	bl	80006fc <HAL_Delay>
	  HAL_UART_Transmit(&huart1,msg,12,100);
 8000200:	e7f4      	b.n	80001ec <main+0x24>
 8000202:	bf00      	nop
 8000204:	08002a04 	.word	0x08002a04
 8000208:	20000028 	.word	0x20000028

0800020c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b096      	sub	sp, #88	; 0x58
 8000210:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000212:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000216:	2228      	movs	r2, #40	; 0x28
 8000218:	2100      	movs	r1, #0
 800021a:	4618      	mov	r0, r3
 800021c:	f002 fbde 	bl	80029dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000220:	f107 031c 	add.w	r3, r7, #28
 8000224:	2200      	movs	r2, #0
 8000226:	601a      	str	r2, [r3, #0]
 8000228:	605a      	str	r2, [r3, #4]
 800022a:	609a      	str	r2, [r3, #8]
 800022c:	60da      	str	r2, [r3, #12]
 800022e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000230:	1d3b      	adds	r3, r7, #4
 8000232:	2200      	movs	r2, #0
 8000234:	601a      	str	r2, [r3, #0]
 8000236:	605a      	str	r2, [r3, #4]
 8000238:	609a      	str	r2, [r3, #8]
 800023a:	60da      	str	r2, [r3, #12]
 800023c:	611a      	str	r2, [r3, #16]
 800023e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000240:	2302      	movs	r3, #2
 8000242:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000244:	2301      	movs	r3, #1
 8000246:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000248:	2310      	movs	r3, #16
 800024a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800024c:	2300      	movs	r3, #0
 800024e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000250:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000254:	4618      	mov	r0, r3
 8000256:	f000 fccd 	bl	8000bf4 <HAL_RCC_OscConfig>
 800025a:	4603      	mov	r3, r0
 800025c:	2b00      	cmp	r3, #0
 800025e:	d001      	beq.n	8000264 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000260:	f000 f8d0 	bl	8000404 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000264:	230f      	movs	r3, #15
 8000266:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000268:	2300      	movs	r3, #0
 800026a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800026c:	2300      	movs	r3, #0
 800026e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000270:	2300      	movs	r3, #0
 8000272:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000274:	2300      	movs	r3, #0
 8000276:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000278:	f107 031c 	add.w	r3, r7, #28
 800027c:	2100      	movs	r1, #0
 800027e:	4618      	mov	r0, r3
 8000280:	f001 fbc0 	bl	8001a04 <HAL_RCC_ClockConfig>
 8000284:	4603      	mov	r3, r0
 8000286:	2b00      	cmp	r3, #0
 8000288:	d001      	beq.n	800028e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800028a:	f000 f8bb 	bl	8000404 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800028e:	2301      	movs	r3, #1
 8000290:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000292:	2300      	movs	r3, #0
 8000294:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000296:	1d3b      	adds	r3, r7, #4
 8000298:	4618      	mov	r0, r3
 800029a:	f001 fde9 	bl	8001e70 <HAL_RCCEx_PeriphCLKConfig>
 800029e:	4603      	mov	r3, r0
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d001      	beq.n	80002a8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80002a4:	f000 f8ae 	bl	8000404 <Error_Handler>
  }
}
 80002a8:	bf00      	nop
 80002aa:	3758      	adds	r7, #88	; 0x58
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bd80      	pop	{r7, pc}

080002b0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80002b4:	4b1b      	ldr	r3, [pc, #108]	; (8000324 <MX_SPI1_Init+0x74>)
 80002b6:	4a1c      	ldr	r2, [pc, #112]	; (8000328 <MX_SPI1_Init+0x78>)
 80002b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80002ba:	4b1a      	ldr	r3, [pc, #104]	; (8000324 <MX_SPI1_Init+0x74>)
 80002bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80002c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80002c2:	4b18      	ldr	r3, [pc, #96]	; (8000324 <MX_SPI1_Init+0x74>)
 80002c4:	2200      	movs	r2, #0
 80002c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80002c8:	4b16      	ldr	r3, [pc, #88]	; (8000324 <MX_SPI1_Init+0x74>)
 80002ca:	f44f 7240 	mov.w	r2, #768	; 0x300
 80002ce:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80002d0:	4b14      	ldr	r3, [pc, #80]	; (8000324 <MX_SPI1_Init+0x74>)
 80002d2:	2200      	movs	r2, #0
 80002d4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80002d6:	4b13      	ldr	r3, [pc, #76]	; (8000324 <MX_SPI1_Init+0x74>)
 80002d8:	2200      	movs	r2, #0
 80002da:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80002dc:	4b11      	ldr	r3, [pc, #68]	; (8000324 <MX_SPI1_Init+0x74>)
 80002de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80002e2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80002e4:	4b0f      	ldr	r3, [pc, #60]	; (8000324 <MX_SPI1_Init+0x74>)
 80002e6:	2200      	movs	r2, #0
 80002e8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80002ea:	4b0e      	ldr	r3, [pc, #56]	; (8000324 <MX_SPI1_Init+0x74>)
 80002ec:	2200      	movs	r2, #0
 80002ee:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80002f0:	4b0c      	ldr	r3, [pc, #48]	; (8000324 <MX_SPI1_Init+0x74>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80002f6:	4b0b      	ldr	r3, [pc, #44]	; (8000324 <MX_SPI1_Init+0x74>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80002fc:	4b09      	ldr	r3, [pc, #36]	; (8000324 <MX_SPI1_Init+0x74>)
 80002fe:	2207      	movs	r2, #7
 8000300:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000302:	4b08      	ldr	r3, [pc, #32]	; (8000324 <MX_SPI1_Init+0x74>)
 8000304:	2200      	movs	r2, #0
 8000306:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000308:	4b06      	ldr	r3, [pc, #24]	; (8000324 <MX_SPI1_Init+0x74>)
 800030a:	2208      	movs	r2, #8
 800030c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800030e:	4805      	ldr	r0, [pc, #20]	; (8000324 <MX_SPI1_Init+0x74>)
 8000310:	f001 fed4 	bl	80020bc <HAL_SPI_Init>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d001      	beq.n	800031e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800031a:	f000 f873 	bl	8000404 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800031e:	bf00      	nop
 8000320:	bd80      	pop	{r7, pc}
 8000322:	bf00      	nop
 8000324:	200000ac 	.word	0x200000ac
 8000328:	40013000 	.word	0x40013000

0800032c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000330:	4b14      	ldr	r3, [pc, #80]	; (8000384 <MX_USART1_UART_Init+0x58>)
 8000332:	4a15      	ldr	r2, [pc, #84]	; (8000388 <MX_USART1_UART_Init+0x5c>)
 8000334:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 19200;
 8000336:	4b13      	ldr	r3, [pc, #76]	; (8000384 <MX_USART1_UART_Init+0x58>)
 8000338:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 800033c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800033e:	4b11      	ldr	r3, [pc, #68]	; (8000384 <MX_USART1_UART_Init+0x58>)
 8000340:	2200      	movs	r2, #0
 8000342:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8000344:	4b0f      	ldr	r3, [pc, #60]	; (8000384 <MX_USART1_UART_Init+0x58>)
 8000346:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800034a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800034c:	4b0d      	ldr	r3, [pc, #52]	; (8000384 <MX_USART1_UART_Init+0x58>)
 800034e:	2200      	movs	r2, #0
 8000350:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000352:	4b0c      	ldr	r3, [pc, #48]	; (8000384 <MX_USART1_UART_Init+0x58>)
 8000354:	220c      	movs	r2, #12
 8000356:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000358:	4b0a      	ldr	r3, [pc, #40]	; (8000384 <MX_USART1_UART_Init+0x58>)
 800035a:	2200      	movs	r2, #0
 800035c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800035e:	4b09      	ldr	r3, [pc, #36]	; (8000384 <MX_USART1_UART_Init+0x58>)
 8000360:	2200      	movs	r2, #0
 8000362:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000364:	4b07      	ldr	r3, [pc, #28]	; (8000384 <MX_USART1_UART_Init+0x58>)
 8000366:	2200      	movs	r2, #0
 8000368:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800036a:	4b06      	ldr	r3, [pc, #24]	; (8000384 <MX_USART1_UART_Init+0x58>)
 800036c:	2200      	movs	r2, #0
 800036e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000370:	4804      	ldr	r0, [pc, #16]	; (8000384 <MX_USART1_UART_Init+0x58>)
 8000372:	f001 ff46 	bl	8002202 <HAL_UART_Init>
 8000376:	4603      	mov	r3, r0
 8000378:	2b00      	cmp	r3, #0
 800037a:	d001      	beq.n	8000380 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
 800037c:	f000 f842 	bl	8000404 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000380:	bf00      	nop
 8000382:	bd80      	pop	{r7, pc}
 8000384:	20000028 	.word	0x20000028
 8000388:	40013800 	.word	0x40013800

0800038c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b088      	sub	sp, #32
 8000390:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000392:	f107 030c 	add.w	r3, r7, #12
 8000396:	2200      	movs	r2, #0
 8000398:	601a      	str	r2, [r3, #0]
 800039a:	605a      	str	r2, [r3, #4]
 800039c:	609a      	str	r2, [r3, #8]
 800039e:	60da      	str	r2, [r3, #12]
 80003a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003a2:	4b17      	ldr	r3, [pc, #92]	; (8000400 <MX_GPIO_Init+0x74>)
 80003a4:	695b      	ldr	r3, [r3, #20]
 80003a6:	4a16      	ldr	r2, [pc, #88]	; (8000400 <MX_GPIO_Init+0x74>)
 80003a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80003ac:	6153      	str	r3, [r2, #20]
 80003ae:	4b14      	ldr	r3, [pc, #80]	; (8000400 <MX_GPIO_Init+0x74>)
 80003b0:	695b      	ldr	r3, [r3, #20]
 80003b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80003b6:	60bb      	str	r3, [r7, #8]
 80003b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ba:	4b11      	ldr	r3, [pc, #68]	; (8000400 <MX_GPIO_Init+0x74>)
 80003bc:	695b      	ldr	r3, [r3, #20]
 80003be:	4a10      	ldr	r2, [pc, #64]	; (8000400 <MX_GPIO_Init+0x74>)
 80003c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003c4:	6153      	str	r3, [r2, #20]
 80003c6:	4b0e      	ldr	r3, [pc, #56]	; (8000400 <MX_GPIO_Init+0x74>)
 80003c8:	695b      	ldr	r3, [r3, #20]
 80003ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003ce:	607b      	str	r3, [r7, #4]
 80003d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : VCP_TX_Pin VCP_RX_Pin */
  GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80003d2:	f248 0304 	movw	r3, #32772	; 0x8004
 80003d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003d8:	2302      	movs	r3, #2
 80003da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003dc:	2300      	movs	r3, #0
 80003de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003e0:	2303      	movs	r3, #3
 80003e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80003e4:	2307      	movs	r3, #7
 80003e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003e8:	f107 030c 	add.w	r3, r7, #12
 80003ec:	4619      	mov	r1, r3
 80003ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003f2:	f000 fa8d 	bl	8000910 <HAL_GPIO_Init>

}
 80003f6:	bf00      	nop
 80003f8:	3720      	adds	r7, #32
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	40021000 	.word	0x40021000

08000404 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000408:	b672      	cpsid	i
}
 800040a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800040c:	e7fe      	b.n	800040c <Error_Handler+0x8>
	...

08000410 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000410:	b480      	push	{r7}
 8000412:	b083      	sub	sp, #12
 8000414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000416:	4b0f      	ldr	r3, [pc, #60]	; (8000454 <HAL_MspInit+0x44>)
 8000418:	699b      	ldr	r3, [r3, #24]
 800041a:	4a0e      	ldr	r2, [pc, #56]	; (8000454 <HAL_MspInit+0x44>)
 800041c:	f043 0301 	orr.w	r3, r3, #1
 8000420:	6193      	str	r3, [r2, #24]
 8000422:	4b0c      	ldr	r3, [pc, #48]	; (8000454 <HAL_MspInit+0x44>)
 8000424:	699b      	ldr	r3, [r3, #24]
 8000426:	f003 0301 	and.w	r3, r3, #1
 800042a:	607b      	str	r3, [r7, #4]
 800042c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800042e:	4b09      	ldr	r3, [pc, #36]	; (8000454 <HAL_MspInit+0x44>)
 8000430:	69db      	ldr	r3, [r3, #28]
 8000432:	4a08      	ldr	r2, [pc, #32]	; (8000454 <HAL_MspInit+0x44>)
 8000434:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000438:	61d3      	str	r3, [r2, #28]
 800043a:	4b06      	ldr	r3, [pc, #24]	; (8000454 <HAL_MspInit+0x44>)
 800043c:	69db      	ldr	r3, [r3, #28]
 800043e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000442:	603b      	str	r3, [r7, #0]
 8000444:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000446:	bf00      	nop
 8000448:	370c      	adds	r7, #12
 800044a:	46bd      	mov	sp, r7
 800044c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000450:	4770      	bx	lr
 8000452:	bf00      	nop
 8000454:	40021000 	.word	0x40021000

08000458 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b08a      	sub	sp, #40	; 0x28
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000460:	f107 0314 	add.w	r3, r7, #20
 8000464:	2200      	movs	r2, #0
 8000466:	601a      	str	r2, [r3, #0]
 8000468:	605a      	str	r2, [r3, #4]
 800046a:	609a      	str	r2, [r3, #8]
 800046c:	60da      	str	r2, [r3, #12]
 800046e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	4a17      	ldr	r2, [pc, #92]	; (80004d4 <HAL_SPI_MspInit+0x7c>)
 8000476:	4293      	cmp	r3, r2
 8000478:	d128      	bne.n	80004cc <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800047a:	4b17      	ldr	r3, [pc, #92]	; (80004d8 <HAL_SPI_MspInit+0x80>)
 800047c:	699b      	ldr	r3, [r3, #24]
 800047e:	4a16      	ldr	r2, [pc, #88]	; (80004d8 <HAL_SPI_MspInit+0x80>)
 8000480:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000484:	6193      	str	r3, [r2, #24]
 8000486:	4b14      	ldr	r3, [pc, #80]	; (80004d8 <HAL_SPI_MspInit+0x80>)
 8000488:	699b      	ldr	r3, [r3, #24]
 800048a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800048e:	613b      	str	r3, [r7, #16]
 8000490:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000492:	4b11      	ldr	r3, [pc, #68]	; (80004d8 <HAL_SPI_MspInit+0x80>)
 8000494:	695b      	ldr	r3, [r3, #20]
 8000496:	4a10      	ldr	r2, [pc, #64]	; (80004d8 <HAL_SPI_MspInit+0x80>)
 8000498:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800049c:	6153      	str	r3, [r2, #20]
 800049e:	4b0e      	ldr	r3, [pc, #56]	; (80004d8 <HAL_SPI_MspInit+0x80>)
 80004a0:	695b      	ldr	r3, [r3, #20]
 80004a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004a6:	60fb      	str	r3, [r7, #12]
 80004a8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80004aa:	23e0      	movs	r3, #224	; 0xe0
 80004ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004ae:	2302      	movs	r3, #2
 80004b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b2:	2300      	movs	r3, #0
 80004b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004b6:	2303      	movs	r3, #3
 80004b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80004ba:	2305      	movs	r3, #5
 80004bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004be:	f107 0314 	add.w	r3, r7, #20
 80004c2:	4619      	mov	r1, r3
 80004c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004c8:	f000 fa22 	bl	8000910 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80004cc:	bf00      	nop
 80004ce:	3728      	adds	r7, #40	; 0x28
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	40013000 	.word	0x40013000
 80004d8:	40021000 	.word	0x40021000

080004dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b08a      	sub	sp, #40	; 0x28
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004e4:	f107 0314 	add.w	r3, r7, #20
 80004e8:	2200      	movs	r2, #0
 80004ea:	601a      	str	r2, [r3, #0]
 80004ec:	605a      	str	r2, [r3, #4]
 80004ee:	609a      	str	r2, [r3, #8]
 80004f0:	60da      	str	r2, [r3, #12]
 80004f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	4a18      	ldr	r2, [pc, #96]	; (800055c <HAL_UART_MspInit+0x80>)
 80004fa:	4293      	cmp	r3, r2
 80004fc:	d129      	bne.n	8000552 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80004fe:	4b18      	ldr	r3, [pc, #96]	; (8000560 <HAL_UART_MspInit+0x84>)
 8000500:	699b      	ldr	r3, [r3, #24]
 8000502:	4a17      	ldr	r2, [pc, #92]	; (8000560 <HAL_UART_MspInit+0x84>)
 8000504:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000508:	6193      	str	r3, [r2, #24]
 800050a:	4b15      	ldr	r3, [pc, #84]	; (8000560 <HAL_UART_MspInit+0x84>)
 800050c:	699b      	ldr	r3, [r3, #24]
 800050e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000512:	613b      	str	r3, [r7, #16]
 8000514:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000516:	4b12      	ldr	r3, [pc, #72]	; (8000560 <HAL_UART_MspInit+0x84>)
 8000518:	695b      	ldr	r3, [r3, #20]
 800051a:	4a11      	ldr	r2, [pc, #68]	; (8000560 <HAL_UART_MspInit+0x84>)
 800051c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000520:	6153      	str	r3, [r2, #20]
 8000522:	4b0f      	ldr	r3, [pc, #60]	; (8000560 <HAL_UART_MspInit+0x84>)
 8000524:	695b      	ldr	r3, [r3, #20]
 8000526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800052a:	60fb      	str	r3, [r7, #12]
 800052c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800052e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000532:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000534:	2302      	movs	r3, #2
 8000536:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000538:	2300      	movs	r3, #0
 800053a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800053c:	2303      	movs	r3, #3
 800053e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000540:	2307      	movs	r3, #7
 8000542:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000544:	f107 0314 	add.w	r3, r7, #20
 8000548:	4619      	mov	r1, r3
 800054a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800054e:	f000 f9df 	bl	8000910 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000552:	bf00      	nop
 8000554:	3728      	adds	r7, #40	; 0x28
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	40013800 	.word	0x40013800
 8000560:	40021000 	.word	0x40021000

08000564 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000568:	e7fe      	b.n	8000568 <NMI_Handler+0x4>

0800056a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800056a:	b480      	push	{r7}
 800056c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800056e:	e7fe      	b.n	800056e <HardFault_Handler+0x4>

08000570 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000574:	e7fe      	b.n	8000574 <MemManage_Handler+0x4>

08000576 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000576:	b480      	push	{r7}
 8000578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800057a:	e7fe      	b.n	800057a <BusFault_Handler+0x4>

0800057c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000580:	e7fe      	b.n	8000580 <UsageFault_Handler+0x4>

08000582 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000582:	b480      	push	{r7}
 8000584:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000586:	bf00      	nop
 8000588:	46bd      	mov	sp, r7
 800058a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058e:	4770      	bx	lr

08000590 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000594:	bf00      	nop
 8000596:	46bd      	mov	sp, r7
 8000598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059c:	4770      	bx	lr

0800059e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800059e:	b480      	push	{r7}
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005a2:	bf00      	nop
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr

080005ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005b0:	f000 f884 	bl	80006bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005b4:	bf00      	nop
 80005b6:	bd80      	pop	{r7, pc}

080005b8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80005bc:	4b06      	ldr	r3, [pc, #24]	; (80005d8 <SystemInit+0x20>)
 80005be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005c2:	4a05      	ldr	r2, [pc, #20]	; (80005d8 <SystemInit+0x20>)
 80005c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	e000ed00 	.word	0xe000ed00

080005dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000614 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005e0:	480d      	ldr	r0, [pc, #52]	; (8000618 <LoopForever+0x6>)
  ldr r1, =_edata
 80005e2:	490e      	ldr	r1, [pc, #56]	; (800061c <LoopForever+0xa>)
  ldr r2, =_sidata
 80005e4:	4a0e      	ldr	r2, [pc, #56]	; (8000620 <LoopForever+0xe>)
  movs r3, #0
 80005e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005e8:	e002      	b.n	80005f0 <LoopCopyDataInit>

080005ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005ee:	3304      	adds	r3, #4

080005f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005f4:	d3f9      	bcc.n	80005ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005f6:	4a0b      	ldr	r2, [pc, #44]	; (8000624 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005f8:	4c0b      	ldr	r4, [pc, #44]	; (8000628 <LoopForever+0x16>)
  movs r3, #0
 80005fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005fc:	e001      	b.n	8000602 <LoopFillZerobss>

080005fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000600:	3204      	adds	r2, #4

08000602 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000602:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000604:	d3fb      	bcc.n	80005fe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000606:	f7ff ffd7 	bl	80005b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800060a:	f002 f9c3 	bl	8002994 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800060e:	f7ff fddb 	bl	80001c8 <main>

08000612 <LoopForever>:

LoopForever:
    b LoopForever
 8000612:	e7fe      	b.n	8000612 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000614:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000618:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800061c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000620:	08002a50 	.word	0x08002a50
  ldr r2, =_sbss
 8000624:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000628:	20000114 	.word	0x20000114

0800062c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800062c:	e7fe      	b.n	800062c <ADC1_2_IRQHandler>
	...

08000630 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000634:	4b08      	ldr	r3, [pc, #32]	; (8000658 <HAL_Init+0x28>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4a07      	ldr	r2, [pc, #28]	; (8000658 <HAL_Init+0x28>)
 800063a:	f043 0310 	orr.w	r3, r3, #16
 800063e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000640:	2003      	movs	r0, #3
 8000642:	f000 f931 	bl	80008a8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000646:	2000      	movs	r0, #0
 8000648:	f000 f808 	bl	800065c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800064c:	f7ff fee0 	bl	8000410 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000650:	2300      	movs	r3, #0
}
 8000652:	4618      	mov	r0, r3
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	40022000 	.word	0x40022000

0800065c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000664:	4b12      	ldr	r3, [pc, #72]	; (80006b0 <HAL_InitTick+0x54>)
 8000666:	681a      	ldr	r2, [r3, #0]
 8000668:	4b12      	ldr	r3, [pc, #72]	; (80006b4 <HAL_InitTick+0x58>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	4619      	mov	r1, r3
 800066e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000672:	fbb3 f3f1 	udiv	r3, r3, r1
 8000676:	fbb2 f3f3 	udiv	r3, r2, r3
 800067a:	4618      	mov	r0, r3
 800067c:	f000 f93b 	bl	80008f6 <HAL_SYSTICK_Config>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000686:	2301      	movs	r3, #1
 8000688:	e00e      	b.n	80006a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	2b0f      	cmp	r3, #15
 800068e:	d80a      	bhi.n	80006a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000690:	2200      	movs	r2, #0
 8000692:	6879      	ldr	r1, [r7, #4]
 8000694:	f04f 30ff 	mov.w	r0, #4294967295
 8000698:	f000 f911 	bl	80008be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800069c:	4a06      	ldr	r2, [pc, #24]	; (80006b8 <HAL_InitTick+0x5c>)
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80006a2:	2300      	movs	r3, #0
 80006a4:	e000      	b.n	80006a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006a6:	2301      	movs	r3, #1
}
 80006a8:	4618      	mov	r0, r3
 80006aa:	3708      	adds	r7, #8
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	20000000 	.word	0x20000000
 80006b4:	20000008 	.word	0x20000008
 80006b8:	20000004 	.word	0x20000004

080006bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006c0:	4b06      	ldr	r3, [pc, #24]	; (80006dc <HAL_IncTick+0x20>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	461a      	mov	r2, r3
 80006c6:	4b06      	ldr	r3, [pc, #24]	; (80006e0 <HAL_IncTick+0x24>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	4413      	add	r3, r2
 80006cc:	4a04      	ldr	r2, [pc, #16]	; (80006e0 <HAL_IncTick+0x24>)
 80006ce:	6013      	str	r3, [r2, #0]
}
 80006d0:	bf00      	nop
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	20000008 	.word	0x20000008
 80006e0:	20000110 	.word	0x20000110

080006e4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
  return uwTick;  
 80006e8:	4b03      	ldr	r3, [pc, #12]	; (80006f8 <HAL_GetTick+0x14>)
 80006ea:	681b      	ldr	r3, [r3, #0]
}
 80006ec:	4618      	mov	r0, r3
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	20000110 	.word	0x20000110

080006fc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b084      	sub	sp, #16
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000704:	f7ff ffee 	bl	80006e4 <HAL_GetTick>
 8000708:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000714:	d005      	beq.n	8000722 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000716:	4b0a      	ldr	r3, [pc, #40]	; (8000740 <HAL_Delay+0x44>)
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	461a      	mov	r2, r3
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	4413      	add	r3, r2
 8000720:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000722:	bf00      	nop
 8000724:	f7ff ffde 	bl	80006e4 <HAL_GetTick>
 8000728:	4602      	mov	r2, r0
 800072a:	68bb      	ldr	r3, [r7, #8]
 800072c:	1ad3      	subs	r3, r2, r3
 800072e:	68fa      	ldr	r2, [r7, #12]
 8000730:	429a      	cmp	r2, r3
 8000732:	d8f7      	bhi.n	8000724 <HAL_Delay+0x28>
  {
  }
}
 8000734:	bf00      	nop
 8000736:	bf00      	nop
 8000738:	3710      	adds	r7, #16
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	20000008 	.word	0x20000008

08000744 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000744:	b480      	push	{r7}
 8000746:	b085      	sub	sp, #20
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	f003 0307 	and.w	r3, r3, #7
 8000752:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000754:	4b0c      	ldr	r3, [pc, #48]	; (8000788 <__NVIC_SetPriorityGrouping+0x44>)
 8000756:	68db      	ldr	r3, [r3, #12]
 8000758:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800075a:	68ba      	ldr	r2, [r7, #8]
 800075c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000760:	4013      	ands	r3, r2
 8000762:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000768:	68bb      	ldr	r3, [r7, #8]
 800076a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800076c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000770:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000774:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000776:	4a04      	ldr	r2, [pc, #16]	; (8000788 <__NVIC_SetPriorityGrouping+0x44>)
 8000778:	68bb      	ldr	r3, [r7, #8]
 800077a:	60d3      	str	r3, [r2, #12]
}
 800077c:	bf00      	nop
 800077e:	3714      	adds	r7, #20
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr
 8000788:	e000ed00 	.word	0xe000ed00

0800078c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000790:	4b04      	ldr	r3, [pc, #16]	; (80007a4 <__NVIC_GetPriorityGrouping+0x18>)
 8000792:	68db      	ldr	r3, [r3, #12]
 8000794:	0a1b      	lsrs	r3, r3, #8
 8000796:	f003 0307 	and.w	r3, r3, #7
}
 800079a:	4618      	mov	r0, r3
 800079c:	46bd      	mov	sp, r7
 800079e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a2:	4770      	bx	lr
 80007a4:	e000ed00 	.word	0xe000ed00

080007a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	4603      	mov	r3, r0
 80007b0:	6039      	str	r1, [r7, #0]
 80007b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	db0a      	blt.n	80007d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007bc:	683b      	ldr	r3, [r7, #0]
 80007be:	b2da      	uxtb	r2, r3
 80007c0:	490c      	ldr	r1, [pc, #48]	; (80007f4 <__NVIC_SetPriority+0x4c>)
 80007c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c6:	0112      	lsls	r2, r2, #4
 80007c8:	b2d2      	uxtb	r2, r2
 80007ca:	440b      	add	r3, r1
 80007cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007d0:	e00a      	b.n	80007e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	b2da      	uxtb	r2, r3
 80007d6:	4908      	ldr	r1, [pc, #32]	; (80007f8 <__NVIC_SetPriority+0x50>)
 80007d8:	79fb      	ldrb	r3, [r7, #7]
 80007da:	f003 030f 	and.w	r3, r3, #15
 80007de:	3b04      	subs	r3, #4
 80007e0:	0112      	lsls	r2, r2, #4
 80007e2:	b2d2      	uxtb	r2, r2
 80007e4:	440b      	add	r3, r1
 80007e6:	761a      	strb	r2, [r3, #24]
}
 80007e8:	bf00      	nop
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr
 80007f4:	e000e100 	.word	0xe000e100
 80007f8:	e000ed00 	.word	0xe000ed00

080007fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b089      	sub	sp, #36	; 0x24
 8000800:	af00      	add	r7, sp, #0
 8000802:	60f8      	str	r0, [r7, #12]
 8000804:	60b9      	str	r1, [r7, #8]
 8000806:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	f003 0307 	and.w	r3, r3, #7
 800080e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000810:	69fb      	ldr	r3, [r7, #28]
 8000812:	f1c3 0307 	rsb	r3, r3, #7
 8000816:	2b04      	cmp	r3, #4
 8000818:	bf28      	it	cs
 800081a:	2304      	movcs	r3, #4
 800081c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800081e:	69fb      	ldr	r3, [r7, #28]
 8000820:	3304      	adds	r3, #4
 8000822:	2b06      	cmp	r3, #6
 8000824:	d902      	bls.n	800082c <NVIC_EncodePriority+0x30>
 8000826:	69fb      	ldr	r3, [r7, #28]
 8000828:	3b03      	subs	r3, #3
 800082a:	e000      	b.n	800082e <NVIC_EncodePriority+0x32>
 800082c:	2300      	movs	r3, #0
 800082e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000830:	f04f 32ff 	mov.w	r2, #4294967295
 8000834:	69bb      	ldr	r3, [r7, #24]
 8000836:	fa02 f303 	lsl.w	r3, r2, r3
 800083a:	43da      	mvns	r2, r3
 800083c:	68bb      	ldr	r3, [r7, #8]
 800083e:	401a      	ands	r2, r3
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000844:	f04f 31ff 	mov.w	r1, #4294967295
 8000848:	697b      	ldr	r3, [r7, #20]
 800084a:	fa01 f303 	lsl.w	r3, r1, r3
 800084e:	43d9      	mvns	r1, r3
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000854:	4313      	orrs	r3, r2
         );
}
 8000856:	4618      	mov	r0, r3
 8000858:	3724      	adds	r7, #36	; 0x24
 800085a:	46bd      	mov	sp, r7
 800085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000860:	4770      	bx	lr
	...

08000864 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	3b01      	subs	r3, #1
 8000870:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000874:	d301      	bcc.n	800087a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000876:	2301      	movs	r3, #1
 8000878:	e00f      	b.n	800089a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800087a:	4a0a      	ldr	r2, [pc, #40]	; (80008a4 <SysTick_Config+0x40>)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	3b01      	subs	r3, #1
 8000880:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000882:	210f      	movs	r1, #15
 8000884:	f04f 30ff 	mov.w	r0, #4294967295
 8000888:	f7ff ff8e 	bl	80007a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800088c:	4b05      	ldr	r3, [pc, #20]	; (80008a4 <SysTick_Config+0x40>)
 800088e:	2200      	movs	r2, #0
 8000890:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000892:	4b04      	ldr	r3, [pc, #16]	; (80008a4 <SysTick_Config+0x40>)
 8000894:	2207      	movs	r2, #7
 8000896:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000898:	2300      	movs	r3, #0
}
 800089a:	4618      	mov	r0, r3
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	e000e010 	.word	0xe000e010

080008a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008b0:	6878      	ldr	r0, [r7, #4]
 80008b2:	f7ff ff47 	bl	8000744 <__NVIC_SetPriorityGrouping>
}
 80008b6:	bf00      	nop
 80008b8:	3708      	adds	r7, #8
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}

080008be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008be:	b580      	push	{r7, lr}
 80008c0:	b086      	sub	sp, #24
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	4603      	mov	r3, r0
 80008c6:	60b9      	str	r1, [r7, #8]
 80008c8:	607a      	str	r2, [r7, #4]
 80008ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008cc:	2300      	movs	r3, #0
 80008ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008d0:	f7ff ff5c 	bl	800078c <__NVIC_GetPriorityGrouping>
 80008d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008d6:	687a      	ldr	r2, [r7, #4]
 80008d8:	68b9      	ldr	r1, [r7, #8]
 80008da:	6978      	ldr	r0, [r7, #20]
 80008dc:	f7ff ff8e 	bl	80007fc <NVIC_EncodePriority>
 80008e0:	4602      	mov	r2, r0
 80008e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008e6:	4611      	mov	r1, r2
 80008e8:	4618      	mov	r0, r3
 80008ea:	f7ff ff5d 	bl	80007a8 <__NVIC_SetPriority>
}
 80008ee:	bf00      	nop
 80008f0:	3718      	adds	r7, #24
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}

080008f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008f6:	b580      	push	{r7, lr}
 80008f8:	b082      	sub	sp, #8
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008fe:	6878      	ldr	r0, [r7, #4]
 8000900:	f7ff ffb0 	bl	8000864 <SysTick_Config>
 8000904:	4603      	mov	r3, r0
}
 8000906:	4618      	mov	r0, r3
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
	...

08000910 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000910:	b480      	push	{r7}
 8000912:	b087      	sub	sp, #28
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
 8000918:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800091a:	2300      	movs	r3, #0
 800091c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800091e:	e14e      	b.n	8000bbe <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	681a      	ldr	r2, [r3, #0]
 8000924:	2101      	movs	r1, #1
 8000926:	697b      	ldr	r3, [r7, #20]
 8000928:	fa01 f303 	lsl.w	r3, r1, r3
 800092c:	4013      	ands	r3, r2
 800092e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	2b00      	cmp	r3, #0
 8000934:	f000 8140 	beq.w	8000bb8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	685b      	ldr	r3, [r3, #4]
 800093c:	f003 0303 	and.w	r3, r3, #3
 8000940:	2b01      	cmp	r3, #1
 8000942:	d005      	beq.n	8000950 <HAL_GPIO_Init+0x40>
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	685b      	ldr	r3, [r3, #4]
 8000948:	f003 0303 	and.w	r3, r3, #3
 800094c:	2b02      	cmp	r3, #2
 800094e:	d130      	bne.n	80009b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	689b      	ldr	r3, [r3, #8]
 8000954:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	005b      	lsls	r3, r3, #1
 800095a:	2203      	movs	r2, #3
 800095c:	fa02 f303 	lsl.w	r3, r2, r3
 8000960:	43db      	mvns	r3, r3
 8000962:	693a      	ldr	r2, [r7, #16]
 8000964:	4013      	ands	r3, r2
 8000966:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	68da      	ldr	r2, [r3, #12]
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	005b      	lsls	r3, r3, #1
 8000970:	fa02 f303 	lsl.w	r3, r2, r3
 8000974:	693a      	ldr	r2, [r7, #16]
 8000976:	4313      	orrs	r3, r2
 8000978:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	693a      	ldr	r2, [r7, #16]
 800097e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	685b      	ldr	r3, [r3, #4]
 8000984:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000986:	2201      	movs	r2, #1
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	fa02 f303 	lsl.w	r3, r2, r3
 800098e:	43db      	mvns	r3, r3
 8000990:	693a      	ldr	r2, [r7, #16]
 8000992:	4013      	ands	r3, r2
 8000994:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	685b      	ldr	r3, [r3, #4]
 800099a:	091b      	lsrs	r3, r3, #4
 800099c:	f003 0201 	and.w	r2, r3, #1
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	fa02 f303 	lsl.w	r3, r2, r3
 80009a6:	693a      	ldr	r2, [r7, #16]
 80009a8:	4313      	orrs	r3, r2
 80009aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	693a      	ldr	r2, [r7, #16]
 80009b0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	685b      	ldr	r3, [r3, #4]
 80009b6:	f003 0303 	and.w	r3, r3, #3
 80009ba:	2b03      	cmp	r3, #3
 80009bc:	d017      	beq.n	80009ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	68db      	ldr	r3, [r3, #12]
 80009c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	005b      	lsls	r3, r3, #1
 80009c8:	2203      	movs	r2, #3
 80009ca:	fa02 f303 	lsl.w	r3, r2, r3
 80009ce:	43db      	mvns	r3, r3
 80009d0:	693a      	ldr	r2, [r7, #16]
 80009d2:	4013      	ands	r3, r2
 80009d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	689a      	ldr	r2, [r3, #8]
 80009da:	697b      	ldr	r3, [r7, #20]
 80009dc:	005b      	lsls	r3, r3, #1
 80009de:	fa02 f303 	lsl.w	r3, r2, r3
 80009e2:	693a      	ldr	r2, [r7, #16]
 80009e4:	4313      	orrs	r3, r2
 80009e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	693a      	ldr	r2, [r7, #16]
 80009ec:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	685b      	ldr	r3, [r3, #4]
 80009f2:	f003 0303 	and.w	r3, r3, #3
 80009f6:	2b02      	cmp	r3, #2
 80009f8:	d123      	bne.n	8000a42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009fa:	697b      	ldr	r3, [r7, #20]
 80009fc:	08da      	lsrs	r2, r3, #3
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	3208      	adds	r2, #8
 8000a02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a08:	697b      	ldr	r3, [r7, #20]
 8000a0a:	f003 0307 	and.w	r3, r3, #7
 8000a0e:	009b      	lsls	r3, r3, #2
 8000a10:	220f      	movs	r2, #15
 8000a12:	fa02 f303 	lsl.w	r3, r2, r3
 8000a16:	43db      	mvns	r3, r3
 8000a18:	693a      	ldr	r2, [r7, #16]
 8000a1a:	4013      	ands	r3, r2
 8000a1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	691a      	ldr	r2, [r3, #16]
 8000a22:	697b      	ldr	r3, [r7, #20]
 8000a24:	f003 0307 	and.w	r3, r3, #7
 8000a28:	009b      	lsls	r3, r3, #2
 8000a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2e:	693a      	ldr	r2, [r7, #16]
 8000a30:	4313      	orrs	r3, r2
 8000a32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	08da      	lsrs	r2, r3, #3
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	3208      	adds	r2, #8
 8000a3c:	6939      	ldr	r1, [r7, #16]
 8000a3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	005b      	lsls	r3, r3, #1
 8000a4c:	2203      	movs	r2, #3
 8000a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a52:	43db      	mvns	r3, r3
 8000a54:	693a      	ldr	r2, [r7, #16]
 8000a56:	4013      	ands	r3, r2
 8000a58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	f003 0203 	and.w	r2, r3, #3
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	005b      	lsls	r3, r3, #1
 8000a66:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6a:	693a      	ldr	r2, [r7, #16]
 8000a6c:	4313      	orrs	r3, r2
 8000a6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	693a      	ldr	r2, [r7, #16]
 8000a74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	685b      	ldr	r3, [r3, #4]
 8000a7a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	f000 809a 	beq.w	8000bb8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a84:	4b55      	ldr	r3, [pc, #340]	; (8000bdc <HAL_GPIO_Init+0x2cc>)
 8000a86:	699b      	ldr	r3, [r3, #24]
 8000a88:	4a54      	ldr	r2, [pc, #336]	; (8000bdc <HAL_GPIO_Init+0x2cc>)
 8000a8a:	f043 0301 	orr.w	r3, r3, #1
 8000a8e:	6193      	str	r3, [r2, #24]
 8000a90:	4b52      	ldr	r3, [pc, #328]	; (8000bdc <HAL_GPIO_Init+0x2cc>)
 8000a92:	699b      	ldr	r3, [r3, #24]
 8000a94:	f003 0301 	and.w	r3, r3, #1
 8000a98:	60bb      	str	r3, [r7, #8]
 8000a9a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a9c:	4a50      	ldr	r2, [pc, #320]	; (8000be0 <HAL_GPIO_Init+0x2d0>)
 8000a9e:	697b      	ldr	r3, [r7, #20]
 8000aa0:	089b      	lsrs	r3, r3, #2
 8000aa2:	3302      	adds	r3, #2
 8000aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aa8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	f003 0303 	and.w	r3, r3, #3
 8000ab0:	009b      	lsls	r3, r3, #2
 8000ab2:	220f      	movs	r2, #15
 8000ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab8:	43db      	mvns	r3, r3
 8000aba:	693a      	ldr	r2, [r7, #16]
 8000abc:	4013      	ands	r3, r2
 8000abe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000ac6:	d013      	beq.n	8000af0 <HAL_GPIO_Init+0x1e0>
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	4a46      	ldr	r2, [pc, #280]	; (8000be4 <HAL_GPIO_Init+0x2d4>)
 8000acc:	4293      	cmp	r3, r2
 8000ace:	d00d      	beq.n	8000aec <HAL_GPIO_Init+0x1dc>
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	4a45      	ldr	r2, [pc, #276]	; (8000be8 <HAL_GPIO_Init+0x2d8>)
 8000ad4:	4293      	cmp	r3, r2
 8000ad6:	d007      	beq.n	8000ae8 <HAL_GPIO_Init+0x1d8>
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	4a44      	ldr	r2, [pc, #272]	; (8000bec <HAL_GPIO_Init+0x2dc>)
 8000adc:	4293      	cmp	r3, r2
 8000ade:	d101      	bne.n	8000ae4 <HAL_GPIO_Init+0x1d4>
 8000ae0:	2303      	movs	r3, #3
 8000ae2:	e006      	b.n	8000af2 <HAL_GPIO_Init+0x1e2>
 8000ae4:	2305      	movs	r3, #5
 8000ae6:	e004      	b.n	8000af2 <HAL_GPIO_Init+0x1e2>
 8000ae8:	2302      	movs	r3, #2
 8000aea:	e002      	b.n	8000af2 <HAL_GPIO_Init+0x1e2>
 8000aec:	2301      	movs	r3, #1
 8000aee:	e000      	b.n	8000af2 <HAL_GPIO_Init+0x1e2>
 8000af0:	2300      	movs	r3, #0
 8000af2:	697a      	ldr	r2, [r7, #20]
 8000af4:	f002 0203 	and.w	r2, r2, #3
 8000af8:	0092      	lsls	r2, r2, #2
 8000afa:	4093      	lsls	r3, r2
 8000afc:	693a      	ldr	r2, [r7, #16]
 8000afe:	4313      	orrs	r3, r2
 8000b00:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b02:	4937      	ldr	r1, [pc, #220]	; (8000be0 <HAL_GPIO_Init+0x2d0>)
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	089b      	lsrs	r3, r3, #2
 8000b08:	3302      	adds	r3, #2
 8000b0a:	693a      	ldr	r2, [r7, #16]
 8000b0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b10:	4b37      	ldr	r3, [pc, #220]	; (8000bf0 <HAL_GPIO_Init+0x2e0>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	43db      	mvns	r3, r3
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d003      	beq.n	8000b34 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000b2c:	693a      	ldr	r2, [r7, #16]
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	4313      	orrs	r3, r2
 8000b32:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000b34:	4a2e      	ldr	r2, [pc, #184]	; (8000bf0 <HAL_GPIO_Init+0x2e0>)
 8000b36:	693b      	ldr	r3, [r7, #16]
 8000b38:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000b3a:	4b2d      	ldr	r3, [pc, #180]	; (8000bf0 <HAL_GPIO_Init+0x2e0>)
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	43db      	mvns	r3, r3
 8000b44:	693a      	ldr	r2, [r7, #16]
 8000b46:	4013      	ands	r3, r2
 8000b48:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d003      	beq.n	8000b5e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000b56:	693a      	ldr	r2, [r7, #16]
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	4313      	orrs	r3, r2
 8000b5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000b5e:	4a24      	ldr	r2, [pc, #144]	; (8000bf0 <HAL_GPIO_Init+0x2e0>)
 8000b60:	693b      	ldr	r3, [r7, #16]
 8000b62:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b64:	4b22      	ldr	r3, [pc, #136]	; (8000bf0 <HAL_GPIO_Init+0x2e0>)
 8000b66:	689b      	ldr	r3, [r3, #8]
 8000b68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	43db      	mvns	r3, r3
 8000b6e:	693a      	ldr	r2, [r7, #16]
 8000b70:	4013      	ands	r3, r2
 8000b72:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d003      	beq.n	8000b88 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000b80:	693a      	ldr	r2, [r7, #16]
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b88:	4a19      	ldr	r2, [pc, #100]	; (8000bf0 <HAL_GPIO_Init+0x2e0>)
 8000b8a:	693b      	ldr	r3, [r7, #16]
 8000b8c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b8e:	4b18      	ldr	r3, [pc, #96]	; (8000bf0 <HAL_GPIO_Init+0x2e0>)
 8000b90:	68db      	ldr	r3, [r3, #12]
 8000b92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	43db      	mvns	r3, r3
 8000b98:	693a      	ldr	r2, [r7, #16]
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d003      	beq.n	8000bb2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000baa:	693a      	ldr	r2, [r7, #16]
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	4313      	orrs	r3, r2
 8000bb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000bb2:	4a0f      	ldr	r2, [pc, #60]	; (8000bf0 <HAL_GPIO_Init+0x2e0>)
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	3301      	adds	r3, #1
 8000bbc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	fa22 f303 	lsr.w	r3, r2, r3
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	f47f aea9 	bne.w	8000920 <HAL_GPIO_Init+0x10>
  }
}
 8000bce:	bf00      	nop
 8000bd0:	bf00      	nop
 8000bd2:	371c      	adds	r7, #28
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr
 8000bdc:	40021000 	.word	0x40021000
 8000be0:	40010000 	.word	0x40010000
 8000be4:	48000400 	.word	0x48000400
 8000be8:	48000800 	.word	0x48000800
 8000bec:	48000c00 	.word	0x48000c00
 8000bf0:	40010400 	.word	0x40010400

08000bf4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	1d3b      	adds	r3, r7, #4
 8000bfe:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c00:	1d3b      	adds	r3, r7, #4
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d102      	bne.n	8000c0e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000c08:	2301      	movs	r3, #1
 8000c0a:	f000 bef4 	b.w	80019f6 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c0e:	1d3b      	adds	r3, r7, #4
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f003 0301 	and.w	r3, r3, #1
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	f000 816a 	beq.w	8000ef2 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c1e:	4bb3      	ldr	r3, [pc, #716]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000c20:	685b      	ldr	r3, [r3, #4]
 8000c22:	f003 030c 	and.w	r3, r3, #12
 8000c26:	2b04      	cmp	r3, #4
 8000c28:	d00c      	beq.n	8000c44 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c2a:	4bb0      	ldr	r3, [pc, #704]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	f003 030c 	and.w	r3, r3, #12
 8000c32:	2b08      	cmp	r3, #8
 8000c34:	d159      	bne.n	8000cea <HAL_RCC_OscConfig+0xf6>
 8000c36:	4bad      	ldr	r3, [pc, #692]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000c38:	685b      	ldr	r3, [r3, #4]
 8000c3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c42:	d152      	bne.n	8000cea <HAL_RCC_OscConfig+0xf6>
 8000c44:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c48:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c4c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000c50:	fa93 f3a3 	rbit	r3, r3
 8000c54:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000c58:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c5c:	fab3 f383 	clz	r3, r3
 8000c60:	b2db      	uxtb	r3, r3
 8000c62:	095b      	lsrs	r3, r3, #5
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	f043 0301 	orr.w	r3, r3, #1
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	2b01      	cmp	r3, #1
 8000c6e:	d102      	bne.n	8000c76 <HAL_RCC_OscConfig+0x82>
 8000c70:	4b9e      	ldr	r3, [pc, #632]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	e015      	b.n	8000ca2 <HAL_RCC_OscConfig+0xae>
 8000c76:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c7a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c7e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000c82:	fa93 f3a3 	rbit	r3, r3
 8000c86:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000c8a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c8e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000c92:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000c96:	fa93 f3a3 	rbit	r3, r3
 8000c9a:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000c9e:	4b93      	ldr	r3, [pc, #588]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ca2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ca6:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000caa:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000cae:	fa92 f2a2 	rbit	r2, r2
 8000cb2:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000cb6:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000cba:	fab2 f282 	clz	r2, r2
 8000cbe:	b2d2      	uxtb	r2, r2
 8000cc0:	f042 0220 	orr.w	r2, r2, #32
 8000cc4:	b2d2      	uxtb	r2, r2
 8000cc6:	f002 021f 	and.w	r2, r2, #31
 8000cca:	2101      	movs	r1, #1
 8000ccc:	fa01 f202 	lsl.w	r2, r1, r2
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f000 810c 	beq.w	8000ef0 <HAL_RCC_OscConfig+0x2fc>
 8000cd8:	1d3b      	adds	r3, r7, #4
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	f040 8106 	bne.w	8000ef0 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	f000 be86 	b.w	80019f6 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cea:	1d3b      	adds	r3, r7, #4
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	685b      	ldr	r3, [r3, #4]
 8000cf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cf4:	d106      	bne.n	8000d04 <HAL_RCC_OscConfig+0x110>
 8000cf6:	4b7d      	ldr	r3, [pc, #500]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4a7c      	ldr	r2, [pc, #496]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000cfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d00:	6013      	str	r3, [r2, #0]
 8000d02:	e030      	b.n	8000d66 <HAL_RCC_OscConfig+0x172>
 8000d04:	1d3b      	adds	r3, r7, #4
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d10c      	bne.n	8000d28 <HAL_RCC_OscConfig+0x134>
 8000d0e:	4b77      	ldr	r3, [pc, #476]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4a76      	ldr	r2, [pc, #472]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000d14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d18:	6013      	str	r3, [r2, #0]
 8000d1a:	4b74      	ldr	r3, [pc, #464]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4a73      	ldr	r2, [pc, #460]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000d20:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d24:	6013      	str	r3, [r2, #0]
 8000d26:	e01e      	b.n	8000d66 <HAL_RCC_OscConfig+0x172>
 8000d28:	1d3b      	adds	r3, r7, #4
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d32:	d10c      	bne.n	8000d4e <HAL_RCC_OscConfig+0x15a>
 8000d34:	4b6d      	ldr	r3, [pc, #436]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a6c      	ldr	r2, [pc, #432]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000d3a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d3e:	6013      	str	r3, [r2, #0]
 8000d40:	4b6a      	ldr	r3, [pc, #424]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a69      	ldr	r2, [pc, #420]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000d46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d4a:	6013      	str	r3, [r2, #0]
 8000d4c:	e00b      	b.n	8000d66 <HAL_RCC_OscConfig+0x172>
 8000d4e:	4b67      	ldr	r3, [pc, #412]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4a66      	ldr	r2, [pc, #408]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000d54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d58:	6013      	str	r3, [r2, #0]
 8000d5a:	4b64      	ldr	r3, [pc, #400]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4a63      	ldr	r2, [pc, #396]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000d60:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d64:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000d66:	4b61      	ldr	r3, [pc, #388]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d6a:	f023 020f 	bic.w	r2, r3, #15
 8000d6e:	1d3b      	adds	r3, r7, #4
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	689b      	ldr	r3, [r3, #8]
 8000d74:	495d      	ldr	r1, [pc, #372]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000d76:	4313      	orrs	r3, r2
 8000d78:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d7a:	1d3b      	adds	r3, r7, #4
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d059      	beq.n	8000e38 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d84:	f7ff fcae 	bl	80006e4 <HAL_GetTick>
 8000d88:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d8c:	e00a      	b.n	8000da4 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d8e:	f7ff fca9 	bl	80006e4 <HAL_GetTick>
 8000d92:	4602      	mov	r2, r0
 8000d94:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000d98:	1ad3      	subs	r3, r2, r3
 8000d9a:	2b64      	cmp	r3, #100	; 0x64
 8000d9c:	d902      	bls.n	8000da4 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8000d9e:	2303      	movs	r3, #3
 8000da0:	f000 be29 	b.w	80019f6 <HAL_RCC_OscConfig+0xe02>
 8000da4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000da8:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dac:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000db0:	fa93 f3a3 	rbit	r3, r3
 8000db4:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000db8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dbc:	fab3 f383 	clz	r3, r3
 8000dc0:	b2db      	uxtb	r3, r3
 8000dc2:	095b      	lsrs	r3, r3, #5
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	f043 0301 	orr.w	r3, r3, #1
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	2b01      	cmp	r3, #1
 8000dce:	d102      	bne.n	8000dd6 <HAL_RCC_OscConfig+0x1e2>
 8000dd0:	4b46      	ldr	r3, [pc, #280]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	e015      	b.n	8000e02 <HAL_RCC_OscConfig+0x20e>
 8000dd6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dda:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dde:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000de2:	fa93 f3a3 	rbit	r3, r3
 8000de6:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000dea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dee:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000df2:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000df6:	fa93 f3a3 	rbit	r3, r3
 8000dfa:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000dfe:	4b3b      	ldr	r3, [pc, #236]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e02:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e06:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000e0a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000e0e:	fa92 f2a2 	rbit	r2, r2
 8000e12:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000e16:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000e1a:	fab2 f282 	clz	r2, r2
 8000e1e:	b2d2      	uxtb	r2, r2
 8000e20:	f042 0220 	orr.w	r2, r2, #32
 8000e24:	b2d2      	uxtb	r2, r2
 8000e26:	f002 021f 	and.w	r2, r2, #31
 8000e2a:	2101      	movs	r1, #1
 8000e2c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e30:	4013      	ands	r3, r2
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d0ab      	beq.n	8000d8e <HAL_RCC_OscConfig+0x19a>
 8000e36:	e05c      	b.n	8000ef2 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e38:	f7ff fc54 	bl	80006e4 <HAL_GetTick>
 8000e3c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e40:	e00a      	b.n	8000e58 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e42:	f7ff fc4f 	bl	80006e4 <HAL_GetTick>
 8000e46:	4602      	mov	r2, r0
 8000e48:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000e4c:	1ad3      	subs	r3, r2, r3
 8000e4e:	2b64      	cmp	r3, #100	; 0x64
 8000e50:	d902      	bls.n	8000e58 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8000e52:	2303      	movs	r3, #3
 8000e54:	f000 bdcf 	b.w	80019f6 <HAL_RCC_OscConfig+0xe02>
 8000e58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e5c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e60:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000e64:	fa93 f3a3 	rbit	r3, r3
 8000e68:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000e6c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e70:	fab3 f383 	clz	r3, r3
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	095b      	lsrs	r3, r3, #5
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	f043 0301 	orr.w	r3, r3, #1
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d102      	bne.n	8000e8a <HAL_RCC_OscConfig+0x296>
 8000e84:	4b19      	ldr	r3, [pc, #100]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	e015      	b.n	8000eb6 <HAL_RCC_OscConfig+0x2c2>
 8000e8a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e8e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e92:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000e96:	fa93 f3a3 	rbit	r3, r3
 8000e9a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000e9e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ea2:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000ea6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000eaa:	fa93 f3a3 	rbit	r3, r3
 8000eae:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000eb2:	4b0e      	ldr	r3, [pc, #56]	; (8000eec <HAL_RCC_OscConfig+0x2f8>)
 8000eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eb6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000eba:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000ebe:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000ec2:	fa92 f2a2 	rbit	r2, r2
 8000ec6:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000eca:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000ece:	fab2 f282 	clz	r2, r2
 8000ed2:	b2d2      	uxtb	r2, r2
 8000ed4:	f042 0220 	orr.w	r2, r2, #32
 8000ed8:	b2d2      	uxtb	r2, r2
 8000eda:	f002 021f 	and.w	r2, r2, #31
 8000ede:	2101      	movs	r1, #1
 8000ee0:	fa01 f202 	lsl.w	r2, r1, r2
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d1ab      	bne.n	8000e42 <HAL_RCC_OscConfig+0x24e>
 8000eea:	e002      	b.n	8000ef2 <HAL_RCC_OscConfig+0x2fe>
 8000eec:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ef0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ef2:	1d3b      	adds	r3, r7, #4
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f003 0302 	and.w	r3, r3, #2
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	f000 816f 	beq.w	80011e0 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f02:	4bd0      	ldr	r3, [pc, #832]	; (8001244 <HAL_RCC_OscConfig+0x650>)
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	f003 030c 	and.w	r3, r3, #12
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d00b      	beq.n	8000f26 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000f0e:	4bcd      	ldr	r3, [pc, #820]	; (8001244 <HAL_RCC_OscConfig+0x650>)
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	f003 030c 	and.w	r3, r3, #12
 8000f16:	2b08      	cmp	r3, #8
 8000f18:	d16c      	bne.n	8000ff4 <HAL_RCC_OscConfig+0x400>
 8000f1a:	4bca      	ldr	r3, [pc, #808]	; (8001244 <HAL_RCC_OscConfig+0x650>)
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d166      	bne.n	8000ff4 <HAL_RCC_OscConfig+0x400>
 8000f26:	2302      	movs	r3, #2
 8000f28:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f2c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000f30:	fa93 f3a3 	rbit	r3, r3
 8000f34:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8000f38:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f3c:	fab3 f383 	clz	r3, r3
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	095b      	lsrs	r3, r3, #5
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	f043 0301 	orr.w	r3, r3, #1
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	2b01      	cmp	r3, #1
 8000f4e:	d102      	bne.n	8000f56 <HAL_RCC_OscConfig+0x362>
 8000f50:	4bbc      	ldr	r3, [pc, #752]	; (8001244 <HAL_RCC_OscConfig+0x650>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	e013      	b.n	8000f7e <HAL_RCC_OscConfig+0x38a>
 8000f56:	2302      	movs	r3, #2
 8000f58:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f5c:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8000f60:	fa93 f3a3 	rbit	r3, r3
 8000f64:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000f68:	2302      	movs	r3, #2
 8000f6a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000f6e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000f72:	fa93 f3a3 	rbit	r3, r3
 8000f76:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000f7a:	4bb2      	ldr	r3, [pc, #712]	; (8001244 <HAL_RCC_OscConfig+0x650>)
 8000f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f7e:	2202      	movs	r2, #2
 8000f80:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8000f84:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000f88:	fa92 f2a2 	rbit	r2, r2
 8000f8c:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8000f90:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000f94:	fab2 f282 	clz	r2, r2
 8000f98:	b2d2      	uxtb	r2, r2
 8000f9a:	f042 0220 	orr.w	r2, r2, #32
 8000f9e:	b2d2      	uxtb	r2, r2
 8000fa0:	f002 021f 	and.w	r2, r2, #31
 8000fa4:	2101      	movs	r1, #1
 8000fa6:	fa01 f202 	lsl.w	r2, r1, r2
 8000faa:	4013      	ands	r3, r2
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d007      	beq.n	8000fc0 <HAL_RCC_OscConfig+0x3cc>
 8000fb0:	1d3b      	adds	r3, r7, #4
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	691b      	ldr	r3, [r3, #16]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d002      	beq.n	8000fc0 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	f000 bd1b 	b.w	80019f6 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fc0:	4ba0      	ldr	r3, [pc, #640]	; (8001244 <HAL_RCC_OscConfig+0x650>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fc8:	1d3b      	adds	r3, r7, #4
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	695b      	ldr	r3, [r3, #20]
 8000fce:	21f8      	movs	r1, #248	; 0xf8
 8000fd0:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fd4:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000fd8:	fa91 f1a1 	rbit	r1, r1
 8000fdc:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8000fe0:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8000fe4:	fab1 f181 	clz	r1, r1
 8000fe8:	b2c9      	uxtb	r1, r1
 8000fea:	408b      	lsls	r3, r1
 8000fec:	4995      	ldr	r1, [pc, #596]	; (8001244 <HAL_RCC_OscConfig+0x650>)
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ff2:	e0f5      	b.n	80011e0 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ff4:	1d3b      	adds	r3, r7, #4
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	691b      	ldr	r3, [r3, #16]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	f000 8085 	beq.w	800110a <HAL_RCC_OscConfig+0x516>
 8001000:	2301      	movs	r3, #1
 8001002:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001006:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800100a:	fa93 f3a3 	rbit	r3, r3
 800100e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001012:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001016:	fab3 f383 	clz	r3, r3
 800101a:	b2db      	uxtb	r3, r3
 800101c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001020:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001024:	009b      	lsls	r3, r3, #2
 8001026:	461a      	mov	r2, r3
 8001028:	2301      	movs	r3, #1
 800102a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800102c:	f7ff fb5a 	bl	80006e4 <HAL_GetTick>
 8001030:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001034:	e00a      	b.n	800104c <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001036:	f7ff fb55 	bl	80006e4 <HAL_GetTick>
 800103a:	4602      	mov	r2, r0
 800103c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	2b02      	cmp	r3, #2
 8001044:	d902      	bls.n	800104c <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8001046:	2303      	movs	r3, #3
 8001048:	f000 bcd5 	b.w	80019f6 <HAL_RCC_OscConfig+0xe02>
 800104c:	2302      	movs	r3, #2
 800104e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001052:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001056:	fa93 f3a3 	rbit	r3, r3
 800105a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800105e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001062:	fab3 f383 	clz	r3, r3
 8001066:	b2db      	uxtb	r3, r3
 8001068:	095b      	lsrs	r3, r3, #5
 800106a:	b2db      	uxtb	r3, r3
 800106c:	f043 0301 	orr.w	r3, r3, #1
 8001070:	b2db      	uxtb	r3, r3
 8001072:	2b01      	cmp	r3, #1
 8001074:	d102      	bne.n	800107c <HAL_RCC_OscConfig+0x488>
 8001076:	4b73      	ldr	r3, [pc, #460]	; (8001244 <HAL_RCC_OscConfig+0x650>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	e013      	b.n	80010a4 <HAL_RCC_OscConfig+0x4b0>
 800107c:	2302      	movs	r3, #2
 800107e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001082:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001086:	fa93 f3a3 	rbit	r3, r3
 800108a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800108e:	2302      	movs	r3, #2
 8001090:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001094:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001098:	fa93 f3a3 	rbit	r3, r3
 800109c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80010a0:	4b68      	ldr	r3, [pc, #416]	; (8001244 <HAL_RCC_OscConfig+0x650>)
 80010a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a4:	2202      	movs	r2, #2
 80010a6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80010aa:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80010ae:	fa92 f2a2 	rbit	r2, r2
 80010b2:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80010b6:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80010ba:	fab2 f282 	clz	r2, r2
 80010be:	b2d2      	uxtb	r2, r2
 80010c0:	f042 0220 	orr.w	r2, r2, #32
 80010c4:	b2d2      	uxtb	r2, r2
 80010c6:	f002 021f 	and.w	r2, r2, #31
 80010ca:	2101      	movs	r1, #1
 80010cc:	fa01 f202 	lsl.w	r2, r1, r2
 80010d0:	4013      	ands	r3, r2
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d0af      	beq.n	8001036 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010d6:	4b5b      	ldr	r3, [pc, #364]	; (8001244 <HAL_RCC_OscConfig+0x650>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010de:	1d3b      	adds	r3, r7, #4
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	695b      	ldr	r3, [r3, #20]
 80010e4:	21f8      	movs	r1, #248	; 0xf8
 80010e6:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ea:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80010ee:	fa91 f1a1 	rbit	r1, r1
 80010f2:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80010f6:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80010fa:	fab1 f181 	clz	r1, r1
 80010fe:	b2c9      	uxtb	r1, r1
 8001100:	408b      	lsls	r3, r1
 8001102:	4950      	ldr	r1, [pc, #320]	; (8001244 <HAL_RCC_OscConfig+0x650>)
 8001104:	4313      	orrs	r3, r2
 8001106:	600b      	str	r3, [r1, #0]
 8001108:	e06a      	b.n	80011e0 <HAL_RCC_OscConfig+0x5ec>
 800110a:	2301      	movs	r3, #1
 800110c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001110:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001114:	fa93 f3a3 	rbit	r3, r3
 8001118:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800111c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001120:	fab3 f383 	clz	r3, r3
 8001124:	b2db      	uxtb	r3, r3
 8001126:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800112a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	461a      	mov	r2, r3
 8001132:	2300      	movs	r3, #0
 8001134:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001136:	f7ff fad5 	bl	80006e4 <HAL_GetTick>
 800113a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800113e:	e00a      	b.n	8001156 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001140:	f7ff fad0 	bl	80006e4 <HAL_GetTick>
 8001144:	4602      	mov	r2, r0
 8001146:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800114a:	1ad3      	subs	r3, r2, r3
 800114c:	2b02      	cmp	r3, #2
 800114e:	d902      	bls.n	8001156 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8001150:	2303      	movs	r3, #3
 8001152:	f000 bc50 	b.w	80019f6 <HAL_RCC_OscConfig+0xe02>
 8001156:	2302      	movs	r3, #2
 8001158:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800115c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001160:	fa93 f3a3 	rbit	r3, r3
 8001164:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001168:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800116c:	fab3 f383 	clz	r3, r3
 8001170:	b2db      	uxtb	r3, r3
 8001172:	095b      	lsrs	r3, r3, #5
 8001174:	b2db      	uxtb	r3, r3
 8001176:	f043 0301 	orr.w	r3, r3, #1
 800117a:	b2db      	uxtb	r3, r3
 800117c:	2b01      	cmp	r3, #1
 800117e:	d102      	bne.n	8001186 <HAL_RCC_OscConfig+0x592>
 8001180:	4b30      	ldr	r3, [pc, #192]	; (8001244 <HAL_RCC_OscConfig+0x650>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	e013      	b.n	80011ae <HAL_RCC_OscConfig+0x5ba>
 8001186:	2302      	movs	r3, #2
 8001188:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800118c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001190:	fa93 f3a3 	rbit	r3, r3
 8001194:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001198:	2302      	movs	r3, #2
 800119a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800119e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80011a2:	fa93 f3a3 	rbit	r3, r3
 80011a6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80011aa:	4b26      	ldr	r3, [pc, #152]	; (8001244 <HAL_RCC_OscConfig+0x650>)
 80011ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ae:	2202      	movs	r2, #2
 80011b0:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80011b4:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80011b8:	fa92 f2a2 	rbit	r2, r2
 80011bc:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80011c0:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80011c4:	fab2 f282 	clz	r2, r2
 80011c8:	b2d2      	uxtb	r2, r2
 80011ca:	f042 0220 	orr.w	r2, r2, #32
 80011ce:	b2d2      	uxtb	r2, r2
 80011d0:	f002 021f 	and.w	r2, r2, #31
 80011d4:	2101      	movs	r1, #1
 80011d6:	fa01 f202 	lsl.w	r2, r1, r2
 80011da:	4013      	ands	r3, r2
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d1af      	bne.n	8001140 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011e0:	1d3b      	adds	r3, r7, #4
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f003 0308 	and.w	r3, r3, #8
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	f000 80da 	beq.w	80013a4 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011f0:	1d3b      	adds	r3, r7, #4
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	699b      	ldr	r3, [r3, #24]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d069      	beq.n	80012ce <HAL_RCC_OscConfig+0x6da>
 80011fa:	2301      	movs	r3, #1
 80011fc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001200:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001204:	fa93 f3a3 	rbit	r3, r3
 8001208:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800120c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001210:	fab3 f383 	clz	r3, r3
 8001214:	b2db      	uxtb	r3, r3
 8001216:	461a      	mov	r2, r3
 8001218:	4b0b      	ldr	r3, [pc, #44]	; (8001248 <HAL_RCC_OscConfig+0x654>)
 800121a:	4413      	add	r3, r2
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	461a      	mov	r2, r3
 8001220:	2301      	movs	r3, #1
 8001222:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001224:	f7ff fa5e 	bl	80006e4 <HAL_GetTick>
 8001228:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800122c:	e00e      	b.n	800124c <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800122e:	f7ff fa59 	bl	80006e4 <HAL_GetTick>
 8001232:	4602      	mov	r2, r0
 8001234:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001238:	1ad3      	subs	r3, r2, r3
 800123a:	2b02      	cmp	r3, #2
 800123c:	d906      	bls.n	800124c <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 800123e:	2303      	movs	r3, #3
 8001240:	e3d9      	b.n	80019f6 <HAL_RCC_OscConfig+0xe02>
 8001242:	bf00      	nop
 8001244:	40021000 	.word	0x40021000
 8001248:	10908120 	.word	0x10908120
 800124c:	2302      	movs	r3, #2
 800124e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001252:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001256:	fa93 f3a3 	rbit	r3, r3
 800125a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800125e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001262:	2202      	movs	r2, #2
 8001264:	601a      	str	r2, [r3, #0]
 8001266:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	fa93 f2a3 	rbit	r2, r3
 8001270:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800127a:	2202      	movs	r2, #2
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	fa93 f2a3 	rbit	r2, r3
 8001288:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800128c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800128e:	4ba5      	ldr	r3, [pc, #660]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 8001290:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001292:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001296:	2102      	movs	r1, #2
 8001298:	6019      	str	r1, [r3, #0]
 800129a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	fa93 f1a3 	rbit	r1, r3
 80012a4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80012a8:	6019      	str	r1, [r3, #0]
  return result;
 80012aa:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	fab3 f383 	clz	r3, r3
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	f003 031f 	and.w	r3, r3, #31
 80012c0:	2101      	movs	r1, #1
 80012c2:	fa01 f303 	lsl.w	r3, r1, r3
 80012c6:	4013      	ands	r3, r2
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d0b0      	beq.n	800122e <HAL_RCC_OscConfig+0x63a>
 80012cc:	e06a      	b.n	80013a4 <HAL_RCC_OscConfig+0x7b0>
 80012ce:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80012d2:	2201      	movs	r2, #1
 80012d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012d6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	fa93 f2a3 	rbit	r2, r3
 80012e0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80012e4:	601a      	str	r2, [r3, #0]
  return result;
 80012e6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80012ea:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012ec:	fab3 f383 	clz	r3, r3
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	461a      	mov	r2, r3
 80012f4:	4b8c      	ldr	r3, [pc, #560]	; (8001528 <HAL_RCC_OscConfig+0x934>)
 80012f6:	4413      	add	r3, r2
 80012f8:	009b      	lsls	r3, r3, #2
 80012fa:	461a      	mov	r2, r3
 80012fc:	2300      	movs	r3, #0
 80012fe:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001300:	f7ff f9f0 	bl	80006e4 <HAL_GetTick>
 8001304:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001308:	e009      	b.n	800131e <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800130a:	f7ff f9eb 	bl	80006e4 <HAL_GetTick>
 800130e:	4602      	mov	r2, r0
 8001310:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	2b02      	cmp	r3, #2
 8001318:	d901      	bls.n	800131e <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 800131a:	2303      	movs	r3, #3
 800131c:	e36b      	b.n	80019f6 <HAL_RCC_OscConfig+0xe02>
 800131e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001322:	2202      	movs	r2, #2
 8001324:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001326:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	fa93 f2a3 	rbit	r2, r3
 8001330:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001334:	601a      	str	r2, [r3, #0]
 8001336:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800133a:	2202      	movs	r2, #2
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	fa93 f2a3 	rbit	r2, r3
 8001348:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001352:	2202      	movs	r2, #2
 8001354:	601a      	str	r2, [r3, #0]
 8001356:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	fa93 f2a3 	rbit	r2, r3
 8001360:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001364:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001366:	4b6f      	ldr	r3, [pc, #444]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 8001368:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800136a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800136e:	2102      	movs	r1, #2
 8001370:	6019      	str	r1, [r3, #0]
 8001372:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	fa93 f1a3 	rbit	r1, r3
 800137c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001380:	6019      	str	r1, [r3, #0]
  return result;
 8001382:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	fab3 f383 	clz	r3, r3
 800138c:	b2db      	uxtb	r3, r3
 800138e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001392:	b2db      	uxtb	r3, r3
 8001394:	f003 031f 	and.w	r3, r3, #31
 8001398:	2101      	movs	r1, #1
 800139a:	fa01 f303 	lsl.w	r3, r1, r3
 800139e:	4013      	ands	r3, r2
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d1b2      	bne.n	800130a <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013a4:	1d3b      	adds	r3, r7, #4
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 0304 	and.w	r3, r3, #4
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	f000 8158 	beq.w	8001664 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013b4:	2300      	movs	r3, #0
 80013b6:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013ba:	4b5a      	ldr	r3, [pc, #360]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 80013bc:	69db      	ldr	r3, [r3, #28]
 80013be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d112      	bne.n	80013ec <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013c6:	4b57      	ldr	r3, [pc, #348]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 80013c8:	69db      	ldr	r3, [r3, #28]
 80013ca:	4a56      	ldr	r2, [pc, #344]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 80013cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013d0:	61d3      	str	r3, [r2, #28]
 80013d2:	4b54      	ldr	r3, [pc, #336]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 80013d4:	69db      	ldr	r3, [r3, #28]
 80013d6:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80013da:	f107 0308 	add.w	r3, r7, #8
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	f107 0308 	add.w	r3, r7, #8
 80013e4:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80013e6:	2301      	movs	r3, #1
 80013e8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013ec:	4b4f      	ldr	r3, [pc, #316]	; (800152c <HAL_RCC_OscConfig+0x938>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d11a      	bne.n	800142e <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013f8:	4b4c      	ldr	r3, [pc, #304]	; (800152c <HAL_RCC_OscConfig+0x938>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a4b      	ldr	r2, [pc, #300]	; (800152c <HAL_RCC_OscConfig+0x938>)
 80013fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001402:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001404:	f7ff f96e 	bl	80006e4 <HAL_GetTick>
 8001408:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800140c:	e009      	b.n	8001422 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800140e:	f7ff f969 	bl	80006e4 <HAL_GetTick>
 8001412:	4602      	mov	r2, r0
 8001414:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	2b64      	cmp	r3, #100	; 0x64
 800141c:	d901      	bls.n	8001422 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 800141e:	2303      	movs	r3, #3
 8001420:	e2e9      	b.n	80019f6 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001422:	4b42      	ldr	r3, [pc, #264]	; (800152c <HAL_RCC_OscConfig+0x938>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800142a:	2b00      	cmp	r3, #0
 800142c:	d0ef      	beq.n	800140e <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	2b01      	cmp	r3, #1
 8001436:	d106      	bne.n	8001446 <HAL_RCC_OscConfig+0x852>
 8001438:	4b3a      	ldr	r3, [pc, #232]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 800143a:	6a1b      	ldr	r3, [r3, #32]
 800143c:	4a39      	ldr	r2, [pc, #228]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 800143e:	f043 0301 	orr.w	r3, r3, #1
 8001442:	6213      	str	r3, [r2, #32]
 8001444:	e02f      	b.n	80014a6 <HAL_RCC_OscConfig+0x8b2>
 8001446:	1d3b      	adds	r3, r7, #4
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d10c      	bne.n	800146a <HAL_RCC_OscConfig+0x876>
 8001450:	4b34      	ldr	r3, [pc, #208]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 8001452:	6a1b      	ldr	r3, [r3, #32]
 8001454:	4a33      	ldr	r2, [pc, #204]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 8001456:	f023 0301 	bic.w	r3, r3, #1
 800145a:	6213      	str	r3, [r2, #32]
 800145c:	4b31      	ldr	r3, [pc, #196]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 800145e:	6a1b      	ldr	r3, [r3, #32]
 8001460:	4a30      	ldr	r2, [pc, #192]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 8001462:	f023 0304 	bic.w	r3, r3, #4
 8001466:	6213      	str	r3, [r2, #32]
 8001468:	e01d      	b.n	80014a6 <HAL_RCC_OscConfig+0x8b2>
 800146a:	1d3b      	adds	r3, r7, #4
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	2b05      	cmp	r3, #5
 8001472:	d10c      	bne.n	800148e <HAL_RCC_OscConfig+0x89a>
 8001474:	4b2b      	ldr	r3, [pc, #172]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 8001476:	6a1b      	ldr	r3, [r3, #32]
 8001478:	4a2a      	ldr	r2, [pc, #168]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 800147a:	f043 0304 	orr.w	r3, r3, #4
 800147e:	6213      	str	r3, [r2, #32]
 8001480:	4b28      	ldr	r3, [pc, #160]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 8001482:	6a1b      	ldr	r3, [r3, #32]
 8001484:	4a27      	ldr	r2, [pc, #156]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 8001486:	f043 0301 	orr.w	r3, r3, #1
 800148a:	6213      	str	r3, [r2, #32]
 800148c:	e00b      	b.n	80014a6 <HAL_RCC_OscConfig+0x8b2>
 800148e:	4b25      	ldr	r3, [pc, #148]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 8001490:	6a1b      	ldr	r3, [r3, #32]
 8001492:	4a24      	ldr	r2, [pc, #144]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 8001494:	f023 0301 	bic.w	r3, r3, #1
 8001498:	6213      	str	r3, [r2, #32]
 800149a:	4b22      	ldr	r3, [pc, #136]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 800149c:	6a1b      	ldr	r3, [r3, #32]
 800149e:	4a21      	ldr	r2, [pc, #132]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 80014a0:	f023 0304 	bic.w	r3, r3, #4
 80014a4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014a6:	1d3b      	adds	r3, r7, #4
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	68db      	ldr	r3, [r3, #12]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d06b      	beq.n	8001588 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b0:	f7ff f918 	bl	80006e4 <HAL_GetTick>
 80014b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014b8:	e00b      	b.n	80014d2 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014ba:	f7ff f913 	bl	80006e4 <HAL_GetTick>
 80014be:	4602      	mov	r2, r0
 80014c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d901      	bls.n	80014d2 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 80014ce:	2303      	movs	r3, #3
 80014d0:	e291      	b.n	80019f6 <HAL_RCC_OscConfig+0xe02>
 80014d2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80014d6:	2202      	movs	r2, #2
 80014d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014da:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	fa93 f2a3 	rbit	r2, r3
 80014e4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80014ee:	2202      	movs	r2, #2
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	fa93 f2a3 	rbit	r2, r3
 80014fc:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001500:	601a      	str	r2, [r3, #0]
  return result;
 8001502:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001506:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001508:	fab3 f383 	clz	r3, r3
 800150c:	b2db      	uxtb	r3, r3
 800150e:	095b      	lsrs	r3, r3, #5
 8001510:	b2db      	uxtb	r3, r3
 8001512:	f043 0302 	orr.w	r3, r3, #2
 8001516:	b2db      	uxtb	r3, r3
 8001518:	2b02      	cmp	r3, #2
 800151a:	d109      	bne.n	8001530 <HAL_RCC_OscConfig+0x93c>
 800151c:	4b01      	ldr	r3, [pc, #4]	; (8001524 <HAL_RCC_OscConfig+0x930>)
 800151e:	6a1b      	ldr	r3, [r3, #32]
 8001520:	e014      	b.n	800154c <HAL_RCC_OscConfig+0x958>
 8001522:	bf00      	nop
 8001524:	40021000 	.word	0x40021000
 8001528:	10908120 	.word	0x10908120
 800152c:	40007000 	.word	0x40007000
 8001530:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001534:	2202      	movs	r2, #2
 8001536:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001538:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	fa93 f2a3 	rbit	r2, r3
 8001542:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	4bbb      	ldr	r3, [pc, #748]	; (8001838 <HAL_RCC_OscConfig+0xc44>)
 800154a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800154c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001550:	2102      	movs	r1, #2
 8001552:	6011      	str	r1, [r2, #0]
 8001554:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001558:	6812      	ldr	r2, [r2, #0]
 800155a:	fa92 f1a2 	rbit	r1, r2
 800155e:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001562:	6011      	str	r1, [r2, #0]
  return result;
 8001564:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001568:	6812      	ldr	r2, [r2, #0]
 800156a:	fab2 f282 	clz	r2, r2
 800156e:	b2d2      	uxtb	r2, r2
 8001570:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001574:	b2d2      	uxtb	r2, r2
 8001576:	f002 021f 	and.w	r2, r2, #31
 800157a:	2101      	movs	r1, #1
 800157c:	fa01 f202 	lsl.w	r2, r1, r2
 8001580:	4013      	ands	r3, r2
 8001582:	2b00      	cmp	r3, #0
 8001584:	d099      	beq.n	80014ba <HAL_RCC_OscConfig+0x8c6>
 8001586:	e063      	b.n	8001650 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001588:	f7ff f8ac 	bl	80006e4 <HAL_GetTick>
 800158c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001590:	e00b      	b.n	80015aa <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001592:	f7ff f8a7 	bl	80006e4 <HAL_GetTick>
 8001596:	4602      	mov	r2, r0
 8001598:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	f241 3288 	movw	r2, #5000	; 0x1388
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d901      	bls.n	80015aa <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 80015a6:	2303      	movs	r3, #3
 80015a8:	e225      	b.n	80019f6 <HAL_RCC_OscConfig+0xe02>
 80015aa:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80015ae:	2202      	movs	r2, #2
 80015b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015b2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	fa93 f2a3 	rbit	r2, r3
 80015bc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80015c6:	2202      	movs	r2, #2
 80015c8:	601a      	str	r2, [r3, #0]
 80015ca:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	fa93 f2a3 	rbit	r2, r3
 80015d4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80015d8:	601a      	str	r2, [r3, #0]
  return result;
 80015da:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80015de:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015e0:	fab3 f383 	clz	r3, r3
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	095b      	lsrs	r3, r3, #5
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	f043 0302 	orr.w	r3, r3, #2
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	2b02      	cmp	r3, #2
 80015f2:	d102      	bne.n	80015fa <HAL_RCC_OscConfig+0xa06>
 80015f4:	4b90      	ldr	r3, [pc, #576]	; (8001838 <HAL_RCC_OscConfig+0xc44>)
 80015f6:	6a1b      	ldr	r3, [r3, #32]
 80015f8:	e00d      	b.n	8001616 <HAL_RCC_OscConfig+0xa22>
 80015fa:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80015fe:	2202      	movs	r2, #2
 8001600:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001602:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	fa93 f2a3 	rbit	r2, r3
 800160c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	4b89      	ldr	r3, [pc, #548]	; (8001838 <HAL_RCC_OscConfig+0xc44>)
 8001614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001616:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800161a:	2102      	movs	r1, #2
 800161c:	6011      	str	r1, [r2, #0]
 800161e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001622:	6812      	ldr	r2, [r2, #0]
 8001624:	fa92 f1a2 	rbit	r1, r2
 8001628:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800162c:	6011      	str	r1, [r2, #0]
  return result;
 800162e:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001632:	6812      	ldr	r2, [r2, #0]
 8001634:	fab2 f282 	clz	r2, r2
 8001638:	b2d2      	uxtb	r2, r2
 800163a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800163e:	b2d2      	uxtb	r2, r2
 8001640:	f002 021f 	and.w	r2, r2, #31
 8001644:	2101      	movs	r1, #1
 8001646:	fa01 f202 	lsl.w	r2, r1, r2
 800164a:	4013      	ands	r3, r2
 800164c:	2b00      	cmp	r3, #0
 800164e:	d1a0      	bne.n	8001592 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001650:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001654:	2b01      	cmp	r3, #1
 8001656:	d105      	bne.n	8001664 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001658:	4b77      	ldr	r3, [pc, #476]	; (8001838 <HAL_RCC_OscConfig+0xc44>)
 800165a:	69db      	ldr	r3, [r3, #28]
 800165c:	4a76      	ldr	r2, [pc, #472]	; (8001838 <HAL_RCC_OscConfig+0xc44>)
 800165e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001662:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001664:	1d3b      	adds	r3, r7, #4
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	69db      	ldr	r3, [r3, #28]
 800166a:	2b00      	cmp	r3, #0
 800166c:	f000 81c2 	beq.w	80019f4 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001670:	4b71      	ldr	r3, [pc, #452]	; (8001838 <HAL_RCC_OscConfig+0xc44>)
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f003 030c 	and.w	r3, r3, #12
 8001678:	2b08      	cmp	r3, #8
 800167a:	f000 819c 	beq.w	80019b6 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800167e:	1d3b      	adds	r3, r7, #4
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	69db      	ldr	r3, [r3, #28]
 8001684:	2b02      	cmp	r3, #2
 8001686:	f040 8114 	bne.w	80018b2 <HAL_RCC_OscConfig+0xcbe>
 800168a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800168e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001692:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001694:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	fa93 f2a3 	rbit	r2, r3
 800169e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80016a2:	601a      	str	r2, [r3, #0]
  return result;
 80016a4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80016a8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016aa:	fab3 f383 	clz	r3, r3
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80016b4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	461a      	mov	r2, r3
 80016bc:	2300      	movs	r3, #0
 80016be:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c0:	f7ff f810 	bl	80006e4 <HAL_GetTick>
 80016c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016c8:	e009      	b.n	80016de <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016ca:	f7ff f80b 	bl	80006e4 <HAL_GetTick>
 80016ce:	4602      	mov	r2, r0
 80016d0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	d901      	bls.n	80016de <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 80016da:	2303      	movs	r3, #3
 80016dc:	e18b      	b.n	80019f6 <HAL_RCC_OscConfig+0xe02>
 80016de:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80016e2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	fa93 f2a3 	rbit	r2, r3
 80016f2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80016f6:	601a      	str	r2, [r3, #0]
  return result;
 80016f8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80016fc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016fe:	fab3 f383 	clz	r3, r3
 8001702:	b2db      	uxtb	r3, r3
 8001704:	095b      	lsrs	r3, r3, #5
 8001706:	b2db      	uxtb	r3, r3
 8001708:	f043 0301 	orr.w	r3, r3, #1
 800170c:	b2db      	uxtb	r3, r3
 800170e:	2b01      	cmp	r3, #1
 8001710:	d102      	bne.n	8001718 <HAL_RCC_OscConfig+0xb24>
 8001712:	4b49      	ldr	r3, [pc, #292]	; (8001838 <HAL_RCC_OscConfig+0xc44>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	e01b      	b.n	8001750 <HAL_RCC_OscConfig+0xb5c>
 8001718:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800171c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001720:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001722:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	fa93 f2a3 	rbit	r2, r3
 800172c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001736:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	fa93 f2a3 	rbit	r2, r3
 8001746:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	4b3a      	ldr	r3, [pc, #232]	; (8001838 <HAL_RCC_OscConfig+0xc44>)
 800174e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001750:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001754:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001758:	6011      	str	r1, [r2, #0]
 800175a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800175e:	6812      	ldr	r2, [r2, #0]
 8001760:	fa92 f1a2 	rbit	r1, r2
 8001764:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001768:	6011      	str	r1, [r2, #0]
  return result;
 800176a:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800176e:	6812      	ldr	r2, [r2, #0]
 8001770:	fab2 f282 	clz	r2, r2
 8001774:	b2d2      	uxtb	r2, r2
 8001776:	f042 0220 	orr.w	r2, r2, #32
 800177a:	b2d2      	uxtb	r2, r2
 800177c:	f002 021f 	and.w	r2, r2, #31
 8001780:	2101      	movs	r1, #1
 8001782:	fa01 f202 	lsl.w	r2, r1, r2
 8001786:	4013      	ands	r3, r2
 8001788:	2b00      	cmp	r3, #0
 800178a:	d19e      	bne.n	80016ca <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800178c:	4b2a      	ldr	r3, [pc, #168]	; (8001838 <HAL_RCC_OscConfig+0xc44>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001794:	1d3b      	adds	r3, r7, #4
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800179a:	1d3b      	adds	r3, r7, #4
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	6a1b      	ldr	r3, [r3, #32]
 80017a0:	430b      	orrs	r3, r1
 80017a2:	4925      	ldr	r1, [pc, #148]	; (8001838 <HAL_RCC_OscConfig+0xc44>)
 80017a4:	4313      	orrs	r3, r2
 80017a6:	604b      	str	r3, [r1, #4]
 80017a8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80017ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80017b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	fa93 f2a3 	rbit	r2, r3
 80017bc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80017c0:	601a      	str	r2, [r3, #0]
  return result;
 80017c2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80017c6:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017c8:	fab3 f383 	clz	r3, r3
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80017d2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	461a      	mov	r2, r3
 80017da:	2301      	movs	r3, #1
 80017dc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017de:	f7fe ff81 	bl	80006e4 <HAL_GetTick>
 80017e2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017e6:	e009      	b.n	80017fc <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017e8:	f7fe ff7c 	bl	80006e4 <HAL_GetTick>
 80017ec:	4602      	mov	r2, r0
 80017ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80017f2:	1ad3      	subs	r3, r2, r3
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d901      	bls.n	80017fc <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80017f8:	2303      	movs	r3, #3
 80017fa:	e0fc      	b.n	80019f6 <HAL_RCC_OscConfig+0xe02>
 80017fc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001800:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001804:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001806:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	fa93 f2a3 	rbit	r2, r3
 8001810:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001814:	601a      	str	r2, [r3, #0]
  return result;
 8001816:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800181a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800181c:	fab3 f383 	clz	r3, r3
 8001820:	b2db      	uxtb	r3, r3
 8001822:	095b      	lsrs	r3, r3, #5
 8001824:	b2db      	uxtb	r3, r3
 8001826:	f043 0301 	orr.w	r3, r3, #1
 800182a:	b2db      	uxtb	r3, r3
 800182c:	2b01      	cmp	r3, #1
 800182e:	d105      	bne.n	800183c <HAL_RCC_OscConfig+0xc48>
 8001830:	4b01      	ldr	r3, [pc, #4]	; (8001838 <HAL_RCC_OscConfig+0xc44>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	e01e      	b.n	8001874 <HAL_RCC_OscConfig+0xc80>
 8001836:	bf00      	nop
 8001838:	40021000 	.word	0x40021000
 800183c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001840:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001844:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001846:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	fa93 f2a3 	rbit	r2, r3
 8001850:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800185a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	fa93 f2a3 	rbit	r2, r3
 800186a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	4b63      	ldr	r3, [pc, #396]	; (8001a00 <HAL_RCC_OscConfig+0xe0c>)
 8001872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001874:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001878:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800187c:	6011      	str	r1, [r2, #0]
 800187e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001882:	6812      	ldr	r2, [r2, #0]
 8001884:	fa92 f1a2 	rbit	r1, r2
 8001888:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800188c:	6011      	str	r1, [r2, #0]
  return result;
 800188e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001892:	6812      	ldr	r2, [r2, #0]
 8001894:	fab2 f282 	clz	r2, r2
 8001898:	b2d2      	uxtb	r2, r2
 800189a:	f042 0220 	orr.w	r2, r2, #32
 800189e:	b2d2      	uxtb	r2, r2
 80018a0:	f002 021f 	and.w	r2, r2, #31
 80018a4:	2101      	movs	r1, #1
 80018a6:	fa01 f202 	lsl.w	r2, r1, r2
 80018aa:	4013      	ands	r3, r2
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d09b      	beq.n	80017e8 <HAL_RCC_OscConfig+0xbf4>
 80018b0:	e0a0      	b.n	80019f4 <HAL_RCC_OscConfig+0xe00>
 80018b2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018b6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80018ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018bc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	fa93 f2a3 	rbit	r2, r3
 80018c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018ca:	601a      	str	r2, [r3, #0]
  return result;
 80018cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018d0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018d2:	fab3 f383 	clz	r3, r3
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80018dc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	461a      	mov	r2, r3
 80018e4:	2300      	movs	r3, #0
 80018e6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e8:	f7fe fefc 	bl	80006e4 <HAL_GetTick>
 80018ec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018f0:	e009      	b.n	8001906 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018f2:	f7fe fef7 	bl	80006e4 <HAL_GetTick>
 80018f6:	4602      	mov	r2, r0
 80018f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d901      	bls.n	8001906 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e077      	b.n	80019f6 <HAL_RCC_OscConfig+0xe02>
 8001906:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800190a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800190e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001910:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	fa93 f2a3 	rbit	r2, r3
 800191a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800191e:	601a      	str	r2, [r3, #0]
  return result;
 8001920:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001924:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001926:	fab3 f383 	clz	r3, r3
 800192a:	b2db      	uxtb	r3, r3
 800192c:	095b      	lsrs	r3, r3, #5
 800192e:	b2db      	uxtb	r3, r3
 8001930:	f043 0301 	orr.w	r3, r3, #1
 8001934:	b2db      	uxtb	r3, r3
 8001936:	2b01      	cmp	r3, #1
 8001938:	d102      	bne.n	8001940 <HAL_RCC_OscConfig+0xd4c>
 800193a:	4b31      	ldr	r3, [pc, #196]	; (8001a00 <HAL_RCC_OscConfig+0xe0c>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	e01b      	b.n	8001978 <HAL_RCC_OscConfig+0xd84>
 8001940:	f107 0320 	add.w	r3, r7, #32
 8001944:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001948:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800194a:	f107 0320 	add.w	r3, r7, #32
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	fa93 f2a3 	rbit	r2, r3
 8001954:	f107 031c 	add.w	r3, r7, #28
 8001958:	601a      	str	r2, [r3, #0]
 800195a:	f107 0318 	add.w	r3, r7, #24
 800195e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	f107 0318 	add.w	r3, r7, #24
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	fa93 f2a3 	rbit	r2, r3
 800196e:	f107 0314 	add.w	r3, r7, #20
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	4b22      	ldr	r3, [pc, #136]	; (8001a00 <HAL_RCC_OscConfig+0xe0c>)
 8001976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001978:	f107 0210 	add.w	r2, r7, #16
 800197c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001980:	6011      	str	r1, [r2, #0]
 8001982:	f107 0210 	add.w	r2, r7, #16
 8001986:	6812      	ldr	r2, [r2, #0]
 8001988:	fa92 f1a2 	rbit	r1, r2
 800198c:	f107 020c 	add.w	r2, r7, #12
 8001990:	6011      	str	r1, [r2, #0]
  return result;
 8001992:	f107 020c 	add.w	r2, r7, #12
 8001996:	6812      	ldr	r2, [r2, #0]
 8001998:	fab2 f282 	clz	r2, r2
 800199c:	b2d2      	uxtb	r2, r2
 800199e:	f042 0220 	orr.w	r2, r2, #32
 80019a2:	b2d2      	uxtb	r2, r2
 80019a4:	f002 021f 	and.w	r2, r2, #31
 80019a8:	2101      	movs	r1, #1
 80019aa:	fa01 f202 	lsl.w	r2, r1, r2
 80019ae:	4013      	ands	r3, r2
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d19e      	bne.n	80018f2 <HAL_RCC_OscConfig+0xcfe>
 80019b4:	e01e      	b.n	80019f4 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019b6:	1d3b      	adds	r3, r7, #4
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	69db      	ldr	r3, [r3, #28]
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d101      	bne.n	80019c4 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80019c0:	2301      	movs	r3, #1
 80019c2:	e018      	b.n	80019f6 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80019c4:	4b0e      	ldr	r3, [pc, #56]	; (8001a00 <HAL_RCC_OscConfig+0xe0c>)
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80019cc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80019d0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80019d4:	1d3b      	adds	r3, r7, #4
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	6a1b      	ldr	r3, [r3, #32]
 80019da:	429a      	cmp	r2, r3
 80019dc:	d108      	bne.n	80019f0 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80019de:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80019e2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d001      	beq.n	80019f4 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e000      	b.n	80019f6 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80019f4:	2300      	movs	r3, #0
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	40021000 	.word	0x40021000

08001a04 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b09e      	sub	sp, #120	; 0x78
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d101      	bne.n	8001a1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e162      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a1c:	4b90      	ldr	r3, [pc, #576]	; (8001c60 <HAL_RCC_ClockConfig+0x25c>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 0307 	and.w	r3, r3, #7
 8001a24:	683a      	ldr	r2, [r7, #0]
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d910      	bls.n	8001a4c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a2a:	4b8d      	ldr	r3, [pc, #564]	; (8001c60 <HAL_RCC_ClockConfig+0x25c>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f023 0207 	bic.w	r2, r3, #7
 8001a32:	498b      	ldr	r1, [pc, #556]	; (8001c60 <HAL_RCC_ClockConfig+0x25c>)
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	4313      	orrs	r3, r2
 8001a38:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a3a:	4b89      	ldr	r3, [pc, #548]	; (8001c60 <HAL_RCC_ClockConfig+0x25c>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0307 	and.w	r3, r3, #7
 8001a42:	683a      	ldr	r2, [r7, #0]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d001      	beq.n	8001a4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e14a      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f003 0302 	and.w	r3, r3, #2
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d008      	beq.n	8001a6a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a58:	4b82      	ldr	r3, [pc, #520]	; (8001c64 <HAL_RCC_ClockConfig+0x260>)
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	497f      	ldr	r1, [pc, #508]	; (8001c64 <HAL_RCC_ClockConfig+0x260>)
 8001a66:	4313      	orrs	r3, r2
 8001a68:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 0301 	and.w	r3, r3, #1
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	f000 80dc 	beq.w	8001c30 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d13c      	bne.n	8001afa <HAL_RCC_ClockConfig+0xf6>
 8001a80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a84:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001a88:	fa93 f3a3 	rbit	r3, r3
 8001a8c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001a8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a90:	fab3 f383 	clz	r3, r3
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	095b      	lsrs	r3, r3, #5
 8001a98:	b2db      	uxtb	r3, r3
 8001a9a:	f043 0301 	orr.w	r3, r3, #1
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d102      	bne.n	8001aaa <HAL_RCC_ClockConfig+0xa6>
 8001aa4:	4b6f      	ldr	r3, [pc, #444]	; (8001c64 <HAL_RCC_ClockConfig+0x260>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	e00f      	b.n	8001aca <HAL_RCC_ClockConfig+0xc6>
 8001aaa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001aae:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ab2:	fa93 f3a3 	rbit	r3, r3
 8001ab6:	667b      	str	r3, [r7, #100]	; 0x64
 8001ab8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001abc:	663b      	str	r3, [r7, #96]	; 0x60
 8001abe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001ac0:	fa93 f3a3 	rbit	r3, r3
 8001ac4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001ac6:	4b67      	ldr	r3, [pc, #412]	; (8001c64 <HAL_RCC_ClockConfig+0x260>)
 8001ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aca:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001ace:	65ba      	str	r2, [r7, #88]	; 0x58
 8001ad0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001ad2:	fa92 f2a2 	rbit	r2, r2
 8001ad6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001ad8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001ada:	fab2 f282 	clz	r2, r2
 8001ade:	b2d2      	uxtb	r2, r2
 8001ae0:	f042 0220 	orr.w	r2, r2, #32
 8001ae4:	b2d2      	uxtb	r2, r2
 8001ae6:	f002 021f 	and.w	r2, r2, #31
 8001aea:	2101      	movs	r1, #1
 8001aec:	fa01 f202 	lsl.w	r2, r1, r2
 8001af0:	4013      	ands	r3, r2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d17b      	bne.n	8001bee <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e0f3      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d13c      	bne.n	8001b7c <HAL_RCC_ClockConfig+0x178>
 8001b02:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b06:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b0a:	fa93 f3a3 	rbit	r3, r3
 8001b0e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001b10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b12:	fab3 f383 	clz	r3, r3
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	095b      	lsrs	r3, r3, #5
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	f043 0301 	orr.w	r3, r3, #1
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d102      	bne.n	8001b2c <HAL_RCC_ClockConfig+0x128>
 8001b26:	4b4f      	ldr	r3, [pc, #316]	; (8001c64 <HAL_RCC_ClockConfig+0x260>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	e00f      	b.n	8001b4c <HAL_RCC_ClockConfig+0x148>
 8001b2c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b30:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001b34:	fa93 f3a3 	rbit	r3, r3
 8001b38:	647b      	str	r3, [r7, #68]	; 0x44
 8001b3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b3e:	643b      	str	r3, [r7, #64]	; 0x40
 8001b40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b42:	fa93 f3a3 	rbit	r3, r3
 8001b46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b48:	4b46      	ldr	r3, [pc, #280]	; (8001c64 <HAL_RCC_ClockConfig+0x260>)
 8001b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b4c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b50:	63ba      	str	r2, [r7, #56]	; 0x38
 8001b52:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b54:	fa92 f2a2 	rbit	r2, r2
 8001b58:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001b5a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001b5c:	fab2 f282 	clz	r2, r2
 8001b60:	b2d2      	uxtb	r2, r2
 8001b62:	f042 0220 	orr.w	r2, r2, #32
 8001b66:	b2d2      	uxtb	r2, r2
 8001b68:	f002 021f 	and.w	r2, r2, #31
 8001b6c:	2101      	movs	r1, #1
 8001b6e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b72:	4013      	ands	r3, r2
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d13a      	bne.n	8001bee <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e0b2      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x2de>
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b82:	fa93 f3a3 	rbit	r3, r3
 8001b86:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001b88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b8a:	fab3 f383 	clz	r3, r3
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	095b      	lsrs	r3, r3, #5
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	f043 0301 	orr.w	r3, r3, #1
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d102      	bne.n	8001ba4 <HAL_RCC_ClockConfig+0x1a0>
 8001b9e:	4b31      	ldr	r3, [pc, #196]	; (8001c64 <HAL_RCC_ClockConfig+0x260>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	e00d      	b.n	8001bc0 <HAL_RCC_ClockConfig+0x1bc>
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001baa:	fa93 f3a3 	rbit	r3, r3
 8001bae:	627b      	str	r3, [r7, #36]	; 0x24
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	623b      	str	r3, [r7, #32]
 8001bb4:	6a3b      	ldr	r3, [r7, #32]
 8001bb6:	fa93 f3a3 	rbit	r3, r3
 8001bba:	61fb      	str	r3, [r7, #28]
 8001bbc:	4b29      	ldr	r3, [pc, #164]	; (8001c64 <HAL_RCC_ClockConfig+0x260>)
 8001bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc0:	2202      	movs	r2, #2
 8001bc2:	61ba      	str	r2, [r7, #24]
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	fa92 f2a2 	rbit	r2, r2
 8001bca:	617a      	str	r2, [r7, #20]
  return result;
 8001bcc:	697a      	ldr	r2, [r7, #20]
 8001bce:	fab2 f282 	clz	r2, r2
 8001bd2:	b2d2      	uxtb	r2, r2
 8001bd4:	f042 0220 	orr.w	r2, r2, #32
 8001bd8:	b2d2      	uxtb	r2, r2
 8001bda:	f002 021f 	and.w	r2, r2, #31
 8001bde:	2101      	movs	r1, #1
 8001be0:	fa01 f202 	lsl.w	r2, r1, r2
 8001be4:	4013      	ands	r3, r2
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d101      	bne.n	8001bee <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001bea:	2301      	movs	r3, #1
 8001bec:	e079      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bee:	4b1d      	ldr	r3, [pc, #116]	; (8001c64 <HAL_RCC_ClockConfig+0x260>)
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f023 0203 	bic.w	r2, r3, #3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	491a      	ldr	r1, [pc, #104]	; (8001c64 <HAL_RCC_ClockConfig+0x260>)
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c00:	f7fe fd70 	bl	80006e4 <HAL_GetTick>
 8001c04:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c06:	e00a      	b.n	8001c1e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c08:	f7fe fd6c 	bl	80006e4 <HAL_GetTick>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d901      	bls.n	8001c1e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e061      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c1e:	4b11      	ldr	r3, [pc, #68]	; (8001c64 <HAL_RCC_ClockConfig+0x260>)
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f003 020c 	and.w	r2, r3, #12
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	009b      	lsls	r3, r3, #2
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d1eb      	bne.n	8001c08 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c30:	4b0b      	ldr	r3, [pc, #44]	; (8001c60 <HAL_RCC_ClockConfig+0x25c>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f003 0307 	and.w	r3, r3, #7
 8001c38:	683a      	ldr	r2, [r7, #0]
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	d214      	bcs.n	8001c68 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c3e:	4b08      	ldr	r3, [pc, #32]	; (8001c60 <HAL_RCC_ClockConfig+0x25c>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f023 0207 	bic.w	r2, r3, #7
 8001c46:	4906      	ldr	r1, [pc, #24]	; (8001c60 <HAL_RCC_ClockConfig+0x25c>)
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c4e:	4b04      	ldr	r3, [pc, #16]	; (8001c60 <HAL_RCC_ClockConfig+0x25c>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0307 	and.w	r3, r3, #7
 8001c56:	683a      	ldr	r2, [r7, #0]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d005      	beq.n	8001c68 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e040      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x2de>
 8001c60:	40022000 	.word	0x40022000
 8001c64:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0304 	and.w	r3, r3, #4
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d008      	beq.n	8001c86 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c74:	4b1d      	ldr	r3, [pc, #116]	; (8001cec <HAL_RCC_ClockConfig+0x2e8>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	491a      	ldr	r1, [pc, #104]	; (8001cec <HAL_RCC_ClockConfig+0x2e8>)
 8001c82:	4313      	orrs	r3, r2
 8001c84:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0308 	and.w	r3, r3, #8
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d009      	beq.n	8001ca6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c92:	4b16      	ldr	r3, [pc, #88]	; (8001cec <HAL_RCC_ClockConfig+0x2e8>)
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	691b      	ldr	r3, [r3, #16]
 8001c9e:	00db      	lsls	r3, r3, #3
 8001ca0:	4912      	ldr	r1, [pc, #72]	; (8001cec <HAL_RCC_ClockConfig+0x2e8>)
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001ca6:	f000 f829 	bl	8001cfc <HAL_RCC_GetSysClockFreq>
 8001caa:	4601      	mov	r1, r0
 8001cac:	4b0f      	ldr	r3, [pc, #60]	; (8001cec <HAL_RCC_ClockConfig+0x2e8>)
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001cb4:	22f0      	movs	r2, #240	; 0xf0
 8001cb6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb8:	693a      	ldr	r2, [r7, #16]
 8001cba:	fa92 f2a2 	rbit	r2, r2
 8001cbe:	60fa      	str	r2, [r7, #12]
  return result;
 8001cc0:	68fa      	ldr	r2, [r7, #12]
 8001cc2:	fab2 f282 	clz	r2, r2
 8001cc6:	b2d2      	uxtb	r2, r2
 8001cc8:	40d3      	lsrs	r3, r2
 8001cca:	4a09      	ldr	r2, [pc, #36]	; (8001cf0 <HAL_RCC_ClockConfig+0x2ec>)
 8001ccc:	5cd3      	ldrb	r3, [r2, r3]
 8001cce:	fa21 f303 	lsr.w	r3, r1, r3
 8001cd2:	4a08      	ldr	r2, [pc, #32]	; (8001cf4 <HAL_RCC_ClockConfig+0x2f0>)
 8001cd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001cd6:	4b08      	ldr	r3, [pc, #32]	; (8001cf8 <HAL_RCC_ClockConfig+0x2f4>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7fe fcbe 	bl	800065c <HAL_InitTick>
  
  return HAL_OK;
 8001ce0:	2300      	movs	r3, #0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3778      	adds	r7, #120	; 0x78
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	08002a10 	.word	0x08002a10
 8001cf4:	20000000 	.word	0x20000000
 8001cf8:	20000004 	.word	0x20000004

08001cfc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b08b      	sub	sp, #44	; 0x2c
 8001d00:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d02:	2300      	movs	r3, #0
 8001d04:	61fb      	str	r3, [r7, #28]
 8001d06:	2300      	movs	r3, #0
 8001d08:	61bb      	str	r3, [r7, #24]
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d0e:	2300      	movs	r3, #0
 8001d10:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001d12:	2300      	movs	r3, #0
 8001d14:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001d16:	4b29      	ldr	r3, [pc, #164]	; (8001dbc <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d1c:	69fb      	ldr	r3, [r7, #28]
 8001d1e:	f003 030c 	and.w	r3, r3, #12
 8001d22:	2b04      	cmp	r3, #4
 8001d24:	d002      	beq.n	8001d2c <HAL_RCC_GetSysClockFreq+0x30>
 8001d26:	2b08      	cmp	r3, #8
 8001d28:	d003      	beq.n	8001d32 <HAL_RCC_GetSysClockFreq+0x36>
 8001d2a:	e03c      	b.n	8001da6 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d2c:	4b24      	ldr	r3, [pc, #144]	; (8001dc0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001d2e:	623b      	str	r3, [r7, #32]
      break;
 8001d30:	e03c      	b.n	8001dac <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001d38:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001d3c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3e:	68ba      	ldr	r2, [r7, #8]
 8001d40:	fa92 f2a2 	rbit	r2, r2
 8001d44:	607a      	str	r2, [r7, #4]
  return result;
 8001d46:	687a      	ldr	r2, [r7, #4]
 8001d48:	fab2 f282 	clz	r2, r2
 8001d4c:	b2d2      	uxtb	r2, r2
 8001d4e:	40d3      	lsrs	r3, r2
 8001d50:	4a1c      	ldr	r2, [pc, #112]	; (8001dc4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001d52:	5cd3      	ldrb	r3, [r2, r3]
 8001d54:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001d56:	4b19      	ldr	r3, [pc, #100]	; (8001dbc <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d5a:	f003 030f 	and.w	r3, r3, #15
 8001d5e:	220f      	movs	r2, #15
 8001d60:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d62:	693a      	ldr	r2, [r7, #16]
 8001d64:	fa92 f2a2 	rbit	r2, r2
 8001d68:	60fa      	str	r2, [r7, #12]
  return result;
 8001d6a:	68fa      	ldr	r2, [r7, #12]
 8001d6c:	fab2 f282 	clz	r2, r2
 8001d70:	b2d2      	uxtb	r2, r2
 8001d72:	40d3      	lsrs	r3, r2
 8001d74:	4a14      	ldr	r2, [pc, #80]	; (8001dc8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001d76:	5cd3      	ldrb	r3, [r2, r3]
 8001d78:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d008      	beq.n	8001d96 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001d84:	4a0e      	ldr	r2, [pc, #56]	; (8001dc0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	fb02 f303 	mul.w	r3, r2, r3
 8001d92:	627b      	str	r3, [r7, #36]	; 0x24
 8001d94:	e004      	b.n	8001da0 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	4a0c      	ldr	r2, [pc, #48]	; (8001dcc <HAL_RCC_GetSysClockFreq+0xd0>)
 8001d9a:	fb02 f303 	mul.w	r3, r2, r3
 8001d9e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da2:	623b      	str	r3, [r7, #32]
      break;
 8001da4:	e002      	b.n	8001dac <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001da6:	4b06      	ldr	r3, [pc, #24]	; (8001dc0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001da8:	623b      	str	r3, [r7, #32]
      break;
 8001daa:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dac:	6a3b      	ldr	r3, [r7, #32]
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	372c      	adds	r7, #44	; 0x2c
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	007a1200 	.word	0x007a1200
 8001dc4:	08002a28 	.word	0x08002a28
 8001dc8:	08002a38 	.word	0x08002a38
 8001dcc:	003d0900 	.word	0x003d0900

08001dd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dd4:	4b03      	ldr	r3, [pc, #12]	; (8001de4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	20000000 	.word	0x20000000

08001de8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001dee:	f7ff ffef 	bl	8001dd0 <HAL_RCC_GetHCLKFreq>
 8001df2:	4601      	mov	r1, r0
 8001df4:	4b0b      	ldr	r3, [pc, #44]	; (8001e24 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001dfc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001e00:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	fa92 f2a2 	rbit	r2, r2
 8001e08:	603a      	str	r2, [r7, #0]
  return result;
 8001e0a:	683a      	ldr	r2, [r7, #0]
 8001e0c:	fab2 f282 	clz	r2, r2
 8001e10:	b2d2      	uxtb	r2, r2
 8001e12:	40d3      	lsrs	r3, r2
 8001e14:	4a04      	ldr	r2, [pc, #16]	; (8001e28 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001e16:	5cd3      	ldrb	r3, [r2, r3]
 8001e18:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3708      	adds	r7, #8
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40021000 	.word	0x40021000
 8001e28:	08002a20 	.word	0x08002a20

08001e2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001e32:	f7ff ffcd 	bl	8001dd0 <HAL_RCC_GetHCLKFreq>
 8001e36:	4601      	mov	r1, r0
 8001e38:	4b0b      	ldr	r3, [pc, #44]	; (8001e68 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001e40:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001e44:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e46:	687a      	ldr	r2, [r7, #4]
 8001e48:	fa92 f2a2 	rbit	r2, r2
 8001e4c:	603a      	str	r2, [r7, #0]
  return result;
 8001e4e:	683a      	ldr	r2, [r7, #0]
 8001e50:	fab2 f282 	clz	r2, r2
 8001e54:	b2d2      	uxtb	r2, r2
 8001e56:	40d3      	lsrs	r3, r2
 8001e58:	4a04      	ldr	r2, [pc, #16]	; (8001e6c <HAL_RCC_GetPCLK2Freq+0x40>)
 8001e5a:	5cd3      	ldrb	r3, [r2, r3]
 8001e5c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001e60:	4618      	mov	r0, r3
 8001e62:	3708      	adds	r7, #8
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	08002a20 	.word	0x08002a20

08001e70 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b092      	sub	sp, #72	; 0x48
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8001e80:	2300      	movs	r3, #0
 8001e82:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	f000 80cd 	beq.w	800202e <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e94:	4b86      	ldr	r3, [pc, #536]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001e96:	69db      	ldr	r3, [r3, #28]
 8001e98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d10e      	bne.n	8001ebe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ea0:	4b83      	ldr	r3, [pc, #524]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001ea2:	69db      	ldr	r3, [r3, #28]
 8001ea4:	4a82      	ldr	r2, [pc, #520]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001ea6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eaa:	61d3      	str	r3, [r2, #28]
 8001eac:	4b80      	ldr	r3, [pc, #512]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001eae:	69db      	ldr	r3, [r3, #28]
 8001eb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb4:	60bb      	str	r3, [r7, #8]
 8001eb6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ebe:	4b7d      	ldr	r3, [pc, #500]	; (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d118      	bne.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001eca:	4b7a      	ldr	r3, [pc, #488]	; (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a79      	ldr	r2, [pc, #484]	; (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001ed0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ed4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ed6:	f7fe fc05 	bl	80006e4 <HAL_GetTick>
 8001eda:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001edc:	e008      	b.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ede:	f7fe fc01 	bl	80006e4 <HAL_GetTick>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	2b64      	cmp	r3, #100	; 0x64
 8001eea:	d901      	bls.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e0db      	b.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ef0:	4b70      	ldr	r3, [pc, #448]	; (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d0f0      	beq.n	8001ede <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001efc:	4b6c      	ldr	r3, [pc, #432]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001efe:	6a1b      	ldr	r3, [r3, #32]
 8001f00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f04:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d07d      	beq.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f14:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d076      	beq.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f1a:	4b65      	ldr	r3, [pc, #404]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001f1c:	6a1b      	ldr	r3, [r3, #32]
 8001f1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f24:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f28:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f2c:	fa93 f3a3 	rbit	r3, r3
 8001f30:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001f32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f34:	fab3 f383 	clz	r3, r3
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	4b5e      	ldr	r3, [pc, #376]	; (80020b8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001f3e:	4413      	add	r3, r2
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	461a      	mov	r2, r3
 8001f44:	2301      	movs	r3, #1
 8001f46:	6013      	str	r3, [r2, #0]
 8001f48:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f4c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f50:	fa93 f3a3 	rbit	r3, r3
 8001f54:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001f56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f58:	fab3 f383 	clz	r3, r3
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	461a      	mov	r2, r3
 8001f60:	4b55      	ldr	r3, [pc, #340]	; (80020b8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001f62:	4413      	add	r3, r2
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	461a      	mov	r2, r3
 8001f68:	2300      	movs	r3, #0
 8001f6a:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001f6c:	4a50      	ldr	r2, [pc, #320]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001f6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f70:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001f72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f74:	f003 0301 	and.w	r3, r3, #1
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d045      	beq.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f7c:	f7fe fbb2 	bl	80006e4 <HAL_GetTick>
 8001f80:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f82:	e00a      	b.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f84:	f7fe fbae 	bl	80006e4 <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d901      	bls.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001f96:	2303      	movs	r3, #3
 8001f98:	e086      	b.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fa0:	fa93 f3a3 	rbit	r3, r3
 8001fa4:	627b      	str	r3, [r7, #36]	; 0x24
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	623b      	str	r3, [r7, #32]
 8001faa:	6a3b      	ldr	r3, [r7, #32]
 8001fac:	fa93 f3a3 	rbit	r3, r3
 8001fb0:	61fb      	str	r3, [r7, #28]
  return result;
 8001fb2:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fb4:	fab3 f383 	clz	r3, r3
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	095b      	lsrs	r3, r3, #5
 8001fbc:	b2db      	uxtb	r3, r3
 8001fbe:	f043 0302 	orr.w	r3, r3, #2
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d102      	bne.n	8001fce <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8001fc8:	4b39      	ldr	r3, [pc, #228]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001fca:	6a1b      	ldr	r3, [r3, #32]
 8001fcc:	e007      	b.n	8001fde <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8001fce:	2302      	movs	r3, #2
 8001fd0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd2:	69bb      	ldr	r3, [r7, #24]
 8001fd4:	fa93 f3a3 	rbit	r3, r3
 8001fd8:	617b      	str	r3, [r7, #20]
 8001fda:	4b35      	ldr	r3, [pc, #212]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fde:	2202      	movs	r2, #2
 8001fe0:	613a      	str	r2, [r7, #16]
 8001fe2:	693a      	ldr	r2, [r7, #16]
 8001fe4:	fa92 f2a2 	rbit	r2, r2
 8001fe8:	60fa      	str	r2, [r7, #12]
  return result;
 8001fea:	68fa      	ldr	r2, [r7, #12]
 8001fec:	fab2 f282 	clz	r2, r2
 8001ff0:	b2d2      	uxtb	r2, r2
 8001ff2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ff6:	b2d2      	uxtb	r2, r2
 8001ff8:	f002 021f 	and.w	r2, r2, #31
 8001ffc:	2101      	movs	r1, #1
 8001ffe:	fa01 f202 	lsl.w	r2, r1, r2
 8002002:	4013      	ands	r3, r2
 8002004:	2b00      	cmp	r3, #0
 8002006:	d0bd      	beq.n	8001f84 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002008:	4b29      	ldr	r3, [pc, #164]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800200a:	6a1b      	ldr	r3, [r3, #32]
 800200c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	4926      	ldr	r1, [pc, #152]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002016:	4313      	orrs	r3, r2
 8002018:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800201a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800201e:	2b01      	cmp	r3, #1
 8002020:	d105      	bne.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002022:	4b23      	ldr	r3, [pc, #140]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002024:	69db      	ldr	r3, [r3, #28]
 8002026:	4a22      	ldr	r2, [pc, #136]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002028:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800202c:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	2b00      	cmp	r3, #0
 8002038:	d008      	beq.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800203a:	4b1d      	ldr	r3, [pc, #116]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203e:	f023 0203 	bic.w	r2, r3, #3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	491a      	ldr	r1, [pc, #104]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002048:	4313      	orrs	r3, r2
 800204a:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0320 	and.w	r3, r3, #32
 8002054:	2b00      	cmp	r3, #0
 8002056:	d008      	beq.n	800206a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002058:	4b15      	ldr	r3, [pc, #84]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800205a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205c:	f023 0210 	bic.w	r2, r3, #16
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	4912      	ldr	r1, [pc, #72]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002066:	4313      	orrs	r3, r2
 8002068:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002072:	2b00      	cmp	r3, #0
 8002074:	d008      	beq.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002076:	4b0e      	ldr	r3, [pc, #56]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800207a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	691b      	ldr	r3, [r3, #16]
 8002082:	490b      	ldr	r1, [pc, #44]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002084:	4313      	orrs	r3, r2
 8002086:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002090:	2b00      	cmp	r3, #0
 8002092:	d008      	beq.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002094:	4b06      	ldr	r3, [pc, #24]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002098:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	695b      	ldr	r3, [r3, #20]
 80020a0:	4903      	ldr	r1, [pc, #12]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80020a2:	4313      	orrs	r3, r2
 80020a4:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80020a6:	2300      	movs	r3, #0
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3748      	adds	r7, #72	; 0x48
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	40021000 	.word	0x40021000
 80020b4:	40007000 	.word	0x40007000
 80020b8:	10908100 	.word	0x10908100

080020bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b084      	sub	sp, #16
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d101      	bne.n	80020ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e095      	b.n	80021fa <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d108      	bne.n	80020e8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80020de:	d009      	beq.n	80020f4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	61da      	str	r2, [r3, #28]
 80020e6:	e005      	b.n	80020f4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002100:	b2db      	uxtb	r3, r3
 8002102:	2b00      	cmp	r3, #0
 8002104:	d106      	bne.n	8002114 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f7fe f9a2 	bl	8000458 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2202      	movs	r2, #2
 8002118:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800212a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002134:	d902      	bls.n	800213c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002136:	2300      	movs	r3, #0
 8002138:	60fb      	str	r3, [r7, #12]
 800213a:	e002      	b.n	8002142 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800213c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002140:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	68db      	ldr	r3, [r3, #12]
 8002146:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800214a:	d007      	beq.n	800215c <HAL_SPI_Init+0xa0>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002154:	d002      	beq.n	800215c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800216c:	431a      	orrs	r2, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	691b      	ldr	r3, [r3, #16]
 8002172:	f003 0302 	and.w	r3, r3, #2
 8002176:	431a      	orrs	r2, r3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	695b      	ldr	r3, [r3, #20]
 800217c:	f003 0301 	and.w	r3, r3, #1
 8002180:	431a      	orrs	r2, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	699b      	ldr	r3, [r3, #24]
 8002186:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800218a:	431a      	orrs	r2, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	69db      	ldr	r3, [r3, #28]
 8002190:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002194:	431a      	orrs	r2, r3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6a1b      	ldr	r3, [r3, #32]
 800219a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800219e:	ea42 0103 	orr.w	r1, r2, r3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021a6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	430a      	orrs	r2, r1
 80021b0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	699b      	ldr	r3, [r3, #24]
 80021b6:	0c1b      	lsrs	r3, r3, #16
 80021b8:	f003 0204 	and.w	r2, r3, #4
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c0:	f003 0310 	and.w	r3, r3, #16
 80021c4:	431a      	orrs	r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021ca:	f003 0308 	and.w	r3, r3, #8
 80021ce:	431a      	orrs	r2, r3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80021d8:	ea42 0103 	orr.w	r1, r2, r3
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	430a      	orrs	r2, r1
 80021e8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2200      	movs	r2, #0
 80021ee:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2201      	movs	r2, #1
 80021f4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80021f8:	2300      	movs	r3, #0
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3710      	adds	r7, #16
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}

08002202 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002202:	b580      	push	{r7, lr}
 8002204:	b082      	sub	sp, #8
 8002206:	af00      	add	r7, sp, #0
 8002208:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d101      	bne.n	8002214 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e040      	b.n	8002296 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002218:	2b00      	cmp	r3, #0
 800221a:	d106      	bne.n	800222a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f7fe f959 	bl	80004dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2224      	movs	r2, #36	; 0x24
 800222e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f022 0201 	bic.w	r2, r2, #1
 800223e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f000 f8c1 	bl	80023c8 <UART_SetConfig>
 8002246:	4603      	mov	r3, r0
 8002248:	2b01      	cmp	r3, #1
 800224a:	d101      	bne.n	8002250 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	e022      	b.n	8002296 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002254:	2b00      	cmp	r3, #0
 8002256:	d002      	beq.n	800225e <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f000 f9eb 	bl	8002634 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	685a      	ldr	r2, [r3, #4]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800226c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	689a      	ldr	r2, [r3, #8]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800227c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f042 0201 	orr.w	r2, r2, #1
 800228c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f000 fa72 	bl	8002778 <UART_CheckIdleState>
 8002294:	4603      	mov	r3, r0
}
 8002296:	4618      	mov	r0, r3
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}

0800229e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800229e:	b580      	push	{r7, lr}
 80022a0:	b08a      	sub	sp, #40	; 0x28
 80022a2:	af02      	add	r7, sp, #8
 80022a4:	60f8      	str	r0, [r7, #12]
 80022a6:	60b9      	str	r1, [r7, #8]
 80022a8:	603b      	str	r3, [r7, #0]
 80022aa:	4613      	mov	r3, r2
 80022ac:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80022b2:	2b20      	cmp	r3, #32
 80022b4:	f040 8082 	bne.w	80023bc <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d002      	beq.n	80022c4 <HAL_UART_Transmit+0x26>
 80022be:	88fb      	ldrh	r3, [r7, #6]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d101      	bne.n	80022c8 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e07a      	b.n	80023be <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d101      	bne.n	80022d6 <HAL_UART_Transmit+0x38>
 80022d2:	2302      	movs	r3, #2
 80022d4:	e073      	b.n	80023be <HAL_UART_Transmit+0x120>
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2201      	movs	r2, #1
 80022da:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2200      	movs	r2, #0
 80022e2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2221      	movs	r2, #33	; 0x21
 80022ea:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022ec:	f7fe f9fa 	bl	80006e4 <HAL_GetTick>
 80022f0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	88fa      	ldrh	r2, [r7, #6]
 80022f6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	88fa      	ldrh	r2, [r7, #6]
 80022fe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800230a:	d108      	bne.n	800231e <HAL_UART_Transmit+0x80>
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	691b      	ldr	r3, [r3, #16]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d104      	bne.n	800231e <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8002314:	2300      	movs	r3, #0
 8002316:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	61bb      	str	r3, [r7, #24]
 800231c:	e003      	b.n	8002326 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002322:	2300      	movs	r3, #0
 8002324:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2200      	movs	r2, #0
 800232a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800232e:	e02d      	b.n	800238c <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	9300      	str	r3, [sp, #0]
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	2200      	movs	r2, #0
 8002338:	2180      	movs	r1, #128	; 0x80
 800233a:	68f8      	ldr	r0, [r7, #12]
 800233c:	f000 fa65 	bl	800280a <UART_WaitOnFlagUntilTimeout>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d001      	beq.n	800234a <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8002346:	2303      	movs	r3, #3
 8002348:	e039      	b.n	80023be <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d10b      	bne.n	8002368 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	881a      	ldrh	r2, [r3, #0]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800235c:	b292      	uxth	r2, r2
 800235e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	3302      	adds	r3, #2
 8002364:	61bb      	str	r3, [r7, #24]
 8002366:	e008      	b.n	800237a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	781a      	ldrb	r2, [r3, #0]
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	b292      	uxth	r2, r2
 8002372:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	3301      	adds	r3, #1
 8002378:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002380:	b29b      	uxth	r3, r3
 8002382:	3b01      	subs	r3, #1
 8002384:	b29a      	uxth	r2, r3
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002392:	b29b      	uxth	r3, r3
 8002394:	2b00      	cmp	r3, #0
 8002396:	d1cb      	bne.n	8002330 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	9300      	str	r3, [sp, #0]
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	2200      	movs	r2, #0
 80023a0:	2140      	movs	r1, #64	; 0x40
 80023a2:	68f8      	ldr	r0, [r7, #12]
 80023a4:	f000 fa31 	bl	800280a <UART_WaitOnFlagUntilTimeout>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e005      	b.n	80023be <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2220      	movs	r2, #32
 80023b6:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80023b8:	2300      	movs	r3, #0
 80023ba:	e000      	b.n	80023be <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80023bc:	2302      	movs	r3, #2
  }
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3720      	adds	r7, #32
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
	...

080023c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b088      	sub	sp, #32
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80023d0:	2300      	movs	r3, #0
 80023d2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	689a      	ldr	r2, [r3, #8]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	691b      	ldr	r3, [r3, #16]
 80023dc:	431a      	orrs	r2, r3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	695b      	ldr	r3, [r3, #20]
 80023e2:	431a      	orrs	r2, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	69db      	ldr	r3, [r3, #28]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	4b8a      	ldr	r3, [pc, #552]	; (800261c <UART_SetConfig+0x254>)
 80023f4:	4013      	ands	r3, r2
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	6812      	ldr	r2, [r2, #0]
 80023fa:	6979      	ldr	r1, [r7, #20]
 80023fc:	430b      	orrs	r3, r1
 80023fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	68da      	ldr	r2, [r3, #12]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	430a      	orrs	r2, r1
 8002414:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	699b      	ldr	r3, [r3, #24]
 800241a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6a1b      	ldr	r3, [r3, #32]
 8002420:	697a      	ldr	r2, [r7, #20]
 8002422:	4313      	orrs	r3, r2
 8002424:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	697a      	ldr	r2, [r7, #20]
 8002436:	430a      	orrs	r2, r1
 8002438:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a78      	ldr	r2, [pc, #480]	; (8002620 <UART_SetConfig+0x258>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d120      	bne.n	8002486 <UART_SetConfig+0xbe>
 8002444:	4b77      	ldr	r3, [pc, #476]	; (8002624 <UART_SetConfig+0x25c>)
 8002446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002448:	f003 0303 	and.w	r3, r3, #3
 800244c:	2b03      	cmp	r3, #3
 800244e:	d817      	bhi.n	8002480 <UART_SetConfig+0xb8>
 8002450:	a201      	add	r2, pc, #4	; (adr r2, 8002458 <UART_SetConfig+0x90>)
 8002452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002456:	bf00      	nop
 8002458:	08002469 	.word	0x08002469
 800245c:	08002475 	.word	0x08002475
 8002460:	0800247b 	.word	0x0800247b
 8002464:	0800246f 	.word	0x0800246f
 8002468:	2300      	movs	r3, #0
 800246a:	77fb      	strb	r3, [r7, #31]
 800246c:	e01d      	b.n	80024aa <UART_SetConfig+0xe2>
 800246e:	2302      	movs	r3, #2
 8002470:	77fb      	strb	r3, [r7, #31]
 8002472:	e01a      	b.n	80024aa <UART_SetConfig+0xe2>
 8002474:	2304      	movs	r3, #4
 8002476:	77fb      	strb	r3, [r7, #31]
 8002478:	e017      	b.n	80024aa <UART_SetConfig+0xe2>
 800247a:	2308      	movs	r3, #8
 800247c:	77fb      	strb	r3, [r7, #31]
 800247e:	e014      	b.n	80024aa <UART_SetConfig+0xe2>
 8002480:	2310      	movs	r3, #16
 8002482:	77fb      	strb	r3, [r7, #31]
 8002484:	e011      	b.n	80024aa <UART_SetConfig+0xe2>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a67      	ldr	r2, [pc, #412]	; (8002628 <UART_SetConfig+0x260>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d102      	bne.n	8002496 <UART_SetConfig+0xce>
 8002490:	2300      	movs	r3, #0
 8002492:	77fb      	strb	r3, [r7, #31]
 8002494:	e009      	b.n	80024aa <UART_SetConfig+0xe2>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a64      	ldr	r2, [pc, #400]	; (800262c <UART_SetConfig+0x264>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d102      	bne.n	80024a6 <UART_SetConfig+0xde>
 80024a0:	2300      	movs	r3, #0
 80024a2:	77fb      	strb	r3, [r7, #31]
 80024a4:	e001      	b.n	80024aa <UART_SetConfig+0xe2>
 80024a6:	2310      	movs	r3, #16
 80024a8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	69db      	ldr	r3, [r3, #28]
 80024ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024b2:	d15b      	bne.n	800256c <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 80024b4:	7ffb      	ldrb	r3, [r7, #31]
 80024b6:	2b08      	cmp	r3, #8
 80024b8:	d827      	bhi.n	800250a <UART_SetConfig+0x142>
 80024ba:	a201      	add	r2, pc, #4	; (adr r2, 80024c0 <UART_SetConfig+0xf8>)
 80024bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024c0:	080024e5 	.word	0x080024e5
 80024c4:	080024ed 	.word	0x080024ed
 80024c8:	080024f5 	.word	0x080024f5
 80024cc:	0800250b 	.word	0x0800250b
 80024d0:	080024fb 	.word	0x080024fb
 80024d4:	0800250b 	.word	0x0800250b
 80024d8:	0800250b 	.word	0x0800250b
 80024dc:	0800250b 	.word	0x0800250b
 80024e0:	08002503 	.word	0x08002503
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80024e4:	f7ff fc80 	bl	8001de8 <HAL_RCC_GetPCLK1Freq>
 80024e8:	61b8      	str	r0, [r7, #24]
        break;
 80024ea:	e013      	b.n	8002514 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80024ec:	f7ff fc9e 	bl	8001e2c <HAL_RCC_GetPCLK2Freq>
 80024f0:	61b8      	str	r0, [r7, #24]
        break;
 80024f2:	e00f      	b.n	8002514 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80024f4:	4b4e      	ldr	r3, [pc, #312]	; (8002630 <UART_SetConfig+0x268>)
 80024f6:	61bb      	str	r3, [r7, #24]
        break;
 80024f8:	e00c      	b.n	8002514 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80024fa:	f7ff fbff 	bl	8001cfc <HAL_RCC_GetSysClockFreq>
 80024fe:	61b8      	str	r0, [r7, #24]
        break;
 8002500:	e008      	b.n	8002514 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002502:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002506:	61bb      	str	r3, [r7, #24]
        break;
 8002508:	e004      	b.n	8002514 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800250a:	2300      	movs	r3, #0
 800250c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	77bb      	strb	r3, [r7, #30]
        break;
 8002512:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d074      	beq.n	8002604 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	005a      	lsls	r2, r3, #1
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	085b      	lsrs	r3, r3, #1
 8002524:	441a      	add	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	fbb2 f3f3 	udiv	r3, r2, r3
 800252e:	b29b      	uxth	r3, r3
 8002530:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	2b0f      	cmp	r3, #15
 8002536:	d916      	bls.n	8002566 <UART_SetConfig+0x19e>
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800253e:	d212      	bcs.n	8002566 <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	b29b      	uxth	r3, r3
 8002544:	f023 030f 	bic.w	r3, r3, #15
 8002548:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	085b      	lsrs	r3, r3, #1
 800254e:	b29b      	uxth	r3, r3
 8002550:	f003 0307 	and.w	r3, r3, #7
 8002554:	b29a      	uxth	r2, r3
 8002556:	89fb      	ldrh	r3, [r7, #14]
 8002558:	4313      	orrs	r3, r2
 800255a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	89fa      	ldrh	r2, [r7, #14]
 8002562:	60da      	str	r2, [r3, #12]
 8002564:	e04e      	b.n	8002604 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	77bb      	strb	r3, [r7, #30]
 800256a:	e04b      	b.n	8002604 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800256c:	7ffb      	ldrb	r3, [r7, #31]
 800256e:	2b08      	cmp	r3, #8
 8002570:	d827      	bhi.n	80025c2 <UART_SetConfig+0x1fa>
 8002572:	a201      	add	r2, pc, #4	; (adr r2, 8002578 <UART_SetConfig+0x1b0>)
 8002574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002578:	0800259d 	.word	0x0800259d
 800257c:	080025a5 	.word	0x080025a5
 8002580:	080025ad 	.word	0x080025ad
 8002584:	080025c3 	.word	0x080025c3
 8002588:	080025b3 	.word	0x080025b3
 800258c:	080025c3 	.word	0x080025c3
 8002590:	080025c3 	.word	0x080025c3
 8002594:	080025c3 	.word	0x080025c3
 8002598:	080025bb 	.word	0x080025bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800259c:	f7ff fc24 	bl	8001de8 <HAL_RCC_GetPCLK1Freq>
 80025a0:	61b8      	str	r0, [r7, #24]
        break;
 80025a2:	e013      	b.n	80025cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80025a4:	f7ff fc42 	bl	8001e2c <HAL_RCC_GetPCLK2Freq>
 80025a8:	61b8      	str	r0, [r7, #24]
        break;
 80025aa:	e00f      	b.n	80025cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80025ac:	4b20      	ldr	r3, [pc, #128]	; (8002630 <UART_SetConfig+0x268>)
 80025ae:	61bb      	str	r3, [r7, #24]
        break;
 80025b0:	e00c      	b.n	80025cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80025b2:	f7ff fba3 	bl	8001cfc <HAL_RCC_GetSysClockFreq>
 80025b6:	61b8      	str	r0, [r7, #24]
        break;
 80025b8:	e008      	b.n	80025cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80025ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80025be:	61bb      	str	r3, [r7, #24]
        break;
 80025c0:	e004      	b.n	80025cc <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80025c2:	2300      	movs	r3, #0
 80025c4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	77bb      	strb	r3, [r7, #30]
        break;
 80025ca:	bf00      	nop
    }

    if (pclk != 0U)
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d018      	beq.n	8002604 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	085a      	lsrs	r2, r3, #1
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	441a      	add	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e4:	b29b      	uxth	r3, r3
 80025e6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	2b0f      	cmp	r3, #15
 80025ec:	d908      	bls.n	8002600 <UART_SetConfig+0x238>
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025f4:	d204      	bcs.n	8002600 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	693a      	ldr	r2, [r7, #16]
 80025fc:	60da      	str	r2, [r3, #12]
 80025fe:	e001      	b.n	8002604 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2200      	movs	r2, #0
 8002608:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002610:	7fbb      	ldrb	r3, [r7, #30]
}
 8002612:	4618      	mov	r0, r3
 8002614:	3720      	adds	r7, #32
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	efff69f3 	.word	0xefff69f3
 8002620:	40013800 	.word	0x40013800
 8002624:	40021000 	.word	0x40021000
 8002628:	40004400 	.word	0x40004400
 800262c:	40004800 	.word	0x40004800
 8002630:	007a1200 	.word	0x007a1200

08002634 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002640:	f003 0301 	and.w	r3, r3, #1
 8002644:	2b00      	cmp	r3, #0
 8002646:	d00a      	beq.n	800265e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	430a      	orrs	r2, r1
 800265c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002662:	f003 0302 	and.w	r3, r3, #2
 8002666:	2b00      	cmp	r3, #0
 8002668:	d00a      	beq.n	8002680 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	430a      	orrs	r2, r1
 800267e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002684:	f003 0304 	and.w	r3, r3, #4
 8002688:	2b00      	cmp	r3, #0
 800268a:	d00a      	beq.n	80026a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	430a      	orrs	r2, r1
 80026a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a6:	f003 0308 	and.w	r3, r3, #8
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d00a      	beq.n	80026c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	430a      	orrs	r2, r1
 80026c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c8:	f003 0310 	and.w	r3, r3, #16
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d00a      	beq.n	80026e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	430a      	orrs	r2, r1
 80026e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ea:	f003 0320 	and.w	r3, r3, #32
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d00a      	beq.n	8002708 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	430a      	orrs	r2, r1
 8002706:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800270c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002710:	2b00      	cmp	r3, #0
 8002712:	d01a      	beq.n	800274a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	430a      	orrs	r2, r1
 8002728:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002732:	d10a      	bne.n	800274a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	430a      	orrs	r2, r1
 8002748:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800274e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002752:	2b00      	cmp	r3, #0
 8002754:	d00a      	beq.n	800276c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	430a      	orrs	r2, r1
 800276a:	605a      	str	r2, [r3, #4]
  }
}
 800276c:	bf00      	nop
 800276e:	370c      	adds	r7, #12
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr

08002778 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af02      	add	r7, sp, #8
 800277e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002788:	f7fd ffac 	bl	80006e4 <HAL_GetTick>
 800278c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0308 	and.w	r3, r3, #8
 8002798:	2b08      	cmp	r3, #8
 800279a:	d10e      	bne.n	80027ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800279c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80027a0:	9300      	str	r3, [sp, #0]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2200      	movs	r2, #0
 80027a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f000 f82d 	bl	800280a <UART_WaitOnFlagUntilTimeout>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80027b6:	2303      	movs	r3, #3
 80027b8:	e023      	b.n	8002802 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0304 	and.w	r3, r3, #4
 80027c4:	2b04      	cmp	r3, #4
 80027c6:	d10e      	bne.n	80027e6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80027c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80027cc:	9300      	str	r3, [sp, #0]
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2200      	movs	r2, #0
 80027d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 f817 	bl	800280a <UART_WaitOnFlagUntilTimeout>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d001      	beq.n	80027e6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e00d      	b.n	8002802 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2220      	movs	r2, #32
 80027ea:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2220      	movs	r2, #32
 80027f0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8002800:	2300      	movs	r3, #0
}
 8002802:	4618      	mov	r0, r3
 8002804:	3710      	adds	r7, #16
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}

0800280a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800280a:	b580      	push	{r7, lr}
 800280c:	b09c      	sub	sp, #112	; 0x70
 800280e:	af00      	add	r7, sp, #0
 8002810:	60f8      	str	r0, [r7, #12]
 8002812:	60b9      	str	r1, [r7, #8]
 8002814:	603b      	str	r3, [r7, #0]
 8002816:	4613      	mov	r3, r2
 8002818:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800281a:	e0a5      	b.n	8002968 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800281c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800281e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002822:	f000 80a1 	beq.w	8002968 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002826:	f7fd ff5d 	bl	80006e4 <HAL_GetTick>
 800282a:	4602      	mov	r2, r0
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002832:	429a      	cmp	r2, r3
 8002834:	d302      	bcc.n	800283c <UART_WaitOnFlagUntilTimeout+0x32>
 8002836:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002838:	2b00      	cmp	r3, #0
 800283a:	d13e      	bne.n	80028ba <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002842:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002844:	e853 3f00 	ldrex	r3, [r3]
 8002848:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800284a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800284c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002850:	667b      	str	r3, [r7, #100]	; 0x64
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	461a      	mov	r2, r3
 8002858:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800285a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800285c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800285e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002860:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002862:	e841 2300 	strex	r3, r2, [r1]
 8002866:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8002868:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800286a:	2b00      	cmp	r3, #0
 800286c:	d1e6      	bne.n	800283c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	3308      	adds	r3, #8
 8002874:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002876:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002878:	e853 3f00 	ldrex	r3, [r3]
 800287c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800287e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002880:	f023 0301 	bic.w	r3, r3, #1
 8002884:	663b      	str	r3, [r7, #96]	; 0x60
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	3308      	adds	r3, #8
 800288c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800288e:	64ba      	str	r2, [r7, #72]	; 0x48
 8002890:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002892:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002894:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002896:	e841 2300 	strex	r3, r2, [r1]
 800289a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800289c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d1e5      	bne.n	800286e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2220      	movs	r2, #32
 80028a6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2220      	movs	r2, #32
 80028ac:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e067      	b.n	800298a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 0304 	and.w	r3, r3, #4
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d04f      	beq.n	8002968 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80028d6:	d147      	bne.n	8002968 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80028e0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028ea:	e853 3f00 	ldrex	r3, [r3]
 80028ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80028f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80028f6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	461a      	mov	r2, r3
 80028fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002900:	637b      	str	r3, [r7, #52]	; 0x34
 8002902:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002904:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002906:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002908:	e841 2300 	strex	r3, r2, [r1]
 800290c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800290e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002910:	2b00      	cmp	r3, #0
 8002912:	d1e6      	bne.n	80028e2 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	3308      	adds	r3, #8
 800291a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	e853 3f00 	ldrex	r3, [r3]
 8002922:	613b      	str	r3, [r7, #16]
   return(result);
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	f023 0301 	bic.w	r3, r3, #1
 800292a:	66bb      	str	r3, [r7, #104]	; 0x68
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	3308      	adds	r3, #8
 8002932:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002934:	623a      	str	r2, [r7, #32]
 8002936:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002938:	69f9      	ldr	r1, [r7, #28]
 800293a:	6a3a      	ldr	r2, [r7, #32]
 800293c:	e841 2300 	strex	r3, r2, [r1]
 8002940:	61bb      	str	r3, [r7, #24]
   return(result);
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d1e5      	bne.n	8002914 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2220      	movs	r2, #32
 800294c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2220      	movs	r2, #32
 8002952:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2220      	movs	r2, #32
 8002958:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2200      	movs	r2, #0
 8002960:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8002964:	2303      	movs	r3, #3
 8002966:	e010      	b.n	800298a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	69da      	ldr	r2, [r3, #28]
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	4013      	ands	r3, r2
 8002972:	68ba      	ldr	r2, [r7, #8]
 8002974:	429a      	cmp	r2, r3
 8002976:	bf0c      	ite	eq
 8002978:	2301      	moveq	r3, #1
 800297a:	2300      	movne	r3, #0
 800297c:	b2db      	uxtb	r3, r3
 800297e:	461a      	mov	r2, r3
 8002980:	79fb      	ldrb	r3, [r7, #7]
 8002982:	429a      	cmp	r2, r3
 8002984:	f43f af4a 	beq.w	800281c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	3770      	adds	r7, #112	; 0x70
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
	...

08002994 <__libc_init_array>:
 8002994:	b570      	push	{r4, r5, r6, lr}
 8002996:	4d0d      	ldr	r5, [pc, #52]	; (80029cc <__libc_init_array+0x38>)
 8002998:	4c0d      	ldr	r4, [pc, #52]	; (80029d0 <__libc_init_array+0x3c>)
 800299a:	1b64      	subs	r4, r4, r5
 800299c:	10a4      	asrs	r4, r4, #2
 800299e:	2600      	movs	r6, #0
 80029a0:	42a6      	cmp	r6, r4
 80029a2:	d109      	bne.n	80029b8 <__libc_init_array+0x24>
 80029a4:	4d0b      	ldr	r5, [pc, #44]	; (80029d4 <__libc_init_array+0x40>)
 80029a6:	4c0c      	ldr	r4, [pc, #48]	; (80029d8 <__libc_init_array+0x44>)
 80029a8:	f000 f820 	bl	80029ec <_init>
 80029ac:	1b64      	subs	r4, r4, r5
 80029ae:	10a4      	asrs	r4, r4, #2
 80029b0:	2600      	movs	r6, #0
 80029b2:	42a6      	cmp	r6, r4
 80029b4:	d105      	bne.n	80029c2 <__libc_init_array+0x2e>
 80029b6:	bd70      	pop	{r4, r5, r6, pc}
 80029b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80029bc:	4798      	blx	r3
 80029be:	3601      	adds	r6, #1
 80029c0:	e7ee      	b.n	80029a0 <__libc_init_array+0xc>
 80029c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80029c6:	4798      	blx	r3
 80029c8:	3601      	adds	r6, #1
 80029ca:	e7f2      	b.n	80029b2 <__libc_init_array+0x1e>
 80029cc:	08002a48 	.word	0x08002a48
 80029d0:	08002a48 	.word	0x08002a48
 80029d4:	08002a48 	.word	0x08002a48
 80029d8:	08002a4c 	.word	0x08002a4c

080029dc <memset>:
 80029dc:	4402      	add	r2, r0
 80029de:	4603      	mov	r3, r0
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d100      	bne.n	80029e6 <memset+0xa>
 80029e4:	4770      	bx	lr
 80029e6:	f803 1b01 	strb.w	r1, [r3], #1
 80029ea:	e7f9      	b.n	80029e0 <memset+0x4>

080029ec <_init>:
 80029ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029ee:	bf00      	nop
 80029f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029f2:	bc08      	pop	{r3}
 80029f4:	469e      	mov	lr, r3
 80029f6:	4770      	bx	lr

080029f8 <_fini>:
 80029f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029fa:	bf00      	nop
 80029fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029fe:	bc08      	pop	{r3}
 8002a00:	469e      	mov	lr, r3
 8002a02:	4770      	bx	lr
