(S (NP (NNP Packet) (NN parsing)) (VP (VBZ is) (NP (NP (DT a) (JJ key) (NN step)) (PP (IN in) (NP (NNP SDN-aware) (NNS devices))))) (. .))
(S (NP (NP (NN Packet) (NNS parsers)) (PP (IN in) (NP (NNP SDN) (NNS networks)))) (VP (VBP need) (S (VP (TO to) (VP (VB be) (ADJP (DT both) (JJ reconfigurable) (CC and) (RB fast))))) (, ,) (S (VP (TO to) (VP (VB support) (NP (NP (DT the) (NN evolving) (NN network) (NNS protocols)) (CC and) (NP (DT the) (VBG increasing) (NN multi-gigabit) (NNS data) (NNS rates))))))) (. .))
(S (NP (NP (DT The) (NN combination)) (PP (IN of) (NP (NN packet) (NN processing) (NNS languages))) (PP (IN with) (NP (NNP FPGAs)))) (VP (VBZ seems) (S (VP (TO to) (VP (VB be) (NP (NP (DT the) (JJ perfect) (NN match)) (PP (IN for) (NP (DT these) (NNS requirements)))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (NP (PRP we)) (VP (VBP develop) (NP (NP (DT an) (JJ open-source) (JJ FPGA-based) (JJ configurable) (NN architecture)) (PP (IN for) (NP (JJ arbitrary) (NN packet) (NN parsing))) (SBAR (S (VP (TO to) (VP (VB be) (VP (VBN used) (PP (IN in) (NP (NNP SDN) (NNS networks)))))))))) (. .))
(S (NP (PRP We)) (VP (VBP generate) (NP (JJ low) (NN latency) (CC and) (NN high-speed) (NN streaming) (NN packet) (NNS parsers)) (ADVP (RB directly)) (PP (IN from) (NP (DT a) (NN packet) (NN processing) (NN program)))) (. .))
(S (NP (PRP$ Our) (NN architecture)) (VP (VBZ is) (VP (VP (VBN pipelined)) (CC and) (VP (ADVP (RB entirely)) (VBD modeled) (S (VP (VBG using) (NP (VBN templated) (NNP C++) (NNS classes))))))) (. .))
(S (NP (DT The) (NN pipeline) (NN layout)) (VP (VBZ is) (VP (VBN derived) (PP (IN from) (NP (NP (DT a) (NN parser) (NN graph)) (SBAR (WHNP (WDT that)) (S (VP (VBZ corresponds) (NP (DT a) (NNP P4) (NN code)) (PP (IN after) (NP (NP (DT a) (NN series)) (PP (IN of) (NP (JJ graph) (NN transformation) (NNS rounds)))))))))))) (. .))
(S (NP (DT The) (NNP RTL) (NN code)) (VP (VBZ is) (VP (VP (VBN generated) (PP (IN from) (NP (DT the) (NNP C++) (NN description))) (S (VP (VBG using) (NP (NNP Xilinx) (NNP Vivado) (NNP HLS))))) (CC and) (VP (VBN synthesized) (PP (IN with) (NP (NNP Xilinx) (NNP Vivado)))))) (. .))
(S (NP (PRP$ Our) (NN architecture)) (VP (VBZ achieves) (NP (ADJP (CD 100) (NNP Gb/s)) (NN data) (NN rate)) (PP (IN in) (NP (DT a) (JJ Xilinx) (NNP Virtex-7) (NNP FPGA))) (SBAR (IN while) (S (VP (VP (VBG reducing) (NP (DT the) (NN latency)) (PP (IN by) (NP (CD 45) (NN %)))) (CC and) (VP (NP (DT the) (NNP LUT) (NN usage)) (PP (IN by) (NP (CD 40) (NN %)))) (PP (VBN compared) (PP (TO to) (NP (DT the) (NN state-of-the-art)))))))) (. .))
