
---------- Begin Simulation Statistics ----------
final_tick                               575737433000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64559                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701628                       # Number of bytes of host memory used
host_op_rate                                    64774                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9488.21                       # Real time elapsed on the host
host_tick_rate                               60679221                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612553108                       # Number of instructions simulated
sim_ops                                     614590669                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.575737                       # Number of seconds simulated
sim_ticks                                575737433000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.499232                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78273943                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90490911                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7254087                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122719976                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11250254                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11415025                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          164771                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157555037                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062278                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018172                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5046587                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143205735                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16218158                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058426                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44969141                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580290407                       # Number of instructions committed
system.cpu0.commit.committedOps             581309885                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1032309841                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.563116                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.309904                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    741828846     71.86%     71.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    178612089     17.30%     89.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42348698      4.10%     93.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36319394      3.52%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10337942      1.00%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3086071      0.30%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2395670      0.23%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1162973      0.11%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16218158      1.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1032309841                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887387                       # Number of function calls committed.
system.cpu0.commit.int_insts                561289007                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179952272                       # Number of loads committed
system.cpu0.commit.membars                    2037576                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037582      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322233081     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137063      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017775      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180970436     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70913898     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581309885                       # Class of committed instruction
system.cpu0.commit.refs                     251884362                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580290407                       # Number of Instructions Simulated
system.cpu0.committedOps                    581309885                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.964353                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.964353                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            179270944                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2219387                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77496146                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             642502644                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               410003118                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                443796818                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5052195                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7265049                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3204968                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  157555037                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 98987159                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    625569319                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1982174                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     655079631                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          116                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14519424                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138219                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         408498762                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89524197                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.574684                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1041328043                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.630060                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.905237                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               577186582     55.43%     55.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               344784089     33.11%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68807641      6.61%     95.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37975670      3.65%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8231713      0.79%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2267715      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   35157      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1019004      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020472      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1041328043                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       98567025                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5151053                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               149332739                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.543923                       # Inst execution rate
system.cpu0.iew.exec_refs                   275675509                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  76815701                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              149718977                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            199326054                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021709                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3539905                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77471571                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          626260141                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            198859808                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3754707                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            620015331                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                700331                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2870325                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5052195                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4851529                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        65159                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10945161                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         9501                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5865                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2894509                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19373782                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5539472                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5865                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       874420                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4276633                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                270327817                       # num instructions consuming a value
system.cpu0.iew.wb_count                    613383288                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836162                       # average fanout of values written-back
system.cpu0.iew.wb_producers                226037732                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.538105                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     613439252                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               756076920                       # number of integer regfile reads
system.cpu0.int_regfile_writes              391852432                       # number of integer regfile writes
system.cpu0.ipc                              0.509074                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.509074                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038436      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            339149599     54.37%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4212955      0.68%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018312      0.16%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           201352197     32.28%     87.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           75998488     12.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             623770039                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1520028                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002437                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 482237     31.73%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     31.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                896773     59.00%     90.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               141016      9.28%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             623251577                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2290470117                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    613383238                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        671215299                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 623200642                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                623770039                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059499                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44950189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            82075                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1073                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12992716                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1041328043                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.599014                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.843734                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          594447774     57.09%     57.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          317563161     30.50%     87.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95074198      9.13%     96.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           25909049      2.49%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5477603      0.53%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1307146      0.13%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1033113      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             441477      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              74522      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1041328043                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.547217                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10453326                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          761170                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           199326054                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77471571                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    869                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1139895068                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11579972                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              161961539                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370574806                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7071607                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               416279141                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3947606                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10728                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            777456309                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             636556799                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          408878832                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                439989714                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6349119                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5052195                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17835765                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                38303973                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       777456265                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        209689                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2834                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14931293                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2834                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1642359906                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1261587611                       # The number of ROB writes
system.cpu0.timesIdled                       15002009                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  836                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.046372                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4508636                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5063245                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           819801                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7734531                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            218802                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         374387                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          155585                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8680622                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3195                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017923                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           485563                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095429                       # Number of branches committed
system.cpu1.commit.bw_lim_events               747639                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054386                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3517753                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262701                       # Number of instructions committed
system.cpu1.commit.committedOps              33280784                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    190590846                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174619                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.822653                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    176667610     92.69%     92.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7036160      3.69%     96.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2319100      1.22%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2035127      1.07%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       517654      0.27%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       215747      0.11%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       992083      0.52%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        59726      0.03%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       747639      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    190590846                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320772                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047475                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248549                       # Number of loads committed
system.cpu1.commit.membars                    2035955                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035955      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082379     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266472     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895840      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280784                       # Class of committed instruction
system.cpu1.commit.refs                      12162324                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262701                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280784                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.938629                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.938629                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            170849864                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               337820                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4320400                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39344566                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5151151                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12873537                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                485754                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               566776                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2045999                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8680622                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5129331                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    184804322                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                76159                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40241352                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1639992                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045307                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5781952                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4727438                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.210032                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         191406305                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.215563                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.651423                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               166644032     87.06%     87.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14381314      7.51%     94.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5869980      3.07%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3109158      1.62%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1201387      0.63%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197363      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2808      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       8      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     255      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           191406305                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         189914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              511221                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7635570                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.186379                       # Inst execution rate
system.cpu1.iew.exec_refs                    12849428                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2941981                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              148393315                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10022229                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018663                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           703322                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2968934                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36791672                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9907447                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           373148                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35709493                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                908385                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1470693                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                485754                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3441756                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15380                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          147760                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4442                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          164                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          341                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       773680                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        55159                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           164                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        90626                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        420595                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20754133                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35508810                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.873304                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18124674                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.185331                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35516817                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                43998799                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24111647                       # number of integer regfile writes
system.cpu1.ipc                              0.168389                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.168389                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036048      5.64%      5.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21102112     58.48%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11014448     30.53%     94.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1929890      5.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36082641                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1083906                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030040                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 187006     17.25%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                802986     74.08%     91.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                93912      8.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35130485                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         264716955                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35508798                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40302662                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33736863                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36082641                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054809                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3510887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            61488                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           423                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1313122                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    191406305                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.188513                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.641402                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          168975156     88.28%     88.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15106928      7.89%     96.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4012703      2.10%     98.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1344187      0.70%     98.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1429819      0.75%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             175814      0.09%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             241092      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              92000      0.05%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28606      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      191406305                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.188326                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6159078                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          525018                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10022229                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2968934                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     89                       # number of misc regfile reads
system.cpu1.numCycles                       191596219                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   959862597                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              159078730                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412618                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6803493                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6412191                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1307584                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6557                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47356612                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38432948                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26457645                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13275171                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3986589                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                485754                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12131577                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4045027                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47356600                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22882                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               619                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12624123                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           619                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   226641601                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74413885                       # The number of ROB writes
system.cpu1.timesIdled                           1969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3943279                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1603                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3966464                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                102784                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5315714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10595993                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        64923                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        50493                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32819815                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2120355                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65614182                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2170848                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4020388                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1612476                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3667670                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              342                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            260                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1294131                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1294129                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4020389                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           725                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15910510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15910510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    443327552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               443327552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              518                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5315847                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5315847    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5315847                       # Request fanout histogram
system.membus.respLayer1.occupancy        27475926108                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18392430071                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   575737433000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   575737433000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    827141357.142857                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1059216294.154225                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1342500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2844817500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   569947443500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5789989500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     81119023                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        81119023                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     81119023                       # number of overall hits
system.cpu0.icache.overall_hits::total       81119023                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17868136                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17868136                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17868136                       # number of overall misses
system.cpu0.icache.overall_misses::total     17868136                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 235860802998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 235860802998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 235860802998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 235860802998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     98987159                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     98987159                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     98987159                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     98987159                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.180510                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.180510                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.180510                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.180510                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13200.078788                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13200.078788                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13200.078788                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13200.078788                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2237                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.604167                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16854075                       # number of writebacks
system.cpu0.icache.writebacks::total         16854075                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1014028                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1014028                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1014028                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1014028                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16854108                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16854108                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16854108                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16854108                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 209648768500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 209648768500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 209648768500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 209648768500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.170266                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.170266                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.170266                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.170266                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12439.030799                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12439.030799                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12439.030799                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12439.030799                       # average overall mshr miss latency
system.cpu0.icache.replacements              16854075                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     81119023                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       81119023                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17868136                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17868136                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 235860802998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 235860802998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     98987159                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     98987159                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.180510                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.180510                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13200.078788                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13200.078788                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1014028                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1014028                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16854108                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16854108                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 209648768500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 209648768500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.170266                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.170266                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12439.030799                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12439.030799                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999928                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           97972877                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16854075                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.813008                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999928                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        214828425                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       214828425                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    235086724                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       235086724                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    235086724                       # number of overall hits
system.cpu0.dcache.overall_hits::total      235086724                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20585046                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20585046                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20585046                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20585046                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 523242457121                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 523242457121                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 523242457121                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 523242457121                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    255671770                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    255671770                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    255671770                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    255671770                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.080514                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.080514                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.080514                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.080514                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25418.571186                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25418.571186                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25418.571186                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25418.571186                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3770321                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       124887                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            76833                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1626                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.071636                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.806273                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14905264                       # number of writebacks
system.cpu0.dcache.writebacks::total         14905264                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6072893                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6072893                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6072893                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6072893                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14512153                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14512153                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14512153                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14512153                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 251336973271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 251336973271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 251336973271                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 251336973271                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056761                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056761                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056761                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056761                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17319.068595                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17319.068595                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17319.068595                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17319.068595                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14905264                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167942603                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167942603                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     16817085                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     16817085                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 354962849000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 354962849000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184759688                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184759688                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.091021                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.091021                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21107.275666                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21107.275666                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3662060                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3662060                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13155025                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13155025                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 195422149500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 195422149500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071201                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071201                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14855.323308                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14855.323308                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67144121                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67144121                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3767961                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3767961                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 168279608121                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 168279608121                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70912082                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70912082                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.053136                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053136                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 44660.655490                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44660.655490                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2410833                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2410833                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1357128                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1357128                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  55914823771                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  55914823771                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019138                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019138                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41200.847504                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41200.847504                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1103                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1103                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          777                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          777                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     66628000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     66628000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1880                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1880                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.413298                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.413298                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 85750.321750                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 85750.321750                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          761                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          761                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1056500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1056500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008511                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008511                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 66031.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66031.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1669                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1669                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          167                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1036000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1036000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1836                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1836                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.090959                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.090959                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6203.592814                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6203.592814                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          167                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       870000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       870000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.090959                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.090959                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5209.580838                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5209.580838                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612294                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612294                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405878                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405878                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31759188500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31759188500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018172                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018172                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398634                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398634                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 78248.115197                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 78248.115197                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405878                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405878                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31353310500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31353310500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398634                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398634                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 77248.115197                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 77248.115197                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.955355                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250620036                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14917792                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.800076                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           203500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.955355                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998605                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998605                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        528305140                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       528305140                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16816503                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13745837                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 774                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              194445                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30757559                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16816503                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13745837                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                774                       # number of overall hits
system.l2.overall_hits::.cpu1.data             194445                       # number of overall hits
system.l2.overall_hits::total                30757559                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             37605                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1157281                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1577                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            838161                       # number of demand (read+write) misses
system.l2.demand_misses::total                2034624                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            37605                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1157281                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1577                       # number of overall misses
system.l2.overall_misses::.cpu1.data           838161                       # number of overall misses
system.l2.overall_misses::total               2034624                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3356363000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 108631002000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    145319500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  83753981000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     195886665500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3356363000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 108631002000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    145319500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  83753981000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    195886665500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16854108                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14903118                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2351                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1032606                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32792183                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16854108                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14903118                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2351                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1032606                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32792183                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002231                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.077654                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.670778                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.811695                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062046                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002231                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.077654                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.670778                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.811695                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062046                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89253.104640                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93867.437554                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92149.334179                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99925.886554                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96276.592383                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89253.104640                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93867.437554                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92149.334179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99925.886554                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96276.592383                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  7                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs              7                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3069662                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1612476                       # number of writebacks
system.l2.writebacks::total                   1612476                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         142130                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          59529                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              201747                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        142130                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         59529                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             201747                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        37543                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1015151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       778632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1832877                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        37543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1015151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       778632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3557169                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5390046                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2977283001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  88681370001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    128771500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  71148379000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 162935803502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2977283001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  88681370001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    128771500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  71148379000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 275612781815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 438548585317                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.068117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.659719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.754046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055894                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.068117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.659719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.754046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.164370                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79303.278933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87357.811795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83024.822695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91376.130187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88896.201710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79303.278933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87357.811795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83024.822695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91376.130187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77480.935490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81362.679524                       # average overall mshr miss latency
system.l2.replacements                        7360585                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2687516                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2687516                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2687516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2687516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30043108                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30043108                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30043108                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30043108                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3557169                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3557169                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 275612781815                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 275612781815                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77480.935490                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77480.935490                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 63                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       122500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       122500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               78                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.807692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2552.083333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1944.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            63                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       959500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       294500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1254000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.807692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19989.583333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19633.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19904.761905                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       117500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       117500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  9038.461538                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7343.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       259000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       317500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19923.076923                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19843.750000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           991912                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            91703                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1083615                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         756628                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         643638                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1400266                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  72983050000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64552401500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  137535451500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1748540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       735341                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2483881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.432720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.875292                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.563741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96458.299191                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100293.024184                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98220.946235                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        79987                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        37003                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           116990                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       676641                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       606635                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1283276                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  60168322501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  55393744000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 115562066501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.386975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.824971                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.516641                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88922.076110                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91313.135576                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90052.386627                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16816503                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           774                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16817277                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        37605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39182                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3356363000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    145319500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3501682500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16854108                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16856459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002231                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.670778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002324                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89253.104640                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92149.334179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89369.672299                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           62                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            88                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        37543                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1551                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39094                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2977283001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    128771500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3106054501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.659719                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79303.278933                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83024.822695                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79450.925999                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12753925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       102742                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12856667                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       400653                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       194523                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          595176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  35647952000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19201579500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  54849531500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13154578                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       297265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13451843                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030457                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.654376                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88974.628918                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98711.101001                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92156.826720                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        62143                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22526                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        84669                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       338510                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       171997                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       510507                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  28513047500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15754635000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  44267682500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025733                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.578598                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037951                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84231.034534                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91598.312761                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86713.174354                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           61                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                68                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          889                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           34                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             923                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11281000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1150000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12431000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          950                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           41                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           991                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.935789                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.829268                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.931382                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12689.538808                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 33823.529412                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13468.039003                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          187                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          205                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          702                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          718                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     13937493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       318000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14255493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.738947                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.390244                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.724521                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19853.978632                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19875                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19854.447075                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999910                       # Cycle average of tags in use
system.l2.tags.total_refs                    68802662                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7360851                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.347107                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.080422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.172775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.781869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.818451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.144129                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.438757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.049575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.137217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.361627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 531552051                       # Number of tag accesses
system.l2.tags.data_accesses                531552051                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2402752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      65366720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         99264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      50151360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    222109056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          340129152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2402752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        99264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2502016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103198464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103198464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          37543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1021355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         783615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3470454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5314518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1612476                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1612476                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4173347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        113535644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           172412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         87108041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    385781857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             590771300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4173347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       172412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4345759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      179245708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            179245708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      179245708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4173347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       113535644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          172412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        87108041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    385781857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            770017009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1589098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     37543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    987181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    766774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3454229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003419728750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97552                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97552                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10372399                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1495965                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5314518                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1612476                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5314518                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1612476                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  67240                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 23378                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            247482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            250758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            238600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            229489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            343587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            322547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            415125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            374395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            335709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            409048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           444178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           384584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           379623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           303706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           298954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           269493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             67812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             78090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            146080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            123108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            142583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           148444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           126553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           105351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            95586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            81287                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 154768606799                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26236390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            253155069299                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29495.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48245.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4128567                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1009734                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5314518                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1612476                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1081875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1139893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1199932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  655679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  524284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  362409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  111106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   79162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   53952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   9788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  75115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  96407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 103421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 104520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 105186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 112631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  99392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1698033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.663968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.305281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.972346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       450890     26.55%     26.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       742352     43.72%     70.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       164506      9.69%     79.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       123762      7.29%     87.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        53628      3.16%     90.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27991      1.65%     92.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24502      1.44%     93.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16416      0.97%     94.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        93986      5.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1698033                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.789425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    224.854835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        97547     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97552                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.289456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.270754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.817699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85125     87.26%     87.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1406      1.44%     88.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7633      7.82%     96.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2373      2.43%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              765      0.78%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              158      0.16%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               59      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               25      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97552                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              335825792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4303360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101700416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               340129152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103198464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       583.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       176.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    590.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    179.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  575737414500                       # Total gap between requests
system.mem_ctrls.avgGap                      83115.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2402752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     63179584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        99264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49073536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    221070656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101700416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4173346.845766062848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 109736800.803084135056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 172411.926531794568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 85235965.541257411242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 383978256.977430164814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 176643744.475791275501                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        37543                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1021355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1551                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       783615                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3470454                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1612476                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1422212986                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46692887324                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     63695642                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38749102259                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 166227171088                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13695985508544                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37882.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45716.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41067.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49449.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47897.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8493760.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6619208400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3518169930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20172606300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4639854420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45447710880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     113056866030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     125877392640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       319331808600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        554.648335                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 326038801616                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19224920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 230473711384                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5504840040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2925865305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17292958620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3655085760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45447710880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     157134181140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      88759653600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       320720295345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        557.060002                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 229064690233                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19224920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 327447822767                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                155                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6148683519.230769                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28604840578.639336                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           75     96.15%     96.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.28%     97.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.28%     98.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.28%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       195500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 219917342000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96140118500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 479597314500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5125899                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5125899                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5125899                       # number of overall hits
system.cpu1.icache.overall_hits::total        5125899                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3432                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3432                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3432                       # number of overall misses
system.cpu1.icache.overall_misses::total         3432                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    216820500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    216820500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    216820500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    216820500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5129331                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5129331                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5129331                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5129331                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000669                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000669                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000669                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000669                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63176.136364                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63176.136364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63176.136364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63176.136364                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    72.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2319                       # number of writebacks
system.cpu1.icache.writebacks::total             2319                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1081                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1081                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1081                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1081                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2351                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2351                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2351                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2351                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    157402000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    157402000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    157402000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    157402000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000458                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000458                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000458                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000458                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66951.084645                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66951.084645                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66951.084645                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66951.084645                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2319                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5125899                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5125899                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3432                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3432                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    216820500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    216820500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5129331                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5129331                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000669                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000669                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63176.136364                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63176.136364                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1081                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1081                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2351                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2351                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    157402000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    157402000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000458                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000458                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66951.084645                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66951.084645                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980902                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4770239                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2319                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2057.024148                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        342149500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980902                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999403                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999403                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10261013                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10261013                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9405149                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9405149                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9405149                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9405149                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2200087                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2200087                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2200087                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2200087                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 183003334632                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 183003334632                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 183003334632                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 183003334632                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11605236                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11605236                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11605236                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11605236                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.189577                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.189577                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.189577                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.189577                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83180.044531                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83180.044531                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83180.044531                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83180.044531                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       982096                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        41556                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            17609                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            482                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.772389                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    86.215768                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1031937                       # number of writebacks
system.cpu1.dcache.writebacks::total          1031937                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1581180                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1581180                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1581180                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1581180                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618907                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618907                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618907                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618907                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52381968198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52381968198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52381968198                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52381968198                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053330                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053330                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053330                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053330                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84636.251001                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84636.251001                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84636.251001                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84636.251001                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1031937                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8375295                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8375295                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1334508                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1334508                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  95724649500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  95724649500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9709803                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9709803                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.137439                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.137439                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71730.292737                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71730.292737                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1036551                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1036551                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297957                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297957                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  20923438500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  20923438500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030686                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030686                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70223.013723                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70223.013723                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1029854                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1029854                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       865579                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       865579                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  87278685132                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  87278685132                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895433                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895433                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.456666                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.456666                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 100832.720216                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 100832.720216                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       544629                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       544629                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       320950                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       320950                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  31458529698                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  31458529698                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98016.917582                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98016.917582                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          385                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          385                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          105                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          105                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3620500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3620500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34480.952381                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34480.952381                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           58                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           58                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2863500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2863500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095918                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095918                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 60925.531915                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60925.531915                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           96                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           96                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       460500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       460500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          419                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          419                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.229117                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.229117                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4796.875000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4796.875000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           95                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           95                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       366500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       366500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.226730                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.226730                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3857.894737                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3857.894737                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591042                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591042                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426881                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426881                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35903913000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35903913000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017923                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017923                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419365                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419365                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84107.545194                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84107.545194                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426881                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426881                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35477032000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35477032000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419365                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419365                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83107.545194                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83107.545194                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.908877                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11035134                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1045685                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.553019                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        342161000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.908877                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.903402                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.903402                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26293847                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26293847                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 575737433000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30309499                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4299992                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30106062                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5748109                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5449464                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             350                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            610                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2509501                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2509501                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16856459                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13453041                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          991                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          991                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50562290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44727610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3110549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98407470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2157323648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1907736256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       298880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132131200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4197489984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12837406                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104916288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45630653                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050677                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.224325                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               43368741     95.04%     95.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2211419      4.85%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  50493      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45630653                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65600671994                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22382112714                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25281646526                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1569104560                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3530492                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            31511                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
