Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Sep 11 22:18:40 2023
| Host         : Gianluca running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RISCV_demonstrator_wrapper_timing_summary_routed.rpt -pb RISCV_demonstrator_wrapper_timing_summary_routed.pb -rpx RISCV_demonstrator_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : RISCV_demonstrator_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
DPIR-1     Warning           Asynchronous driver check                                         135         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (6612)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (6612)
---------------------------------
 There are 6612 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.738        0.000                      0                19297        0.029        0.000                      0                19297        2.000        0.000                       0                  6618  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                      ------------         ----------      --------------
sys_clk_pin                                {0.000 4.000}        20.000          50.000          
  clk_out1_RISCV_demonstrator_clk_wiz_0_1  {0.000 62.500}       125.000         8.000           
  clkfbout_RISCV_demonstrator_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
sysclk                                     {0.000 4.000}        8.000           125.000         
  clk_out1_RISCV_demonstrator_clk_wiz_0    {0.000 25.000}       50.000          20.000          
  clkfbout_RISCV_demonstrator_clk_wiz_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_RISCV_demonstrator_clk_wiz_0_1      101.740        0.000                      0                13903        0.122        0.000                      0                13903       61.520        0.000                       0                  6614  
  clkfbout_RISCV_demonstrator_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  
sysclk                                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_RISCV_demonstrator_clk_wiz_0         26.738        0.000                      0                13903        0.122        0.000                      0                13903       24.020        0.000                       0                  6614  
  clkfbout_RISCV_demonstrator_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_RISCV_demonstrator_clk_wiz_0    clk_out1_RISCV_demonstrator_clk_wiz_0_1        1.738        0.000                      0                13903        0.029        0.000                      0                13903  
clk_out1_RISCV_demonstrator_clk_wiz_0_1  clk_out1_RISCV_demonstrator_clk_wiz_0          1.738        0.000                      0                13903        0.029        0.000                      0                13903  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               ----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0    clk_out1_RISCV_demonstrator_clk_wiz_0         37.566        0.000                      0                 5394        0.788        0.000                      0                 5394  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0_1  clk_out1_RISCV_demonstrator_clk_wiz_0         12.566        0.000                      0                 5394        0.694        0.000                      0                 5394  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0    clk_out1_RISCV_demonstrator_clk_wiz_0_1       12.566        0.000                      0                 5394        0.694        0.000                      0                 5394  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0_1  clk_out1_RISCV_demonstrator_clk_wiz_0_1      112.568        0.000                      0                 5394        0.788        0.000                      0                 5394  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                               
----------                               ----------                               --------                               
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0    
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                               
----------                               ----------                               --------                               
(none)                                   clk_out1_RISCV_demonstrator_clk_wiz_0                                             
(none)                                   clk_out1_RISCV_demonstrator_clk_wiz_0_1                                           
(none)                                   clkfbout_RISCV_demonstrator_clk_wiz_0                                             
(none)                                   clkfbout_RISCV_demonstrator_clk_wiz_0_1                                           
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0    
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         20.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         16.000      14.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         16.000      14.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      101.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       61.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             101.740ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.235ns  (logic 5.461ns (23.503%)  route 17.774ns (76.496%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 123.553 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675    -1.017    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.499 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892     0.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124     0.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987     1.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124     1.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673     2.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116     2.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450     2.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328     3.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628     3.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119     3.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899     5.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332     6.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023     7.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124     7.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876     8.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226     9.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124     9.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000     9.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009    10.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000    10.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019    12.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339    12.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035    13.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354    14.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284    15.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326    15.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.398    17.306    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X29Y126        LUT6 (Prop_lut6_I4_O)        0.124    17.430 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840/O
                         net (fo=1, routed)           0.000    17.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I1_O)      0.245    17.675 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580/O
                         net (fo=1, routed)           0.000    17.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104    17.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328/O
                         net (fo=1, routed)           1.296    19.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328_n_0
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.316    19.391 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    19.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I0_O)      0.212    19.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    19.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X37Y122        MUXF8 (Prop_muxf8_I1_O)      0.094    19.697 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          1.285    20.982    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X62Y130        LUT6 (Prop_lut6_I5_O)        0.316    21.298 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           0.796    22.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]_1
    SLICE_X65Y124        LUT6 (Prop_lut6_I2_O)        0.124    22.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_1/O
                         net (fo=1, routed)           0.000    22.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_1_n_0
    SLICE_X65Y124        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.698   123.553    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X65Y124        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/C
                         clock pessimism              0.467   124.020    
                         clock uncertainty           -0.091   123.929    
    SLICE_X65Y124        FDCE (Setup_fdce_C_D)        0.029   123.958    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]
  -------------------------------------------------------------------
                         required time                        123.958    
                         arrival time                         -22.218    
  -------------------------------------------------------------------
                         slack                                101.740    

Slack (MET) :             101.901ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.676ns  (logic 4.351ns (19.188%)  route 18.325ns (80.812%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 123.323 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844    -0.848    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.429 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147     1.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299     2.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565     2.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786     3.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124     3.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641     4.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124     4.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784     5.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150     5.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706     6.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326     6.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686     7.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124     7.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058     8.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978     9.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124     9.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842    10.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000    10.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    10.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000    10.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    10.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991    11.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316    12.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748    12.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124    12.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195    14.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903    15.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793    16.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867    17.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853    18.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620    18.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655    19.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299    20.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.602    20.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124    20.799 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.904    21.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X44Y81         LUT6 (Prop_lut6_I3_O)        0.124    21.828 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[25]_i_1/O
                         net (fo=1, routed)           0.000    21.828    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[25]
    SLICE_X44Y81         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.468   123.323    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X44Y81         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/C
                         clock pessimism              0.467   123.790    
                         clock uncertainty           -0.091   123.698    
    SLICE_X44Y81         FDCE (Setup_fdce_C_D)        0.031   123.729    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]
  -------------------------------------------------------------------
                         required time                        123.729    
                         arrival time                         -21.828    
  -------------------------------------------------------------------
                         slack                                101.901    

Slack (MET) :             101.943ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.086ns  (logic 5.461ns (23.655%)  route 17.625ns (76.345%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 123.556 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675    -1.017    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.499 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892     0.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124     0.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987     1.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124     1.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673     2.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116     2.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450     2.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328     3.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628     3.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119     3.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899     5.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332     6.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023     7.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124     7.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876     8.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226     9.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124     9.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000     9.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009    10.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000    10.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019    12.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339    12.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035    13.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354    14.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284    15.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326    15.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.398    17.306    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X29Y126        LUT6 (Prop_lut6_I4_O)        0.124    17.430 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840/O
                         net (fo=1, routed)           0.000    17.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I1_O)      0.245    17.675 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580/O
                         net (fo=1, routed)           0.000    17.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104    17.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328/O
                         net (fo=1, routed)           1.296    19.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328_n_0
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.316    19.391 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    19.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I0_O)      0.212    19.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    19.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X37Y122        MUXF8 (Prop_muxf8_I1_O)      0.094    19.697 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          1.285    20.982    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X62Y130        LUT6 (Prop_lut6_I5_O)        0.316    21.298 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           0.647    21.945    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_is_jmp_q_reg[26]_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I1_O)        0.124    22.069 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_1/O
                         net (fo=1, routed)           0.000    22.069    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[1]
    SLICE_X66Y127        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.701   123.556    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X66Y127        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/C
                         clock pessimism              0.467   124.023    
                         clock uncertainty           -0.091   123.932    
    SLICE_X66Y127        FDCE (Setup_fdce_C_D)        0.081   124.013    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]
  -------------------------------------------------------------------
                         required time                        124.013    
                         arrival time                         -22.069    
  -------------------------------------------------------------------
                         slack                                101.943    

Slack (MET) :             101.965ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.017ns  (logic 5.461ns (23.726%)  route 17.556ns (76.274%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 123.558 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675    -1.017    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.499 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892     0.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124     0.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987     1.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124     1.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673     2.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116     2.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450     2.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328     3.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628     3.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119     3.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899     5.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332     6.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023     7.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124     7.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876     8.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226     9.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124     9.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000     9.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009    10.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000    10.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019    12.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339    12.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035    13.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354    14.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284    15.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326    15.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.398    17.306    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X29Y126        LUT6 (Prop_lut6_I4_O)        0.124    17.430 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840/O
                         net (fo=1, routed)           0.000    17.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I1_O)      0.245    17.675 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580/O
                         net (fo=1, routed)           0.000    17.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104    17.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328/O
                         net (fo=1, routed)           1.296    19.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328_n_0
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.316    19.391 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    19.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I0_O)      0.212    19.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    19.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X37Y122        MUXF8 (Prop_muxf8_I1_O)      0.094    19.697 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          1.347    21.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X67Y129        LUT6 (Prop_lut6_I4_O)        0.316    21.361 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_6/O
                         net (fo=1, routed)           0.516    21.876    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_6_n_0
    SLICE_X67Y128        LUT5 (Prop_lut5_I2_O)        0.124    22.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_2/O
                         net (fo=1, routed)           0.000    22.000    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[30]
    SLICE_X67Y128        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.703   123.558    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X67Y128        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/C
                         clock pessimism              0.467   124.025    
                         clock uncertainty           -0.091   123.934    
    SLICE_X67Y128        FDCE (Setup_fdce_C_D)        0.031   123.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]
  -------------------------------------------------------------------
                         required time                        123.965    
                         arrival time                         -22.000    
  -------------------------------------------------------------------
                         slack                                101.965    

Slack (MET) :             101.966ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.062ns  (logic 5.497ns (23.836%)  route 17.565ns (76.164%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 123.558 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675    -1.017    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.499 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892     0.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124     0.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987     1.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124     1.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673     2.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116     2.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450     2.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328     3.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628     3.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119     3.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899     5.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332     6.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023     7.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124     7.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876     8.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226     9.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124     9.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000     9.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009    10.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000    10.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019    12.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339    12.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035    13.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354    14.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284    15.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326    15.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.456    17.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X31Y121        LUT6 (Prop_lut6_I4_O)        0.124    17.488 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_756/O
                         net (fo=1, routed)           0.000    17.488    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_756_n_0
    SLICE_X31Y121        MUXF7 (Prop_muxf7_I1_O)      0.245    17.733 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_538/O
                         net (fo=1, routed)           0.000    17.733    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_538_n_0
    SLICE_X31Y121        MUXF8 (Prop_muxf8_I0_O)      0.104    17.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_307/O
                         net (fo=1, routed)           1.140    18.978    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_307_n_0
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.316    19.294 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_126/O
                         net (fo=1, routed)           0.000    19.294    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_126_n_0
    SLICE_X45Y121        MUXF7 (Prop_muxf7_I0_O)      0.238    19.532 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_50/O
                         net (fo=1, routed)           0.000    19.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_50_n_0
    SLICE_X45Y121        MUXF8 (Prop_muxf8_I0_O)      0.104    19.636 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17/O
                         net (fo=30, routed)          1.474    21.110    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17_n_0
    SLICE_X66Y129        LUT6 (Prop_lut6_I2_O)        0.316    21.426 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_3/O
                         net (fo=1, routed)           0.495    21.921    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_3_n_0
    SLICE_X66Y128        LUT5 (Prop_lut5_I2_O)        0.124    22.045 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_1/O
                         net (fo=1, routed)           0.000    22.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[24]
    SLICE_X66Y128        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.703   123.558    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X66Y128        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/C
                         clock pessimism              0.467   124.025    
                         clock uncertainty           -0.091   123.934    
    SLICE_X66Y128        FDCE (Setup_fdce_C_D)        0.077   124.011    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]
  -------------------------------------------------------------------
                         required time                        124.011    
                         arrival time                         -22.045    
  -------------------------------------------------------------------
                         slack                                101.966    

Slack (MET) :             101.967ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.610ns  (logic 4.351ns (19.244%)  route 18.259ns (80.756%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 123.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844    -0.848    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.429 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147     1.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299     2.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565     2.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786     3.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124     3.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641     4.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124     4.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784     5.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150     5.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706     6.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326     6.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686     7.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124     7.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058     8.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978     9.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124     9.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842    10.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000    10.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    10.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000    10.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    10.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991    11.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316    12.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748    12.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124    12.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195    14.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903    15.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793    16.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867    17.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853    18.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620    18.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655    19.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299    20.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.604    20.677    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124    20.801 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[23]_i_3/O
                         net (fo=24, routed)          0.836    21.638    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[15]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.124    21.762 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[14]_i_1/O
                         net (fo=1, routed)           0.000    21.762    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[14]
    SLICE_X45Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.470   123.325    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X45Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[14]/C
                         clock pessimism              0.467   123.792    
                         clock uncertainty           -0.091   123.700    
    SLICE_X45Y82         FDCE (Setup_fdce_C_D)        0.029   123.729    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[14]
  -------------------------------------------------------------------
                         required time                        123.729    
                         arrival time                         -21.762    
  -------------------------------------------------------------------
                         slack                                101.967    

Slack (MET) :             101.972ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.607ns  (logic 4.351ns (19.246%)  route 18.256ns (80.754%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 123.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844    -0.848    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.429 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147     1.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299     2.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565     2.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786     3.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124     3.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641     4.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124     4.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784     5.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150     5.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706     6.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326     6.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686     7.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124     7.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058     8.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978     9.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124     9.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842    10.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000    10.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    10.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000    10.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    10.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991    11.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316    12.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748    12.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124    12.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195    14.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903    15.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793    16.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867    17.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853    18.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620    18.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655    19.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299    20.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.604    20.677    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124    20.801 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[23]_i_3/O
                         net (fo=24, routed)          0.833    21.635    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[15]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.124    21.759 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[15]_i_1/O
                         net (fo=1, routed)           0.000    21.759    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[15]
    SLICE_X45Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.470   123.325    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X45Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[15]/C
                         clock pessimism              0.467   123.792    
                         clock uncertainty           -0.091   123.700    
    SLICE_X45Y82         FDCE (Setup_fdce_C_D)        0.031   123.731    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[15]
  -------------------------------------------------------------------
                         required time                        123.731    
                         arrival time                         -21.759    
  -------------------------------------------------------------------
                         slack                                101.972    

Slack (MET) :             101.973ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.001ns  (logic 5.461ns (23.742%)  route 17.540ns (76.258%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 123.552 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675    -1.017    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.499 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892     0.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124     0.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987     1.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124     1.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673     2.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116     2.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450     2.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328     3.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628     3.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119     3.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899     5.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332     6.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023     7.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124     7.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876     8.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226     9.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124     9.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000     9.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009    10.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000    10.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019    12.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339    12.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035    13.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354    14.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284    15.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326    15.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.398    17.306    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X29Y126        LUT6 (Prop_lut6_I4_O)        0.124    17.430 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840/O
                         net (fo=1, routed)           0.000    17.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I1_O)      0.245    17.675 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580/O
                         net (fo=1, routed)           0.000    17.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104    17.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328/O
                         net (fo=1, routed)           1.296    19.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328_n_0
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.316    19.391 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    19.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I0_O)      0.212    19.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    19.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X37Y122        MUXF8 (Prop_muxf8_I1_O)      0.094    19.697 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          1.403    21.100    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X60Y124        LUT6 (Prop_lut6_I4_O)        0.316    21.416 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[13]_i_3/O
                         net (fo=1, routed)           0.444    21.860    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[13]_i_3_n_0
    SLICE_X60Y124        LUT5 (Prop_lut5_I2_O)        0.124    21.984 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[13]_i_1/O
                         net (fo=1, routed)           0.000    21.984    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[12]
    SLICE_X60Y124        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.697   123.552    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X60Y124        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[13]/C
                         clock pessimism              0.467   124.019    
                         clock uncertainty           -0.091   123.928    
    SLICE_X60Y124        FDCE (Setup_fdce_C_D)        0.029   123.957    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[13]
  -------------------------------------------------------------------
                         required time                        123.957    
                         arrival time                         -21.984    
  -------------------------------------------------------------------
                         slack                                101.973    

Slack (MET) :             101.977ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.603ns  (logic 4.351ns (19.250%)  route 18.252ns (80.750%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 123.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844    -0.848    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.429 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147     1.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299     2.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565     2.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786     3.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124     3.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641     4.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124     4.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784     5.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150     5.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706     6.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326     6.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686     7.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124     7.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058     8.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978     9.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124     9.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842    10.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000    10.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    10.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000    10.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    10.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991    11.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316    12.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748    12.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124    12.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195    14.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903    15.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793    16.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867    17.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853    18.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620    18.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655    19.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299    20.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.602    20.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124    20.799 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.831    21.631    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X44Y82         LUT6 (Prop_lut6_I3_O)        0.124    21.755 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[28]_i_1/O
                         net (fo=1, routed)           0.000    21.755    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[28]
    SLICE_X44Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.470   123.325    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X44Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/C
                         clock pessimism              0.467   123.792    
                         clock uncertainty           -0.091   123.700    
    SLICE_X44Y82         FDCE (Setup_fdce_C_D)        0.031   123.731    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]
  -------------------------------------------------------------------
                         required time                        123.731    
                         arrival time                         -21.755    
  -------------------------------------------------------------------
                         slack                                101.977    

Slack (MET) :             101.983ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.599ns  (logic 4.351ns (19.253%)  route 18.248ns (80.747%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 123.328 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844    -0.848    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.429 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147     1.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299     2.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565     2.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786     3.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124     3.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641     4.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124     4.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784     5.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150     5.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706     6.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326     6.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686     7.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124     7.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058     8.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978     9.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124     9.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842    10.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000    10.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    10.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000    10.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    10.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991    11.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316    12.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748    12.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124    12.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195    14.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903    15.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793    16.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867    17.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853    18.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620    18.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655    19.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299    20.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.602    20.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124    20.799 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.828    21.627    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.751 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[26]_i_1/O
                         net (fo=1, routed)           0.000    21.751    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[26]
    SLICE_X43Y84         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.473   123.328    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X43Y84         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/C
                         clock pessimism              0.467   123.795    
                         clock uncertainty           -0.091   123.703    
    SLICE_X43Y84         FDCE (Setup_fdce_C_D)        0.031   123.734    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]
  -------------------------------------------------------------------
                         required time                        123.734    
                         arrival time                         -21.751    
  -------------------------------------------------------------------
                         slack                                101.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.564    -0.644    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.503 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.447    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_3
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.832    -0.883    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.644    
    SLICE_X27Y70         FDRE (Hold_fdre_C_D)         0.075    -0.569    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.567    -0.641    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.434    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_2
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.833    -0.882    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.641    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.075    -0.566    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.718    -0.489    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.283    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.992    -0.723    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.489    
    SLICE_X106Y102       FDRE (Hold_fdre_C_D)         0.075    -0.414    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.641    -0.566    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X35Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.338    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_result_e1_wdata_w[12]
    SLICE_X34Y102        LUT2 (Prop_lut2_I0_O)        0.045    -0.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e2_q[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[31]_0[12]
    SLICE_X34Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.912    -0.803    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X34Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[12]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X34Y102        FDCE (Hold_fdce_C_D)         0.120    -0.433    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.566%)  route 0.309ns (62.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.556    -0.652    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y93         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.511 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[0]/Q
                         net (fo=4, routed)           0.309    -0.201    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[31]_2[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I4_O)        0.045    -0.156 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.156    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q[0]_i_1__0_n_0
    SLICE_X51Y88         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.818    -0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/clk
    SLICE_X51Y88         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[0]/C
                         clock pessimism              0.503    -0.394    
    SLICE_X51Y88         FDCE (Hold_fdce_C_D)         0.091    -0.303    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.797%)  route 0.399ns (68.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.557    -0.651    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/Q
                         net (fo=4, routed)           0.399    -0.111    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[31]_2[21]
    SLICE_X52Y103        LUT6 (Prop_lut6_I4_O)        0.045    -0.066 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q[21]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.066    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q[21]_i_1__0_n_0
    SLICE_X52Y103        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.906    -0.809    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/clk
    SLICE_X52Y103        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[21]/C
                         clock pessimism              0.503    -0.306    
    SLICE_X52Y103        FDCE (Hold_fdce_C_D)         0.092    -0.214    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.493%)  route 0.098ns (34.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.638    -0.569    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X37Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[14]/Q
                         net (fo=2, routed)           0.098    -0.330    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/branch_target_q_reg[31]_0[12]
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/branch_target_q[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[31]_1[12]
    SLICE_X36Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.910    -0.805    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[14]/C
                         clock pessimism              0.249    -0.556    
    SLICE_X36Y105        FDCE (Hold_fdce_C_D)         0.120    -0.436    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.718    -0.489    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X107Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.069    -0.279    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr
    SLICE_X106Y101       LUT4 (Prop_lut4_I2_O)        0.045    -0.234 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.234    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X106Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.992    -0.723    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X106Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.247    -0.476    
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)         0.091    -0.385    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.506%)  route 0.071ns (27.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.718    -0.489    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X107Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.278    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_1_in4_in
    SLICE_X106Y102       LUT5 (Prop_lut5_I1_O)        0.045    -0.233 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.233    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.992    -0.723    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.247    -0.476    
    SLICE_X106Y102       FDRE (Hold_fdre_C_D)         0.092    -0.384    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[75]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.654    -0.553    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X60Y118        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.412 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[11]/Q
                         net (fo=2, routed)           0.086    -0.326    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[11]
    SLICE_X61Y118        LUT4 (Prop_lut4_I1_O)        0.048    -0.278 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[75]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[75]_i_1_n_0
    SLICE_X61Y118        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.925    -0.790    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X61Y118        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[75]/C
                         clock pessimism              0.250    -0.540    
    SLICE_X61Y118        FDCE (Hold_fdce_C_D)         0.105    -0.435    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[75]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RISCV_demonstrator_clk_wiz_0_1
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X4Y9      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X4Y10     RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X3Y9      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X4Y13     RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X2Y13     RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X2Y7      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X1Y6      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X2Y6      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X4Y15     RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X3Y5      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         62.500      61.520     SLICE_X108Y101   RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         62.500      61.520     SLICE_X108Y101   RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y72     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y72     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         62.500      61.520     SLICE_X108Y101   RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         62.500      61.520     SLICE_X108Y101   RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y72     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y72     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RISCV_demonstrator_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.738ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.235ns  (logic 5.461ns (23.503%)  route 17.774ns (76.496%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 48.553 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675    -1.017    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.499 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892     0.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124     0.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987     1.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124     1.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673     2.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116     2.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450     2.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328     3.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628     3.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119     3.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899     5.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332     6.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023     7.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124     7.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876     8.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226     9.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124     9.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000     9.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009    10.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000    10.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019    12.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339    12.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035    13.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354    14.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284    15.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326    15.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.398    17.306    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X29Y126        LUT6 (Prop_lut6_I4_O)        0.124    17.430 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840/O
                         net (fo=1, routed)           0.000    17.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I1_O)      0.245    17.675 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580/O
                         net (fo=1, routed)           0.000    17.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104    17.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328/O
                         net (fo=1, routed)           1.296    19.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328_n_0
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.316    19.391 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    19.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I0_O)      0.212    19.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    19.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X37Y122        MUXF8 (Prop_muxf8_I1_O)      0.094    19.697 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          1.285    20.982    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X62Y130        LUT6 (Prop_lut6_I5_O)        0.316    21.298 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           0.796    22.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]_1
    SLICE_X65Y124        LUT6 (Prop_lut6_I2_O)        0.124    22.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_1/O
                         net (fo=1, routed)           0.000    22.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_1_n_0
    SLICE_X65Y124        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.698    48.553    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X65Y124        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/C
                         clock pessimism              0.467    49.020    
                         clock uncertainty           -0.093    48.927    
    SLICE_X65Y124        FDCE (Setup_fdce_C_D)        0.029    48.956    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]
  -------------------------------------------------------------------
                         required time                         48.956    
                         arrival time                         -22.218    
  -------------------------------------------------------------------
                         slack                                 26.738    

Slack (MET) :             26.899ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.676ns  (logic 4.351ns (19.188%)  route 18.325ns (80.812%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 48.323 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844    -0.848    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.429 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147     1.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299     2.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565     2.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786     3.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124     3.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641     4.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124     4.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784     5.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150     5.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706     6.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326     6.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686     7.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124     7.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058     8.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978     9.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124     9.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842    10.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000    10.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    10.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000    10.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    10.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991    11.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316    12.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748    12.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124    12.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195    14.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903    15.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793    16.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867    17.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853    18.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620    18.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655    19.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299    20.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.602    20.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124    20.799 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.904    21.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X44Y81         LUT6 (Prop_lut6_I3_O)        0.124    21.828 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[25]_i_1/O
                         net (fo=1, routed)           0.000    21.828    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[25]
    SLICE_X44Y81         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.468    48.323    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X44Y81         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/C
                         clock pessimism              0.467    48.789    
                         clock uncertainty           -0.093    48.696    
    SLICE_X44Y81         FDCE (Setup_fdce_C_D)        0.031    48.727    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         48.727    
                         arrival time                         -21.828    
  -------------------------------------------------------------------
                         slack                                 26.899    

Slack (MET) :             26.941ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.086ns  (logic 5.461ns (23.655%)  route 17.625ns (76.345%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 48.556 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675    -1.017    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.499 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892     0.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124     0.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987     1.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124     1.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673     2.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116     2.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450     2.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328     3.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628     3.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119     3.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899     5.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332     6.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023     7.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124     7.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876     8.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226     9.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124     9.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000     9.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009    10.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000    10.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019    12.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339    12.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035    13.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354    14.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284    15.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326    15.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.398    17.306    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X29Y126        LUT6 (Prop_lut6_I4_O)        0.124    17.430 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840/O
                         net (fo=1, routed)           0.000    17.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I1_O)      0.245    17.675 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580/O
                         net (fo=1, routed)           0.000    17.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104    17.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328/O
                         net (fo=1, routed)           1.296    19.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328_n_0
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.316    19.391 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    19.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I0_O)      0.212    19.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    19.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X37Y122        MUXF8 (Prop_muxf8_I1_O)      0.094    19.697 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          1.285    20.982    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X62Y130        LUT6 (Prop_lut6_I5_O)        0.316    21.298 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           0.647    21.945    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_is_jmp_q_reg[26]_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I1_O)        0.124    22.069 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_1/O
                         net (fo=1, routed)           0.000    22.069    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[1]
    SLICE_X66Y127        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.701    48.556    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X66Y127        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/C
                         clock pessimism              0.467    49.023    
                         clock uncertainty           -0.093    48.930    
    SLICE_X66Y127        FDCE (Setup_fdce_C_D)        0.081    49.011    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]
  -------------------------------------------------------------------
                         required time                         49.011    
                         arrival time                         -22.069    
  -------------------------------------------------------------------
                         slack                                 26.941    

Slack (MET) :             26.962ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.017ns  (logic 5.461ns (23.726%)  route 17.556ns (76.274%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 48.558 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675    -1.017    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.499 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892     0.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124     0.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987     1.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124     1.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673     2.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116     2.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450     2.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328     3.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628     3.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119     3.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899     5.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332     6.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023     7.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124     7.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876     8.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226     9.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124     9.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000     9.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009    10.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000    10.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019    12.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339    12.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035    13.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354    14.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284    15.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326    15.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.398    17.306    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X29Y126        LUT6 (Prop_lut6_I4_O)        0.124    17.430 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840/O
                         net (fo=1, routed)           0.000    17.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I1_O)      0.245    17.675 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580/O
                         net (fo=1, routed)           0.000    17.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104    17.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328/O
                         net (fo=1, routed)           1.296    19.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328_n_0
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.316    19.391 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    19.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I0_O)      0.212    19.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    19.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X37Y122        MUXF8 (Prop_muxf8_I1_O)      0.094    19.697 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          1.347    21.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X67Y129        LUT6 (Prop_lut6_I4_O)        0.316    21.361 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_6/O
                         net (fo=1, routed)           0.516    21.876    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_6_n_0
    SLICE_X67Y128        LUT5 (Prop_lut5_I2_O)        0.124    22.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_2/O
                         net (fo=1, routed)           0.000    22.000    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[30]
    SLICE_X67Y128        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.703    48.558    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X67Y128        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/C
                         clock pessimism              0.467    49.025    
                         clock uncertainty           -0.093    48.932    
    SLICE_X67Y128        FDCE (Setup_fdce_C_D)        0.031    48.963    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]
  -------------------------------------------------------------------
                         required time                         48.963    
                         arrival time                         -22.000    
  -------------------------------------------------------------------
                         slack                                 26.962    

Slack (MET) :             26.964ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.062ns  (logic 5.497ns (23.836%)  route 17.565ns (76.164%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 48.558 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675    -1.017    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.499 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892     0.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124     0.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987     1.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124     1.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673     2.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116     2.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450     2.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328     3.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628     3.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119     3.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899     5.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332     6.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023     7.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124     7.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876     8.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226     9.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124     9.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000     9.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009    10.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000    10.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019    12.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339    12.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035    13.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354    14.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284    15.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326    15.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.456    17.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X31Y121        LUT6 (Prop_lut6_I4_O)        0.124    17.488 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_756/O
                         net (fo=1, routed)           0.000    17.488    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_756_n_0
    SLICE_X31Y121        MUXF7 (Prop_muxf7_I1_O)      0.245    17.733 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_538/O
                         net (fo=1, routed)           0.000    17.733    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_538_n_0
    SLICE_X31Y121        MUXF8 (Prop_muxf8_I0_O)      0.104    17.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_307/O
                         net (fo=1, routed)           1.140    18.978    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_307_n_0
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.316    19.294 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_126/O
                         net (fo=1, routed)           0.000    19.294    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_126_n_0
    SLICE_X45Y121        MUXF7 (Prop_muxf7_I0_O)      0.238    19.532 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_50/O
                         net (fo=1, routed)           0.000    19.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_50_n_0
    SLICE_X45Y121        MUXF8 (Prop_muxf8_I0_O)      0.104    19.636 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17/O
                         net (fo=30, routed)          1.474    21.110    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17_n_0
    SLICE_X66Y129        LUT6 (Prop_lut6_I2_O)        0.316    21.426 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_3/O
                         net (fo=1, routed)           0.495    21.921    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_3_n_0
    SLICE_X66Y128        LUT5 (Prop_lut5_I2_O)        0.124    22.045 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_1/O
                         net (fo=1, routed)           0.000    22.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[24]
    SLICE_X66Y128        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.703    48.558    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X66Y128        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/C
                         clock pessimism              0.467    49.025    
                         clock uncertainty           -0.093    48.932    
    SLICE_X66Y128        FDCE (Setup_fdce_C_D)        0.077    49.009    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]
  -------------------------------------------------------------------
                         required time                         49.009    
                         arrival time                         -22.045    
  -------------------------------------------------------------------
                         slack                                 26.964    

Slack (MET) :             26.965ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.610ns  (logic 4.351ns (19.244%)  route 18.259ns (80.756%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 48.325 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844    -0.848    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.429 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147     1.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299     2.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565     2.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786     3.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124     3.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641     4.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124     4.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784     5.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150     5.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706     6.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326     6.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686     7.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124     7.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058     8.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978     9.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124     9.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842    10.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000    10.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    10.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000    10.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    10.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991    11.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316    12.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748    12.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124    12.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195    14.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903    15.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793    16.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867    17.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853    18.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620    18.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655    19.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299    20.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.604    20.677    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124    20.801 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[23]_i_3/O
                         net (fo=24, routed)          0.836    21.638    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[15]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.124    21.762 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[14]_i_1/O
                         net (fo=1, routed)           0.000    21.762    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[14]
    SLICE_X45Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.470    48.325    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X45Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[14]/C
                         clock pessimism              0.467    48.791    
                         clock uncertainty           -0.093    48.698    
    SLICE_X45Y82         FDCE (Setup_fdce_C_D)        0.029    48.727    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         48.727    
                         arrival time                         -21.762    
  -------------------------------------------------------------------
                         slack                                 26.965    

Slack (MET) :             26.970ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.607ns  (logic 4.351ns (19.246%)  route 18.256ns (80.754%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 48.325 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844    -0.848    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.429 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147     1.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299     2.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565     2.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786     3.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124     3.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641     4.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124     4.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784     5.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150     5.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706     6.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326     6.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686     7.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124     7.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058     8.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978     9.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124     9.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842    10.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000    10.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    10.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000    10.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    10.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991    11.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316    12.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748    12.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124    12.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195    14.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903    15.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793    16.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867    17.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853    18.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620    18.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655    19.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299    20.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.604    20.677    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124    20.801 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[23]_i_3/O
                         net (fo=24, routed)          0.833    21.635    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[15]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.124    21.759 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[15]_i_1/O
                         net (fo=1, routed)           0.000    21.759    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[15]
    SLICE_X45Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.470    48.325    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X45Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[15]/C
                         clock pessimism              0.467    48.791    
                         clock uncertainty           -0.093    48.698    
    SLICE_X45Y82         FDCE (Setup_fdce_C_D)        0.031    48.729    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         48.729    
                         arrival time                         -21.759    
  -------------------------------------------------------------------
                         slack                                 26.970    

Slack (MET) :             26.971ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.001ns  (logic 5.461ns (23.742%)  route 17.540ns (76.258%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 48.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675    -1.017    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518    -0.499 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892     0.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124     0.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987     1.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124     1.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673     2.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116     2.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450     2.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328     3.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628     3.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119     3.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899     5.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332     6.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023     7.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124     7.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876     8.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226     9.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124     9.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000     9.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009    10.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000    10.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019    12.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339    12.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035    13.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354    14.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284    15.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326    15.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.398    17.306    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X29Y126        LUT6 (Prop_lut6_I4_O)        0.124    17.430 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840/O
                         net (fo=1, routed)           0.000    17.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I1_O)      0.245    17.675 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580/O
                         net (fo=1, routed)           0.000    17.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104    17.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328/O
                         net (fo=1, routed)           1.296    19.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328_n_0
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.316    19.391 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    19.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I0_O)      0.212    19.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    19.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X37Y122        MUXF8 (Prop_muxf8_I1_O)      0.094    19.697 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          1.403    21.100    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X60Y124        LUT6 (Prop_lut6_I4_O)        0.316    21.416 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[13]_i_3/O
                         net (fo=1, routed)           0.444    21.860    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[13]_i_3_n_0
    SLICE_X60Y124        LUT5 (Prop_lut5_I2_O)        0.124    21.984 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[13]_i_1/O
                         net (fo=1, routed)           0.000    21.984    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[12]
    SLICE_X60Y124        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.697    48.552    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X60Y124        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[13]/C
                         clock pessimism              0.467    49.019    
                         clock uncertainty           -0.093    48.926    
    SLICE_X60Y124        FDCE (Setup_fdce_C_D)        0.029    48.955    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[13]
  -------------------------------------------------------------------
                         required time                         48.955    
                         arrival time                         -21.984    
  -------------------------------------------------------------------
                         slack                                 26.971    

Slack (MET) :             26.974ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.603ns  (logic 4.351ns (19.250%)  route 18.252ns (80.750%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 48.325 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844    -0.848    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.429 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147     1.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299     2.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565     2.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786     3.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124     3.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641     4.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124     4.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784     5.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150     5.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706     6.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326     6.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686     7.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124     7.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058     8.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978     9.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124     9.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842    10.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000    10.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    10.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000    10.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    10.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991    11.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316    12.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748    12.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124    12.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195    14.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903    15.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793    16.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867    17.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853    18.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620    18.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655    19.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299    20.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.602    20.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124    20.799 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.831    21.631    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X44Y82         LUT6 (Prop_lut6_I3_O)        0.124    21.755 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[28]_i_1/O
                         net (fo=1, routed)           0.000    21.755    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[28]
    SLICE_X44Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.470    48.325    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X44Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/C
                         clock pessimism              0.467    48.791    
                         clock uncertainty           -0.093    48.698    
    SLICE_X44Y82         FDCE (Setup_fdce_C_D)        0.031    48.729    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]
  -------------------------------------------------------------------
                         required time                         48.729    
                         arrival time                         -21.755    
  -------------------------------------------------------------------
                         slack                                 26.974    

Slack (MET) :             26.981ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.599ns  (logic 4.351ns (19.253%)  route 18.248ns (80.747%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 48.328 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844    -0.848    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.429 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147     1.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299     2.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565     2.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786     3.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124     3.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641     4.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124     4.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784     5.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150     5.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706     6.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326     6.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686     7.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124     7.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058     8.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978     9.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124     9.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842    10.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000    10.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    10.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000    10.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    10.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991    11.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316    12.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748    12.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124    12.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195    14.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903    15.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793    16.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867    17.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853    18.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620    18.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655    19.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299    20.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.602    20.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124    20.799 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.828    21.627    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.751 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[26]_i_1/O
                         net (fo=1, routed)           0.000    21.751    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[26]
    SLICE_X43Y84         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.473    48.328    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X43Y84         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/C
                         clock pessimism              0.467    48.794    
                         clock uncertainty           -0.093    48.701    
    SLICE_X43Y84         FDCE (Setup_fdce_C_D)        0.031    48.732    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         48.732    
                         arrival time                         -21.751    
  -------------------------------------------------------------------
                         slack                                 26.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.564    -0.644    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.503 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.447    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_3
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.832    -0.883    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.644    
    SLICE_X27Y70         FDRE (Hold_fdre_C_D)         0.075    -0.569    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.567    -0.641    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.434    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_2
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.833    -0.882    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.641    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.075    -0.566    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.718    -0.489    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.283    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.992    -0.723    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.489    
    SLICE_X106Y102       FDRE (Hold_fdre_C_D)         0.075    -0.414    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.641    -0.566    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X35Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.338    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_result_e1_wdata_w[12]
    SLICE_X34Y102        LUT2 (Prop_lut2_I0_O)        0.045    -0.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e2_q[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[31]_0[12]
    SLICE_X34Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.912    -0.803    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X34Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[12]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X34Y102        FDCE (Hold_fdce_C_D)         0.120    -0.433    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.566%)  route 0.309ns (62.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.556    -0.652    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y93         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.511 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[0]/Q
                         net (fo=4, routed)           0.309    -0.201    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[31]_2[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I4_O)        0.045    -0.156 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.156    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q[0]_i_1__0_n_0
    SLICE_X51Y88         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.818    -0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/clk
    SLICE_X51Y88         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[0]/C
                         clock pessimism              0.503    -0.394    
    SLICE_X51Y88         FDCE (Hold_fdce_C_D)         0.091    -0.303    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.797%)  route 0.399ns (68.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.557    -0.651    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/Q
                         net (fo=4, routed)           0.399    -0.111    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[31]_2[21]
    SLICE_X52Y103        LUT6 (Prop_lut6_I4_O)        0.045    -0.066 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q[21]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.066    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q[21]_i_1__0_n_0
    SLICE_X52Y103        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.906    -0.809    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/clk
    SLICE_X52Y103        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[21]/C
                         clock pessimism              0.503    -0.306    
    SLICE_X52Y103        FDCE (Hold_fdce_C_D)         0.092    -0.214    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.493%)  route 0.098ns (34.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.638    -0.569    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X37Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[14]/Q
                         net (fo=2, routed)           0.098    -0.330    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/branch_target_q_reg[31]_0[12]
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/branch_target_q[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[31]_1[12]
    SLICE_X36Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.910    -0.805    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[14]/C
                         clock pessimism              0.249    -0.556    
    SLICE_X36Y105        FDCE (Hold_fdce_C_D)         0.120    -0.436    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.718    -0.489    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X107Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.069    -0.279    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr
    SLICE_X106Y101       LUT4 (Prop_lut4_I2_O)        0.045    -0.234 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.234    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X106Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.992    -0.723    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X106Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.247    -0.476    
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)         0.091    -0.385    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.506%)  route 0.071ns (27.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.718    -0.489    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X107Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.278    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_1_in4_in
    SLICE_X106Y102       LUT5 (Prop_lut5_I1_O)        0.045    -0.233 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.233    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.992    -0.723    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.247    -0.476    
    SLICE_X106Y102       FDRE (Hold_fdre_C_D)         0.092    -0.384    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[75]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.654    -0.553    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X60Y118        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.412 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[11]/Q
                         net (fo=2, routed)           0.086    -0.326    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[11]
    SLICE_X61Y118        LUT4 (Prop_lut4_I1_O)        0.048    -0.278 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[75]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[75]_i_1_n_0
    SLICE_X61Y118        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.925    -0.790    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X61Y118        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[75]/C
                         clock pessimism              0.250    -0.540    
    SLICE_X61Y118        FDCE (Hold_fdce_C_D)         0.105    -0.435    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[75]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RISCV_demonstrator_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X4Y9      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X4Y10     RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X3Y9      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X4Y13     RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y13     RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y7      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X1Y6      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y6      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X4Y15     RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X3Y5      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X108Y101   RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X108Y101   RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y72     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y72     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X108Y101   RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X108Y101   RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y72     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y72     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X27Y71     RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0
  To Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RISCV_demonstrator_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        23.235ns  (logic 5.461ns (23.503%)  route 17.774ns (76.496%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 123.553 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.017ns = ( 98.983 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675    98.983    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518    99.501 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892   100.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124   100.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987   101.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124   101.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673   102.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116   102.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450   102.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328   103.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628   103.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119   103.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899   105.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332   106.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023   107.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124   107.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876   108.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124   108.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226   109.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124   109.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000   109.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   110.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009   110.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000   110.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   110.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019   112.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339   112.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035   113.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354   114.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284   115.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326   115.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.398   117.306    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X29Y126        LUT6 (Prop_lut6_I4_O)        0.124   117.430 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840/O
                         net (fo=1, routed)           0.000   117.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I1_O)      0.245   117.675 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580/O
                         net (fo=1, routed)           0.000   117.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104   117.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328/O
                         net (fo=1, routed)           1.296   119.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328_n_0
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.316   119.391 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000   119.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I0_O)      0.212   119.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   119.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X37Y122        MUXF8 (Prop_muxf8_I1_O)      0.094   119.697 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          1.285   120.982    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X62Y130        LUT6 (Prop_lut6_I5_O)        0.316   121.298 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           0.796   122.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]_1
    SLICE_X65Y124        LUT6 (Prop_lut6_I2_O)        0.124   122.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_1/O
                         net (fo=1, routed)           0.000   122.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_1_n_0
    SLICE_X65Y124        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.698   123.553    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X65Y124        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/C
                         clock pessimism              0.467   124.020    
                         clock uncertainty           -0.093   123.927    
    SLICE_X65Y124        FDCE (Setup_fdce_C_D)        0.029   123.956    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]
  -------------------------------------------------------------------
                         required time                        123.956    
                         arrival time                        -122.218    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        22.676ns  (logic 4.351ns (19.188%)  route 18.325ns (80.812%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 123.323 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844    99.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419    99.571 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147   101.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299   102.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565   102.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124   102.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786   103.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124   103.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641   104.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124   104.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784   105.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150   105.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706   106.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326   106.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686   107.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124   107.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058   108.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124   108.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978   109.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124   109.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842   110.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124   110.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000   110.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217   110.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000   110.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094   110.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991   111.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316   112.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748   112.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124   112.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195   114.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   114.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903   115.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124   115.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793   116.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124   116.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867   117.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853   118.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124   118.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620   118.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124   118.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   118.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   119.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655   119.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299   120.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.602   120.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124   120.799 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.904   121.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X44Y81         LUT6 (Prop_lut6_I3_O)        0.124   121.828 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[25]_i_1/O
                         net (fo=1, routed)           0.000   121.828    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[25]
    SLICE_X44Y81         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.468   123.323    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X44Y81         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/C
                         clock pessimism              0.467   123.790    
                         clock uncertainty           -0.093   123.696    
    SLICE_X44Y81         FDCE (Setup_fdce_C_D)        0.031   123.727    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]
  -------------------------------------------------------------------
                         required time                        123.727    
                         arrival time                        -121.828    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        23.086ns  (logic 5.461ns (23.655%)  route 17.625ns (76.345%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 123.556 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.017ns = ( 98.983 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675    98.983    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518    99.501 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892   100.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124   100.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987   101.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124   101.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673   102.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116   102.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450   102.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328   103.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628   103.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119   103.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899   105.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332   106.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023   107.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124   107.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876   108.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124   108.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226   109.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124   109.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000   109.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   110.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009   110.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000   110.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   110.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019   112.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339   112.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035   113.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354   114.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284   115.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326   115.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.398   117.306    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X29Y126        LUT6 (Prop_lut6_I4_O)        0.124   117.430 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840/O
                         net (fo=1, routed)           0.000   117.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I1_O)      0.245   117.675 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580/O
                         net (fo=1, routed)           0.000   117.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104   117.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328/O
                         net (fo=1, routed)           1.296   119.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328_n_0
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.316   119.391 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000   119.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I0_O)      0.212   119.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   119.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X37Y122        MUXF8 (Prop_muxf8_I1_O)      0.094   119.697 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          1.285   120.982    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X62Y130        LUT6 (Prop_lut6_I5_O)        0.316   121.298 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           0.647   121.945    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_is_jmp_q_reg[26]_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I1_O)        0.124   122.069 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_1/O
                         net (fo=1, routed)           0.000   122.069    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[1]
    SLICE_X66Y127        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.701   123.556    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X66Y127        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/C
                         clock pessimism              0.467   124.023    
                         clock uncertainty           -0.093   123.930    
    SLICE_X66Y127        FDCE (Setup_fdce_C_D)        0.081   124.011    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]
  -------------------------------------------------------------------
                         required time                        124.011    
                         arrival time                        -122.069    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        23.017ns  (logic 5.461ns (23.726%)  route 17.556ns (76.274%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 123.558 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.017ns = ( 98.983 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675    98.983    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518    99.501 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892   100.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124   100.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987   101.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124   101.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673   102.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116   102.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450   102.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328   103.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628   103.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119   103.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899   105.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332   106.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023   107.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124   107.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876   108.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124   108.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226   109.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124   109.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000   109.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   110.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009   110.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000   110.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   110.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019   112.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339   112.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035   113.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354   114.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284   115.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326   115.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.398   117.306    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X29Y126        LUT6 (Prop_lut6_I4_O)        0.124   117.430 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840/O
                         net (fo=1, routed)           0.000   117.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I1_O)      0.245   117.675 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580/O
                         net (fo=1, routed)           0.000   117.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104   117.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328/O
                         net (fo=1, routed)           1.296   119.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328_n_0
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.316   119.391 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000   119.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I0_O)      0.212   119.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   119.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X37Y122        MUXF8 (Prop_muxf8_I1_O)      0.094   119.697 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          1.347   121.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X67Y129        LUT6 (Prop_lut6_I4_O)        0.316   121.361 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_6/O
                         net (fo=1, routed)           0.516   121.876    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_6_n_0
    SLICE_X67Y128        LUT5 (Prop_lut5_I2_O)        0.124   122.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_2/O
                         net (fo=1, routed)           0.000   122.000    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[30]
    SLICE_X67Y128        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.703   123.558    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X67Y128        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/C
                         clock pessimism              0.467   124.025    
                         clock uncertainty           -0.093   123.932    
    SLICE_X67Y128        FDCE (Setup_fdce_C_D)        0.031   123.963    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]
  -------------------------------------------------------------------
                         required time                        123.963    
                         arrival time                        -122.000    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        23.062ns  (logic 5.497ns (23.836%)  route 17.565ns (76.164%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 123.558 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.017ns = ( 98.983 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675    98.983    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518    99.501 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892   100.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124   100.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987   101.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124   101.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673   102.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116   102.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450   102.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328   103.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628   103.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119   103.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899   105.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332   106.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023   107.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124   107.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876   108.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124   108.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226   109.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124   109.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000   109.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   110.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009   110.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000   110.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   110.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019   112.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339   112.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035   113.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354   114.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284   115.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326   115.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.456   117.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X31Y121        LUT6 (Prop_lut6_I4_O)        0.124   117.488 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_756/O
                         net (fo=1, routed)           0.000   117.488    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_756_n_0
    SLICE_X31Y121        MUXF7 (Prop_muxf7_I1_O)      0.245   117.733 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_538/O
                         net (fo=1, routed)           0.000   117.733    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_538_n_0
    SLICE_X31Y121        MUXF8 (Prop_muxf8_I0_O)      0.104   117.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_307/O
                         net (fo=1, routed)           1.140   118.978    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_307_n_0
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.316   119.294 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_126/O
                         net (fo=1, routed)           0.000   119.294    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_126_n_0
    SLICE_X45Y121        MUXF7 (Prop_muxf7_I0_O)      0.238   119.532 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_50/O
                         net (fo=1, routed)           0.000   119.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_50_n_0
    SLICE_X45Y121        MUXF8 (Prop_muxf8_I0_O)      0.104   119.636 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17/O
                         net (fo=30, routed)          1.474   121.110    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17_n_0
    SLICE_X66Y129        LUT6 (Prop_lut6_I2_O)        0.316   121.426 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_3/O
                         net (fo=1, routed)           0.495   121.921    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_3_n_0
    SLICE_X66Y128        LUT5 (Prop_lut5_I2_O)        0.124   122.045 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_1/O
                         net (fo=1, routed)           0.000   122.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[24]
    SLICE_X66Y128        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.703   123.558    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X66Y128        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/C
                         clock pessimism              0.467   124.025    
                         clock uncertainty           -0.093   123.932    
    SLICE_X66Y128        FDCE (Setup_fdce_C_D)        0.077   124.009    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]
  -------------------------------------------------------------------
                         required time                        124.009    
                         arrival time                        -122.045    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        22.610ns  (logic 4.351ns (19.244%)  route 18.259ns (80.756%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 123.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844    99.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419    99.571 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147   101.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299   102.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565   102.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124   102.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786   103.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124   103.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641   104.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124   104.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784   105.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150   105.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706   106.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326   106.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686   107.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124   107.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058   108.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124   108.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978   109.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124   109.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842   110.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124   110.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000   110.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217   110.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000   110.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094   110.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991   111.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316   112.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748   112.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124   112.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195   114.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   114.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903   115.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124   115.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793   116.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124   116.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867   117.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853   118.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124   118.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620   118.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124   118.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   118.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   119.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655   119.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299   120.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.604   120.677    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124   120.801 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[23]_i_3/O
                         net (fo=24, routed)          0.836   121.638    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[15]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.124   121.762 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[14]_i_1/O
                         net (fo=1, routed)           0.000   121.762    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[14]
    SLICE_X45Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.470   123.325    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X45Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[14]/C
                         clock pessimism              0.467   123.792    
                         clock uncertainty           -0.093   123.698    
    SLICE_X45Y82         FDCE (Setup_fdce_C_D)        0.029   123.727    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[14]
  -------------------------------------------------------------------
                         required time                        123.727    
                         arrival time                        -121.762    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        22.607ns  (logic 4.351ns (19.246%)  route 18.256ns (80.754%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 123.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844    99.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419    99.571 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147   101.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299   102.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565   102.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124   102.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786   103.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124   103.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641   104.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124   104.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784   105.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150   105.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706   106.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326   106.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686   107.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124   107.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058   108.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124   108.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978   109.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124   109.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842   110.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124   110.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000   110.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217   110.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000   110.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094   110.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991   111.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316   112.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748   112.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124   112.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195   114.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   114.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903   115.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124   115.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793   116.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124   116.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867   117.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853   118.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124   118.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620   118.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124   118.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   118.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   119.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655   119.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299   120.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.604   120.677    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124   120.801 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[23]_i_3/O
                         net (fo=24, routed)          0.833   121.635    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[15]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.124   121.759 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[15]_i_1/O
                         net (fo=1, routed)           0.000   121.759    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[15]
    SLICE_X45Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.470   123.325    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X45Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[15]/C
                         clock pessimism              0.467   123.792    
                         clock uncertainty           -0.093   123.698    
    SLICE_X45Y82         FDCE (Setup_fdce_C_D)        0.031   123.729    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[15]
  -------------------------------------------------------------------
                         required time                        123.729    
                         arrival time                        -121.759    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        23.001ns  (logic 5.461ns (23.742%)  route 17.540ns (76.258%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 123.552 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.017ns = ( 98.983 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675    98.983    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518    99.501 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892   100.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124   100.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987   101.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124   101.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673   102.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116   102.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450   102.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328   103.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628   103.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119   103.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899   105.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332   106.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023   107.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124   107.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876   108.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124   108.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226   109.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124   109.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000   109.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   110.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009   110.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000   110.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   110.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019   112.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339   112.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035   113.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354   114.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284   115.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326   115.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.398   117.306    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X29Y126        LUT6 (Prop_lut6_I4_O)        0.124   117.430 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840/O
                         net (fo=1, routed)           0.000   117.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I1_O)      0.245   117.675 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580/O
                         net (fo=1, routed)           0.000   117.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104   117.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328/O
                         net (fo=1, routed)           1.296   119.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328_n_0
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.316   119.391 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000   119.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I0_O)      0.212   119.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   119.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X37Y122        MUXF8 (Prop_muxf8_I1_O)      0.094   119.697 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          1.403   121.100    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X60Y124        LUT6 (Prop_lut6_I4_O)        0.316   121.416 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[13]_i_3/O
                         net (fo=1, routed)           0.444   121.860    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[13]_i_3_n_0
    SLICE_X60Y124        LUT5 (Prop_lut5_I2_O)        0.124   121.984 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[13]_i_1/O
                         net (fo=1, routed)           0.000   121.984    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[12]
    SLICE_X60Y124        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.697   123.552    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X60Y124        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[13]/C
                         clock pessimism              0.467   124.019    
                         clock uncertainty           -0.093   123.926    
    SLICE_X60Y124        FDCE (Setup_fdce_C_D)        0.029   123.955    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[13]
  -------------------------------------------------------------------
                         required time                        123.955    
                         arrival time                        -121.984    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        22.603ns  (logic 4.351ns (19.250%)  route 18.252ns (80.750%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 123.325 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844    99.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419    99.571 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147   101.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299   102.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565   102.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124   102.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786   103.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124   103.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641   104.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124   104.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784   105.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150   105.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706   106.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326   106.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686   107.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124   107.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058   108.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124   108.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978   109.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124   109.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842   110.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124   110.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000   110.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217   110.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000   110.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094   110.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991   111.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316   112.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748   112.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124   112.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195   114.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   114.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903   115.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124   115.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793   116.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124   116.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867   117.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853   118.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124   118.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620   118.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124   118.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   118.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   119.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655   119.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299   120.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.602   120.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124   120.799 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.831   121.631    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X44Y82         LUT6 (Prop_lut6_I3_O)        0.124   121.755 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[28]_i_1/O
                         net (fo=1, routed)           0.000   121.755    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[28]
    SLICE_X44Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.470   123.325    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X44Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/C
                         clock pessimism              0.467   123.792    
                         clock uncertainty           -0.093   123.698    
    SLICE_X44Y82         FDCE (Setup_fdce_C_D)        0.031   123.729    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]
  -------------------------------------------------------------------
                         required time                        123.729    
                         arrival time                        -121.755    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        22.599ns  (logic 4.351ns (19.253%)  route 18.248ns (80.747%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 123.328 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844    99.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419    99.571 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147   101.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299   102.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565   102.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124   102.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786   103.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124   103.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641   104.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124   104.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784   105.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150   105.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706   106.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326   106.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686   107.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124   107.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058   108.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124   108.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978   109.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124   109.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842   110.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124   110.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000   110.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217   110.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000   110.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094   110.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991   111.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316   112.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748   112.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124   112.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195   114.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   114.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903   115.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124   115.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793   116.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124   116.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867   117.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853   118.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124   118.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620   118.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124   118.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   118.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   119.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655   119.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299   120.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.602   120.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124   120.799 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.828   121.627    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.124   121.751 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[26]_i_1/O
                         net (fo=1, routed)           0.000   121.751    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[26]
    SLICE_X43Y84         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.473   123.328    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X43Y84         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/C
                         clock pessimism              0.467   123.795    
                         clock uncertainty           -0.093   123.701    
    SLICE_X43Y84         FDCE (Setup_fdce_C_D)        0.031   123.732    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]
  -------------------------------------------------------------------
                         required time                        123.732    
                         arrival time                        -121.751    
  -------------------------------------------------------------------
                         slack                                  1.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.564    -0.644    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.503 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.447    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_3
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.832    -0.883    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.644    
                         clock uncertainty            0.093    -0.550    
    SLICE_X27Y70         FDRE (Hold_fdre_C_D)         0.075    -0.475    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.567    -0.641    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.434    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_2
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.833    -0.882    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.641    
                         clock uncertainty            0.093    -0.547    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.075    -0.472    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.718    -0.489    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.283    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.992    -0.723    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.489    
                         clock uncertainty            0.093    -0.396    
    SLICE_X106Y102       FDRE (Hold_fdre_C_D)         0.075    -0.321    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.641    -0.566    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X35Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.338    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_result_e1_wdata_w[12]
    SLICE_X34Y102        LUT2 (Prop_lut2_I0_O)        0.045    -0.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e2_q[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[31]_0[12]
    SLICE_X34Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.912    -0.803    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X34Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[12]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.093    -0.460    
    SLICE_X34Y102        FDCE (Hold_fdce_C_D)         0.120    -0.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.566%)  route 0.309ns (62.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.556    -0.652    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y93         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.511 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[0]/Q
                         net (fo=4, routed)           0.309    -0.201    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[31]_2[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I4_O)        0.045    -0.156 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.156    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q[0]_i_1__0_n_0
    SLICE_X51Y88         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.818    -0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/clk
    SLICE_X51Y88         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[0]/C
                         clock pessimism              0.503    -0.394    
                         clock uncertainty            0.093    -0.301    
    SLICE_X51Y88         FDCE (Hold_fdce_C_D)         0.091    -0.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.797%)  route 0.399ns (68.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.557    -0.651    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/Q
                         net (fo=4, routed)           0.399    -0.111    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[31]_2[21]
    SLICE_X52Y103        LUT6 (Prop_lut6_I4_O)        0.045    -0.066 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q[21]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.066    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q[21]_i_1__0_n_0
    SLICE_X52Y103        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.906    -0.809    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/clk
    SLICE_X52Y103        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[21]/C
                         clock pessimism              0.503    -0.306    
                         clock uncertainty            0.093    -0.213    
    SLICE_X52Y103        FDCE (Hold_fdce_C_D)         0.092    -0.121    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.493%)  route 0.098ns (34.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.638    -0.569    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X37Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[14]/Q
                         net (fo=2, routed)           0.098    -0.330    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/branch_target_q_reg[31]_0[12]
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/branch_target_q[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[31]_1[12]
    SLICE_X36Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.910    -0.805    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[14]/C
                         clock pessimism              0.249    -0.556    
                         clock uncertainty            0.093    -0.463    
    SLICE_X36Y105        FDCE (Hold_fdce_C_D)         0.120    -0.343    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.718    -0.489    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X107Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.069    -0.279    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr
    SLICE_X106Y101       LUT4 (Prop_lut4_I2_O)        0.045    -0.234 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.234    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X106Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.992    -0.723    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X106Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.247    -0.476    
                         clock uncertainty            0.093    -0.383    
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)         0.091    -0.292    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.506%)  route 0.071ns (27.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.718    -0.489    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X107Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.278    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_1_in4_in
    SLICE_X106Y102       LUT5 (Prop_lut5_I1_O)        0.045    -0.233 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.233    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.992    -0.723    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.247    -0.476    
                         clock uncertainty            0.093    -0.383    
    SLICE_X106Y102       FDRE (Hold_fdre_C_D)         0.092    -0.291    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[75]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.654    -0.553    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X60Y118        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.412 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[11]/Q
                         net (fo=2, routed)           0.086    -0.326    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[11]
    SLICE_X61Y118        LUT4 (Prop_lut4_I1_O)        0.048    -0.278 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[75]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[75]_i_1_n_0
    SLICE_X61Y118        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.925    -0.790    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X61Y118        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[75]/C
                         clock pessimism              0.250    -0.540    
                         clock uncertainty            0.093    -0.447    
    SLICE_X61Y118        FDCE (Hold_fdce_C_D)         0.105    -0.342    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[75]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        23.235ns  (logic 5.461ns (23.503%)  route 17.774ns (76.496%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 148.553 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.017ns = ( 123.983 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675   123.983    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518   124.501 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892   125.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124   125.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987   126.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124   126.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673   127.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116   127.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450   127.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328   128.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628   128.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119   128.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899   130.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332   131.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023   132.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124   132.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876   133.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124   133.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226   134.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124   134.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000   134.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   135.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009   135.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000   135.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   135.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019   137.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339   137.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035   138.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354   139.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284   140.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326   140.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.398   142.306    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X29Y126        LUT6 (Prop_lut6_I4_O)        0.124   142.430 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840/O
                         net (fo=1, routed)           0.000   142.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I1_O)      0.245   142.675 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580/O
                         net (fo=1, routed)           0.000   142.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104   142.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328/O
                         net (fo=1, routed)           1.296   144.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328_n_0
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.316   144.391 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000   144.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I0_O)      0.212   144.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   144.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X37Y122        MUXF8 (Prop_muxf8_I1_O)      0.094   144.697 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          1.285   145.982    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X62Y130        LUT6 (Prop_lut6_I5_O)        0.316   146.298 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           0.796   147.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]_1
    SLICE_X65Y124        LUT6 (Prop_lut6_I2_O)        0.124   147.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_1/O
                         net (fo=1, routed)           0.000   147.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_1_n_0
    SLICE_X65Y124        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.698   148.553    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X65Y124        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/C
                         clock pessimism              0.467   149.020    
                         clock uncertainty           -0.093   148.927    
    SLICE_X65Y124        FDCE (Setup_fdce_C_D)        0.029   148.956    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]
  -------------------------------------------------------------------
                         required time                        148.956    
                         arrival time                        -147.218    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        22.676ns  (logic 4.351ns (19.188%)  route 18.325ns (80.812%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 148.323 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 124.152 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844   124.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419   124.571 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147   126.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299   127.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565   127.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124   127.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786   128.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124   128.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641   129.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124   129.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784   130.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150   130.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706   131.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326   131.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686   132.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124   132.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058   133.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124   133.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978   134.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124   134.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842   135.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124   135.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000   135.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217   135.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000   135.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094   135.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991   136.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316   137.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748   137.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124   137.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195   139.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   139.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903   140.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124   140.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793   141.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124   141.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867   142.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124   142.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853   143.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124   143.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620   143.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124   143.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   143.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   144.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655   144.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299   145.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.602   145.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124   145.799 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.904   146.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X44Y81         LUT6 (Prop_lut6_I3_O)        0.124   146.828 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[25]_i_1/O
                         net (fo=1, routed)           0.000   146.828    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[25]
    SLICE_X44Y81         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.468   148.323    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X44Y81         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/C
                         clock pessimism              0.467   148.789    
                         clock uncertainty           -0.093   148.696    
    SLICE_X44Y81         FDCE (Setup_fdce_C_D)        0.031   148.727    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]
  -------------------------------------------------------------------
                         required time                        148.727    
                         arrival time                        -146.828    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        23.086ns  (logic 5.461ns (23.655%)  route 17.625ns (76.345%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 148.556 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.017ns = ( 123.983 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675   123.983    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518   124.501 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892   125.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124   125.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987   126.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124   126.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673   127.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116   127.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450   127.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328   128.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628   128.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119   128.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899   130.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332   131.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023   132.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124   132.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876   133.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124   133.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226   134.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124   134.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000   134.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   135.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009   135.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000   135.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   135.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019   137.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339   137.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035   138.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354   139.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284   140.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326   140.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.398   142.306    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X29Y126        LUT6 (Prop_lut6_I4_O)        0.124   142.430 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840/O
                         net (fo=1, routed)           0.000   142.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I1_O)      0.245   142.675 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580/O
                         net (fo=1, routed)           0.000   142.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104   142.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328/O
                         net (fo=1, routed)           1.296   144.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328_n_0
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.316   144.391 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000   144.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I0_O)      0.212   144.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   144.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X37Y122        MUXF8 (Prop_muxf8_I1_O)      0.094   144.697 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          1.285   145.982    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X62Y130        LUT6 (Prop_lut6_I5_O)        0.316   146.298 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           0.647   146.945    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_is_jmp_q_reg[26]_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I1_O)        0.124   147.069 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_1/O
                         net (fo=1, routed)           0.000   147.069    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[1]
    SLICE_X66Y127        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.701   148.556    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X66Y127        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/C
                         clock pessimism              0.467   149.023    
                         clock uncertainty           -0.093   148.930    
    SLICE_X66Y127        FDCE (Setup_fdce_C_D)        0.081   149.011    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]
  -------------------------------------------------------------------
                         required time                        149.011    
                         arrival time                        -147.069    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        23.017ns  (logic 5.461ns (23.726%)  route 17.556ns (76.274%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 148.558 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.017ns = ( 123.983 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675   123.983    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518   124.501 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892   125.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124   125.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987   126.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124   126.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673   127.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116   127.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450   127.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328   128.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628   128.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119   128.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899   130.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332   131.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023   132.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124   132.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876   133.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124   133.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226   134.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124   134.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000   134.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   135.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009   135.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000   135.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   135.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019   137.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339   137.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035   138.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354   139.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284   140.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326   140.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.398   142.306    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X29Y126        LUT6 (Prop_lut6_I4_O)        0.124   142.430 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840/O
                         net (fo=1, routed)           0.000   142.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I1_O)      0.245   142.675 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580/O
                         net (fo=1, routed)           0.000   142.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104   142.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328/O
                         net (fo=1, routed)           1.296   144.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328_n_0
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.316   144.391 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000   144.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I0_O)      0.212   144.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   144.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X37Y122        MUXF8 (Prop_muxf8_I1_O)      0.094   144.697 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          1.347   146.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X67Y129        LUT6 (Prop_lut6_I4_O)        0.316   146.361 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_6/O
                         net (fo=1, routed)           0.516   146.876    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_6_n_0
    SLICE_X67Y128        LUT5 (Prop_lut5_I2_O)        0.124   147.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_2/O
                         net (fo=1, routed)           0.000   147.000    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[30]
    SLICE_X67Y128        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.703   148.558    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X67Y128        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]/C
                         clock pessimism              0.467   149.025    
                         clock uncertainty           -0.093   148.932    
    SLICE_X67Y128        FDCE (Setup_fdce_C_D)        0.031   148.963    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]
  -------------------------------------------------------------------
                         required time                        148.963    
                         arrival time                        -147.000    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        23.062ns  (logic 5.497ns (23.836%)  route 17.565ns (76.164%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 148.558 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.017ns = ( 123.983 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675   123.983    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518   124.501 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892   125.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124   125.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987   126.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124   126.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673   127.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116   127.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450   127.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328   128.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628   128.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119   128.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899   130.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332   131.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023   132.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124   132.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876   133.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124   133.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226   134.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124   134.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000   134.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   135.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009   135.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000   135.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   135.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019   137.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339   137.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035   138.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354   139.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284   140.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326   140.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.456   142.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X31Y121        LUT6 (Prop_lut6_I4_O)        0.124   142.488 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_756/O
                         net (fo=1, routed)           0.000   142.488    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_756_n_0
    SLICE_X31Y121        MUXF7 (Prop_muxf7_I1_O)      0.245   142.733 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_538/O
                         net (fo=1, routed)           0.000   142.733    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_538_n_0
    SLICE_X31Y121        MUXF8 (Prop_muxf8_I0_O)      0.104   142.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_307/O
                         net (fo=1, routed)           1.140   143.978    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_307_n_0
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.316   144.294 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_126/O
                         net (fo=1, routed)           0.000   144.294    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_126_n_0
    SLICE_X45Y121        MUXF7 (Prop_muxf7_I0_O)      0.238   144.532 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_50/O
                         net (fo=1, routed)           0.000   144.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_50_n_0
    SLICE_X45Y121        MUXF8 (Prop_muxf8_I0_O)      0.104   144.636 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17/O
                         net (fo=30, routed)          1.474   146.110    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17_n_0
    SLICE_X66Y129        LUT6 (Prop_lut6_I2_O)        0.316   146.426 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_3/O
                         net (fo=1, routed)           0.495   146.921    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_3_n_0
    SLICE_X66Y128        LUT5 (Prop_lut5_I2_O)        0.124   147.045 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_1/O
                         net (fo=1, routed)           0.000   147.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[24]
    SLICE_X66Y128        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.703   148.558    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X66Y128        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/C
                         clock pessimism              0.467   149.025    
                         clock uncertainty           -0.093   148.932    
    SLICE_X66Y128        FDCE (Setup_fdce_C_D)        0.077   149.009    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]
  -------------------------------------------------------------------
                         required time                        149.009    
                         arrival time                        -147.045    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        22.610ns  (logic 4.351ns (19.244%)  route 18.259ns (80.756%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 148.325 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 124.152 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844   124.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419   124.571 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147   126.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299   127.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565   127.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124   127.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786   128.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124   128.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641   129.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124   129.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784   130.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150   130.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706   131.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326   131.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686   132.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124   132.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058   133.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124   133.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978   134.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124   134.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842   135.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124   135.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000   135.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217   135.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000   135.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094   135.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991   136.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316   137.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748   137.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124   137.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195   139.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   139.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903   140.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124   140.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793   141.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124   141.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867   142.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124   142.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853   143.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124   143.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620   143.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124   143.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   143.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   144.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655   144.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299   145.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.604   145.677    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124   145.801 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[23]_i_3/O
                         net (fo=24, routed)          0.836   146.638    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[15]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.124   146.762 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[14]_i_1/O
                         net (fo=1, routed)           0.000   146.762    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[14]
    SLICE_X45Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.470   148.325    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X45Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[14]/C
                         clock pessimism              0.467   148.791    
                         clock uncertainty           -0.093   148.698    
    SLICE_X45Y82         FDCE (Setup_fdce_C_D)        0.029   148.727    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[14]
  -------------------------------------------------------------------
                         required time                        148.727    
                         arrival time                        -146.762    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        22.607ns  (logic 4.351ns (19.246%)  route 18.256ns (80.754%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 148.325 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 124.152 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844   124.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419   124.571 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147   126.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299   127.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565   127.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124   127.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786   128.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124   128.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641   129.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124   129.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784   130.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150   130.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706   131.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326   131.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686   132.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124   132.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058   133.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124   133.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978   134.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124   134.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842   135.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124   135.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000   135.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217   135.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000   135.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094   135.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991   136.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316   137.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748   137.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124   137.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195   139.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   139.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903   140.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124   140.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793   141.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124   141.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867   142.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124   142.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853   143.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124   143.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620   143.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124   143.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   143.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   144.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655   144.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299   145.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.604   145.677    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124   145.801 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[23]_i_3/O
                         net (fo=24, routed)          0.833   146.635    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[15]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.124   146.759 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[15]_i_1/O
                         net (fo=1, routed)           0.000   146.759    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[15]
    SLICE_X45Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.470   148.325    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X45Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[15]/C
                         clock pessimism              0.467   148.791    
                         clock uncertainty           -0.093   148.698    
    SLICE_X45Y82         FDCE (Setup_fdce_C_D)        0.031   148.729    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[15]
  -------------------------------------------------------------------
                         required time                        148.729    
                         arrival time                        -146.759    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        23.001ns  (logic 5.461ns (23.742%)  route 17.540ns (76.258%))
  Logic Levels:           23  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 148.552 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.017ns = ( 123.983 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.675   123.983    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X26Y75         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518   124.501 r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=7, routed)           0.892   125.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/m_axil_bvalid[0]
    SLICE_X33Y75         LUT4 (Prop_lut4_I2_O)        0.124   125.516 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         0.987   126.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/dport_ack_w
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.124   126.628 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_3/O
                         net (fo=10, routed)          0.673   127.300    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e2_q_reg_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.116   127.416 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2/O
                         net (fo=2, routed)           0.450   127.866    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_2_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.328   128.194 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.628   128.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.119   128.940 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           1.899   130.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.332   131.172 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.023   132.194    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.124   132.318 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.876   133.195    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X51Y127        LUT6 (Prop_lut6_I5_O)        0.124   133.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.226   134.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124   134.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690/O
                         net (fo=1, routed)           0.000   134.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_690_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   135.201 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.009   135.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107_0[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.324 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000   135.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_245_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   135.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_107/CO[2]
                         net (fo=53, routed)          2.019   137.571    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_22_0[0]
    SLICE_X65Y136        LUT3 (Prop_lut3_I1_O)        0.339   137.910 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_52/O
                         net (fo=18, routed)          1.035   138.944    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_17
    SLICE_X64Y134        LUT5 (Prop_lut5_I4_O)        0.354   139.298 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_26/O
                         net (fo=2, routed)           1.284   140.583    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_11_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326   140.909 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.398   142.306    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X29Y126        LUT6 (Prop_lut6_I4_O)        0.124   142.430 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840/O
                         net (fo=1, routed)           0.000   142.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_840_n_0
    SLICE_X29Y126        MUXF7 (Prop_muxf7_I1_O)      0.245   142.675 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580/O
                         net (fo=1, routed)           0.000   142.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_580_n_0
    SLICE_X29Y126        MUXF8 (Prop_muxf8_I0_O)      0.104   142.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328/O
                         net (fo=1, routed)           1.296   144.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_328_n_0
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.316   144.391 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000   144.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I0_O)      0.212   144.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   144.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X37Y122        MUXF8 (Prop_muxf8_I1_O)      0.094   144.697 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          1.403   146.100    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X60Y124        LUT6 (Prop_lut6_I4_O)        0.316   146.416 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[13]_i_3/O
                         net (fo=1, routed)           0.444   146.860    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[13]_i_3_n_0
    SLICE_X60Y124        LUT5 (Prop_lut5_I2_O)        0.124   146.984 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[13]_i_1/O
                         net (fo=1, routed)           0.000   146.984    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[12]
    SLICE_X60Y124        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.697   148.552    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X60Y124        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[13]/C
                         clock pessimism              0.467   149.019    
                         clock uncertainty           -0.093   148.926    
    SLICE_X60Y124        FDCE (Setup_fdce_C_D)        0.029   148.955    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[13]
  -------------------------------------------------------------------
                         required time                        148.955    
                         arrival time                        -146.984    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        22.603ns  (logic 4.351ns (19.250%)  route 18.252ns (80.750%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 148.325 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 124.152 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844   124.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419   124.571 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147   126.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299   127.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565   127.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124   127.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786   128.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124   128.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641   129.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124   129.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784   130.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150   130.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706   131.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326   131.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686   132.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124   132.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058   133.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124   133.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978   134.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124   134.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842   135.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124   135.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000   135.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217   135.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000   135.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094   135.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991   136.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316   137.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748   137.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124   137.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195   139.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   139.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903   140.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124   140.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793   141.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124   141.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867   142.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124   142.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853   143.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124   143.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620   143.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124   143.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   143.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   144.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655   144.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299   145.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.602   145.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124   145.799 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.831   146.631    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X44Y82         LUT6 (Prop_lut6_I3_O)        0.124   146.755 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[28]_i_1/O
                         net (fo=1, routed)           0.000   146.755    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[28]
    SLICE_X44Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.470   148.325    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X44Y82         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/C
                         clock pessimism              0.467   148.791    
                         clock uncertainty           -0.093   148.698    
    SLICE_X44Y82         FDCE (Setup_fdce_C_D)        0.031   148.729    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]
  -------------------------------------------------------------------
                         required time                        148.729    
                         arrival time                        -146.755    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        22.599ns  (logic 4.351ns (19.253%)  route 18.248ns (80.747%))
  Logic Levels:           24  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 148.328 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 124.152 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.844   124.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/clk
    SLICE_X39Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.419   124.571 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q_reg[0]/Q
                         net (fo=192, routed)         2.147   126.718    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/rd_ptr_q
    SLICE_X31Y78         LUT3 (Prop_lut3_I1_O)        0.299   127.017 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[6]_i_6/O
                         net (fo=11, routed)          0.565   127.582    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[1][63]_0[4]
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124   127.706 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10/O
                         net (fo=6, routed)           0.786   128.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[5]_i_10_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124   128.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13/O
                         net (fo=3, routed)           0.641   129.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_13_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124   129.381 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6/O
                         net (fo=2, routed)           0.784   130.166    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_6_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.150   130.316 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10/O
                         net (fo=2, routed)           0.706   131.022    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[7]_i_10_n_0
    SLICE_X28Y82         LUT5 (Prop_lut5_I0_O)        0.326   131.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7/O
                         net (fo=3, routed)           0.686   132.034    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_7_n_0
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.124   132.158 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ctrl_e1_q[3]_i_3/O
                         net (fo=4, routed)           1.058   133.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][38]_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124   133.340 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_70/O
                         net (fo=33, routed)          0.978   134.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/u_issue/issue_a_csr_w
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.124   134.442 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62/O
                         net (fo=4, routed)           0.842   135.284    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_62_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124   135.408 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88/O
                         net (fo=1, routed)           0.000   135.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_88_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217   135.625 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39/O
                         net (fo=1, routed)           0.000   135.625    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_39_n_0
    SLICE_X33Y82         MUXF8 (Prop_muxf8_I1_O)      0.094   135.719 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.991   136.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.316   137.026 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.748   137.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.124   137.898 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           1.195   139.093    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   139.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16/O
                         net (fo=2, routed)           0.903   140.120    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_16_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124   140.244 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8/O
                         net (fo=2, routed)           0.793   141.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_8_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.124   141.161 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.867   142.028    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.124   142.152 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6/O
                         net (fo=6, routed)           0.853   143.005    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_6_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124   143.129 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.620   143.748    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124   143.872 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   143.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   144.119 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          0.655   144.774    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.299   145.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.602   145.675    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124   145.799 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.828   146.627    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.124   146.751 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[26]_i_1/O
                         net (fo=1, routed)           0.000   146.751    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[26]
    SLICE_X43Y84         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.473   148.328    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X43Y84         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/C
                         clock pessimism              0.467   148.794    
                         clock uncertainty           -0.093   148.701    
    SLICE_X43Y84         FDCE (Setup_fdce_C_D)        0.031   148.732    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]
  -------------------------------------------------------------------
                         required time                        148.732    
                         arrival time                        -146.751    
  -------------------------------------------------------------------
                         slack                                  1.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.564    -0.644    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.503 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.447    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_3
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.832    -0.883    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.644    
                         clock uncertainty            0.093    -0.550    
    SLICE_X27Y70         FDRE (Hold_fdre_C_D)         0.075    -0.475    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.567    -0.641    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.434    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_2
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.833    -0.882    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.641    
                         clock uncertainty            0.093    -0.547    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.075    -0.472    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.718    -0.489    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.283    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.992    -0.723    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.489    
                         clock uncertainty            0.093    -0.396    
    SLICE_X106Y102       FDRE (Hold_fdre_C_D)         0.075    -0.321    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.641    -0.566    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X35Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e1_q_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.338    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_result_e1_wdata_w[12]
    SLICE_X34Y102        LUT2 (Prop_lut2_I0_O)        0.045    -0.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/csr_wdata_e2_q[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[31]_0[12]
    SLICE_X34Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.912    -0.803    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X34Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[12]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.093    -0.460    
    SLICE_X34Y102        FDCE (Hold_fdce_C_D)         0.120    -0.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wdata_e2_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.566%)  route 0.309ns (62.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.556    -0.652    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y93         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.511 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[0]/Q
                         net (fo=4, routed)           0.309    -0.201    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[31]_2[0]
    SLICE_X51Y88         LUT6 (Prop_lut6_I4_O)        0.045    -0.156 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.156    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q[0]_i_1__0_n_0
    SLICE_X51Y88         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.818    -0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/clk
    SLICE_X51Y88         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[0]/C
                         clock pessimism              0.503    -0.394    
                         clock uncertainty            0.093    -0.301    
    SLICE_X51Y88         FDCE (Hold_fdce_C_D)         0.091    -0.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.797%)  route 0.399ns (68.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.557    -0.651    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/Q
                         net (fo=4, routed)           0.399    -0.111    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[31]_2[21]
    SLICE_X52Y103        LUT6 (Prop_lut6_I4_O)        0.045    -0.066 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q[21]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.066    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q[21]_i_1__0_n_0
    SLICE_X52Y103        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.906    -0.809    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/clk
    SLICE_X52Y103        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[21]/C
                         clock pessimism              0.503    -0.306    
                         clock uncertainty            0.093    -0.213    
    SLICE_X52Y103        FDCE (Hold_fdce_C_D)         0.092    -0.121    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/result_wb_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.493%)  route 0.098ns (34.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.638    -0.569    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X37Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[14]/Q
                         net (fo=2, routed)           0.098    -0.330    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/branch_target_q_reg[31]_0[12]
    SLICE_X36Y105        LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/branch_target_q[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[31]_1[12]
    SLICE_X36Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.910    -0.805    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y105        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[14]/C
                         clock pessimism              0.249    -0.556    
                         clock uncertainty            0.093    -0.463    
    SLICE_X36Y105        FDCE (Hold_fdce_C_D)         0.120    -0.343    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.718    -0.489    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X107Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.069    -0.279    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr
    SLICE_X106Y101       LUT4 (Prop_lut4_I2_O)        0.045    -0.234 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.234    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X106Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.992    -0.723    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X106Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.247    -0.476    
                         clock uncertainty            0.093    -0.383    
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)         0.091    -0.292    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.506%)  route 0.071ns (27.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.718    -0.489    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X107Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.278    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_1_in4_in
    SLICE_X106Y102       LUT5 (Prop_lut5_I1_O)        0.045    -0.233 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.233    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.992    -0.723    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.247    -0.476    
                         clock uncertainty            0.093    -0.383    
    SLICE_X106Y102       FDRE (Hold_fdre_C_D)         0.092    -0.291    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[75]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.654    -0.553    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X60Y118        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.412 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[11]/Q
                         net (fo=2, routed)           0.086    -0.326    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[11]
    SLICE_X61Y118        LUT4 (Prop_lut4_I1_O)        0.048    -0.278 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[75]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[75]_i_1_n_0
    SLICE_X61Y118        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.925    -0.790    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X61Y118        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[75]/C
                         clock pessimism              0.250    -0.540    
                         clock uncertainty            0.093    -0.447    
    SLICE_X61Y118        FDCE (Hold_fdce_C_D)         0.105    -0.342    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[75]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.566ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 48.509 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495    10.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X37Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654    48.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X37Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[2]/C
                         clock pessimism              0.467    48.976    
                         clock uncertainty           -0.093    48.883    
    SLICE_X37Y101        FDCE (Recov_fdce_C_CLR)     -0.613    48.270    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[2]
  -------------------------------------------------------------------
                         required time                         48.270    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                 37.566    

Slack (MET) :             37.566ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 48.509 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495    10.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X37Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654    48.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X37Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[27]/C
                         clock pessimism              0.467    48.976    
                         clock uncertainty           -0.093    48.883    
    SLICE_X37Y101        FDCE (Recov_fdce_C_CLR)     -0.613    48.270    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[27]
  -------------------------------------------------------------------
                         required time                         48.270    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                 37.566    

Slack (MET) :             37.652ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 48.509 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495    10.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X36Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654    48.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[15]/C
                         clock pessimism              0.467    48.976    
                         clock uncertainty           -0.093    48.883    
    SLICE_X36Y101        FDCE (Recov_fdce_C_CLR)     -0.527    48.356    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[15]
  -------------------------------------------------------------------
                         required time                         48.356    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                 37.652    

Slack (MET) :             37.652ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 48.509 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495    10.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X36Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654    48.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[18]/C
                         clock pessimism              0.467    48.976    
                         clock uncertainty           -0.093    48.883    
    SLICE_X36Y101        FDCE (Recov_fdce_C_CLR)     -0.527    48.356    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[18]
  -------------------------------------------------------------------
                         required time                         48.356    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                 37.652    

Slack (MET) :             37.652ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 48.509 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495    10.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X36Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654    48.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[20]/C
                         clock pessimism              0.467    48.976    
                         clock uncertainty           -0.093    48.883    
    SLICE_X36Y101        FDCE (Recov_fdce_C_CLR)     -0.527    48.356    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[20]
  -------------------------------------------------------------------
                         required time                         48.356    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                 37.652    

Slack (MET) :             37.652ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 48.509 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495    10.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X36Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654    48.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[23]/C
                         clock pessimism              0.467    48.976    
                         clock uncertainty           -0.093    48.883    
    SLICE_X36Y101        FDCE (Recov_fdce_C_CLR)     -0.527    48.356    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[23]
  -------------------------------------------------------------------
                         required time                         48.356    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                 37.652    

Slack (MET) :             37.749ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 0.743ns (6.441%)  route 10.793ns (93.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 48.509 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.312    10.521    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X39Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654    48.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X39Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[16]/C
                         clock pessimism              0.467    48.976    
                         clock uncertainty           -0.093    48.883    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.613    48.270    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         48.270    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                 37.749    

Slack (MET) :             37.749ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 0.743ns (6.441%)  route 10.793ns (93.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 48.509 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.312    10.521    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X39Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654    48.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X39Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[6]/C
                         clock pessimism              0.467    48.976    
                         clock uncertainty           -0.093    48.883    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.613    48.270    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         48.270    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                 37.749    

Slack (MET) :             37.758ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.527ns  (logic 0.743ns (6.446%)  route 10.784ns (93.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 48.509 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.303    10.512    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X37Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654    48.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X37Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[13]/C
                         clock pessimism              0.467    48.976    
                         clock uncertainty           -0.093    48.883    
    SLICE_X37Y102        FDCE (Recov_fdce_C_CLR)     -0.613    48.270    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         48.270    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                 37.758    

Slack (MET) :             37.835ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mtvec_q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 0.743ns (6.441%)  route 10.793ns (93.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 48.509 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.312    10.521    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X38Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mtvec_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654    48.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X38Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mtvec_q_reg[10]/C
                         clock pessimism              0.467    48.976    
                         clock uncertainty           -0.093    48.883    
    SLICE_X38Y102        FDCE (Recov_fdce_C_CLR)     -0.527    48.356    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mtvec_q_reg[10]
  -------------------------------------------------------------------
                         required time                         48.356    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                 37.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[36]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.226ns (34.103%)  route 0.437ns (65.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.252     0.016    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/AR[0]
    SLICE_X31Y73         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.829    -0.886    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X31Y73         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[36]/C
                         clock pessimism              0.274    -0.613    
    SLICE_X31Y73         FDCE (Remov_fdce_C_CLR)     -0.159    -0.772    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[36]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[37]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.226ns (34.103%)  route 0.437ns (65.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.252     0.016    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/AR[0]
    SLICE_X31Y73         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.829    -0.886    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X31Y73         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[37]/C
                         clock pessimism              0.274    -0.613    
    SLICE_X31Y73         FDCE (Remov_fdce_C_CLR)     -0.159    -0.772    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[37]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[38]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.226ns (34.103%)  route 0.437ns (65.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.252     0.016    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/AR[0]
    SLICE_X31Y73         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.829    -0.886    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X31Y73         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[38]/C
                         clock pessimism              0.274    -0.613    
    SLICE_X31Y73         FDCE (Remov_fdce_C_CLR)     -0.159    -0.772    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[38]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.226ns (21.887%)  route 0.807ns (78.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.622     0.386    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/AR[0]
    SLICE_X30Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.931    -0.784    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/clk
    SLICE_X30Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[24]/C
                         clock pessimism              0.503    -0.281    
    SLICE_X30Y101        FDCE (Remov_fdce_C_CLR)     -0.134    -0.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.226ns (21.555%)  route 0.822ns (78.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.637     0.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X30Y109        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.929    -0.786    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X30Y109        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[26]/C
                         clock pessimism              0.503    -0.283    
    SLICE_X30Y109        FDCE (Remov_fdce_C_CLR)     -0.134    -0.417    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.226ns (21.555%)  route 0.822ns (78.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.637     0.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X30Y109        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.929    -0.786    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X30Y109        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[28]/C
                         clock pessimism              0.503    -0.283    
    SLICE_X30Y109        FDCE (Remov_fdce_C_CLR)     -0.134    -0.417    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.226ns (21.887%)  route 0.807ns (78.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.622     0.386    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/AR[0]
    SLICE_X31Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.931    -0.784    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/clk
    SLICE_X31Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[22]/C
                         clock pessimism              0.503    -0.281    
    SLICE_X31Y101        FDCE (Remov_fdce_C_CLR)     -0.159    -0.440    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[259][0]/PRE
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.226ns (21.680%)  route 0.816ns (78.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.631     0.396    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y111        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[259][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.927    -0.788    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y111        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[259][0]/C
                         clock pessimism              0.503    -0.285    
    SLICE_X27Y111        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.447    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[259][0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[260][0]/PRE
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.226ns (21.680%)  route 0.816ns (78.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.631     0.396    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y111        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[260][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.927    -0.788    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y111        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[260][0]/C
                         clock pessimism              0.503    -0.285    
    SLICE_X27Y111        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.447    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[260][0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[264][0]/PRE
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.226ns (21.680%)  route 0.816ns (78.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.631     0.396    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y111        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[264][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.927    -0.788    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y111        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[264][0]/C
                         clock pessimism              0.503    -0.285    
    SLICE_X27Y111        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.447    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[264][0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.843    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.566ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 123.985 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677   123.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419   124.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481   124.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   125.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495   135.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X37Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   148.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X37Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[2]/C
                         clock pessimism              0.467   148.976    
                         clock uncertainty           -0.093   148.883    
    SLICE_X37Y101        FDCE (Recov_fdce_C_CLR)     -0.613   148.270    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[2]
  -------------------------------------------------------------------
                         required time                        148.270    
                         arrival time                        -135.704    
  -------------------------------------------------------------------
                         slack                                 12.566    

Slack (MET) :             12.566ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 123.985 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677   123.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419   124.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481   124.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   125.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495   135.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X37Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   148.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X37Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[27]/C
                         clock pessimism              0.467   148.976    
                         clock uncertainty           -0.093   148.883    
    SLICE_X37Y101        FDCE (Recov_fdce_C_CLR)     -0.613   148.270    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[27]
  -------------------------------------------------------------------
                         required time                        148.270    
                         arrival time                        -135.704    
  -------------------------------------------------------------------
                         slack                                 12.566    

Slack (MET) :             12.652ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 123.985 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677   123.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419   124.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481   124.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   125.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495   135.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X36Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   148.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[15]/C
                         clock pessimism              0.467   148.976    
                         clock uncertainty           -0.093   148.883    
    SLICE_X36Y101        FDCE (Recov_fdce_C_CLR)     -0.527   148.356    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[15]
  -------------------------------------------------------------------
                         required time                        148.356    
                         arrival time                        -135.704    
  -------------------------------------------------------------------
                         slack                                 12.652    

Slack (MET) :             12.652ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 123.985 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677   123.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419   124.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481   124.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   125.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495   135.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X36Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   148.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[18]/C
                         clock pessimism              0.467   148.976    
                         clock uncertainty           -0.093   148.883    
    SLICE_X36Y101        FDCE (Recov_fdce_C_CLR)     -0.527   148.356    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[18]
  -------------------------------------------------------------------
                         required time                        148.356    
                         arrival time                        -135.704    
  -------------------------------------------------------------------
                         slack                                 12.652    

Slack (MET) :             12.652ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 123.985 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677   123.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419   124.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481   124.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   125.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495   135.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X36Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   148.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[20]/C
                         clock pessimism              0.467   148.976    
                         clock uncertainty           -0.093   148.883    
    SLICE_X36Y101        FDCE (Recov_fdce_C_CLR)     -0.527   148.356    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[20]
  -------------------------------------------------------------------
                         required time                        148.356    
                         arrival time                        -135.704    
  -------------------------------------------------------------------
                         slack                                 12.652    

Slack (MET) :             12.652ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 123.985 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677   123.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419   124.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481   124.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   125.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495   135.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X36Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   148.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[23]/C
                         clock pessimism              0.467   148.976    
                         clock uncertainty           -0.093   148.883    
    SLICE_X36Y101        FDCE (Recov_fdce_C_CLR)     -0.527   148.356    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[23]
  -------------------------------------------------------------------
                         required time                        148.356    
                         arrival time                        -135.704    
  -------------------------------------------------------------------
                         slack                                 12.652    

Slack (MET) :             12.749ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        11.536ns  (logic 0.743ns (6.441%)  route 10.793ns (93.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 123.985 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677   123.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419   124.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481   124.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   125.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.312   135.521    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X39Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   148.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X39Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[16]/C
                         clock pessimism              0.467   148.976    
                         clock uncertainty           -0.093   148.883    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.613   148.270    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[16]
  -------------------------------------------------------------------
                         required time                        148.270    
                         arrival time                        -135.521    
  -------------------------------------------------------------------
                         slack                                 12.749    

Slack (MET) :             12.749ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        11.536ns  (logic 0.743ns (6.441%)  route 10.793ns (93.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 123.985 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677   123.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419   124.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481   124.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   125.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.312   135.521    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X39Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   148.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X39Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[6]/C
                         clock pessimism              0.467   148.976    
                         clock uncertainty           -0.093   148.883    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.613   148.270    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[6]
  -------------------------------------------------------------------
                         required time                        148.270    
                         arrival time                        -135.521    
  -------------------------------------------------------------------
                         slack                                 12.749    

Slack (MET) :             12.758ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        11.527ns  (logic 0.743ns (6.446%)  route 10.784ns (93.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 123.985 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677   123.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419   124.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481   124.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   125.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.303   135.512    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X37Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   148.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X37Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[13]/C
                         clock pessimism              0.467   148.976    
                         clock uncertainty           -0.093   148.883    
    SLICE_X37Y102        FDCE (Recov_fdce_C_CLR)     -0.613   148.270    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[13]
  -------------------------------------------------------------------
                         required time                        148.270    
                         arrival time                        -135.512    
  -------------------------------------------------------------------
                         slack                                 12.758    

Slack (MET) :             12.835ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mtvec_q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        11.536ns  (logic 0.743ns (6.441%)  route 10.793ns (93.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 123.985 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677   123.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419   124.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481   124.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   125.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.312   135.521    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X38Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mtvec_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   148.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X38Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mtvec_q_reg[10]/C
                         clock pessimism              0.467   148.976    
                         clock uncertainty           -0.093   148.883    
    SLICE_X38Y102        FDCE (Recov_fdce_C_CLR)     -0.527   148.356    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mtvec_q_reg[10]
  -------------------------------------------------------------------
                         required time                        148.356    
                         arrival time                        -135.521    
  -------------------------------------------------------------------
                         slack                                 12.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[36]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.226ns (34.103%)  route 0.437ns (65.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.252     0.016    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/AR[0]
    SLICE_X31Y73         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.829    -0.886    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X31Y73         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[36]/C
                         clock pessimism              0.274    -0.613    
                         clock uncertainty            0.093    -0.519    
    SLICE_X31Y73         FDCE (Remov_fdce_C_CLR)     -0.159    -0.678    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[36]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[37]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.226ns (34.103%)  route 0.437ns (65.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.252     0.016    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/AR[0]
    SLICE_X31Y73         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.829    -0.886    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X31Y73         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[37]/C
                         clock pessimism              0.274    -0.613    
                         clock uncertainty            0.093    -0.519    
    SLICE_X31Y73         FDCE (Remov_fdce_C_CLR)     -0.159    -0.678    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[37]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[38]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.226ns (34.103%)  route 0.437ns (65.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.252     0.016    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/AR[0]
    SLICE_X31Y73         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.829    -0.886    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X31Y73         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[38]/C
                         clock pessimism              0.274    -0.613    
                         clock uncertainty            0.093    -0.519    
    SLICE_X31Y73         FDCE (Remov_fdce_C_CLR)     -0.159    -0.678    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[38]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.226ns (21.887%)  route 0.807ns (78.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.622     0.386    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/AR[0]
    SLICE_X30Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.931    -0.784    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/clk
    SLICE_X30Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[24]/C
                         clock pessimism              0.503    -0.281    
                         clock uncertainty            0.093    -0.188    
    SLICE_X30Y101        FDCE (Remov_fdce_C_CLR)     -0.134    -0.322    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.226ns (21.555%)  route 0.822ns (78.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.637     0.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X30Y109        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.929    -0.786    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X30Y109        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[26]/C
                         clock pessimism              0.503    -0.283    
                         clock uncertainty            0.093    -0.190    
    SLICE_X30Y109        FDCE (Remov_fdce_C_CLR)     -0.134    -0.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.226ns (21.555%)  route 0.822ns (78.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.637     0.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X30Y109        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.929    -0.786    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X30Y109        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[28]/C
                         clock pessimism              0.503    -0.283    
                         clock uncertainty            0.093    -0.190    
    SLICE_X30Y109        FDCE (Remov_fdce_C_CLR)     -0.134    -0.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.226ns (21.887%)  route 0.807ns (78.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.622     0.386    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/AR[0]
    SLICE_X31Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.931    -0.784    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/clk
    SLICE_X31Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[22]/C
                         clock pessimism              0.503    -0.281    
                         clock uncertainty            0.093    -0.188    
    SLICE_X31Y101        FDCE (Remov_fdce_C_CLR)     -0.159    -0.347    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[259][0]/PRE
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.226ns (21.680%)  route 0.816ns (78.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.631     0.396    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y111        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[259][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.927    -0.788    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y111        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[259][0]/C
                         clock pessimism              0.503    -0.285    
                         clock uncertainty            0.093    -0.192    
    SLICE_X27Y111        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.354    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[259][0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[260][0]/PRE
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.226ns (21.680%)  route 0.816ns (78.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.631     0.396    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y111        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[260][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.927    -0.788    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y111        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[260][0]/C
                         clock pessimism              0.503    -0.285    
                         clock uncertainty            0.093    -0.192    
    SLICE_X27Y111        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.354    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[260][0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[264][0]/PRE
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.226ns (21.680%)  route 0.816ns (78.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.631     0.396    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y111        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[264][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.927    -0.788    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y111        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[264][0]/C
                         clock pessimism              0.503    -0.285    
                         clock uncertainty            0.093    -0.192    
    SLICE_X27Y111        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.354    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[264][0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.750    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.566ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 98.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    98.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    99.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    99.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   100.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495   110.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X37Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X37Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[2]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.093   123.883    
    SLICE_X37Y101        FDCE (Recov_fdce_C_CLR)     -0.613   123.270    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[2]
  -------------------------------------------------------------------
                         required time                        123.270    
                         arrival time                        -110.704    
  -------------------------------------------------------------------
                         slack                                 12.566    

Slack (MET) :             12.566ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 98.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    98.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    99.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    99.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   100.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495   110.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X37Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X37Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[27]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.093   123.883    
    SLICE_X37Y101        FDCE (Recov_fdce_C_CLR)     -0.613   123.270    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[27]
  -------------------------------------------------------------------
                         required time                        123.270    
                         arrival time                        -110.704    
  -------------------------------------------------------------------
                         slack                                 12.566    

Slack (MET) :             12.652ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 98.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    98.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    99.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    99.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   100.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495   110.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X36Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[15]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.093   123.883    
    SLICE_X36Y101        FDCE (Recov_fdce_C_CLR)     -0.527   123.356    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[15]
  -------------------------------------------------------------------
                         required time                        123.356    
                         arrival time                        -110.704    
  -------------------------------------------------------------------
                         slack                                 12.652    

Slack (MET) :             12.652ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 98.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    98.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    99.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    99.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   100.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495   110.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X36Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[18]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.093   123.883    
    SLICE_X36Y101        FDCE (Recov_fdce_C_CLR)     -0.527   123.356    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[18]
  -------------------------------------------------------------------
                         required time                        123.356    
                         arrival time                        -110.704    
  -------------------------------------------------------------------
                         slack                                 12.652    

Slack (MET) :             12.652ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 98.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    98.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    99.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    99.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   100.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495   110.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X36Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[20]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.093   123.883    
    SLICE_X36Y101        FDCE (Recov_fdce_C_CLR)     -0.527   123.356    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[20]
  -------------------------------------------------------------------
                         required time                        123.356    
                         arrival time                        -110.704    
  -------------------------------------------------------------------
                         slack                                 12.652    

Slack (MET) :             12.652ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 98.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    98.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    99.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    99.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   100.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495   110.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X36Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[23]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.093   123.883    
    SLICE_X36Y101        FDCE (Recov_fdce_C_CLR)     -0.527   123.356    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[23]
  -------------------------------------------------------------------
                         required time                        123.356    
                         arrival time                        -110.704    
  -------------------------------------------------------------------
                         slack                                 12.652    

Slack (MET) :             12.749ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        11.536ns  (logic 0.743ns (6.441%)  route 10.793ns (93.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 98.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    98.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    99.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    99.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   100.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.312   110.521    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X39Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X39Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[16]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.093   123.883    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.613   123.270    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[16]
  -------------------------------------------------------------------
                         required time                        123.270    
                         arrival time                        -110.521    
  -------------------------------------------------------------------
                         slack                                 12.749    

Slack (MET) :             12.749ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        11.536ns  (logic 0.743ns (6.441%)  route 10.793ns (93.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 98.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    98.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    99.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    99.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   100.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.312   110.521    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X39Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X39Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[6]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.093   123.883    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.613   123.270    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[6]
  -------------------------------------------------------------------
                         required time                        123.270    
                         arrival time                        -110.521    
  -------------------------------------------------------------------
                         slack                                 12.749    

Slack (MET) :             12.758ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        11.527ns  (logic 0.743ns (6.446%)  route 10.784ns (93.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 98.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    98.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    99.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    99.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   100.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.303   110.512    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X37Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X37Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[13]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.093   123.883    
    SLICE_X37Y102        FDCE (Recov_fdce_C_CLR)     -0.613   123.270    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[13]
  -------------------------------------------------------------------
                         required time                        123.270    
                         arrival time                        -110.512    
  -------------------------------------------------------------------
                         slack                                 12.758    

Slack (MET) :             12.835ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mtvec_q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        11.536ns  (logic 0.743ns (6.441%)  route 10.793ns (93.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns = ( 98.985 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    98.985    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    99.404 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    99.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324   100.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.312   110.521    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X38Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mtvec_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X38Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mtvec_q_reg[10]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.093   123.883    
    SLICE_X38Y102        FDCE (Recov_fdce_C_CLR)     -0.527   123.356    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mtvec_q_reg[10]
  -------------------------------------------------------------------
                         required time                        123.356    
                         arrival time                        -110.521    
  -------------------------------------------------------------------
                         slack                                 12.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[36]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.226ns (34.103%)  route 0.437ns (65.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.252     0.016    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/AR[0]
    SLICE_X31Y73         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.829    -0.886    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X31Y73         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[36]/C
                         clock pessimism              0.274    -0.613    
                         clock uncertainty            0.093    -0.519    
    SLICE_X31Y73         FDCE (Remov_fdce_C_CLR)     -0.159    -0.678    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[36]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[37]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.226ns (34.103%)  route 0.437ns (65.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.252     0.016    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/AR[0]
    SLICE_X31Y73         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.829    -0.886    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X31Y73         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[37]/C
                         clock pessimism              0.274    -0.613    
                         clock uncertainty            0.093    -0.519    
    SLICE_X31Y73         FDCE (Remov_fdce_C_CLR)     -0.159    -0.678    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[37]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[38]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.226ns (34.103%)  route 0.437ns (65.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.252     0.016    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/AR[0]
    SLICE_X31Y73         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.829    -0.886    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X31Y73         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[38]/C
                         clock pessimism              0.274    -0.613    
                         clock uncertainty            0.093    -0.519    
    SLICE_X31Y73         FDCE (Remov_fdce_C_CLR)     -0.159    -0.678    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[38]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.226ns (21.887%)  route 0.807ns (78.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.622     0.386    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/AR[0]
    SLICE_X30Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.931    -0.784    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/clk
    SLICE_X30Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[24]/C
                         clock pessimism              0.503    -0.281    
                         clock uncertainty            0.093    -0.188    
    SLICE_X30Y101        FDCE (Remov_fdce_C_CLR)     -0.134    -0.322    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.226ns (21.555%)  route 0.822ns (78.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.637     0.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X30Y109        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.929    -0.786    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X30Y109        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[26]/C
                         clock pessimism              0.503    -0.283    
                         clock uncertainty            0.093    -0.190    
    SLICE_X30Y109        FDCE (Remov_fdce_C_CLR)     -0.134    -0.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.226ns (21.555%)  route 0.822ns (78.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.637     0.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X30Y109        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.929    -0.786    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X30Y109        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[28]/C
                         clock pessimism              0.503    -0.283    
                         clock uncertainty            0.093    -0.190    
    SLICE_X30Y109        FDCE (Remov_fdce_C_CLR)     -0.134    -0.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.226ns (21.887%)  route 0.807ns (78.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.622     0.386    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/AR[0]
    SLICE_X31Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.931    -0.784    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/clk
    SLICE_X31Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[22]/C
                         clock pessimism              0.503    -0.281    
                         clock uncertainty            0.093    -0.188    
    SLICE_X31Y101        FDCE (Remov_fdce_C_CLR)     -0.159    -0.347    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[259][0]/PRE
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.226ns (21.680%)  route 0.816ns (78.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.631     0.396    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y111        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[259][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.927    -0.788    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y111        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[259][0]/C
                         clock pessimism              0.503    -0.285    
                         clock uncertainty            0.093    -0.192    
    SLICE_X27Y111        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.354    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[259][0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[260][0]/PRE
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.226ns (21.680%)  route 0.816ns (78.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.631     0.396    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y111        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[260][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.927    -0.788    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y111        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[260][0]/C
                         clock pessimism              0.503    -0.285    
                         clock uncertainty            0.093    -0.192    
    SLICE_X27Y111        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.354    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[260][0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[264][0]/PRE
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.226ns (21.680%)  route 0.816ns (78.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.631     0.396    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y111        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[264][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.927    -0.788    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y111        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[264][0]/C
                         clock pessimism              0.503    -0.285    
                         clock uncertainty            0.093    -0.192    
    SLICE_X27Y111        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.354    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[264][0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.750    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      112.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             112.568ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495    10.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X37Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X37Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[2]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.091   123.885    
    SLICE_X37Y101        FDCE (Recov_fdce_C_CLR)     -0.613   123.272    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[2]
  -------------------------------------------------------------------
                         required time                        123.272    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                112.568    

Slack (MET) :             112.568ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495    10.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X37Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X37Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[27]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.091   123.885    
    SLICE_X37Y101        FDCE (Recov_fdce_C_CLR)     -0.613   123.272    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[27]
  -------------------------------------------------------------------
                         required time                        123.272    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                112.568    

Slack (MET) :             112.654ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495    10.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X36Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[15]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.091   123.885    
    SLICE_X36Y101        FDCE (Recov_fdce_C_CLR)     -0.527   123.358    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[15]
  -------------------------------------------------------------------
                         required time                        123.358    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                112.654    

Slack (MET) :             112.654ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495    10.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X36Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[18]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.091   123.885    
    SLICE_X36Y101        FDCE (Recov_fdce_C_CLR)     -0.527   123.358    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[18]
  -------------------------------------------------------------------
                         required time                        123.358    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                112.654    

Slack (MET) :             112.654ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495    10.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X36Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[20]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.091   123.885    
    SLICE_X36Y101        FDCE (Recov_fdce_C_CLR)     -0.527   123.358    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[20]
  -------------------------------------------------------------------
                         required time                        123.358    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                112.654    

Slack (MET) :             112.654ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.719ns  (logic 0.743ns (6.340%)  route 10.976ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.495    10.704    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/AR[0]
    SLICE_X36Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X36Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[23]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.091   123.885    
    SLICE_X36Y101        FDCE (Recov_fdce_C_CLR)     -0.527   123.358    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[23]
  -------------------------------------------------------------------
                         required time                        123.358    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                112.654    

Slack (MET) :             112.751ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 0.743ns (6.441%)  route 10.793ns (93.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.312    10.521    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X39Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X39Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[16]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.091   123.885    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.613   123.272    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[16]
  -------------------------------------------------------------------
                         required time                        123.272    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                112.751    

Slack (MET) :             112.751ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 0.743ns (6.441%)  route 10.793ns (93.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.312    10.521    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X39Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X39Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[6]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.091   123.885    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.613   123.272    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[6]
  -------------------------------------------------------------------
                         required time                        123.272    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                112.751    

Slack (MET) :             112.760ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.527ns  (logic 0.743ns (6.446%)  route 10.784ns (93.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.303    10.512    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X37Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X37Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[13]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.091   123.885    
    SLICE_X37Y102        FDCE (Recov_fdce_C_CLR)     -0.613   123.272    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[13]
  -------------------------------------------------------------------
                         required time                        123.272    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                112.760    

Slack (MET) :             112.837ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mtvec_q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 0.743ns (6.441%)  route 10.793ns (93.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.677    -1.015    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.596 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.481    -0.115    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.324     0.209 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)       10.312    10.521    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X38Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mtvec_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.654   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X38Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mtvec_q_reg[10]/C
                         clock pessimism              0.467   123.976    
                         clock uncertainty           -0.091   123.885    
    SLICE_X38Y102        FDCE (Recov_fdce_C_CLR)     -0.527   123.358    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mtvec_q_reg[10]
  -------------------------------------------------------------------
                         required time                        123.358    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                112.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[36]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.226ns (34.103%)  route 0.437ns (65.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.252     0.016    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/AR[0]
    SLICE_X31Y73         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.829    -0.886    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X31Y73         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[36]/C
                         clock pessimism              0.274    -0.613    
    SLICE_X31Y73         FDCE (Remov_fdce_C_CLR)     -0.159    -0.772    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[36]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[37]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.226ns (34.103%)  route 0.437ns (65.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.252     0.016    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/AR[0]
    SLICE_X31Y73         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.829    -0.886    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X31Y73         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[37]/C
                         clock pessimism              0.274    -0.613    
    SLICE_X31Y73         FDCE (Remov_fdce_C_CLR)     -0.159    -0.772    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[37]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[38]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.226ns (34.103%)  route 0.437ns (65.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.252     0.016    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/AR[0]
    SLICE_X31Y73         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.829    -0.886    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X31Y73         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[38]/C
                         clock pessimism              0.274    -0.613    
    SLICE_X31Y73         FDCE (Remov_fdce_C_CLR)     -0.159    -0.772    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[38]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.226ns (21.887%)  route 0.807ns (78.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.622     0.386    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/AR[0]
    SLICE_X30Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.931    -0.784    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/clk
    SLICE_X30Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[24]/C
                         clock pessimism              0.503    -0.281    
    SLICE_X30Y101        FDCE (Remov_fdce_C_CLR)     -0.134    -0.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.226ns (21.555%)  route 0.822ns (78.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.637     0.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X30Y109        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.929    -0.786    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X30Y109        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[26]/C
                         clock pessimism              0.503    -0.283    
    SLICE_X30Y109        FDCE (Remov_fdce_C_CLR)     -0.134    -0.417    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.226ns (21.555%)  route 0.822ns (78.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.637     0.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/AR[0]
    SLICE_X30Y109        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.929    -0.786    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X30Y109        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[28]/C
                         clock pessimism              0.503    -0.283    
    SLICE_X30Y109        FDCE (Remov_fdce_C_CLR)     -0.134    -0.417    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_sr_q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.226ns (21.887%)  route 0.807ns (78.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.622     0.386    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/AR[0]
    SLICE_X31Y101        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.931    -0.784    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/clk
    SLICE_X31Y101        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[22]/C
                         clock pessimism              0.503    -0.281    
    SLICE_X31Y101        FDCE (Remov_fdce_C_CLR)     -0.159    -0.440    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_exec0/result_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[259][0]/PRE
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.226ns (21.680%)  route 0.816ns (78.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.631     0.396    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y111        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[259][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.927    -0.788    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y111        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[259][0]/C
                         clock pessimism              0.503    -0.285    
    SLICE_X27Y111        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.447    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[259][0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[260][0]/PRE
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.226ns (21.680%)  route 0.816ns (78.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.631     0.396    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y111        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[260][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.927    -0.788    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y111        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[260][0]/C
                         clock pessimism              0.503    -0.285    
    SLICE_X27Y111        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.447    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[260][0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[264][0]/PRE
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.226ns (21.680%)  route 0.816ns (78.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.561    -0.647    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.185    -0.333    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.098    -0.235 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6418, routed)        0.631     0.396    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X27Y111        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[264][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.927    -0.788    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X27Y111        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[264][0]/C
                         clock pessimism              0.503    -0.285    
    SLICE_X27Y111        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.447    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[264][0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.843    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.136ns  (logic 1.592ns (22.302%)  route 5.545ns (77.698%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.084     6.552    RISCV_demonstrator_i/decoder_0/A[0]
    SLICE_X30Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.676 r  RISCV_demonstrator_i/decoder_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.461     7.136    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.514    -1.631    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.006ns  (logic 1.616ns (23.058%)  route 5.391ns (76.942%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.084     6.552    RISCV_demonstrator_i/decoder_0/A[0]
    SLICE_X30Y70         LUT2 (Prop_lut2_I1_O)        0.148     6.700 r  RISCV_demonstrator_i/decoder_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.307     7.006    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.510    -1.635    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.704ns  (logic 1.592ns (23.742%)  route 5.112ns (76.258%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           4.797     6.264    RISCV_demonstrator_i/decoder_0/A[0]
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.124     6.388 r  RISCV_demonstrator_i/decoder_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.315     6.704    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X26Y71         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.509    -1.636    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y71         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.414ns  (logic 1.618ns (25.217%)  route 4.797ns (74.783%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           4.797     6.264    RISCV_demonstrator_i/decoder_0/A[0]
    SLICE_X30Y71         LUT2 (Prop_lut2_I0_O)        0.150     6.414 r  RISCV_demonstrator_i/decoder_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.000     6.414    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X30Y71         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.513    -1.632    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X30Y71         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.461ns  (logic 1.530ns (44.216%)  route 1.930ns (55.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.930     3.461    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X107Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.858    -1.287    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X107Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.319ns  (logic 1.530ns (46.103%)  route 1.789ns (53.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.789     3.319    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.858    -1.287    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.297ns (28.597%)  route 0.743ns (71.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           0.743     1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.992    -0.723    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.297ns (27.319%)  route 0.791ns (72.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           0.791     1.089    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X107Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.992    -0.723    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X107Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.281ns  (logic 0.296ns (12.958%)  route 1.985ns (87.042%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  A_IBUF[1]_inst/O
                         net (fo=4, routed)           1.869     2.117    RISCV_demonstrator_i/decoder_0/A[1]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.048     2.165 r  RISCV_demonstrator_i/decoder_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.116     2.281    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.832    -0.883    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.300ns  (logic 0.292ns (12.675%)  route 2.009ns (87.325%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           2.009     2.256    RISCV_demonstrator_i/decoder_0/A[1]
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.044     2.300 r  RISCV_demonstrator_i/decoder_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.000     2.300    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X30Y71         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.832    -0.883    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X30Y71         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.343ns  (logic 0.293ns (12.488%)  route 2.050ns (87.512%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  A_IBUF[1]_inst/O
                         net (fo=4, routed)           1.869     2.117    RISCV_demonstrator_i/decoder_0/A[1]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.045     2.162 r  RISCV_demonstrator_i/decoder_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.181     2.343    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.833    -0.882    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.417ns  (logic 0.293ns (12.102%)  route 2.125ns (87.898%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           2.009     2.256    RISCV_demonstrator_i/decoder_0/A[1]
    SLICE_X30Y71         LUT2 (Prop_lut2_I0_O)        0.045     2.301 r  RISCV_demonstrator_i/decoder_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.116     2.417    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X26Y71         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.831    -0.884    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y71         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.136ns  (logic 1.592ns (22.302%)  route 5.545ns (77.698%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.084     6.552    RISCV_demonstrator_i/decoder_0/A[0]
    SLICE_X30Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.676 r  RISCV_demonstrator_i/decoder_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.461     7.136    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.514    -1.631    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.006ns  (logic 1.616ns (23.058%)  route 5.391ns (76.942%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.084     6.552    RISCV_demonstrator_i/decoder_0/A[0]
    SLICE_X30Y70         LUT2 (Prop_lut2_I1_O)        0.148     6.700 r  RISCV_demonstrator_i/decoder_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.307     7.006    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.510    -1.635    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.704ns  (logic 1.592ns (23.742%)  route 5.112ns (76.258%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           4.797     6.264    RISCV_demonstrator_i/decoder_0/A[0]
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.124     6.388 r  RISCV_demonstrator_i/decoder_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.315     6.704    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X26Y71         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.509    -1.636    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y71         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.414ns  (logic 1.618ns (25.217%)  route 4.797ns (74.783%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           4.797     6.264    RISCV_demonstrator_i/decoder_0/A[0]
    SLICE_X30Y71         LUT2 (Prop_lut2_I0_O)        0.150     6.414 r  RISCV_demonstrator_i/decoder_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.000     6.414    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X30Y71         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.513    -1.632    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X30Y71         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.461ns  (logic 1.530ns (44.216%)  route 1.930ns (55.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.930     3.461    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X107Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.858    -1.287    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X107Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.319ns  (logic 1.530ns (46.103%)  route 1.789ns (53.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.789     3.319    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.858    -1.287    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.297ns (28.597%)  route 0.743ns (71.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           0.743     1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.992    -0.723    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X106Y102       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.297ns (27.319%)  route 0.791ns (72.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           0.791     1.089    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X107Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.992    -0.723    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X107Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.281ns  (logic 0.296ns (12.958%)  route 1.985ns (87.042%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  A_IBUF[1]_inst/O
                         net (fo=4, routed)           1.869     2.117    RISCV_demonstrator_i/decoder_0/A[1]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.048     2.165 r  RISCV_demonstrator_i/decoder_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.116     2.281    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.832    -0.883    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X27Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.300ns  (logic 0.292ns (12.675%)  route 2.009ns (87.325%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           2.009     2.256    RISCV_demonstrator_i/decoder_0/A[1]
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.044     2.300 r  RISCV_demonstrator_i/decoder_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.000     2.300    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X30Y71         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.832    -0.883    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X30Y71         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.343ns  (logic 0.293ns (12.488%)  route 2.050ns (87.512%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  A_IBUF[1]_inst/O
                         net (fo=4, routed)           1.869     2.117    RISCV_demonstrator_i/decoder_0/A[1]
    SLICE_X30Y70         LUT2 (Prop_lut2_I0_O)        0.045     2.162 r  RISCV_demonstrator_i/decoder_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.181     2.343    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.833    -0.882    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X28Y70         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.417ns  (logic 0.293ns (12.102%)  route 2.125ns (87.898%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           2.009     2.256    RISCV_demonstrator_i/decoder_0/A[1]
    SLICE_X30Y71         LUT2 (Prop_lut2_I0_O)        0.045     2.301 r  RISCV_demonstrator_i/decoder_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.116     2.417    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X26Y71         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.831    -0.884    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y71         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.995ns  (logic 3.956ns (39.581%)  route 6.039ns (60.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.679    -1.013    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.557 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           6.039     5.482    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.500     8.982 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.982    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.858ns  (logic 3.946ns (40.029%)  route 5.912ns (59.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.679    -1.013    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.557 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           5.912     5.355    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.490     8.845 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.845    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.033ns  (logic 4.039ns (44.709%)  route 4.995ns (55.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.679    -1.013    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.557 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.995     4.437    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.583     8.020 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.020    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.058ns  (logic 4.037ns (50.101%)  route 4.021ns (49.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.679    -1.013    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.557 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.021     3.464    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.581     7.045 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.045    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.850ns  (logic 1.422ns (49.906%)  route 1.428ns (50.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.563    -0.645    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.428     0.924    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.281     2.206 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.206    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.354ns  (logic 1.424ns (42.464%)  route 1.930ns (57.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.563    -0.645    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.930     1.426    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.283     2.709 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.709    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.615ns  (logic 1.332ns (36.853%)  route 2.283ns (63.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.563    -0.645    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.283     1.779    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.191     2.971 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.971    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.750ns  (logic 1.342ns (35.802%)  route 2.407ns (64.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.563    -0.645    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.407     1.904    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.201     3.105 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.105    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.995ns  (logic 3.956ns (39.581%)  route 6.039ns (60.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.679    -1.013    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.557 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           6.039     5.482    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.500     8.982 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.982    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.858ns  (logic 3.946ns (40.029%)  route 5.912ns (59.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.679    -1.013    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.557 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           5.912     5.355    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.490     8.845 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.845    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.033ns  (logic 4.039ns (44.709%)  route 4.995ns (55.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.679    -1.013    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.557 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.995     4.437    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.583     8.020 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.020    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.058ns  (logic 4.037ns (50.101%)  route 4.021ns (49.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.679    -1.013    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.557 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.021     3.464    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.581     7.045 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.045    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.850ns  (logic 1.422ns (49.906%)  route 1.428ns (50.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.563    -0.645    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.428     0.924    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.281     2.206 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.206    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.354ns  (logic 1.424ns (42.464%)  route 1.930ns (57.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.563    -0.645    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.930     1.426    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.283     2.709 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.709    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.615ns  (logic 1.332ns (36.853%)  route 2.283ns (63.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.563    -0.645    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.283     1.779    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.191     2.971 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.971    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.750ns  (logic 1.342ns (35.802%)  route 2.407ns (64.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.563    -0.645    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.407     1.904    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.201     3.105 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.105    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -0.999 f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.207    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.308 f  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.288    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    K17                                               0.000    10.000 f  sysclk (IN)
                         net (fo=0)                   0.000    10.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    11.475 f  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759     5.001 f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     7.207    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.308 f  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     9.288    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.952ns  (logic 6.481ns (72.396%)  route 2.471ns (27.604%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.494    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.611 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.611    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.728 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.001     6.729    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/CO[0]
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.052 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_9/O[1]
                         net (fo=1, routed)           0.955     8.006    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__3[61]
    SLICE_X37Y99         LUT4 (Prop_lut4_I3_O)        0.306     8.312 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7/O
                         net (fo=1, routed)           0.000     8.312    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.952 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.952    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.933ns  (logic 6.605ns (73.938%)  route 2.328ns (26.062%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.494    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.817 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.812     7.629    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[21]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.306     7.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     7.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.485 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.599    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.933 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.933    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.892ns  (logic 6.421ns (72.209%)  route 2.471ns (27.791%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.494    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.611 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.611    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.728 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.001     6.729    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/CO[0]
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.052 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_9/O[1]
                         net (fo=1, routed)           0.955     8.006    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__3[61]
    SLICE_X37Y99         LUT4 (Prop_lut4_I3_O)        0.306     8.312 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7/O
                         net (fo=1, routed)           0.000     8.312    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.892 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.892    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_5
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.822ns  (logic 6.494ns (73.611%)  route 2.328ns (26.389%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.494    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.817 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.812     7.629    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[21]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.306     7.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     7.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.485 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.599    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.822 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.819ns  (logic 6.491ns (73.602%)  route 2.328ns (26.398%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.494    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.817 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.812     7.629    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[21]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.306     7.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     7.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.485 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.819 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.819    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.798ns  (logic 6.470ns (73.539%)  route 2.328ns (26.461%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.494    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.817 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.812     7.629    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[21]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.306     7.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     7.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.485 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.798 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.798    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_4
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.724ns  (logic 6.396ns (73.314%)  route 2.328ns (26.686%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.494    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.817 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.812     7.629    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[21]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.306     7.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     7.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.485 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.724 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.724    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_5
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.708ns  (logic 6.380ns (73.265%)  route 2.328ns (26.735%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.494    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.817 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.812     7.629    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[21]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.306     7.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     7.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.485 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.708    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_7
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.702ns  (logic 6.374ns (73.247%)  route 2.328ns (26.753%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.700 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.812     7.512    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X37Y96         LUT4 (Prop_lut4_I3_O)        0.306     7.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.368 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.702    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.681ns  (logic 6.353ns (73.182%)  route 2.328ns (26.818%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.700 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.812     7.512    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X37Y96         LUT4 (Prop_lut4_I3_O)        0.306     7.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.368 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.681 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.681    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.045ns (9.517%)  route 0.428ns (90.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.428     0.428    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X106Y101       LUT4 (Prop_lut4_I0_O)        0.045     0.473 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.473    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X106Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.992    -0.723    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X106Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.631ns (72.966%)  route 0.234ns (27.034%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.232     0.755    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X37Y96         LUT4 (Prop_lut4_I1_O)        0.045     0.800 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     0.800    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.865 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_6
    SLICE_X37Y96         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.824    -0.891    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y96         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[17]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.631ns (72.966%)  route 0.234ns (27.034%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[4]
                         net (fo=3, routed)           0.232     0.755    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[4]
    SLICE_X37Y97         LUT4 (Prop_lut4_I1_O)        0.045     0.800 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     0.800    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.865 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.631ns (72.966%)  route 0.234ns (27.034%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           0.232     0.755    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X37Y98         LUT4 (Prop_lut4_I1_O)        0.045     0.800 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8/O
                         net (fo=1, routed)           0.000     0.800    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.865 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.631ns (72.966%)  route 0.234ns (27.034%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[12])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[12]
                         net (fo=3, routed)           0.232     0.755    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[12]
    SLICE_X37Y99         LUT4 (Prop_lut4_I1_O)        0.045     0.800 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7/O
                         net (fo=1, routed)           0.000     0.800    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.865 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.629ns (68.398%)  route 0.291ns (31.602%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[6])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[6]
                         net (fo=3, routed)           0.289     0.812    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[6]
    SLICE_X37Y97         LUT4 (Prop_lut4_I1_O)        0.045     0.857 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6/O
                         net (fo=1, routed)           0.000     0.857    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.920 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.920    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.636ns (69.033%)  route 0.285ns (30.967%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.283     0.806    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X37Y97         LUT4 (Prop_lut4_I1_O)        0.045     0.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9/O
                         net (fo=1, routed)           0.000     0.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.921 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.921    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_7
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.718ns (75.437%)  route 0.234ns (24.563%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.232     0.755    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X37Y96         LUT4 (Prop_lut4_I1_O)        0.045     0.800 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     0.800    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.952 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.952    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_5
    SLICE_X37Y96         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.824    -0.891    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y96         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[18]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.718ns (75.437%)  route 0.234ns (24.563%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[4]
                         net (fo=3, routed)           0.232     0.755    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[4]
    SLICE_X37Y97         LUT4 (Prop_lut4_I1_O)        0.045     0.800 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     0.800    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.952 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.952    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_5
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.718ns (75.437%)  route 0.234ns (24.563%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           0.232     0.755    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X37Y98         LUT4 (Prop_lut4_I1_O)        0.045     0.800 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8/O
                         net (fo=1, routed)           0.000     0.800    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.952 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.952    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_5
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.952ns  (logic 6.481ns (72.396%)  route 2.471ns (27.604%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.494    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.611 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.611    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.728 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.001     6.729    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/CO[0]
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.052 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_9/O[1]
                         net (fo=1, routed)           0.955     8.006    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__3[61]
    SLICE_X37Y99         LUT4 (Prop_lut4_I3_O)        0.306     8.312 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7/O
                         net (fo=1, routed)           0.000     8.312    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.952 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.952    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.933ns  (logic 6.605ns (73.938%)  route 2.328ns (26.062%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.494    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.817 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.812     7.629    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[21]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.306     7.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     7.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.485 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.599    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.933 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.933    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.892ns  (logic 6.421ns (72.209%)  route 2.471ns (27.791%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.494    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.611 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.611    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.728 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.001     6.729    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/CO[0]
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.052 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_9/O[1]
                         net (fo=1, routed)           0.955     8.006    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__3[61]
    SLICE_X37Y99         LUT4 (Prop_lut4_I3_O)        0.306     8.312 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7/O
                         net (fo=1, routed)           0.000     8.312    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.892 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.892    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_5
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.822ns  (logic 6.494ns (73.611%)  route 2.328ns (26.389%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.494    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.817 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.812     7.629    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[21]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.306     7.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     7.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.485 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.599    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.822 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.819ns  (logic 6.491ns (73.602%)  route 2.328ns (26.398%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.494    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.817 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.812     7.629    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[21]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.306     7.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     7.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.485 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.819 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.819    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.798ns  (logic 6.470ns (73.539%)  route 2.328ns (26.461%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.494    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.817 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.812     7.629    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[21]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.306     7.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     7.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.485 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.798 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.798    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_4
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.724ns  (logic 6.396ns (73.314%)  route 2.328ns (26.686%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.494    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.817 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.812     7.629    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[21]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.306     7.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     7.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.485 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.724 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.724    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_5
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.708ns  (logic 6.380ns (73.265%)  route 2.328ns (26.735%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.494    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.817 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.812     7.629    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[21]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.306     7.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     7.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.485 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.708    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_7
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.702ns  (logic 6.374ns (73.247%)  route 2.328ns (26.753%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.700 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.812     7.512    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X37Y96         LUT4 (Prop_lut4_I3_O)        0.306     7.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.368 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.702    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.681ns  (logic 6.353ns (73.182%)  route 2.328ns (26.818%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           1.514     5.155    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.279 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_17/O
                         net (fo=1, routed)           0.000     5.279    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_55
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.792    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.909    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.377 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.700 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.812     7.512    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X37Y96         LUT4 (Prop_lut4_I3_O)        0.306     7.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     7.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.368 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.681 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.681    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.045ns (9.517%)  route 0.428ns (90.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.428     0.428    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X106Y101       LUT4 (Prop_lut4_I0_O)        0.045     0.473 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.473    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X106Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.992    -0.723    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X106Y101       FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.631ns (72.966%)  route 0.234ns (27.034%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.232     0.755    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X37Y96         LUT4 (Prop_lut4_I1_O)        0.045     0.800 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     0.800    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.865 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_6
    SLICE_X37Y96         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.824    -0.891    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y96         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[17]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.631ns (72.966%)  route 0.234ns (27.034%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[4]
                         net (fo=3, routed)           0.232     0.755    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[4]
    SLICE_X37Y97         LUT4 (Prop_lut4_I1_O)        0.045     0.800 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     0.800    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.865 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.631ns (72.966%)  route 0.234ns (27.034%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           0.232     0.755    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X37Y98         LUT4 (Prop_lut4_I1_O)        0.045     0.800 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8/O
                         net (fo=1, routed)           0.000     0.800    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.865 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.631ns (72.966%)  route 0.234ns (27.034%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[12])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[12]
                         net (fo=3, routed)           0.232     0.755    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[12]
    SLICE_X37Y99         LUT4 (Prop_lut4_I1_O)        0.045     0.800 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7/O
                         net (fo=1, routed)           0.000     0.800    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.865 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.629ns (68.398%)  route 0.291ns (31.602%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[6])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[6]
                         net (fo=3, routed)           0.289     0.812    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[6]
    SLICE_X37Y97         LUT4 (Prop_lut4_I1_O)        0.045     0.857 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6/O
                         net (fo=1, routed)           0.000     0.857    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.920 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.920    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.636ns (69.033%)  route 0.285ns (30.967%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.283     0.806    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X37Y97         LUT4 (Prop_lut4_I1_O)        0.045     0.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9/O
                         net (fo=1, routed)           0.000     0.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.921 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.921    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_7
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.718ns (75.437%)  route 0.234ns (24.563%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.232     0.755    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X37Y96         LUT4 (Prop_lut4_I1_O)        0.045     0.800 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     0.800    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.952 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.952    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_5
    SLICE_X37Y96         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.824    -0.891    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y96         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[18]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.718ns (75.437%)  route 0.234ns (24.563%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[4]
                         net (fo=3, routed)           0.232     0.755    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[4]
    SLICE_X37Y97         LUT4 (Prop_lut4_I1_O)        0.045     0.800 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     0.800    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.952 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.952    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_5
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.718ns (75.437%)  route 0.234ns (24.563%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           0.232     0.755    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X37Y98         LUT4 (Prop_lut4_I1_O)        0.045     0.800 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8/O
                         net (fo=1, routed)           0.000     0.800    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.952 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.952    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_5
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6612, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X37Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/C





