{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "FPGA_I2C_SCLK",
					"strict" : false
				},
				{
					"name" : "LEDR[0]",
					"strict" : false
				},
				{
					"name" : "LEDR[1]",
					"strict" : false
				},
				{
					"name" : "LEDR[2]",
					"strict" : false
				},
				{
					"name" : "LEDR[3]",
					"strict" : false
				},
				{
					"name" : "LEDR[4]",
					"strict" : false
				},
				{
					"name" : "LEDR[6]",
					"strict" : false
				},
				{
					"name" : "HEX0[0]",
					"strict" : false
				},
				{
					"name" : "HEX0[2]",
					"strict" : false
				},
				{
					"name" : "HEX0[3]",
					"strict" : false
				},
				{
					"name" : "HEX0[4]",
					"strict" : false
				},
				{
					"name" : "HEX0[5]",
					"strict" : false
				},
				{
					"name" : "HEX0[6]",
					"strict" : false
				},
				{
					"name" : "HEX5[0]",
					"strict" : false
				},
				{
					"name" : "HEX5[1]",
					"strict" : false
				},
				{
					"name" : "HEX5[2]",
					"strict" : false
				},
				{
					"name" : "HEX5[3]",
					"strict" : false
				},
				{
					"name" : "HEX5[4]",
					"strict" : false
				},
				{
					"name" : "HEX5[5]",
					"strict" : false
				},
				{
					"name" : "HEX5[6]",
					"strict" : false
				},
				{
					"name" : "FPGA_I2C_SDAT",
					"strict" : false
				},
				{
					"name" : "SW[0]",
					"strict" : false
				}
			]
		}
	]
}