-- Ejercicio 1 VHDL

library IEEE;
 use ieee.std_logic_1164.all;
 use ieee.std_logic_arith.all;
 use ieee.std_logic_unsigned.all;

entity Ejercicio1Whit is
	
	port
	(
		-- Pines de entrada
		ABC	: in  std_logic_vector (1 downto 0);
		
		-- Pines de salida
		B	: out  std_logic_vector (1 downto 0);

	);
	
end Ejercicio1Whit;


architecture Behavioral of Ejercicio1Whit is

begin
ABC <= A & B & C ;

whit ABC select

F <= '1' when "000" | "001" | "100",
     '0' when others;

end Behavioral;

