<?xml version="1.0" encoding="UTF-8"?>
<<<<<<< Updated upstream
<GenRun Id="MEM_I_axi_bram_ctrl_0_bram_0_synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1709709097">
  <File Type="PA-TCL" Name="MEM_I_axi_bram_ctrl_0_bram_0.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="MEM_I_axi_bram_ctrl_0_bram_0_drc_synth.rpt"/>
=======
<GenRun Id="MEM_I_axi_bram_ctrl_0_bram_0_synth_1" LaunchPart="xc7a200tfbg484-1" LaunchTime="1710621515">
  <File Type="PA-TCL" Name="MEM_I_axi_bram_ctrl_0_bram_0.tcl"/>
>>>>>>> Stashed changes
  <File Type="REPORTS-TCL" Name="MEM_I_axi_bram_ctrl_0_bram_0_reports.tcl"/>
  <File Type="RDS-RDS" Name="MEM_I_axi_bram_ctrl_0_bram_0.vds"/>
  <File Type="RDS-UTIL" Name="MEM_I_axi_bram_ctrl_0_bram_0_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="MEM_I_axi_bram_ctrl_0_bram_0_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="MEM_I_axi_bram_ctrl_0_bram_0.dcp"/>
<<<<<<< Updated upstream
  <File Type="VDS-TIMINGSUMMARY" Name="MEM_I_axi_bram_ctrl_0_bram_0_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="MEM_I_axi_bram_ctrl_0_bram_0_timing_summary_synth.pb"/>
=======
>>>>>>> Stashed changes
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/MEM_I_axi_bram_ctrl_0_bram_0">
    <File Path="$PSRCDIR/sources_1/bd/MEM_I/ip/MEM_I_axi_bram_ctrl_0_bram_0/MEM_I_axi_bram_ctrl_0_bram_0.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="ProcessingOrder" Val="EARLY"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="MEM_I_axi_bram_ctrl_0_bram_0"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/MEM_I_axi_bram_ctrl_0_bram_0">
    <File Path="$PSRCDIR/sources_1/bd/MEM_I/ip/MEM_I_axi_bram_ctrl_0_bram_0/MEM_I_axi_bram_ctrl_0_bram_0.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="ProcessingOrder" Val="EARLY"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="MEM_I_axi_bram_ctrl_0_bram_0"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
<<<<<<< Updated upstream
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
=======
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
>>>>>>> Stashed changes
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
