{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562826435792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562826435792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 11 03:27:15 2019 " "Processing started: Thu Jul 11 03:27:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562826435792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562826435792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_UNI -c RISC_UNI " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_UNI -c RISC_UNI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562826435792 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562826436273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_uni.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc_uni.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_UNI-RISC_arch " "Found design unit 1: RISC_UNI-RISC_arch" {  } { { "RISC_UNI.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436747 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_UNI " "Found entity 1: RISC_UNI" {  } { { "RISC_UNI.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562826436747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_rv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_rv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_RV-ULA_ARCH " "Found design unit 1: ULA_RV-ULA_ARCH" {  } { { "ULA_RV.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/ULA_RV.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436747 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_RV " "Found entity 1: ULA_RV" {  } { { "ULA_RV.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/ULA_RV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562826436747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rv_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RV_PKG " "Found design unit 1: RV_PKG" {  } { { "RV_PKG.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RV_PKG.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562826436747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XREGS-arch_XREGS " "Found design unit 1: XREGS-arch_XREGS" {  } { { "XREGS.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/XREGS.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436763 ""} { "Info" "ISGN_ENTITY_NAME" "1 XREGS " "Found entity 1: XREGS" {  } { { "XREGS.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/XREGS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562826436763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_imm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen_imm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GEN_IMM32-GEN_arch " "Found design unit 1: GEN_IMM32-GEN_arch" {  } { { "GEN_IMM32.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/GEN_IMM32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436765 ""} { "Info" "ISGN_ENTITY_NAME" "1 GEN_IMM32 " "Found entity 1: GEN_IMM32" {  } { { "GEN_IMM32.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/GEN_IMM32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562826436765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNTRL-CNTRL_arch " "Found design unit 1: CNTRL-CNTRL_arch" {  } { { "CNTRL.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436765 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNTRL " "Found entity 1: CNTRL" {  } { { "CNTRL.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562826436765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntrl_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cntrl_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNTRL_ULA-CNTRL_ULA_arch " "Found design unit 1: CNTRL_ULA-CNTRL_ULA_arch" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436765 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNTRL_ULA " "Found entity 1: CNTRL_ULA" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562826436765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_uni_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc_uni_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_UNI_tb-RISC_UNI_tb_arch " "Found design unit 1: RISC_UNI_tb-RISC_UNI_tb_arch" {  } { { "RISC_UNI_tb.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436765 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_UNI_tb " "Found entity 1: RISC_UNI_tb" {  } { { "RISC_UNI_tb.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562826436765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_inst-SYN " "Found design unit 1: mem_inst-SYN" {  } { { "MEM_INST.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_INST.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436765 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_INST " "Found entity 1: MEM_INST" {  } { { "MEM_INST.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_INST.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562826436765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_data-SYN " "Found design unit 1: mem_data-SYN" {  } { { "MEM_DATA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_DATA.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436779 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_DATA " "Found entity 1: MEM_DATA" {  } { { "MEM_DATA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_DATA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562826436779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_UNI " "Elaborating entity \"RISC_UNI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562826436848 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero RISC_UNI.vhd(102) " "Verilog HDL or VHDL warning at RISC_UNI.vhd(102): object \"zero\" assigned a value but never read" {  } { { "RISC_UNI.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1562826436863 "|RISC_UNI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memRead RISC_UNI.vhd(109) " "Verilog HDL or VHDL warning at RISC_UNI.vhd(109): object \"memRead\" assigned a value but never read" {  } { { "RISC_UNI.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1562826436863 "|RISC_UNI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_INST MEM_INST:mem_i " "Elaborating entity \"MEM_INST\" for hierarchy \"MEM_INST:mem_i\"" {  } { { "RISC_UNI.vhd" "mem_i" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826436863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MEM_INST:mem_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MEM_INST:mem_i\|altsyncram:altsyncram_component\"" {  } { { "MEM_INST.vhd" "altsyncram_component" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_INST.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826436903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM_INST:mem_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MEM_INST:mem_i\|altsyncram:altsyncram_component\"" {  } { { "MEM_INST.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_INST.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562826436903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM_INST:mem_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"MEM_INST:mem_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826436903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826436903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MEM_INST.mif " "Parameter \"init_file\" = \"MEM_INST.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826436903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826436903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826436903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826436903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826436903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826436903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826436903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826436903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826436903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826436903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826436903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826436903 ""}  } { { "MEM_INST.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_INST.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562826436903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n5d1 " "Found entity 1: altsyncram_n5d1" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826436980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562826436980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n5d1 MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated " "Elaborating entity \"altsyncram_n5d1\" for hierarchy \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826436982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GEN_IMM32 GEN_IMM32:gerador_imm " "Elaborating entity \"GEN_IMM32\" for hierarchy \"GEN_IMM32:gerador_imm\"" {  } { { "RISC_UNI.vhd" "gerador_imm" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826436984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XREGS XREGS:breg " "Elaborating entity \"XREGS\" for hierarchy \"XREGS:breg\"" {  } { { "RISC_UNI.vhd" "breg" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826436984 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XREGS XREGS.vhd(25) " "VHDL Process Statement warning at XREGS.vhd(25): signal \"XREGS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XREGS.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/XREGS.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562826436984 "|RISC_UNI|XREGS:breg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XREGS XREGS.vhd(26) " "VHDL Process Statement warning at XREGS.vhd(26): signal \"XREGS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XREGS.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/XREGS.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562826436984 "|RISC_UNI|XREGS:breg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNTRL CNTRL:contr " "Elaborating entity \"CNTRL\" for hierarchy \"CNTRL:contr\"" {  } { { "RISC_UNI.vhd" "contr" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_RV ULA_RV:ula " "Elaborating entity \"ULA_RV\" for hierarchy \"ULA_RV:ula\"" {  } { { "RISC_UNI.vhd" "ula" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNTRL_ULA CNTRL_ULA:ula_cnt " "Elaborating entity \"CNTRL_ULA\" for hierarchy \"CNTRL_ULA:ula_cnt\"" {  } { { "RISC_UNI.vhd" "ula_cnt" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437129 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opcodeSignal CNTRL_ULA.vhd(19) " "VHDL Process Statement warning at CNTRL_ULA.vhd(19): inferring latch(es) for signal or variable \"opcodeSignal\", which holds its previous value in one or more paths through the process" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1562826437129 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SNE_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SNE_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562826437129 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SEQ_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SEQ_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562826437129 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SGEU_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SGEU_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562826437140 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SGE_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SGE_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562826437140 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SLTU_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SLTU_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562826437140 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SLT_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SLT_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562826437140 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SRA_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SRA_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562826437140 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SRL_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SRL_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562826437140 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SLL_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SLL_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562826437140 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.XOR_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.XOR_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562826437140 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.NOR_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.NOR_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562826437140 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.OR_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.OR_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562826437140 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.AND_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.AND_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562826437140 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SUB_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SUB_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562826437140 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.ADD_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.ADD_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562826437140 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_DATA MEM_DATA:mem_d " "Elaborating entity \"MEM_DATA\" for hierarchy \"MEM_DATA:mem_d\"" {  } { { "RISC_UNI.vhd" "mem_d" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MEM_DATA:mem_d\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MEM_DATA:mem_d\|altsyncram:altsyncram_component\"" {  } { { "MEM_DATA.vhd" "altsyncram_component" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_DATA.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM_DATA:mem_d\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MEM_DATA:mem_d\|altsyncram:altsyncram_component\"" {  } { { "MEM_DATA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_DATA.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562826437141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM_DATA:mem_d\|altsyncram:altsyncram_component " "Instantiated megafunction \"MEM_DATA:mem_d\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MEM_DATA.mif " "Parameter \"init_file\" = \"MEM_DATA.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437141 ""}  } { { "MEM_DATA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_DATA.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562826437141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j4d1 " "Found entity 1: altsyncram_j4d1" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_j4d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562826437213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562826437213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j4d1 MEM_DATA:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated " "Elaborating entity \"altsyncram_j4d1\" for hierarchy \"MEM_DATA:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562826437213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.SRA_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.SRA_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[25\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[25\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562826440814 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562826440814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.SRL_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.SRL_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[25\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[25\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562826440814 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562826440814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.SLL_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.SLL_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562826440814 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562826440814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.XOR_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.XOR_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562826440827 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562826440827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.OR_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.OR_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562826440827 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562826440827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.AND_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.AND_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562826440827 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562826440827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.ADD_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.ADD_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562826440827 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562826440827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.SUB_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.SUB_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[25\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[25\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562826440827 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562826440827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.SNE_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.SNE_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562826440827 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562826440827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.SEQ_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.SEQ_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562826440827 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562826440827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.SGE_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.SGE_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562826440828 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562826440828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.SLTU_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.SLTU_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562826440828 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562826440828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.SLT_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.SLT_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562826440828 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562826440828 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc2\[0\] GND " "Pin \"pc2\[0\]\" is stuck at GND" {  } { { "RISC_UNI.vhd" "" { Text "C:/Users/felip/Downloads/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562826442480 "|RISC_UNI|pc2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1562826442480 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1562826445717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562826445717 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3487 " "Implemented 3487 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1562826446016 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1562826446016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3358 " "Implemented 3358 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1562826446016 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1562826446016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1562826446016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562826446067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 11 03:27:26 2019 " "Processing ended: Thu Jul 11 03:27:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562826446067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562826446067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562826446067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562826446067 ""}
