// Seed: 1876960105
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  assign id_4 = 1'b0 + id_4 ? 1 : 1 << 1;
  logic id_5;
  always @(posedge id_4) id_4 <= 1'b0;
endmodule
