{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649670174160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649670174160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 15:12:54 2022 " "Processing started: Mon Apr 11 15:12:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649670174160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649670174160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mod12_counter -c mod12_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off mod12_counter -c mod12_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649670174160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649670174480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649670174480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven learning/practicals/lab4/6 mod12_up_counter/rtl/mod12_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven learning/practicals/lab4/6 mod12_up_counter/rtl/mod12_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod12_counter " "Found entity 1: mod12_counter" {  } { { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649670180856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649670180856 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mod12_counter " "Elaborating entity \"mod12_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649670180879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mod12_counter.v(14) " "Verilog HDL assignment warning at mod12_counter.v(14): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649670180879 "|mod12_counter"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out\[0\]~reg0 out\[0\]~reg0_emulated out\[0\]~1 " "Register \"out\[0\]~reg0\" is converted into an equivalent circuit using register \"out\[0\]~reg0_emulated\" and latch \"out\[0\]~1\"" {  } { { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1649670181149 "|mod12_counter|out[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out\[1\]~reg0 out\[1\]~reg0_emulated out\[1\]~5 " "Register \"out\[1\]~reg0\" is converted into an equivalent circuit using register \"out\[1\]~reg0_emulated\" and latch \"out\[1\]~5\"" {  } { { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1649670181149 "|mod12_counter|out[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out\[2\]~reg0 out\[2\]~reg0_emulated out\[2\]~9 " "Register \"out\[2\]~reg0\" is converted into an equivalent circuit using register \"out\[2\]~reg0_emulated\" and latch \"out\[2\]~9\"" {  } { { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1649670181149 "|mod12_counter|out[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "out\[3\]~reg0 out\[3\]~reg0_emulated out\[3\]~13 " "Register \"out\[3\]~reg0\" is converted into an equivalent circuit using register \"out\[3\]~reg0_emulated\" and latch \"out\[3\]~13\"" {  } { { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1649670181149 "|mod12_counter|out[3]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1649670181149 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649670181209 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649670181398 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649670181398 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649670181415 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649670181415 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649670181415 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649670181415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649670181423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 15:13:01 2022 " "Processing ended: Mon Apr 11 15:13:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649670181423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649670181423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649670181423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649670181423 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1649670182526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649670182526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 15:13:02 2022 " "Processing started: Mon Apr 11 15:13:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649670182526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649670182526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mod12_counter -c mod12_counter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mod12_counter -c mod12_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649670182526 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649670182601 ""}
{ "Info" "0" "" "Project  = mod12_counter" {  } {  } 0 0 "Project  = mod12_counter" 0 0 "Fitter" 0 0 1649670182601 ""}
{ "Info" "0" "" "Revision = mod12_counter" {  } {  } 0 0 "Revision = mod12_counter" 0 0 "Fitter" 0 0 1649670182602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649670182695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649670182695 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mod12_counter 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"mod12_counter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649670182701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649670182735 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649670182735 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649670183083 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649670183108 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649670183187 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 6 " "No exact pin location assignment(s) for 6 pins of 6 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1649670183385 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1649670189679 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649670189716 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649670189718 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649670189719 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649670189719 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649670189719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649670189719 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649670189719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649670189719 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1649670189719 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649670189719 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649670189728 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1649670194580 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mod12_counter.sdc " "Synopsys Design Constraints File file not found: 'mod12_counter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649670194580 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1649670194580 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "out\[3\]~14\|combout " "Node \"out\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670194581 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|datad " "Node \"Add0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670194581 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|combout " "Node \"Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670194581 ""} { "Warning" "WSTA_SCC_NODE" "out\[3\]~14\|datad " "Node \"out\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670194581 ""}  } { { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 15 -1 0 } } { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649670194581 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "out\[2\]~10\|combout " "Node \"out\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670194581 ""} { "Warning" "WSTA_SCC_NODE" "Add0~1\|datac " "Node \"Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670194581 ""} { "Warning" "WSTA_SCC_NODE" "Add0~1\|combout " "Node \"Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670194581 ""} { "Warning" "WSTA_SCC_NODE" "out\[2\]~10\|datad " "Node \"out\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670194581 ""}  } { { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 15 -1 0 } } { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649670194581 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "out\[1\]~6\|combout " "Node \"out\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670194581 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|datab " "Node \"Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670194581 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|combout " "Node \"Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670194581 ""} { "Warning" "WSTA_SCC_NODE" "out\[1\]~6\|datad " "Node \"out\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670194581 ""}  } { { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 15 -1 0 } } { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649670194581 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "out\[0\]~2\|combout " "Node \"out\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670194581 ""} { "Warning" "WSTA_SCC_NODE" "out\[0\]~2\|datad " "Node \"out\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670194581 ""}  } { { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 15 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649670194581 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~0\|dataa  to: out\[1\]~6\|combout " "From: Add0~0\|dataa  to: out\[1\]~6\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670194582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|dataa  to: out\[2\]~10\|combout " "From: Add0~1\|dataa  to: out\[2\]~10\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670194582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|datab  to: out\[2\]~10\|combout " "From: Add0~1\|datab  to: out\[2\]~10\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670194582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|dataa  to: out\[3\]~14\|combout " "From: Add0~2\|dataa  to: out\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670194582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|datab  to: out\[3\]~14\|combout " "From: Add0~2\|datab  to: out\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670194582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|datac  to: out\[3\]~14\|combout " "From: Add0~2\|datac  to: out\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670194582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: out\[0\]~2  from: datac  to: combout " "Cell: out\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670194582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: out\[1\]~6\|datac  to: Add0~0\|combout " "From: out\[1\]~6\|datac  to: Add0~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670194582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: out\[2\]~10\|datac  to: Add0~1\|combout " "From: out\[2\]~10\|datac  to: Add0~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670194582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: out\[3\]~14\|datac  to: Add0~2\|combout " "From: out\[3\]~14\|datac  to: Add0~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670194582 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1649670194582 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1649670194582 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1649670194582 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1649670194583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649670194585 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1649670194632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649670200628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649670203276 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649670205077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649670205077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649670205849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 12 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649670209788 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649670209788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649670210594 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649670210594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649670210597 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649670211248 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649670211274 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649670211517 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649670211518 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649670211989 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649670215074 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/quartus/output_files/mod12_counter.fit.smsg " "Generated suppressed messages file D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/quartus/output_files/mod12_counter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649670215339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6836 " "Peak virtual memory: 6836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649670215761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 15:13:35 2022 " "Processing ended: Mon Apr 11 15:13:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649670215761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649670215761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649670215761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649670215761 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649670216720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649670216720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 15:13:36 2022 " "Processing started: Mon Apr 11 15:13:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649670216720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649670216720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mod12_counter -c mod12_counter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mod12_counter -c mod12_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649670216720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1649670217270 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1649670222361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649670222713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 15:13:42 2022 " "Processing ended: Mon Apr 11 15:13:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649670222713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649670222713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649670222713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649670222713 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1649670223428 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1649670223888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649670223888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 15:13:43 2022 " "Processing started: Mon Apr 11 15:13:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649670223888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1649670223888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mod12_counter -c mod12_counter " "Command: quartus_sta mod12_counter -c mod12_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1649670223889 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1649670223967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1649670224383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1649670224383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670224417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670224417 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1649670224845 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mod12_counter.sdc " "Synopsys Design Constraints File file not found: 'mod12_counter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1649670224861 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670224862 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649670224862 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649670224862 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "out\[3\]~14\|combout " "Node \"out\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670224863 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|datae " "Node \"Add0~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670224863 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|combout " "Node \"Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670224863 ""} { "Warning" "WSTA_SCC_NODE" "out\[3\]~14\|datad " "Node \"out\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670224863 ""}  } { { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 15 -1 0 } } { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649670224863 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "out\[2\]~10\|combout " "Node \"out\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670224863 ""} { "Warning" "WSTA_SCC_NODE" "Add0~1\|datac " "Node \"Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670224863 ""} { "Warning" "WSTA_SCC_NODE" "Add0~1\|combout " "Node \"Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670224863 ""} { "Warning" "WSTA_SCC_NODE" "out\[2\]~10\|datae " "Node \"out\[2\]~10\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670224863 ""}  } { { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 15 -1 0 } } { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649670224863 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "out\[1\]~6\|combout " "Node \"out\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670224863 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|datac " "Node \"Add0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670224863 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|combout " "Node \"Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670224863 ""} { "Warning" "WSTA_SCC_NODE" "out\[1\]~6\|datac " "Node \"out\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670224863 ""}  } { { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 15 -1 0 } } { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649670224863 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "out\[0\]~2\|combout " "Node \"out\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670224863 ""} { "Warning" "WSTA_SCC_NODE" "out\[0\]~2\|datab " "Node \"out\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649670224863 ""}  } { { "../rtl/mod12_counter.v" "" { Text "D:/Maven Learning/Practicals/Lab4/6 MOD12_UP_COUNTER/rtl/mod12_counter.v" 15 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649670224863 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~0\|dataf  to: out\[1\]~6\|combout " "From: Add0~0\|dataf  to: out\[1\]~6\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670224863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|datab  to: out\[2\]~10\|combout " "From: Add0~1\|datab  to: out\[2\]~10\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670224863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|dataf  to: out\[2\]~10\|combout " "From: Add0~1\|dataf  to: out\[2\]~10\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670224863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|datac  to: out\[3\]~14\|combout " "From: Add0~2\|datac  to: out\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670224863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|datad  to: out\[3\]~14\|combout " "From: Add0~2\|datad  to: out\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670224863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|dataf  to: out\[3\]~14\|combout " "From: Add0~2\|dataf  to: out\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670224863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: out\[0\]~2  from: datad  to: combout " "Cell: out\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670224863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: out\[1\]~6\|datab  to: Add0~0\|combout " "From: out\[1\]~6\|datab  to: Add0~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670224863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: out\[2\]~10\|datab  to: Add0~1\|combout " "From: out\[2\]~10\|datab  to: Add0~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670224863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: out\[3\]~14\|dataf  to: Add0~2\|combout " "From: out\[3\]~14\|dataf  to: Add0~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670224863 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1649670224863 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1649670224864 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649670224864 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1649670224865 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649670224869 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649670224878 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649670224878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.883 " "Worst-case setup slack is -12.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670224880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670224880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.883             -83.369 clk  " "  -12.883             -83.369 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670224880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670224880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.209 " "Worst-case hold slack is 1.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670224882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670224882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.209               0.000 clk  " "    1.209               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670224882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670224882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.325 " "Worst-case recovery slack is -9.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670224886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670224886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.325             -37.283 clk  " "   -9.325             -37.283 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670224886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670224886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.878 " "Worst-case removal slack is 1.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670224888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670224888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.878               0.000 clk  " "    1.878               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670224888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670224888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.205 " "Worst-case minimum pulse width slack is -4.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670224889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670224889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.205            -123.001 clk  " "   -4.205            -123.001 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670224889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670224889 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649670224892 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649670224916 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649670225626 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~0\|dataf  to: out\[1\]~6\|combout " "From: Add0~0\|dataf  to: out\[1\]~6\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670225684 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|datab  to: out\[2\]~10\|combout " "From: Add0~1\|datab  to: out\[2\]~10\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670225684 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|dataf  to: out\[2\]~10\|combout " "From: Add0~1\|dataf  to: out\[2\]~10\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670225684 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|datac  to: out\[3\]~14\|combout " "From: Add0~2\|datac  to: out\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670225684 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|datad  to: out\[3\]~14\|combout " "From: Add0~2\|datad  to: out\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670225684 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|dataf  to: out\[3\]~14\|combout " "From: Add0~2\|dataf  to: out\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670225684 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: out\[0\]~2  from: datad  to: combout " "Cell: out\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670225684 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: out\[1\]~6\|datab  to: Add0~0\|combout " "From: out\[1\]~6\|datab  to: Add0~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670225684 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: out\[2\]~10\|datab  to: Add0~1\|combout " "From: out\[2\]~10\|datab  to: Add0~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670225684 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: out\[3\]~14\|dataf  to: Add0~2\|combout " "From: out\[3\]~14\|dataf  to: Add0~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670225684 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1649670225684 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649670225685 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649670225690 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649670225690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.526 " "Worst-case setup slack is -12.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670225691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670225691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.526             -82.016 clk  " "  -12.526             -82.016 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670225691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670225691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.908 " "Worst-case hold slack is 0.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670225693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670225693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.908               0.000 clk  " "    0.908               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670225693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670225693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.089 " "Worst-case recovery slack is -9.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670225695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670225695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.089             -36.334 clk  " "   -9.089             -36.334 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670225695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670225695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.419 " "Worst-case removal slack is 1.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670225698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670225698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.419               0.000 clk  " "    1.419               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670225698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670225698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.094 " "Worst-case minimum pulse width slack is -4.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670225699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670225699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.094            -120.899 clk  " "   -4.094            -120.899 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670225699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670225699 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649670225701 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649670225897 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649670226267 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~0\|dataf  to: out\[1\]~6\|combout " "From: Add0~0\|dataf  to: out\[1\]~6\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|datab  to: out\[2\]~10\|combout " "From: Add0~1\|datab  to: out\[2\]~10\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|dataf  to: out\[2\]~10\|combout " "From: Add0~1\|dataf  to: out\[2\]~10\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|datac  to: out\[3\]~14\|combout " "From: Add0~2\|datac  to: out\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|datad  to: out\[3\]~14\|combout " "From: Add0~2\|datad  to: out\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|dataf  to: out\[3\]~14\|combout " "From: Add0~2\|dataf  to: out\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: out\[0\]~2  from: datad  to: combout " "Cell: out\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: out\[1\]~6\|datab  to: Add0~0\|combout " "From: out\[1\]~6\|datab  to: Add0~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: out\[2\]~10\|datab  to: Add0~1\|combout " "From: out\[2\]~10\|datab  to: Add0~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: out\[3\]~14\|dataf  to: Add0~2\|combout " "From: out\[3\]~14\|dataf  to: Add0~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226297 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1649670226297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649670226298 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649670226299 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649670226299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.159 " "Worst-case setup slack is -6.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.159             -41.167 clk  " "   -6.159             -41.167 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670226301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 clk  " "    0.363               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670226303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.800 " "Worst-case recovery slack is -5.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.800             -23.196 clk  " "   -5.800             -23.196 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670226305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.500 " "Worst-case removal slack is 1.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 clk  " "    1.500               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670226307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.791 " "Worst-case minimum pulse width slack is -1.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.791             -34.519 clk  " "   -1.791             -34.519 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670226309 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649670226311 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~0\|dataf  to: out\[1\]~6\|combout " "From: Add0~0\|dataf  to: out\[1\]~6\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|datab  to: out\[2\]~10\|combout " "From: Add0~1\|datab  to: out\[2\]~10\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|dataf  to: out\[2\]~10\|combout " "From: Add0~1\|dataf  to: out\[2\]~10\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|datac  to: out\[3\]~14\|combout " "From: Add0~2\|datac  to: out\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|datad  to: out\[3\]~14\|combout " "From: Add0~2\|datad  to: out\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|dataf  to: out\[3\]~14\|combout " "From: Add0~2\|dataf  to: out\[3\]~14\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: out\[0\]~2  from: datad  to: combout " "Cell: out\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: out\[1\]~6\|datab  to: Add0~0\|combout " "From: out\[1\]~6\|datab  to: Add0~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: out\[2\]~10\|datab  to: Add0~1\|combout " "From: out\[2\]~10\|datab  to: Add0~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: out\[3\]~14\|dataf  to: Add0~2\|combout " "From: out\[3\]~14\|dataf  to: Add0~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649670226424 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1649670226424 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649670226425 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649670226426 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649670226426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.428 " "Worst-case setup slack is -5.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.428             -36.430 clk  " "   -5.428             -36.430 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670226430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.252 " "Worst-case hold slack is 0.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 clk  " "    0.252               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670226432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.077 " "Worst-case recovery slack is -5.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.077             -20.303 clk  " "   -5.077             -20.303 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670226435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.220 " "Worst-case removal slack is 1.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.220               0.000 clk  " "    1.220               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670226437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.664 " "Worst-case minimum pulse width slack is -1.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.664             -31.193 clk  " "   -1.664             -31.193 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649670226438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649670226438 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649670227499 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649670227499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5159 " "Peak virtual memory: 5159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649670227529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 15:13:47 2022 " "Processing ended: Mon Apr 11 15:13:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649670227529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649670227529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649670227529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649670227529 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus Prime Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649670228248 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649670333822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649670333822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 15:15:33 2022 " "Processing started: Mon Apr 11 15:15:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649670333822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649670333822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp mod12_counter -c mod12_counter --netlist_type=sgate " "Command: quartus_npp mod12_counter -c mod12_counter --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649670333822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1649670333953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649670333959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 15:15:33 2022 " "Processing ended: Mon Apr 11 15:15:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649670333959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649670333959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649670333959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649670333959 ""}
