{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 15:35:24 2015 " "Info: Processing started: Thu Dec 10 15:35:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello -c hello " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hello -c hello" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hello.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HELLO-behave " "Info: Found design unit 1: HELLO-behave" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 hello " "Info: Found entity 1: hello" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "hello " "Info: Elaborating entity \"hello\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "P hello.vhd(10) " "Warning (10034): Output port \"P\" at hello.vhd(10) has no driver" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "P GND " "Warning (13410): Pin \"P\" is stuck at GND" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "C0\[0\] VCC " "Warning (13410): Pin \"C0\[0\]\" is stuck at VCC" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "C1\[0\] VCC " "Warning (13410): Pin \"C1\[0\]\" is stuck at VCC" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "C2\[0\] VCC " "Warning (13410): Pin \"C2\[0\]\" is stuck at VCC" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "C3\[0\] VCC " "Warning (13410): Pin \"C3\[0\]\" is stuck at VCC" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "C4\[0\] VCC " "Warning (13410): Pin \"C4\[0\]\" is stuck at VCC" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "C5\[0\] VCC " "Warning (13410): Pin \"C5\[0\]\" is stuck at VCC" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "C6\[0\] VCC " "Warning (13410): Pin \"C6\[0\]\" is stuck at VCC" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "C7\[0\] VCC " "Warning (13410): Pin \"C7\[0\]\" is stuck at VCC" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "341 " "Info: Implemented 341 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Info: Implemented 97 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "243 " "Info: Implemented 243 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Info: Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 15:36:32 2015 " "Info: Processing ended: Thu Dec 10 15:36:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Info: Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 15:36:33 2015 " "Info: Processing started: Thu Dec 10 15:36:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hello -c hello " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off hello -c hello" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "hello EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"hello\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 98 " "Warning: No exact pin location assignment(s) for 33 pins of 98 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P " "Info: Pin P not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { P } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 10 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L7\[0\] " "Info: Pin L7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L7[0] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L7[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L7\[1\] " "Info: Pin L7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L7[1] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L7[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L7\[2\] " "Info: Pin L7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L7[2] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L7[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L7\[3\] " "Info: Pin L7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L7[3] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L7[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L6\[0\] " "Info: Pin L6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L6[0] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L6[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L6\[1\] " "Info: Pin L6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L6[1] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L6[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L6\[2\] " "Info: Pin L6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L6[2] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L6[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L6\[3\] " "Info: Pin L6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L6[3] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L6[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L5\[0\] " "Info: Pin L5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L5[0] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L5\[1\] " "Info: Pin L5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L5[1] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L5[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L5\[2\] " "Info: Pin L5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L5[2] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L5\[3\] " "Info: Pin L5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L5[3] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L4\[0\] " "Info: Pin L4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L4[0] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L4\[1\] " "Info: Pin L4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L4[1] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L4\[2\] " "Info: Pin L4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L4[2] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L4\[3\] " "Info: Pin L4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L4[3] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L3\[0\] " "Info: Pin L3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L3[0] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L3\[1\] " "Info: Pin L3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L3[1] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L3\[2\] " "Info: Pin L3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L3[2] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L3\[3\] " "Info: Pin L3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L3[3] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[0\] " "Info: Pin L2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L2[0] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[1\] " "Info: Pin L2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L2[1] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[2\] " "Info: Pin L2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L2[2] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[3\] " "Info: Pin L2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L2[3] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[0\] " "Info: Pin L1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L1[0] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[1\] " "Info: Pin L1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L1[1] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[2\] " "Info: Pin L1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L1[2] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[3\] " "Info: Pin L1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L1[3] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L0\[0\] " "Info: Pin L0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L0[0] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L0\[1\] " "Info: Pin L0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L0[1] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L0\[2\] " "Info: Pin L0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L0[2] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L0\[3\] " "Info: Pin L0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L0[3] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node CLK (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 9 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 3.3V 0 33 0 " "Info: Number of I/O pins in group: 33 (unused VREF, 3.3V VCCIO, 0 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 42 37 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 42 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 12 62 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 13 59 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  59 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.975 ns register register " "Info: Estimated most critical path is register to register delay of 8.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns var2\[0\] 1 REG LAB_X70_Y33 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X70_Y33; Fanout = 2; REG Node = 'var2\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { var2[0] } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.414 ns) 1.353 ns Add1~385 2 COMB LAB_X71_Y34 2 " "Info: 2: + IC(0.939 ns) + CELL(0.414 ns) = 1.353 ns; Loc. = LAB_X71_Y34; Fanout = 2; COMB Node = 'Add1~385'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.353 ns" { var2[0] Add1~385 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.424 ns Add1~387 3 COMB LAB_X71_Y34 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.424 ns; Loc. = LAB_X71_Y34; Fanout = 2; COMB Node = 'Add1~387'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~385 Add1~387 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.495 ns Add1~389 4 COMB LAB_X71_Y34 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.495 ns; Loc. = LAB_X71_Y34; Fanout = 2; COMB Node = 'Add1~389'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~387 Add1~389 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.566 ns Add1~391 5 COMB LAB_X71_Y34 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.566 ns; Loc. = LAB_X71_Y34; Fanout = 2; COMB Node = 'Add1~391'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~389 Add1~391 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.637 ns Add1~393 6 COMB LAB_X71_Y34 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.637 ns; Loc. = LAB_X71_Y34; Fanout = 2; COMB Node = 'Add1~393'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~391 Add1~393 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.708 ns Add1~395 7 COMB LAB_X71_Y34 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.708 ns; Loc. = LAB_X71_Y34; Fanout = 2; COMB Node = 'Add1~395'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~393 Add1~395 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.779 ns Add1~397 8 COMB LAB_X71_Y34 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.779 ns; Loc. = LAB_X71_Y34; Fanout = 2; COMB Node = 'Add1~397'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~395 Add1~397 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.850 ns Add1~399 9 COMB LAB_X71_Y34 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.850 ns; Loc. = LAB_X71_Y34; Fanout = 2; COMB Node = 'Add1~399'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~397 Add1~399 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.921 ns Add1~401 10 COMB LAB_X71_Y34 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.921 ns; Loc. = LAB_X71_Y34; Fanout = 2; COMB Node = 'Add1~401'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~399 Add1~401 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.992 ns Add1~403 11 COMB LAB_X71_Y34 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.992 ns; Loc. = LAB_X71_Y34; Fanout = 2; COMB Node = 'Add1~403'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~401 Add1~403 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.063 ns Add1~405 12 COMB LAB_X71_Y34 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.063 ns; Loc. = LAB_X71_Y34; Fanout = 2; COMB Node = 'Add1~405'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~403 Add1~405 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.134 ns Add1~407 13 COMB LAB_X71_Y34 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.134 ns; Loc. = LAB_X71_Y34; Fanout = 2; COMB Node = 'Add1~407'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~405 Add1~407 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.205 ns Add1~409 14 COMB LAB_X71_Y34 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.205 ns; Loc. = LAB_X71_Y34; Fanout = 2; COMB Node = 'Add1~409'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~407 Add1~409 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.276 ns Add1~411 15 COMB LAB_X71_Y34 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.276 ns; Loc. = LAB_X71_Y34; Fanout = 2; COMB Node = 'Add1~411'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~409 Add1~411 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.347 ns Add1~413 16 COMB LAB_X71_Y34 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.347 ns; Loc. = LAB_X71_Y34; Fanout = 2; COMB Node = 'Add1~413'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~411 Add1~413 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.418 ns Add1~415 17 COMB LAB_X71_Y34 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.418 ns; Loc. = LAB_X71_Y34; Fanout = 2; COMB Node = 'Add1~415'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~413 Add1~415 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 2.579 ns Add1~417 18 COMB LAB_X71_Y33 2 " "Info: 18: + IC(0.090 ns) + CELL(0.071 ns) = 2.579 ns; Loc. = LAB_X71_Y33; Fanout = 2; COMB Node = 'Add1~417'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.161 ns" { Add1~415 Add1~417 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.650 ns Add1~419 19 COMB LAB_X71_Y33 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.650 ns; Loc. = LAB_X71_Y33; Fanout = 2; COMB Node = 'Add1~419'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~417 Add1~419 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.721 ns Add1~421 20 COMB LAB_X71_Y33 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.721 ns; Loc. = LAB_X71_Y33; Fanout = 2; COMB Node = 'Add1~421'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~419 Add1~421 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.792 ns Add1~423 21 COMB LAB_X71_Y33 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.792 ns; Loc. = LAB_X71_Y33; Fanout = 2; COMB Node = 'Add1~423'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~421 Add1~423 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.863 ns Add1~425 22 COMB LAB_X71_Y33 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.863 ns; Loc. = LAB_X71_Y33; Fanout = 2; COMB Node = 'Add1~425'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~423 Add1~425 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.934 ns Add1~427 23 COMB LAB_X71_Y33 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.934 ns; Loc. = LAB_X71_Y33; Fanout = 2; COMB Node = 'Add1~427'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~425 Add1~427 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.005 ns Add1~429 24 COMB LAB_X71_Y33 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.005 ns; Loc. = LAB_X71_Y33; Fanout = 2; COMB Node = 'Add1~429'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~427 Add1~429 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.076 ns Add1~431 25 COMB LAB_X71_Y33 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.076 ns; Loc. = LAB_X71_Y33; Fanout = 2; COMB Node = 'Add1~431'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~429 Add1~431 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.147 ns Add1~433 26 COMB LAB_X71_Y33 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.147 ns; Loc. = LAB_X71_Y33; Fanout = 2; COMB Node = 'Add1~433'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~431 Add1~433 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.218 ns Add1~435 27 COMB LAB_X71_Y33 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.218 ns; Loc. = LAB_X71_Y33; Fanout = 2; COMB Node = 'Add1~435'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~433 Add1~435 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.289 ns Add1~437 28 COMB LAB_X71_Y33 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.289 ns; Loc. = LAB_X71_Y33; Fanout = 2; COMB Node = 'Add1~437'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~435 Add1~437 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.360 ns Add1~439 29 COMB LAB_X71_Y33 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.360 ns; Loc. = LAB_X71_Y33; Fanout = 2; COMB Node = 'Add1~439'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~437 Add1~439 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.431 ns Add1~441 30 COMB LAB_X71_Y33 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.431 ns; Loc. = LAB_X71_Y33; Fanout = 2; COMB Node = 'Add1~441'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~439 Add1~441 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.502 ns Add1~443 31 COMB LAB_X71_Y33 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.502 ns; Loc. = LAB_X71_Y33; Fanout = 2; COMB Node = 'Add1~443'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~441 Add1~443 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.573 ns Add1~445 32 COMB LAB_X71_Y33 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.573 ns; Loc. = LAB_X71_Y33; Fanout = 1; COMB Node = 'Add1~445'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~443 Add1~445 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.983 ns Add1~446 33 COMB LAB_X71_Y33 2 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.983 ns; Loc. = LAB_X71_Y33; Fanout = 2; COMB Node = 'Add1~446'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~445 Add1~446 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.438 ns) 5.016 ns Equal1~569 34 COMB LAB_X69_Y33 1 " "Info: 34: + IC(0.595 ns) + CELL(0.438 ns) = 5.016 ns; Loc. = LAB_X69_Y33; Fanout = 1; COMB Node = 'Equal1~569'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.033 ns" { Add1~446 Equal1~569 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 5.581 ns Equal1~573 35 COMB LAB_X69_Y33 4 " "Info: 35: + IC(0.127 ns) + CELL(0.438 ns) = 5.581 ns; Loc. = LAB_X69_Y33; Fanout = 4; COMB Node = 'Equal1~573'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { Equal1~569 Equal1~573 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 6.146 ns L0\[3\]~376 36 COMB LAB_X69_Y33 32 " "Info: 36: + IC(0.127 ns) + CELL(0.438 ns) = 6.146 ns; Loc. = LAB_X69_Y33; Fanout = 32; COMB Node = 'L0\[3\]~376'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { Equal1~573 L0[3]~376 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.325 ns) + CELL(0.420 ns) 8.891 ns L2\[2\]~361 37 COMB LAB_X1_Y30 1 " "Info: 37: + IC(2.325 ns) + CELL(0.420 ns) = 8.891 ns; Loc. = LAB_X1_Y30; Fanout = 1; COMB Node = 'L2\[2\]~361'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.745 ns" { L0[3]~376 L2[2]~361 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.975 ns L2\[2\]~reg0 38 REG LAB_X1_Y30 8 " "Info: 38: + IC(0.000 ns) + CELL(0.084 ns) = 8.975 ns; Loc. = LAB_X1_Y30; Fanout = 8; REG Node = 'L2\[2\]~reg0'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { L2[2]~361 L2[2]~reg0 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.772 ns ( 53.17 % ) " "Info: Total cell delay = 4.772 ns ( 53.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.203 ns ( 46.83 % ) " "Info: Total interconnect delay = 4.203 ns ( 46.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "8.975 ns" { var2[0] Add1~385 Add1~387 Add1~389 Add1~391 Add1~393 Add1~395 Add1~397 Add1~399 Add1~401 Add1~403 Add1~405 Add1~407 Add1~409 Add1~411 Add1~413 Add1~415 Add1~417 Add1~419 Add1~421 Add1~423 Add1~425 Add1~427 Add1~429 Add1~431 Add1~433 Add1~435 Add1~437 Add1~439 Add1~441 Add1~443 Add1~445 Add1~446 Equal1~569 Equal1~573 L0[3]~376 L2[2]~361 L2[2]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y26 X11_Y38 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y26 to location X11_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "97 " "Warning: Found 97 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P 0 " "Info: Pin \"P\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[0\] 0 " "Info: Pin \"C0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[1\] 0 " "Info: Pin \"C0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[2\] 0 " "Info: Pin \"C0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[3\] 0 " "Info: Pin \"C0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[4\] 0 " "Info: Pin \"C0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[5\] 0 " "Info: Pin \"C0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[6\] 0 " "Info: Pin \"C0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[7\] 0 " "Info: Pin \"C0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[0\] 0 " "Info: Pin \"C1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[1\] 0 " "Info: Pin \"C1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[2\] 0 " "Info: Pin \"C1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[3\] 0 " "Info: Pin \"C1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[4\] 0 " "Info: Pin \"C1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[5\] 0 " "Info: Pin \"C1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[6\] 0 " "Info: Pin \"C1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[7\] 0 " "Info: Pin \"C1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[0\] 0 " "Info: Pin \"C2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[1\] 0 " "Info: Pin \"C2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[2\] 0 " "Info: Pin \"C2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[3\] 0 " "Info: Pin \"C2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[4\] 0 " "Info: Pin \"C2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[5\] 0 " "Info: Pin \"C2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[6\] 0 " "Info: Pin \"C2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[7\] 0 " "Info: Pin \"C2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[0\] 0 " "Info: Pin \"C3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[1\] 0 " "Info: Pin \"C3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[2\] 0 " "Info: Pin \"C3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[3\] 0 " "Info: Pin \"C3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[4\] 0 " "Info: Pin \"C3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[5\] 0 " "Info: Pin \"C3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[6\] 0 " "Info: Pin \"C3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[7\] 0 " "Info: Pin \"C3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4\[0\] 0 " "Info: Pin \"C4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4\[1\] 0 " "Info: Pin \"C4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4\[2\] 0 " "Info: Pin \"C4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4\[3\] 0 " "Info: Pin \"C4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4\[4\] 0 " "Info: Pin \"C4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4\[5\] 0 " "Info: Pin \"C4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4\[6\] 0 " "Info: Pin \"C4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4\[7\] 0 " "Info: Pin \"C4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5\[0\] 0 " "Info: Pin \"C5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5\[1\] 0 " "Info: Pin \"C5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5\[2\] 0 " "Info: Pin \"C5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5\[3\] 0 " "Info: Pin \"C5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5\[4\] 0 " "Info: Pin \"C5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5\[5\] 0 " "Info: Pin \"C5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5\[6\] 0 " "Info: Pin \"C5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5\[7\] 0 " "Info: Pin \"C5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6\[0\] 0 " "Info: Pin \"C6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6\[1\] 0 " "Info: Pin \"C6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6\[2\] 0 " "Info: Pin \"C6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6\[3\] 0 " "Info: Pin \"C6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6\[4\] 0 " "Info: Pin \"C6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6\[5\] 0 " "Info: Pin \"C6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6\[6\] 0 " "Info: Pin \"C6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6\[7\] 0 " "Info: Pin \"C6\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7\[0\] 0 " "Info: Pin \"C7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7\[1\] 0 " "Info: Pin \"C7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7\[2\] 0 " "Info: Pin \"C7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7\[3\] 0 " "Info: Pin \"C7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7\[4\] 0 " "Info: Pin \"C7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7\[5\] 0 " "Info: Pin \"C7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7\[6\] 0 " "Info: Pin \"C7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7\[7\] 0 " "Info: Pin \"C7\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L7\[0\] 0 " "Info: Pin \"L7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L7\[1\] 0 " "Info: Pin \"L7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L7\[2\] 0 " "Info: Pin \"L7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L7\[3\] 0 " "Info: Pin \"L7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L6\[0\] 0 " "Info: Pin \"L6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L6\[1\] 0 " "Info: Pin \"L6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L6\[2\] 0 " "Info: Pin \"L6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L6\[3\] 0 " "Info: Pin \"L6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L5\[0\] 0 " "Info: Pin \"L5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L5\[1\] 0 " "Info: Pin \"L5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L5\[2\] 0 " "Info: Pin \"L5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L5\[3\] 0 " "Info: Pin \"L5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L4\[0\] 0 " "Info: Pin \"L4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L4\[1\] 0 " "Info: Pin \"L4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L4\[2\] 0 " "Info: Pin \"L4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L4\[3\] 0 " "Info: Pin \"L4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L3\[0\] 0 " "Info: Pin \"L3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L3\[1\] 0 " "Info: Pin \"L3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L3\[2\] 0 " "Info: Pin \"L3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L3\[3\] 0 " "Info: Pin \"L3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L2\[0\] 0 " "Info: Pin \"L2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L2\[1\] 0 " "Info: Pin \"L2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L2\[2\] 0 " "Info: Pin \"L2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L2\[3\] 0 " "Info: Pin \"L2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L1\[0\] 0 " "Info: Pin \"L1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L1\[1\] 0 " "Info: Pin \"L1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L1\[2\] 0 " "Info: Pin \"L1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L1\[3\] 0 " "Info: Pin \"L1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L0\[0\] 0 " "Info: Pin \"L0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L0\[1\] 0 " "Info: Pin \"L0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L0\[2\] 0 " "Info: Pin \"L0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L0\[3\] 0 " "Info: Pin \"L0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "9 " "Warning: Following 9 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "P GND " "Info: Pin P has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { P } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 10 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C0\[0\] VCC " "Info: Pin C0\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C0[0] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C0\[0\]" } } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C1\[0\] VCC " "Info: Pin C1\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C1[0] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C1\[0\]" } } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C2\[0\] VCC " "Info: Pin C2\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C2[0] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C2\[0\]" } } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C3\[0\] VCC " "Info: Pin C3\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C3[0] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C3\[0\]" } } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C4\[0\] VCC " "Info: Pin C4\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C4[0] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C4\[0\]" } } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C5\[0\] VCC " "Info: Pin C5\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C5[0] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C5\[0\]" } } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C6\[0\] VCC " "Info: Pin C6\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C6[0] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C6\[0\]" } } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C6[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C7\[0\] VCC " "Info: Pin C7\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C7[0] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C7\[0\]" } } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C7[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/c/Desktop/bao2/hello.fit.smsg " "Info: Generated suppressed messages file C:/Users/c/Desktop/bao2/hello.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 2 2 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 2 processors out of 2 processors allowed" { { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "2 2 s " "Info: 2% of process time was spent using 2 processors" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0} { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "98 1  " "Info: 98% of process time was spent using 1 processor" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Info: Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 15:37:51 2015 " "Info: Processing ended: Thu Dec 10 15:37:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Info: Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 15:37:52 2015 " "Info: Processing started: Thu Dec 10 15:37:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hello -c hello " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off hello -c hello" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Info: Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 15:39:03 2015 " "Info: Processing ended: Thu Dec 10 15:39:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Info: Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 15:39:04 2015 " "Info: Processing started: Thu Dec 10 15:39:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hello -c hello --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hello -c hello --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 9 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register var2\[0\] register L2\[0\]~reg0 114.34 MHz 8.746 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 114.34 MHz between source register \"var2\[0\]\" and destination register \"L2\[0\]~reg0\" (period= 8.746 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.514 ns + Longest register register " "Info: + Longest register to register delay is 8.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns var2\[0\] 1 REG LCFF_X70_Y33_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X70_Y33_N13; Fanout = 2; REG Node = 'var2\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { var2[0] } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.393 ns) 1.209 ns Add1~385 2 COMB LCCOMB_X71_Y34_N0 2 " "Info: 2: + IC(0.816 ns) + CELL(0.393 ns) = 1.209 ns; Loc. = LCCOMB_X71_Y34_N0; Fanout = 2; COMB Node = 'Add1~385'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.209 ns" { var2[0] Add1~385 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.280 ns Add1~387 3 COMB LCCOMB_X71_Y34_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.280 ns; Loc. = LCCOMB_X71_Y34_N2; Fanout = 2; COMB Node = 'Add1~387'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~385 Add1~387 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.351 ns Add1~389 4 COMB LCCOMB_X71_Y34_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.351 ns; Loc. = LCCOMB_X71_Y34_N4; Fanout = 2; COMB Node = 'Add1~389'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~387 Add1~389 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.422 ns Add1~391 5 COMB LCCOMB_X71_Y34_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.422 ns; Loc. = LCCOMB_X71_Y34_N6; Fanout = 2; COMB Node = 'Add1~391'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~389 Add1~391 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.493 ns Add1~393 6 COMB LCCOMB_X71_Y34_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.493 ns; Loc. = LCCOMB_X71_Y34_N8; Fanout = 2; COMB Node = 'Add1~393'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~391 Add1~393 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.564 ns Add1~395 7 COMB LCCOMB_X71_Y34_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.564 ns; Loc. = LCCOMB_X71_Y34_N10; Fanout = 2; COMB Node = 'Add1~395'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~393 Add1~395 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.635 ns Add1~397 8 COMB LCCOMB_X71_Y34_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.635 ns; Loc. = LCCOMB_X71_Y34_N12; Fanout = 2; COMB Node = 'Add1~397'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~395 Add1~397 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.794 ns Add1~399 9 COMB LCCOMB_X71_Y34_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.794 ns; Loc. = LCCOMB_X71_Y34_N14; Fanout = 2; COMB Node = 'Add1~399'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { Add1~397 Add1~399 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.865 ns Add1~401 10 COMB LCCOMB_X71_Y34_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.865 ns; Loc. = LCCOMB_X71_Y34_N16; Fanout = 2; COMB Node = 'Add1~401'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~399 Add1~401 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.936 ns Add1~403 11 COMB LCCOMB_X71_Y34_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.936 ns; Loc. = LCCOMB_X71_Y34_N18; Fanout = 2; COMB Node = 'Add1~403'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~401 Add1~403 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.007 ns Add1~405 12 COMB LCCOMB_X71_Y34_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.007 ns; Loc. = LCCOMB_X71_Y34_N20; Fanout = 2; COMB Node = 'Add1~405'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~403 Add1~405 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.078 ns Add1~407 13 COMB LCCOMB_X71_Y34_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.078 ns; Loc. = LCCOMB_X71_Y34_N22; Fanout = 2; COMB Node = 'Add1~407'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~405 Add1~407 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.149 ns Add1~409 14 COMB LCCOMB_X71_Y34_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.149 ns; Loc. = LCCOMB_X71_Y34_N24; Fanout = 2; COMB Node = 'Add1~409'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~407 Add1~409 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.220 ns Add1~411 15 COMB LCCOMB_X71_Y34_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.220 ns; Loc. = LCCOMB_X71_Y34_N26; Fanout = 2; COMB Node = 'Add1~411'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~409 Add1~411 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.291 ns Add1~413 16 COMB LCCOMB_X71_Y34_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.291 ns; Loc. = LCCOMB_X71_Y34_N28; Fanout = 2; COMB Node = 'Add1~413'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~411 Add1~413 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.437 ns Add1~415 17 COMB LCCOMB_X71_Y34_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.437 ns; Loc. = LCCOMB_X71_Y34_N30; Fanout = 2; COMB Node = 'Add1~415'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { Add1~413 Add1~415 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.508 ns Add1~417 18 COMB LCCOMB_X71_Y33_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.508 ns; Loc. = LCCOMB_X71_Y33_N0; Fanout = 2; COMB Node = 'Add1~417'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~415 Add1~417 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.579 ns Add1~419 19 COMB LCCOMB_X71_Y33_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.579 ns; Loc. = LCCOMB_X71_Y33_N2; Fanout = 2; COMB Node = 'Add1~419'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~417 Add1~419 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.650 ns Add1~421 20 COMB LCCOMB_X71_Y33_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.650 ns; Loc. = LCCOMB_X71_Y33_N4; Fanout = 2; COMB Node = 'Add1~421'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~419 Add1~421 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.721 ns Add1~423 21 COMB LCCOMB_X71_Y33_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.721 ns; Loc. = LCCOMB_X71_Y33_N6; Fanout = 2; COMB Node = 'Add1~423'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~421 Add1~423 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.792 ns Add1~425 22 COMB LCCOMB_X71_Y33_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.792 ns; Loc. = LCCOMB_X71_Y33_N8; Fanout = 2; COMB Node = 'Add1~425'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~423 Add1~425 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.863 ns Add1~427 23 COMB LCCOMB_X71_Y33_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.863 ns; Loc. = LCCOMB_X71_Y33_N10; Fanout = 2; COMB Node = 'Add1~427'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~425 Add1~427 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.934 ns Add1~429 24 COMB LCCOMB_X71_Y33_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.934 ns; Loc. = LCCOMB_X71_Y33_N12; Fanout = 2; COMB Node = 'Add1~429'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~427 Add1~429 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.093 ns Add1~431 25 COMB LCCOMB_X71_Y33_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 3.093 ns; Loc. = LCCOMB_X71_Y33_N14; Fanout = 2; COMB Node = 'Add1~431'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { Add1~429 Add1~431 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.164 ns Add1~433 26 COMB LCCOMB_X71_Y33_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.164 ns; Loc. = LCCOMB_X71_Y33_N16; Fanout = 2; COMB Node = 'Add1~433'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~431 Add1~433 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.235 ns Add1~435 27 COMB LCCOMB_X71_Y33_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.235 ns; Loc. = LCCOMB_X71_Y33_N18; Fanout = 2; COMB Node = 'Add1~435'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~433 Add1~435 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.306 ns Add1~437 28 COMB LCCOMB_X71_Y33_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.306 ns; Loc. = LCCOMB_X71_Y33_N20; Fanout = 2; COMB Node = 'Add1~437'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~435 Add1~437 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.377 ns Add1~439 29 COMB LCCOMB_X71_Y33_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.377 ns; Loc. = LCCOMB_X71_Y33_N22; Fanout = 2; COMB Node = 'Add1~439'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~437 Add1~439 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.787 ns Add1~440 30 COMB LCCOMB_X71_Y33_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.410 ns) = 3.787 ns; Loc. = LCCOMB_X71_Y33_N24; Fanout = 2; COMB Node = 'Add1~440'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~439 Add1~440 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.149 ns) 4.382 ns Equal1~576 31 COMB LCCOMB_X70_Y33_N16 1 " "Info: 31: + IC(0.446 ns) + CELL(0.149 ns) = 4.382 ns; Loc. = LCCOMB_X70_Y33_N16; Fanout = 1; COMB Node = 'Equal1~576'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.595 ns" { Add1~440 Equal1~576 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.242 ns) 5.080 ns Equal1~578 32 COMB LCCOMB_X69_Y33_N10 4 " "Info: 32: + IC(0.456 ns) + CELL(0.242 ns) = 5.080 ns; Loc. = LCCOMB_X69_Y33_N10; Fanout = 4; COMB Node = 'Equal1~578'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.698 ns" { Equal1~576 Equal1~578 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.438 ns) 5.790 ns L0\[3\]~376 33 COMB LCCOMB_X69_Y33_N24 32 " "Info: 33: + IC(0.272 ns) + CELL(0.438 ns) = 5.790 ns; Loc. = LCCOMB_X69_Y33_N24; Fanout = 32; COMB Node = 'L0\[3\]~376'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.710 ns" { Equal1~578 L0[3]~376 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.490 ns) + CELL(0.150 ns) 8.430 ns L2\[0\]~364 34 COMB LCCOMB_X1_Y30_N0 1 " "Info: 34: + IC(2.490 ns) + CELL(0.150 ns) = 8.430 ns; Loc. = LCCOMB_X1_Y30_N0; Fanout = 1; COMB Node = 'L2\[0\]~364'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.640 ns" { L0[3]~376 L2[0]~364 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.514 ns L2\[0\]~reg0 35 REG LCFF_X1_Y30_N1 10 " "Info: 35: + IC(0.000 ns) + CELL(0.084 ns) = 8.514 ns; Loc. = LCFF_X1_Y30_N1; Fanout = 10; REG Node = 'L2\[0\]~reg0'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { L2[0]~364 L2[0]~reg0 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.034 ns ( 47.38 % ) " "Info: Total cell delay = 4.034 ns ( 47.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.480 ns ( 52.62 % ) " "Info: Total interconnect delay = 4.480 ns ( 52.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "8.514 ns" { var2[0] Add1~385 Add1~387 Add1~389 Add1~391 Add1~393 Add1~395 Add1~397 Add1~399 Add1~401 Add1~403 Add1~405 Add1~407 Add1~409 Add1~411 Add1~413 Add1~415 Add1~417 Add1~419 Add1~421 Add1~423 Add1~425 Add1~427 Add1~429 Add1~431 Add1~433 Add1~435 Add1~437 Add1~439 Add1~440 Equal1~576 Equal1~578 L0[3]~376 L2[0]~364 L2[0]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "8.514 ns" { var2[0] {} Add1~385 {} Add1~387 {} Add1~389 {} Add1~391 {} Add1~393 {} Add1~395 {} Add1~397 {} Add1~399 {} Add1~401 {} Add1~403 {} Add1~405 {} Add1~407 {} Add1~409 {} Add1~411 {} Add1~413 {} Add1~415 {} Add1~417 {} Add1~419 {} Add1~421 {} Add1~423 {} Add1~425 {} Add1~427 {} Add1~429 {} Add1~431 {} Add1~433 {} Add1~435 {} Add1~437 {} Add1~439 {} Add1~440 {} Equal1~576 {} Equal1~578 {} L0[3]~376 {} L2[0]~364 {} L2[0]~reg0 {} } { 0.000ns 0.816ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.446ns 0.456ns 0.272ns 2.490ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.149ns 0.242ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.018 ns - Smallest " "Info: - Smallest clock skew is -0.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.800 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 96 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 96; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.537 ns) 2.800 ns L2\[0\]~reg0 3 REG LCFF_X1_Y30_N1 10 " "Info: 3: + IC(1.192 ns) + CELL(0.537 ns) = 2.800 ns; Loc. = LCFF_X1_Y30_N1; Fanout = 10; REG Node = 'L2\[0\]~reg0'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.729 ns" { CLK~clkctrl L2[0]~reg0 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.43 % ) " "Info: Total cell delay = 1.496 ns ( 53.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.304 ns ( 46.57 % ) " "Info: Total interconnect delay = 1.304 ns ( 46.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.800 ns" { CLK CLK~clkctrl L2[0]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.800 ns" { CLK {} CLK~combout {} CLK~clkctrl {} L2[0]~reg0 {} } { 0.000ns 0.000ns 0.112ns 1.192ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.818 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 96 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 96; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.537 ns) 2.818 ns var2\[0\] 3 REG LCFF_X70_Y33_N13 2 " "Info: 3: + IC(1.210 ns) + CELL(0.537 ns) = 2.818 ns; Loc. = LCFF_X70_Y33_N13; Fanout = 2; REG Node = 'var2\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.747 ns" { CLK~clkctrl var2[0] } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.09 % ) " "Info: Total cell delay = 1.496 ns ( 53.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 46.91 % ) " "Info: Total interconnect delay = 1.322 ns ( 46.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.818 ns" { CLK CLK~clkctrl var2[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.818 ns" { CLK {} CLK~combout {} CLK~clkctrl {} var2[0] {} } { 0.000ns 0.000ns 0.112ns 1.210ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.800 ns" { CLK CLK~clkctrl L2[0]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.800 ns" { CLK {} CLK~combout {} CLK~clkctrl {} L2[0]~reg0 {} } { 0.000ns 0.000ns 0.112ns 1.192ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.818 ns" { CLK CLK~clkctrl var2[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.818 ns" { CLK {} CLK~combout {} CLK~clkctrl {} var2[0] {} } { 0.000ns 0.000ns 0.112ns 1.210ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "8.514 ns" { var2[0] Add1~385 Add1~387 Add1~389 Add1~391 Add1~393 Add1~395 Add1~397 Add1~399 Add1~401 Add1~403 Add1~405 Add1~407 Add1~409 Add1~411 Add1~413 Add1~415 Add1~417 Add1~419 Add1~421 Add1~423 Add1~425 Add1~427 Add1~429 Add1~431 Add1~433 Add1~435 Add1~437 Add1~439 Add1~440 Equal1~576 Equal1~578 L0[3]~376 L2[0]~364 L2[0]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "8.514 ns" { var2[0] {} Add1~385 {} Add1~387 {} Add1~389 {} Add1~391 {} Add1~393 {} Add1~395 {} Add1~397 {} Add1~399 {} Add1~401 {} Add1~403 {} Add1~405 {} Add1~407 {} Add1~409 {} Add1~411 {} Add1~413 {} Add1~415 {} Add1~417 {} Add1~419 {} Add1~421 {} Add1~423 {} Add1~425 {} Add1~427 {} Add1~429 {} Add1~431 {} Add1~433 {} Add1~435 {} Add1~437 {} Add1~439 {} Add1~440 {} Equal1~576 {} Equal1~578 {} L0[3]~376 {} L2[0]~364 {} L2[0]~reg0 {} } { 0.000ns 0.816ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.446ns 0.456ns 0.272ns 2.490ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.149ns 0.242ns 0.438ns 0.150ns 0.084ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.800 ns" { CLK CLK~clkctrl L2[0]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.800 ns" { CLK {} CLK~combout {} CLK~clkctrl {} L2[0]~reg0 {} } { 0.000ns 0.000ns 0.112ns 1.192ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.818 ns" { CLK CLK~clkctrl var2[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.818 ns" { CLK {} CLK~combout {} CLK~clkctrl {} var2[0] {} } { 0.000ns 0.000ns 0.112ns 1.210ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK C1\[1\] L1\[3\]~reg0 12.611 ns register " "Info: tco from clock \"CLK\" to destination pin \"C1\[1\]\" through register \"L1\[3\]~reg0\" is 12.611 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.808 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 96 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 96; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.537 ns) 2.808 ns L1\[3\]~reg0 3 REG LCFF_X15_Y33_N29 8 " "Info: 3: + IC(1.200 ns) + CELL(0.537 ns) = 2.808 ns; Loc. = LCFF_X15_Y33_N29; Fanout = 8; REG Node = 'L1\[3\]~reg0'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.737 ns" { CLK~clkctrl L1[3]~reg0 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.28 % ) " "Info: Total cell delay = 1.496 ns ( 53.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.312 ns ( 46.72 % ) " "Info: Total interconnect delay = 1.312 ns ( 46.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.808 ns" { CLK CLK~clkctrl L1[3]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.808 ns" { CLK {} CLK~combout {} CLK~clkctrl {} L1[3]~reg0 {} } { 0.000ns 0.000ns 0.112ns 1.200ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.553 ns + Longest register pin " "Info: + Longest register to pin delay is 9.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L1\[3\]~reg0 1 REG LCFF_X15_Y33_N29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y33_N29; Fanout = 8; REG Node = 'L1\[3\]~reg0'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[3]~reg0 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.535 ns) + CELL(0.275 ns) 3.810 ns Mux34~33 2 COMB LCCOMB_X22_Y4_N0 1 " "Info: 2: + IC(3.535 ns) + CELL(0.275 ns) = 3.810 ns; Loc. = LCCOMB_X22_Y4_N0; Fanout = 1; COMB Node = 'Mux34~33'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.810 ns" { L1[3]~reg0 Mux34~33 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.985 ns) + CELL(2.758 ns) 9.553 ns C1\[1\] 3 PIN PIN_AD17 0 " "Info: 3: + IC(2.985 ns) + CELL(2.758 ns) = 9.553 ns; Loc. = PIN_AD17; Fanout = 0; PIN Node = 'C1\[1\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "5.743 ns" { Mux34~33 C1[1] } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.033 ns ( 31.75 % ) " "Info: Total cell delay = 3.033 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.520 ns ( 68.25 % ) " "Info: Total interconnect delay = 6.520 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "9.553 ns" { L1[3]~reg0 Mux34~33 C1[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "9.553 ns" { L1[3]~reg0 {} Mux34~33 {} C1[1] {} } { 0.000ns 3.535ns 2.985ns } { 0.000ns 0.275ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.808 ns" { CLK CLK~clkctrl L1[3]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.808 ns" { CLK {} CLK~combout {} CLK~clkctrl {} L1[3]~reg0 {} } { 0.000ns 0.000ns 0.112ns 1.200ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "9.553 ns" { L1[3]~reg0 Mux34~33 C1[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "9.553 ns" { L1[3]~reg0 {} Mux34~33 {} C1[1] {} } { 0.000ns 3.535ns 2.985ns } { 0.000ns 0.275ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 15:40:10 2015 " "Info: Processing ended: Thu Dec 10 15:40:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Info: Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Info: Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
