# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Lab1_FullAdder.v" \
"../../../../../FullAdder_t.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
