{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 26 01:55:42 2021 " "Info: Processing started: Fri Mar 26 01:55:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw3 -c hw3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hw3 -c hw3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hw3.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw3 " "Info: Found entity 1: hw3" {  } { { "hw3.v" "" { Text "Z:/project/hw3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D1 hw3.v(7) " "Error (10161): Verilog HDL error at hw3.v(7): object \"D1\" is not declared" {  } { { "hw3.v" "" { Text "Z:/project/hw3.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D0 hw3.v(7) " "Error (10161): Verilog HDL error at hw3.v(7): object \"D0\" is not declared" {  } { { "hw3.v" "" { Text "Z:/project/hw3.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D2 hw3.v(8) " "Error (10161): Verilog HDL error at hw3.v(8): object \"D2\" is not declared" {  } { { "hw3.v" "" { Text "Z:/project/hw3.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D1 hw3.v(8) " "Error (10161): Verilog HDL error at hw3.v(8): object \"D1\" is not declared" {  } { { "hw3.v" "" { Text "Z:/project/hw3.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D3 hw3.v(9) " "Error (10161): Verilog HDL error at hw3.v(9): object \"D3\" is not declared" {  } { { "hw3.v" "" { Text "Z:/project/hw3.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D2 hw3.v(9) " "Error (10161): Verilog HDL error at hw3.v(9): object \"D2\" is not declared" {  } { { "hw3.v" "" { Text "Z:/project/hw3.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D4 hw3.v(10) " "Error (10161): Verilog HDL error at hw3.v(10): object \"D4\" is not declared" {  } { { "hw3.v" "" { Text "Z:/project/hw3.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D3 hw3.v(10) " "Error (10161): Verilog HDL error at hw3.v(10): object \"D3\" is not declared" {  } { { "hw3.v" "" { Text "Z:/project/hw3.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D5 hw3.v(11) " "Error (10161): Verilog HDL error at hw3.v(11): object \"D5\" is not declared" {  } { { "hw3.v" "" { Text "Z:/project/hw3.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D4 hw3.v(11) " "Error (10161): Verilog HDL error at hw3.v(11): object \"D4\" is not declared" {  } { { "hw3.v" "" { Text "Z:/project/hw3.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D0 hw3.v(13) " "Error (10161): Verilog HDL error at hw3.v(13): object \"D0\" is not declared" {  } { { "hw3.v" "" { Text "Z:/project/hw3.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D0 hw3.v(15) " "Error (10161): Verilog HDL error at hw3.v(15): object \"D0\" is not declared" {  } { { "hw3.v" "" { Text "Z:/project/hw3.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D4 hw3.v(15) " "Error (10161): Verilog HDL error at hw3.v(15): object \"D4\" is not declared" {  } { { "hw3.v" "" { Text "Z:/project/hw3.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D5 hw3.v(15) " "Error (10161): Verilog HDL error at hw3.v(15): object \"D5\" is not declared" {  } { { "hw3.v" "" { Text "Z:/project/hw3.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 14 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Error: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 26 01:55:42 2021 " "Error: Processing ended: Fri Mar 26 01:55:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
