INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'D:/Xilinx2021.2/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user '17896' on host 'laptop-g0vbvuor' (Windows NT_amd64 version 6.2) on Sat Feb 24 13:12:10 +0800 2024
INFO: [HLS 200-10] In directory 'E:/bi_ye_she_ji/linux/SAA/ALU'
Sourcing Tcl script 'E:/bi_ye_she_ji/linux/SAA/ALU/ALU/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project ALU 
INFO: [HLS 200-10] Opening project 'E:/bi_ye_she_ji/linux/SAA/ALU/ALU'.
INFO: [HLS 200-1510] Running: set_top vector_operation 
INFO: [HLS 200-1510] Running: add_files ALU.cpp 
INFO: [HLS 200-10] Adding design file 'ALU.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ALU.h 
INFO: [HLS 200-10] Adding design file 'ALU.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb ALU_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'ALU_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'E:/bi_ye_she_ji/linux/SAA/ALU/ALU/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../ALU_tb.cpp in debug mode
   Generating csim.exe
In file included from D:/Xilinx2021.2/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from D:/Xilinx2021.2/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from D:/Xilinx2021.2/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from D:/Xilinx2021.2/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from D:/Xilinx2021.2/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from D:/Xilinx2021.2/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from D:/Xilinx2021.2/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../ALU.h:4,
                 from ../../../../ALU_tb.cpp:5:
D:/Xilinx2021.2/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from D:/Xilinx2021.2/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from D:/Xilinx2021.2/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from D:/Xilinx2021.2/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from D:/Xilinx2021.2/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from D:/Xilinx2021.2/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from D:/Xilinx2021.2/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../ALU.h:4,
                 from ../../../../ALU_tb.cpp:5:
D:/Xilinx2021.2/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
relu Output[0] = 1600
relu Output[1] = 0
relu Output[2] = 800
relu Output[3] = 400
Normalized  Output[0] = 6
Normalized  Output[1] = 0
Normalized  Output[2] = 3
Normalized  Output[3] = 1
pooled Output[0] = 6
pooled Output[1] = 3
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.274 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.386 seconds; peak allocated memory: 1.243 GB.
