#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fbb1fcc3ea0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fbb1fcb9490 .scope module, "CPU_tb" "CPU_tb" 3 1;
 .timescale 0 0;
P_0x7fbb1fcbfff0 .param/str "RAM_INIT_FILE" 0 3 24, "test/5-data/data_bgezal_1.mem";
P_0x7fbb1fcc0030 .param/str "ROM_INIT_FILE" 0 3 25, "test/1-binary/bgezal_1_instructions.mem";
v0x7fbb1fcee420_0 .net "active", 0 0, v0x7fbb1fce48e0_0;  1 drivers
v0x7fbb1fcee4e0_0 .var "clk", 0 0;
v0x7fbb1fcee5b0_0 .var "clock_enable", 0 0;
v0x7fbb1fcee640_0 .net "data_address", 31 0, L_0x7fbb1fcff920;  1 drivers
v0x7fbb1fcee6d0_0 .net "data_read", 0 0, v0x7fbb1fce4d10_0;  1 drivers
v0x7fbb1fcee7e0_0 .net "data_readdata", 31 0, L_0x7fbb1fcf4fd0;  1 drivers
v0x7fbb1fcee870_0 .net "data_write", 0 0, v0x7fbb1fce4e60_0;  1 drivers
v0x7fbb1fcee940_0 .net "data_writedata", 31 0, v0x7fbb1fce4ef0_0;  1 drivers
v0x7fbb1fceea10_0 .net "instr_address", 31 0, v0x7fbb1fce5260_0;  1 drivers
v0x7fbb1fceeb20_0 .net "instr_readdata", 31 0, L_0x7fbb1fcf12b0;  1 drivers
v0x7fbb1fceebf0_0 .net "register_v0", 31 0, L_0x7fbb1fcfdb90;  1 drivers
v0x7fbb1fceec80_0 .var "reset", 0 0;
S_0x7fbb1fc9a370 .scope module, "CPU" "mips_cpu_harvard" 3 98, 4 1 0, S_0x7fbb1fcb9490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_readdata";
    .port_info 1 /INPUT 32 "instr_readdata";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clock_enable";
    .port_info 5 /OUTPUT 32 "register_v0";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 32 "data_writedata";
    .port_info 9 /OUTPUT 1 "active";
    .port_info 10 /OUTPUT 1 "data_read";
    .port_info 11 /OUTPUT 1 "data_write";
enum0x7fbb1fc564b0 .enum4 (6)
   "R" 6'b000000,
   "ADDIU" 6'b001001,
   "ANDI" 6'b001100,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "SW" 6'b101011,
   "LW" 6'b100011,
   "XORI" 6'b001110,
   "BEQ" 6'b000100,
   "LUI" 6'b001111,
   "ORI" 6'b001101,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "B0" 6'b000001,
   "BLEZ" 6'b000110,
   "BGTZ" 6'b000111,
   "BNE" 6'b000101,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
enum0x7fbb1fc58c60 .enum4 (6)
   "JR" 6'b001000,
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "OR" 6'b100101,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "JALR" 6'b001001,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010
 ;
enum0x7fbb1fc5b120 .enum4 (3)
   "Branch" 3'b000,
   "Imm" 3'b001,
   "Load" 3'b100,
   "Store" 3'b101
 ;
enum0x7fbb1fc5b7c0 .enum4 (5)
   "BLTZAL" 5'b10000,
   "BLTZ" 5'b00000,
   "BGEZ" 5'b00001,
   "BGEZAL" 5'b10001
 ;
L_0x7fbb1fcf74a0 .functor OR 1, L_0x7fbb1fcf7030, L_0x7fbb1fcf7300, C4<0>, C4<0>;
L_0x7fbb1fcf7a40 .functor AND 1, L_0x7fbb1fcf7820, L_0x7fbb1fcf78c0, C4<1>, C4<1>;
L_0x7fbb1fcf88e0 .functor OR 1, L_0x7fbb1fcf8700, L_0x7fbb1fcf8490, C4<0>, C4<0>;
L_0x7fbb1fcf89d0 .functor AND 1, L_0x7fbb1fcf8310, L_0x7fbb1fcf88e0, C4<1>, C4<1>;
L_0x7fbb1fcf87a0 .functor OR 1, L_0x7fbb1fcf89d0, L_0x7fbb1fcf8ac0, C4<0>, C4<0>;
L_0x7fbb1fcf9110 .functor AND 1, L_0x7fbb1fcf8f50, L_0x7fbb1fcf92c0, C4<1>, C4<1>;
L_0x7fbb1fcf95c0 .functor AND 1, L_0x7fbb1fcf9110, L_0x7fbb1fcf9520, C4<1>, C4<1>;
L_0x7fbb1fcf93a0 .functor AND 1, L_0x7fbb1fcf95c0, L_0x7fbb1fcf96b0, C4<1>, C4<1>;
L_0x7fbb1fcf6c20 .functor AND 1, L_0x7fbb1fcf93a0, L_0x7fbb1fcf9920, C4<1>, C4<1>;
L_0x7fbb1fcf9790 .functor AND 1, L_0x7fbb1fcf6c20, L_0x7fbb1fcf9b50, C4<1>, C4<1>;
L_0x7fbb1fcf9e30 .functor AND 1, L_0x7fbb1fcf9790, L_0x7fbb1fcf9d90, C4<1>, C4<1>;
L_0x7fbb1fcf9bf0 .functor AND 1, L_0x7fbb1fcf9e30, L_0x7fbb1fcf9f80, C4<1>, C4<1>;
L_0x7fbb1fcfa250 .functor OR 1, L_0x7fbb1fcf9bf0, L_0x7fbb1fcf9ce0, C4<0>, C4<0>;
L_0x7fbb1fcfa020 .functor OR 1, L_0x7fbb1fcfa250, L_0x7fbb1fcfa3b0, C4<0>, C4<0>;
L_0x7fbb1fcfa650 .functor OR 1, L_0x7fbb1fcfa020, L_0x7fbb1fcfa110, C4<0>, C4<0>;
L_0x7fbb1fcfa860 .functor OR 1, L_0x7fbb1fcfa450, L_0x7fbb1fcfa570, C4<0>, C4<0>;
L_0x7fbb1fcfa970 .functor AND 1, L_0x7fbb1fcfa7c0, L_0x7fbb1fcfa860, C4<1>, C4<1>;
L_0x7fbb1fcfad40 .functor OR 1, L_0x7fbb1fcfa650, L_0x7fbb1fcfa970, C4<0>, C4<0>;
L_0x7fbb1fcfb210 .functor AND 1, L_0x7fbb1fcfab30, L_0x7fbb1fcf29e0, C4<1>, C4<1>;
L_0x7fbb1fcfb400 .functor AND 1, L_0x7fbb1fcfb210, L_0x7fbb1fcfb360, C4<1>, C4<1>;
L_0x7fbb1fcfb6d0 .functor OR 1, L_0x7fbb1fcfb9b0, L_0x7fbb1fcfb5f0, C4<0>, C4<0>;
L_0x7fbb1fcf85b0 .functor OR 1, L_0x7fbb1fcfb6d0, L_0x7fbb1fcfb2c0, C4<0>, C4<0>;
L_0x7fbb1fcfbb70 .functor OR 1, L_0x7fbb1fcf85b0, L_0x7fbb1fcfba90, C4<0>, C4<0>;
L_0x7fbb1fcfbf70 .functor OR 1, L_0x7fbb1fcfbb70, L_0x7fbb1fcfbc60, C4<0>, C4<0>;
L_0x7fbb1fcfc140 .functor OR 1, L_0x7fbb1fcfbf70, L_0x7fbb1fcfc060, C4<0>, C4<0>;
L_0x7fbb1fcfc270 .functor OR 1, L_0x7fbb1fcfc140, L_0x7fbb1fcfc1b0, C4<0>, C4<0>;
L_0x7fbb1fcfc440 .functor OR 1, L_0x7fbb1fcfc270, L_0x7fbb1fcfc360, C4<0>, C4<0>;
L_0x7fbb1fcfc650 .functor OR 1, L_0x7fbb1fcfc440, L_0x7fbb1fcfc540, C4<0>, C4<0>;
L_0x7fbb1fcfc840 .functor OR 1, L_0x7fbb1fcfc650, L_0x7fbb1fcfc740, C4<0>, C4<0>;
L_0x7fbb1fcfca70 .functor OR 1, L_0x7fbb1fcfc840, L_0x7fbb1fcfc950, C4<0>, C4<0>;
L_0x7fbb1fcfcc60 .functor OR 1, L_0x7fbb1fcfca70, L_0x7fbb1fcfcb80, C4<0>, C4<0>;
L_0x7fbb1fcfce40 .functor OR 1, L_0x7fbb1fcfcc60, L_0x7fbb1fcfcd60, C4<0>, C4<0>;
L_0x7fbb1fcfd490 .functor OR 1, L_0x7fbb1fcfd2b0, L_0x7fbb1fcfd390, C4<0>, C4<0>;
L_0x7fbb1fcfd9a0 .functor OR 1, L_0x7fbb1fcfd490, L_0x7fbb1fcfd170, C4<0>, C4<0>;
v0x7fbb1fce5b50_2 .array/port v0x7fbb1fce5b50, 2;
L_0x7fbb1fcfdb90 .functor BUFZ 32, v0x7fbb1fce5b50_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fbb1fcdd0a0_0 .var "ALU_code", 3 0;
v0x7fbb1fcdd170_0 .net "HI", 31 0, L_0x7fbb1fcfe730;  1 drivers
v0x7fbb1fcdd200_0 .var/s "HI_reg", 31 0;
v0x7fbb1fcdd290_0 .net "I_type", 0 0, L_0x7fbb1fcf7b90;  1 drivers
v0x7fbb1fcdd320_0 .net "J_type", 0 0, L_0x7fbb1fcf7670;  1 drivers
v0x7fbb1fcdd400_0 .net "LO", 31 0, L_0x7fbb1fcf0110;  1 drivers
v0x7fbb1fcdd4a0_0 .var/s "LO_reg", 31 0;
v0x7fbb1fcdd540_0 .net "MSB", 0 0, L_0x7fbb1fcfe3d0;  1 drivers
v0x7fbb1fcdd5e0_0 .net "OP", 5 0, L_0x7fbb1fcf6450;  1 drivers
v0x7fbb1fcdd720_0 .net "OP_tail", 2 0, L_0x7fbb1fcf6950;  1 drivers
v0x7fbb1fcdd7b0_0 .var "PC_next", 31 0;
v0x7fbb1fcdd840_0 .net "PC_upper", 3 0, L_0x7fbb1fcf6ca0;  1 drivers
v0x7fbb1fcdd8e0_0 .net "R_type", 0 0, L_0x7fbb1fcf7170;  1 drivers
v0x7fbb1fcdd980_0 .net *"_ivl_1", 7 0, L_0x7fbb1fcf5da0;  1 drivers
L_0x7fbb1fd74568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcdda30_0 .net *"_ivl_101", 0 0, L_0x7fbb1fd74568;  1 drivers
L_0x7fbb1fd745b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcddae0_0 .net/2u *"_ivl_102", 5 0, L_0x7fbb1fd745b0;  1 drivers
v0x7fbb1fcddb90_0 .net *"_ivl_104", 0 0, L_0x7fbb1fcf81f0;  1 drivers
v0x7fbb1fcddd30_0 .net *"_ivl_107", 4 0, L_0x7fbb1fcf80e0;  1 drivers
v0x7fbb1fcddde0_0 .net *"_ivl_108", 5 0, L_0x7fbb1fcf83f0;  1 drivers
L_0x7fbb1fd745f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcdde90_0 .net *"_ivl_111", 0 0, L_0x7fbb1fd745f8;  1 drivers
L_0x7fbb1fd74640 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcddf40_0 .net/2u *"_ivl_112", 5 0, L_0x7fbb1fd74640;  1 drivers
v0x7fbb1fcddff0_0 .net *"_ivl_114", 0 0, L_0x7fbb1fcf8310;  1 drivers
L_0x7fbb1fd74688 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcde090_0 .net/2u *"_ivl_116", 5 0, L_0x7fbb1fd74688;  1 drivers
v0x7fbb1fcde140_0 .net *"_ivl_118", 0 0, L_0x7fbb1fcf8700;  1 drivers
L_0x7fbb1fd746d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcde1e0_0 .net/2u *"_ivl_120", 5 0, L_0x7fbb1fd746d0;  1 drivers
v0x7fbb1fcde290_0 .net *"_ivl_122", 0 0, L_0x7fbb1fcf8490;  1 drivers
v0x7fbb1fcde330_0 .net *"_ivl_125", 0 0, L_0x7fbb1fcf88e0;  1 drivers
v0x7fbb1fcde3d0_0 .net *"_ivl_127", 0 0, L_0x7fbb1fcf89d0;  1 drivers
L_0x7fbb1fd74718 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcde470_0 .net/2u *"_ivl_128", 5 0, L_0x7fbb1fd74718;  1 drivers
v0x7fbb1fcde520_0 .net *"_ivl_130", 0 0, L_0x7fbb1fcf8ac0;  1 drivers
v0x7fbb1fcde5c0_0 .net *"_ivl_133", 0 0, L_0x7fbb1fcf87a0;  1 drivers
L_0x7fbb1fd74760 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcde660_0 .net/2u *"_ivl_134", 5 0, L_0x7fbb1fd74760;  1 drivers
v0x7fbb1fcde710_0 .net *"_ivl_137", 4 0, L_0x7fbb1fcf8cf0;  1 drivers
v0x7fbb1fcddc40_0 .net *"_ivl_138", 5 0, L_0x7fbb1fcf8d90;  1 drivers
L_0x7fbb1fd747a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcde9a0_0 .net *"_ivl_141", 0 0, L_0x7fbb1fd747a8;  1 drivers
v0x7fbb1fcdea30_0 .net *"_ivl_142", 5 0, L_0x7fbb1fcf8be0;  1 drivers
L_0x7fbb1fd747f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcdead0_0 .net/2u *"_ivl_146", 5 0, L_0x7fbb1fd747f0;  1 drivers
v0x7fbb1fcdeb80_0 .net *"_ivl_148", 0 0, L_0x7fbb1fcf8f50;  1 drivers
v0x7fbb1fcdec20_0 .net *"_ivl_15", 2 0, L_0x7fbb1fcf6650;  1 drivers
L_0x7fbb1fd74838 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcdecd0_0 .net/2u *"_ivl_150", 5 0, L_0x7fbb1fd74838;  1 drivers
v0x7fbb1fcded80_0 .net *"_ivl_152", 0 0, L_0x7fbb1fcf92c0;  1 drivers
v0x7fbb1fcdee20_0 .net *"_ivl_155", 0 0, L_0x7fbb1fcf9110;  1 drivers
L_0x7fbb1fd74880 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcdeec0_0 .net/2u *"_ivl_156", 5 0, L_0x7fbb1fd74880;  1 drivers
v0x7fbb1fcdef70_0 .net *"_ivl_158", 0 0, L_0x7fbb1fcf9520;  1 drivers
L_0x7fbb1fd74178 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcdf010_0 .net/2u *"_ivl_16", 2 0, L_0x7fbb1fd74178;  1 drivers
v0x7fbb1fcdf0c0_0 .net *"_ivl_161", 0 0, L_0x7fbb1fcf95c0;  1 drivers
L_0x7fbb1fd748c8 .functor BUFT 1, C4<011011>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcdf160_0 .net/2u *"_ivl_162", 5 0, L_0x7fbb1fd748c8;  1 drivers
v0x7fbb1fcdf210_0 .net *"_ivl_164", 0 0, L_0x7fbb1fcf96b0;  1 drivers
v0x7fbb1fcdf2b0_0 .net *"_ivl_167", 0 0, L_0x7fbb1fcf93a0;  1 drivers
L_0x7fbb1fd74910 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcdf350_0 .net/2u *"_ivl_168", 5 0, L_0x7fbb1fd74910;  1 drivers
v0x7fbb1fcdf400_0 .net *"_ivl_170", 0 0, L_0x7fbb1fcf9920;  1 drivers
v0x7fbb1fcdf4a0_0 .net *"_ivl_173", 0 0, L_0x7fbb1fcf6c20;  1 drivers
L_0x7fbb1fd74958 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcdf540_0 .net/2u *"_ivl_174", 5 0, L_0x7fbb1fd74958;  1 drivers
v0x7fbb1fcdf5f0_0 .net *"_ivl_176", 0 0, L_0x7fbb1fcf9b50;  1 drivers
v0x7fbb1fcdf690_0 .net *"_ivl_179", 0 0, L_0x7fbb1fcf9790;  1 drivers
v0x7fbb1fcdf730_0 .net *"_ivl_18", 0 0, L_0x7fbb1fcf6730;  1 drivers
L_0x7fbb1fd749a0 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcdf7d0_0 .net/2u *"_ivl_180", 5 0, L_0x7fbb1fd749a0;  1 drivers
v0x7fbb1fcdf880_0 .net *"_ivl_182", 0 0, L_0x7fbb1fcf9d90;  1 drivers
v0x7fbb1fcdf920_0 .net *"_ivl_185", 0 0, L_0x7fbb1fcf9e30;  1 drivers
L_0x7fbb1fd749e8 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcdf9c0_0 .net/2u *"_ivl_186", 5 0, L_0x7fbb1fd749e8;  1 drivers
v0x7fbb1fcdfa70_0 .net *"_ivl_188", 0 0, L_0x7fbb1fcf9f80;  1 drivers
v0x7fbb1fcdfb10_0 .net *"_ivl_191", 0 0, L_0x7fbb1fcf9bf0;  1 drivers
L_0x7fbb1fd74a30 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcdfbb0_0 .net/2u *"_ivl_192", 2 0, L_0x7fbb1fd74a30;  1 drivers
v0x7fbb1fcdfc60_0 .net *"_ivl_194", 0 0, L_0x7fbb1fcf9ce0;  1 drivers
v0x7fbb1fcdfd00_0 .net *"_ivl_197", 0 0, L_0x7fbb1fcfa250;  1 drivers
L_0x7fbb1fd74a78 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcde7b0_0 .net/2u *"_ivl_198", 2 0, L_0x7fbb1fd74a78;  1 drivers
L_0x7fbb1fd741c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcde860_0 .net/2s *"_ivl_20", 1 0, L_0x7fbb1fd741c0;  1 drivers
v0x7fbb1fcde910_0 .net *"_ivl_200", 0 0, L_0x7fbb1fcfa3b0;  1 drivers
v0x7fbb1fcdfda0_0 .net *"_ivl_203", 0 0, L_0x7fbb1fcfa020;  1 drivers
L_0x7fbb1fd74ac0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcdfe40_0 .net/2u *"_ivl_204", 5 0, L_0x7fbb1fd74ac0;  1 drivers
v0x7fbb1fcdfef0_0 .net *"_ivl_206", 0 0, L_0x7fbb1fcfa110;  1 drivers
v0x7fbb1fcdff90_0 .net *"_ivl_209", 0 0, L_0x7fbb1fcfa650;  1 drivers
L_0x7fbb1fd74b08 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce0030_0 .net/2u *"_ivl_210", 5 0, L_0x7fbb1fd74b08;  1 drivers
v0x7fbb1fce00e0_0 .net *"_ivl_212", 0 0, L_0x7fbb1fcfa7c0;  1 drivers
L_0x7fbb1fd74b50 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce0180_0 .net/2u *"_ivl_214", 5 0, L_0x7fbb1fd74b50;  1 drivers
v0x7fbb1fce0230_0 .net *"_ivl_216", 0 0, L_0x7fbb1fcfa450;  1 drivers
L_0x7fbb1fd74b98 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce02d0_0 .net/2u *"_ivl_218", 5 0, L_0x7fbb1fd74b98;  1 drivers
L_0x7fbb1fd74208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce0380_0 .net/2s *"_ivl_22", 1 0, L_0x7fbb1fd74208;  1 drivers
v0x7fbb1fce0430_0 .net *"_ivl_220", 0 0, L_0x7fbb1fcfa570;  1 drivers
v0x7fbb1fce04d0_0 .net *"_ivl_223", 0 0, L_0x7fbb1fcfa860;  1 drivers
v0x7fbb1fce0570_0 .net *"_ivl_225", 0 0, L_0x7fbb1fcfa970;  1 drivers
v0x7fbb1fce0610_0 .net *"_ivl_227", 0 0, L_0x7fbb1fcfad40;  1 drivers
L_0x7fbb1fd74be0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce06b0_0 .net/2s *"_ivl_228", 1 0, L_0x7fbb1fd74be0;  1 drivers
L_0x7fbb1fd74c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce0760_0 .net/2s *"_ivl_230", 1 0, L_0x7fbb1fd74c28;  1 drivers
v0x7fbb1fce0810_0 .net *"_ivl_232", 1 0, L_0x7fbb1fcfadb0;  1 drivers
L_0x7fbb1fd74c70 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce08c0_0 .net/2u *"_ivl_238", 5 0, L_0x7fbb1fd74c70;  1 drivers
v0x7fbb1fce0970_0 .net *"_ivl_24", 1 0, L_0x7fbb1fcf28c0;  1 drivers
v0x7fbb1fce0a20_0 .net *"_ivl_240", 0 0, L_0x7fbb1fcfab30;  1 drivers
v0x7fbb1fce0ac0_0 .net *"_ivl_243", 0 0, L_0x7fbb1fcfb210;  1 drivers
v0x7fbb1fce0b60_0 .net *"_ivl_245", 0 0, L_0x7fbb1fcfb360;  1 drivers
v0x7fbb1fce0c00_0 .net *"_ivl_247", 0 0, L_0x7fbb1fcfb400;  1 drivers
L_0x7fbb1fd74cb8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce0ca0_0 .net/2u *"_ivl_248", 26 0, L_0x7fbb1fd74cb8;  1 drivers
v0x7fbb1fce0d50_0 .net *"_ivl_250", 31 0, L_0x7fbb1fcfb4b0;  1 drivers
v0x7fbb1fce0e00_0 .net *"_ivl_252", 31 0, L_0x7fbb1fcfb010;  1 drivers
v0x7fbb1fce0eb0_0 .net *"_ivl_254", 6 0, L_0x7fbb1fcfb0b0;  1 drivers
L_0x7fbb1fd74d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce0f60_0 .net *"_ivl_257", 0 0, L_0x7fbb1fd74d00;  1 drivers
L_0x7fbb1fd74d48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce1010_0 .net/2u *"_ivl_260", 5 0, L_0x7fbb1fd74d48;  1 drivers
v0x7fbb1fce10c0_0 .net *"_ivl_262", 0 0, L_0x7fbb1fcfb9b0;  1 drivers
L_0x7fbb1fd74d90 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce1160_0 .net/2u *"_ivl_264", 5 0, L_0x7fbb1fd74d90;  1 drivers
v0x7fbb1fce1210_0 .net *"_ivl_266", 0 0, L_0x7fbb1fcfb5f0;  1 drivers
v0x7fbb1fce12b0_0 .net *"_ivl_269", 0 0, L_0x7fbb1fcfb6d0;  1 drivers
L_0x7fbb1fd74dd8 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce1350_0 .net/2u *"_ivl_270", 5 0, L_0x7fbb1fd74dd8;  1 drivers
v0x7fbb1fce1400_0 .net *"_ivl_272", 0 0, L_0x7fbb1fcfb2c0;  1 drivers
v0x7fbb1fce14a0_0 .net *"_ivl_275", 0 0, L_0x7fbb1fcf85b0;  1 drivers
L_0x7fbb1fd74e20 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce1540_0 .net/2u *"_ivl_276", 5 0, L_0x7fbb1fd74e20;  1 drivers
v0x7fbb1fce15f0_0 .net *"_ivl_278", 0 0, L_0x7fbb1fcfba90;  1 drivers
v0x7fbb1fce1690_0 .net *"_ivl_281", 0 0, L_0x7fbb1fcfbb70;  1 drivers
L_0x7fbb1fd74e68 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce1730_0 .net/2u *"_ivl_282", 5 0, L_0x7fbb1fd74e68;  1 drivers
v0x7fbb1fce17e0_0 .net *"_ivl_284", 0 0, L_0x7fbb1fcfbc60;  1 drivers
v0x7fbb1fce1880_0 .net *"_ivl_287", 0 0, L_0x7fbb1fcfbf70;  1 drivers
L_0x7fbb1fd74eb0 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce1920_0 .net/2u *"_ivl_288", 5 0, L_0x7fbb1fd74eb0;  1 drivers
v0x7fbb1fce19d0_0 .net *"_ivl_290", 0 0, L_0x7fbb1fcfc060;  1 drivers
v0x7fbb1fce1a70_0 .net *"_ivl_293", 0 0, L_0x7fbb1fcfc140;  1 drivers
L_0x7fbb1fd74ef8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce1b10_0 .net/2u *"_ivl_294", 5 0, L_0x7fbb1fd74ef8;  1 drivers
v0x7fbb1fce1bc0_0 .net *"_ivl_296", 0 0, L_0x7fbb1fcfc1b0;  1 drivers
v0x7fbb1fce1c60_0 .net *"_ivl_299", 0 0, L_0x7fbb1fcfc270;  1 drivers
v0x7fbb1fce1d00_0 .net *"_ivl_3", 7 0, L_0x7fbb1fcf6150;  1 drivers
L_0x7fbb1fd74f40 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce1db0_0 .net/2u *"_ivl_300", 5 0, L_0x7fbb1fd74f40;  1 drivers
v0x7fbb1fce1e60_0 .net *"_ivl_302", 0 0, L_0x7fbb1fcfc360;  1 drivers
v0x7fbb1fce1f00_0 .net *"_ivl_305", 0 0, L_0x7fbb1fcfc440;  1 drivers
L_0x7fbb1fd74f88 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce1fa0_0 .net/2u *"_ivl_306", 5 0, L_0x7fbb1fd74f88;  1 drivers
v0x7fbb1fce2050_0 .net *"_ivl_308", 0 0, L_0x7fbb1fcfc540;  1 drivers
v0x7fbb1fce20f0_0 .net *"_ivl_311", 0 0, L_0x7fbb1fcfc650;  1 drivers
L_0x7fbb1fd74fd0 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce2190_0 .net/2u *"_ivl_312", 5 0, L_0x7fbb1fd74fd0;  1 drivers
v0x7fbb1fce2240_0 .net *"_ivl_314", 0 0, L_0x7fbb1fcfc740;  1 drivers
v0x7fbb1fce22e0_0 .net *"_ivl_317", 0 0, L_0x7fbb1fcfc840;  1 drivers
L_0x7fbb1fd75018 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce2380_0 .net/2u *"_ivl_318", 5 0, L_0x7fbb1fd75018;  1 drivers
v0x7fbb1fce2430_0 .net *"_ivl_320", 0 0, L_0x7fbb1fcfc950;  1 drivers
v0x7fbb1fce24d0_0 .net *"_ivl_323", 0 0, L_0x7fbb1fcfca70;  1 drivers
L_0x7fbb1fd75060 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce2570_0 .net/2u *"_ivl_324", 5 0, L_0x7fbb1fd75060;  1 drivers
v0x7fbb1fce2620_0 .net *"_ivl_326", 0 0, L_0x7fbb1fcfcb80;  1 drivers
v0x7fbb1fce26c0_0 .net *"_ivl_329", 0 0, L_0x7fbb1fcfcc60;  1 drivers
L_0x7fbb1fd750a8 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce2760_0 .net/2u *"_ivl_330", 5 0, L_0x7fbb1fd750a8;  1 drivers
v0x7fbb1fce2810_0 .net *"_ivl_332", 0 0, L_0x7fbb1fcfcd60;  1 drivers
v0x7fbb1fce28b0_0 .net *"_ivl_335", 0 0, L_0x7fbb1fcfce40;  1 drivers
v0x7fbb1fce2950_0 .net *"_ivl_336", 31 0, L_0x7fbb1fcfcf50;  1 drivers
v0x7fbb1fce2a00_0 .net *"_ivl_338", 6 0, L_0x7fbb1fcfd010;  1 drivers
L_0x7fbb1fd74250 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce2ab0_0 .net/2u *"_ivl_34", 31 0, L_0x7fbb1fd74250;  1 drivers
L_0x7fbb1fd750f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce2b60_0 .net *"_ivl_341", 0 0, L_0x7fbb1fd750f0;  1 drivers
L_0x7fbb1fd75138 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce2c10_0 .net/2u *"_ivl_342", 5 0, L_0x7fbb1fd75138;  1 drivers
v0x7fbb1fce2cc0_0 .net *"_ivl_344", 0 0, L_0x7fbb1fcfd2b0;  1 drivers
L_0x7fbb1fd75180 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce2d60_0 .net/2u *"_ivl_346", 5 0, L_0x7fbb1fd75180;  1 drivers
v0x7fbb1fce2e10_0 .net *"_ivl_348", 0 0, L_0x7fbb1fcfd390;  1 drivers
v0x7fbb1fce2eb0_0 .net *"_ivl_351", 0 0, L_0x7fbb1fcfd490;  1 drivers
L_0x7fbb1fd751c8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce2f50_0 .net/2u *"_ivl_352", 5 0, L_0x7fbb1fd751c8;  1 drivers
v0x7fbb1fce3000_0 .net *"_ivl_354", 0 0, L_0x7fbb1fcfd170;  1 drivers
v0x7fbb1fce30a0_0 .net *"_ivl_357", 0 0, L_0x7fbb1fcfd9a0;  1 drivers
L_0x7fbb1fd75210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce3140_0 .net/2u *"_ivl_358", 15 0, L_0x7fbb1fd75210;  1 drivers
v0x7fbb1fce31f0_0 .net *"_ivl_360", 31 0, L_0x7fbb1fcfda90;  1 drivers
v0x7fbb1fce32a0_0 .net *"_ivl_363", 0 0, L_0x7fbb1fcfd540;  1 drivers
v0x7fbb1fce3350_0 .net *"_ivl_364", 15 0, L_0x7fbb1fcfd660;  1 drivers
v0x7fbb1fce3400_0 .net *"_ivl_366", 31 0, L_0x7fbb1fcfded0;  1 drivers
v0x7fbb1fce34b0_0 .net *"_ivl_368", 31 0, L_0x7fbb1fcfe1d0;  1 drivers
v0x7fbb1fce3560_0 .net/s *"_ivl_377", 17 0, L_0x7fbb1fcfd890;  1 drivers
L_0x7fbb1fd75258 .functor BUFT 1, C4<000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce3610_0 .net/2s *"_ivl_379", 17 0, L_0x7fbb1fd75258;  1 drivers
v0x7fbb1fce36c0_0 .net *"_ivl_384", 0 0, L_0x7fbb1fcfe7f0;  1 drivers
v0x7fbb1fce3770_0 .net *"_ivl_385", 14 0, L_0x7fbb1fcfe890;  1 drivers
L_0x7fbb1fd752a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce3820_0 .net/2u *"_ivl_389", 0 0, L_0x7fbb1fd752a0;  1 drivers
L_0x7fbb1fd74298 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce38d0_0 .net/2u *"_ivl_44", 5 0, L_0x7fbb1fd74298;  1 drivers
v0x7fbb1fce3980_0 .net *"_ivl_46", 0 0, L_0x7fbb1fcf6f10;  1 drivers
L_0x7fbb1fd742e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce3a20_0 .net/2s *"_ivl_48", 1 0, L_0x7fbb1fd742e0;  1 drivers
v0x7fbb1fce3ad0_0 .net *"_ivl_5", 7 0, L_0x7fbb1fcf61f0;  1 drivers
L_0x7fbb1fd74328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce3b80_0 .net/2s *"_ivl_50", 1 0, L_0x7fbb1fd74328;  1 drivers
v0x7fbb1fce3c30_0 .net *"_ivl_52", 1 0, L_0x7fbb1fcf70d0;  1 drivers
L_0x7fbb1fd74370 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce3ce0_0 .net/2u *"_ivl_56", 5 0, L_0x7fbb1fd74370;  1 drivers
v0x7fbb1fce3d90_0 .net *"_ivl_58", 0 0, L_0x7fbb1fcf7030;  1 drivers
L_0x7fbb1fd743b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce3e30_0 .net/2u *"_ivl_60", 5 0, L_0x7fbb1fd743b8;  1 drivers
v0x7fbb1fce3ee0_0 .net *"_ivl_62", 0 0, L_0x7fbb1fcf7300;  1 drivers
v0x7fbb1fce3f80_0 .net *"_ivl_65", 0 0, L_0x7fbb1fcf74a0;  1 drivers
L_0x7fbb1fd74400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce4020_0 .net/2s *"_ivl_66", 1 0, L_0x7fbb1fd74400;  1 drivers
L_0x7fbb1fd74448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce40d0_0 .net/2s *"_ivl_68", 1 0, L_0x7fbb1fd74448;  1 drivers
v0x7fbb1fce4180_0 .net *"_ivl_7", 7 0, L_0x7fbb1fcf6290;  1 drivers
v0x7fbb1fce4230_0 .net *"_ivl_70", 1 0, L_0x7fbb1fcf7510;  1 drivers
v0x7fbb1fce42e0_0 .net *"_ivl_75", 0 0, L_0x7fbb1fcf7820;  1 drivers
v0x7fbb1fce4380_0 .net *"_ivl_77", 0 0, L_0x7fbb1fcf78c0;  1 drivers
v0x7fbb1fce4420_0 .net *"_ivl_79", 0 0, L_0x7fbb1fcf7a40;  1 drivers
L_0x7fbb1fd74490 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce44c0_0 .net/2s *"_ivl_80", 1 0, L_0x7fbb1fd74490;  1 drivers
L_0x7fbb1fd744d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce4570_0 .net/2s *"_ivl_82", 1 0, L_0x7fbb1fd744d8;  1 drivers
v0x7fbb1fce4620_0 .net *"_ivl_84", 1 0, L_0x7fbb1fcf7ab0;  1 drivers
v0x7fbb1fce46d0_0 .net *"_ivl_91", 4 0, L_0x7fbb1fcf7960;  1 drivers
L_0x7fbb1fd74520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce4780_0 .net *"_ivl_95", 0 0, L_0x7fbb1fd74520;  1 drivers
v0x7fbb1fce4830_0 .net *"_ivl_97", 4 0, L_0x7fbb1fcf7cb0;  1 drivers
v0x7fbb1fce48e0_0 .var "active", 0 0;
v0x7fbb1fce4980_0 .net "astart", 15 0, L_0x7fbb1fcf7d60;  1 drivers
v0x7fbb1fce4a40_0 .var "branch_to", 32 0;
v0x7fbb1fce4ad0_0 .net "clk", 0 0, v0x7fbb1fcee4e0_0;  1 drivers
v0x7fbb1fce4b60_0 .net "clock_enable", 0 0, v0x7fbb1fcee5b0_0;  1 drivers
v0x7fbb1fce4bf0_0 .net "data", 31 0, L_0x7fbb1ff042d0;  1 drivers
v0x7fbb1fce4c80_0 .net "data_address", 31 0, L_0x7fbb1fcff920;  alias, 1 drivers
v0x7fbb1fce4d10_0 .var "data_read", 0 0;
v0x7fbb1fce4da0_0 .net "data_readdata", 31 0, L_0x7fbb1fcf4fd0;  alias, 1 drivers
v0x7fbb1fce4e60_0 .var "data_write", 0 0;
v0x7fbb1fce4ef0_0 .var "data_writedata", 31 0;
v0x7fbb1fce4fa0_0 .var "destination", 31 0;
v0x7fbb1fce5050_0 .net "funct", 5 0, L_0x7fbb1fcf6570;  1 drivers
v0x7fbb1fce5100_0 .net "funct_tail", 1 0, L_0x7fbb1fcf68b0;  1 drivers
v0x7fbb1fce51b0_0 .net "instr", 31 0, L_0x7fbb1fcf6330;  1 drivers
v0x7fbb1fce5260_0 .var "instr_address", 31 0;
v0x7fbb1fce5310_0 .net "instr_address_next", 31 0, L_0x7fbb1fcf6b80;  1 drivers
v0x7fbb1fce53c0_0 .net "instr_readdata", 31 0, L_0x7fbb1fcf12b0;  alias, 1 drivers
v0x7fbb1fce5470_0 .var "jump", 0 0;
v0x7fbb1fce5510_0 .var "jump_now", 0 0;
v0x7fbb1fce55b0_0 .var "jump_to", 31 0;
v0x7fbb1fce5660_0 .net "offset", 17 0, L_0x7fbb1fcfdd20;  1 drivers
v0x7fbb1fce5710_0 .net "op_1", 31 0, L_0x7fbb1fcfb850;  1 drivers
v0x7fbb1fce57f0_0 .net "op_2", 31 0, L_0x7fbb1fcfe2b0;  1 drivers
v0x7fbb1fce58d0_0 .net "out", 31 0, v0x7fbb1fcdb540_0;  1 drivers
v0x7fbb1fce5960_0 .net "reg_addr1", 5 0, L_0x7fbb1fcf7f40;  1 drivers
v0x7fbb1fce59f0_0 .net "reg_addr2", 5 0, L_0x7fbb1fcf7e40;  1 drivers
v0x7fbb1fce5aa0_0 .net "reg_addrw", 5 0, L_0x7fbb1fcf9070;  1 drivers
v0x7fbb1fce5b50 .array "reg_file", 0 31, 31 0;
v0x7fbb1fce5ef0_0 .var "reg_write", 31 0;
v0x7fbb1fce5fa0_0 .net "register_v0", 31 0, L_0x7fbb1fcfdb90;  alias, 1 drivers
v0x7fbb1fce6050_0 .net "reset", 0 0, v0x7fbb1fceec80_0;  1 drivers
v0x7fbb1fce60f0_0 .var "reset_prev", 0 0;
v0x7fbb1fce6190_0 .net "shamt", 4 0, L_0x7fbb1fcfaa90;  1 drivers
v0x7fbb1fce6240_0 .net "shift", 0 0, L_0x7fbb1fcf29e0;  1 drivers
v0x7fbb1fce62e0_0 .net "shift_op2", 0 0, L_0x7fbb1fcf6e70;  1 drivers
v0x7fbb1fce6380_0 .net "sign_ext_address", 32 0, L_0x7fbb1fcfe9b0;  1 drivers
v0x7fbb1fce6430_0 .net "sign_ext_offset", 32 0, L_0x7fbb1fcfea70;  1 drivers
v0x7fbb1fce64e0_0 .var "stall", 0 0;
v0x7fbb1fce6590_0 .var "stall_prev", 0 0;
v0x7fbb1fce6620_0 .net "subtype", 2 0, L_0x7fbb1fcf6a60;  1 drivers
v0x7fbb1fce66d0_0 .net "target", 25 0, L_0x7fbb1fcf6d40;  1 drivers
v0x7fbb1fce6780_0 .net "write_enable", 0 0, L_0x7fbb1fcfaf30;  1 drivers
E_0x7fbb1fccc400 .event posedge, v0x7fbb1fcdc430_0;
E_0x7fbb1fcd2c80/0 .event edge, v0x7fbb1fce6050_0, v0x7fbb1fcdcf20_0, v0x7fbb1fce5260_0, v0x7fbb1fce5510_0;
E_0x7fbb1fcd2c80/1 .event edge, v0x7fbb1fcdba80_0, v0x7fbb1fce5050_0, v0x7fbb1fcdb3a0_0, v0x7fbb1fcdd840_0;
E_0x7fbb1fcd2c80/2 .event edge, v0x7fbb1fce66d0_0, v0x7fbb1fce6380_0, v0x7fbb1fce6430_0, v0x7fbb1fcdd8e0_0;
E_0x7fbb1fcd2c80/3 .event edge, v0x7fbb1fcdd320_0, v0x7fbb1fce59f0_0, v0x7fbb1fcdd540_0, v0x7fbb1fcdb490_0;
E_0x7fbb1fcd2c80 .event/or E_0x7fbb1fcd2c80/0, E_0x7fbb1fcd2c80/1, E_0x7fbb1fcd2c80/2, E_0x7fbb1fcd2c80/3;
E_0x7fbb1fcd2b40/0 .event edge, v0x7fbb1fcdba80_0, v0x7fbb1fce5310_0, v0x7fbb1fce59f0_0, v0x7fbb1fcdbfb0_0;
E_0x7fbb1fcd2b40/1 .event edge, v0x7fbb1fce5050_0, v0x7fbb1fcdd200_0, v0x7fbb1fcdd4a0_0, v0x7fbb1fcdb540_0;
E_0x7fbb1fcd2b40/2 .event edge, v0x7fbb1fce6620_0, v0x7fbb1fcdc4d0_0;
E_0x7fbb1fcd2b40 .event/or E_0x7fbb1fcd2b40/0, E_0x7fbb1fcd2b40/1, E_0x7fbb1fcd2b40/2;
E_0x7fbb1fcd31a0 .event edge, v0x7fbb1fcdba80_0, v0x7fbb1fce6590_0, v0x7fbb1fce6050_0;
E_0x7fbb1fc7bc50/0 .event edge, v0x7fbb1fcdba80_0, v0x7fbb1fce6240_0, v0x7fbb1fce5100_0, v0x7fbb1fce5050_0;
E_0x7fbb1fc7bc50/1 .event edge, v0x7fbb1fcdd720_0;
E_0x7fbb1fc7bc50 .event/or E_0x7fbb1fc7bc50/0, E_0x7fbb1fc7bc50/1;
L_0x7fbb1fcf5da0 .part L_0x7fbb1fcf12b0, 0, 8;
L_0x7fbb1fcf6150 .part L_0x7fbb1fcf12b0, 8, 8;
L_0x7fbb1fcf61f0 .part L_0x7fbb1fcf12b0, 16, 8;
L_0x7fbb1fcf6290 .part L_0x7fbb1fcf12b0, 24, 8;
L_0x7fbb1fcf6330 .concat [ 8 8 8 8], L_0x7fbb1fcf6290, L_0x7fbb1fcf61f0, L_0x7fbb1fcf6150, L_0x7fbb1fcf5da0;
L_0x7fbb1fcf6450 .part L_0x7fbb1fcf6330, 26, 6;
L_0x7fbb1fcf6570 .part L_0x7fbb1fcf6330, 0, 6;
L_0x7fbb1fcf6650 .part L_0x7fbb1fcf6570, 3, 3;
L_0x7fbb1fcf6730 .cmp/eq 3, L_0x7fbb1fcf6650, L_0x7fbb1fd74178;
L_0x7fbb1fcf28c0 .functor MUXZ 2, L_0x7fbb1fd74208, L_0x7fbb1fd741c0, L_0x7fbb1fcf6730, C4<>;
L_0x7fbb1fcf29e0 .part L_0x7fbb1fcf28c0, 0, 1;
L_0x7fbb1fcf68b0 .part L_0x7fbb1fcf6570, 0, 2;
L_0x7fbb1fcf6950 .part L_0x7fbb1fcf6450, 0, 3;
L_0x7fbb1fcf6a60 .part L_0x7fbb1fcf6330, 29, 3;
L_0x7fbb1fcf6b80 .arith/sum 32, v0x7fbb1fce5260_0, L_0x7fbb1fd74250;
L_0x7fbb1fcf6ca0 .part L_0x7fbb1fcf6b80, 28, 4;
L_0x7fbb1fcf6d40 .part L_0x7fbb1fcf6330, 0, 26;
L_0x7fbb1fcf6e70 .part L_0x7fbb1fcf6570, 2, 1;
L_0x7fbb1fcf6f10 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd74298;
L_0x7fbb1fcf70d0 .functor MUXZ 2, L_0x7fbb1fd74328, L_0x7fbb1fd742e0, L_0x7fbb1fcf6f10, C4<>;
L_0x7fbb1fcf7170 .part L_0x7fbb1fcf70d0, 0, 1;
L_0x7fbb1fcf7030 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd74370;
L_0x7fbb1fcf7300 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd743b8;
L_0x7fbb1fcf7510 .functor MUXZ 2, L_0x7fbb1fd74448, L_0x7fbb1fd74400, L_0x7fbb1fcf74a0, C4<>;
L_0x7fbb1fcf7670 .part L_0x7fbb1fcf7510, 0, 1;
L_0x7fbb1fcf7820 .reduce/nor L_0x7fbb1fcf7670;
L_0x7fbb1fcf78c0 .reduce/nor L_0x7fbb1fcf7170;
L_0x7fbb1fcf7ab0 .functor MUXZ 2, L_0x7fbb1fd744d8, L_0x7fbb1fd74490, L_0x7fbb1fcf7a40, C4<>;
L_0x7fbb1fcf7b90 .part L_0x7fbb1fcf7ab0, 0, 1;
L_0x7fbb1fcf7d60 .part L_0x7fbb1fcf6330, 0, 16;
L_0x7fbb1fcf7960 .part L_0x7fbb1fcf6330, 21, 5;
L_0x7fbb1fcf7f40 .concat [ 5 1 0 0], L_0x7fbb1fcf7960, L_0x7fbb1fd74520;
L_0x7fbb1fcf7cb0 .part L_0x7fbb1fcf6330, 16, 5;
L_0x7fbb1fcf7e40 .concat [ 5 1 0 0], L_0x7fbb1fcf7cb0, L_0x7fbb1fd74568;
L_0x7fbb1fcf81f0 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd745b0;
L_0x7fbb1fcf80e0 .part L_0x7fbb1fcf6330, 11, 5;
L_0x7fbb1fcf83f0 .concat [ 5 1 0 0], L_0x7fbb1fcf80e0, L_0x7fbb1fd745f8;
L_0x7fbb1fcf8310 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd74640;
L_0x7fbb1fcf8700 .cmp/eq 6, L_0x7fbb1fcf7e40, L_0x7fbb1fd74688;
L_0x7fbb1fcf8490 .cmp/eq 6, L_0x7fbb1fcf7e40, L_0x7fbb1fd746d0;
L_0x7fbb1fcf8ac0 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd74718;
L_0x7fbb1fcf8cf0 .part L_0x7fbb1fcf6330, 16, 5;
L_0x7fbb1fcf8d90 .concat [ 5 1 0 0], L_0x7fbb1fcf8cf0, L_0x7fbb1fd747a8;
L_0x7fbb1fcf8be0 .functor MUXZ 6, L_0x7fbb1fcf8d90, L_0x7fbb1fd74760, L_0x7fbb1fcf87a0, C4<>;
L_0x7fbb1fcf9070 .functor MUXZ 6, L_0x7fbb1fcf8be0, L_0x7fbb1fcf83f0, L_0x7fbb1fcf81f0, C4<>;
L_0x7fbb1fcf8f50 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd747f0;
L_0x7fbb1fcf92c0 .cmp/ne 6, L_0x7fbb1fcf6570, L_0x7fbb1fd74838;
L_0x7fbb1fcf9520 .cmp/ne 6, L_0x7fbb1fcf6570, L_0x7fbb1fd74880;
L_0x7fbb1fcf96b0 .cmp/ne 6, L_0x7fbb1fcf6570, L_0x7fbb1fd748c8;
L_0x7fbb1fcf9920 .cmp/ne 6, L_0x7fbb1fcf6570, L_0x7fbb1fd74910;
L_0x7fbb1fcf9b50 .cmp/ne 6, L_0x7fbb1fcf6570, L_0x7fbb1fd74958;
L_0x7fbb1fcf9d90 .cmp/ne 6, L_0x7fbb1fcf6570, L_0x7fbb1fd749a0;
L_0x7fbb1fcf9f80 .cmp/ne 6, L_0x7fbb1fcf6570, L_0x7fbb1fd749e8;
L_0x7fbb1fcf9ce0 .cmp/eq 3, L_0x7fbb1fcf6a60, L_0x7fbb1fd74a30;
L_0x7fbb1fcfa3b0 .cmp/eq 3, L_0x7fbb1fcf6a60, L_0x7fbb1fd74a78;
L_0x7fbb1fcfa110 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd74ac0;
L_0x7fbb1fcfa7c0 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd74b08;
L_0x7fbb1fcfa450 .cmp/eq 6, L_0x7fbb1fcf7e40, L_0x7fbb1fd74b50;
L_0x7fbb1fcfa570 .cmp/eq 6, L_0x7fbb1fcf7e40, L_0x7fbb1fd74b98;
L_0x7fbb1fcfadb0 .functor MUXZ 2, L_0x7fbb1fd74c28, L_0x7fbb1fd74be0, L_0x7fbb1fcfad40, C4<>;
L_0x7fbb1fcfaf30 .part L_0x7fbb1fcfadb0, 0, 1;
L_0x7fbb1fcfaa90 .part L_0x7fbb1fcf6330, 6, 5;
L_0x7fbb1fcfab30 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd74c70;
L_0x7fbb1fcfb360 .reduce/nor L_0x7fbb1fcf6e70;
L_0x7fbb1fcfb4b0 .concat [ 5 27 0 0], L_0x7fbb1fcfaa90, L_0x7fbb1fd74cb8;
L_0x7fbb1fcfb010 .array/port v0x7fbb1fce5b50, L_0x7fbb1fcfb0b0;
L_0x7fbb1fcfb0b0 .concat [ 6 1 0 0], L_0x7fbb1fcf7f40, L_0x7fbb1fd74d00;
L_0x7fbb1fcfb850 .functor MUXZ 32, L_0x7fbb1fcfb010, L_0x7fbb1fcfb4b0, L_0x7fbb1fcfb400, C4<>;
L_0x7fbb1fcfb9b0 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd74d48;
L_0x7fbb1fcfb5f0 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd74d90;
L_0x7fbb1fcfb2c0 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd74dd8;
L_0x7fbb1fcfba90 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd74e20;
L_0x7fbb1fcfbc60 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd74e68;
L_0x7fbb1fcfc060 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd74eb0;
L_0x7fbb1fcfc1b0 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd74ef8;
L_0x7fbb1fcfc360 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd74f40;
L_0x7fbb1fcfc540 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd74f88;
L_0x7fbb1fcfc740 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd74fd0;
L_0x7fbb1fcfc950 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd75018;
L_0x7fbb1fcfcb80 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd75060;
L_0x7fbb1fcfcd60 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd750a8;
L_0x7fbb1fcfcf50 .array/port v0x7fbb1fce5b50, L_0x7fbb1fcfd010;
L_0x7fbb1fcfd010 .concat [ 6 1 0 0], L_0x7fbb1fcf7e40, L_0x7fbb1fd750f0;
L_0x7fbb1fcfd2b0 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd75138;
L_0x7fbb1fcfd390 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd75180;
L_0x7fbb1fcfd170 .cmp/eq 6, L_0x7fbb1fcf6450, L_0x7fbb1fd751c8;
L_0x7fbb1fcfda90 .concat [ 16 16 0 0], L_0x7fbb1fcf7d60, L_0x7fbb1fd75210;
L_0x7fbb1fcfd540 .part L_0x7fbb1fcf7d60, 15, 1;
LS_0x7fbb1fcfd660_0_0 .concat [ 1 1 1 1], L_0x7fbb1fcfd540, L_0x7fbb1fcfd540, L_0x7fbb1fcfd540, L_0x7fbb1fcfd540;
LS_0x7fbb1fcfd660_0_4 .concat [ 1 1 1 1], L_0x7fbb1fcfd540, L_0x7fbb1fcfd540, L_0x7fbb1fcfd540, L_0x7fbb1fcfd540;
LS_0x7fbb1fcfd660_0_8 .concat [ 1 1 1 1], L_0x7fbb1fcfd540, L_0x7fbb1fcfd540, L_0x7fbb1fcfd540, L_0x7fbb1fcfd540;
LS_0x7fbb1fcfd660_0_12 .concat [ 1 1 1 1], L_0x7fbb1fcfd540, L_0x7fbb1fcfd540, L_0x7fbb1fcfd540, L_0x7fbb1fcfd540;
L_0x7fbb1fcfd660 .concat [ 4 4 4 4], LS_0x7fbb1fcfd660_0_0, LS_0x7fbb1fcfd660_0_4, LS_0x7fbb1fcfd660_0_8, LS_0x7fbb1fcfd660_0_12;
L_0x7fbb1fcfded0 .concat [ 16 16 0 0], L_0x7fbb1fcf7d60, L_0x7fbb1fcfd660;
L_0x7fbb1fcfe1d0 .functor MUXZ 32, L_0x7fbb1fcfded0, L_0x7fbb1fcfda90, L_0x7fbb1fcfd9a0, C4<>;
L_0x7fbb1fcfe2b0 .functor MUXZ 32, L_0x7fbb1fcfe1d0, L_0x7fbb1fcfcf50, L_0x7fbb1fcfce40, C4<>;
L_0x7fbb1fcfe3d0 .part L_0x7fbb1fcfb850, 31, 1;
L_0x7fbb1fcfd890 .extend/s 18, L_0x7fbb1fcf7d60;
L_0x7fbb1fcfdd20 .arith/mult 18, L_0x7fbb1fcfd890, L_0x7fbb1fd75258;
L_0x7fbb1fcfe7f0 .part L_0x7fbb1fcfdd20, 17, 1;
LS_0x7fbb1fcfe890_0_0 .concat [ 1 1 1 1], L_0x7fbb1fcfe7f0, L_0x7fbb1fcfe7f0, L_0x7fbb1fcfe7f0, L_0x7fbb1fcfe7f0;
LS_0x7fbb1fcfe890_0_4 .concat [ 1 1 1 1], L_0x7fbb1fcfe7f0, L_0x7fbb1fcfe7f0, L_0x7fbb1fcfe7f0, L_0x7fbb1fcfe7f0;
LS_0x7fbb1fcfe890_0_8 .concat [ 1 1 1 1], L_0x7fbb1fcfe7f0, L_0x7fbb1fcfe7f0, L_0x7fbb1fcfe7f0, L_0x7fbb1fcfe7f0;
LS_0x7fbb1fcfe890_0_12 .concat [ 1 1 1 0], L_0x7fbb1fcfe7f0, L_0x7fbb1fcfe7f0, L_0x7fbb1fcfe7f0;
L_0x7fbb1fcfe890 .concat [ 4 4 4 3], LS_0x7fbb1fcfe890_0_0, LS_0x7fbb1fcfe890_0_4, LS_0x7fbb1fcfe890_0_8, LS_0x7fbb1fcfe890_0_12;
L_0x7fbb1fcfea70 .concat [ 18 15 0 0], L_0x7fbb1fcfdd20, L_0x7fbb1fcfe890;
L_0x7fbb1fcfe9b0 .concat [ 32 1 0 0], v0x7fbb1fce5260_0, L_0x7fbb1fd752a0;
S_0x7fbb1fc98da0 .scope begin, "$unm_blk_41" "$unm_blk_41" 4 334, 4 334 0, S_0x7fbb1fc9a370;
 .timescale 0 0;
v0x7fbb1fcd6600_0 .var/2s "i", 31 0;
S_0x7fbb1fcdade0 .scope module, "ALU" "mips_cpu_alu" 4 347, 5 1 0, S_0x7fbb1fc9a370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "low";
    .port_info 4 /OUTPUT 32 "high";
    .port_info 5 /OUTPUT 32 "out";
v0x7fbb1fcdb0c0_0 .net "alu_control", 3 0, v0x7fbb1fcdd0a0_0;  1 drivers
v0x7fbb1fcdb180_0 .var "divmult_out", 63 0;
v0x7fbb1fcdb230_0 .net "high", 0 31, L_0x7fbb1fcfe730;  alias, 1 drivers
v0x7fbb1fcdb2f0_0 .net "low", 0 31, L_0x7fbb1fcf0110;  alias, 1 drivers
v0x7fbb1fcdb3a0_0 .net "op1", 31 0, L_0x7fbb1fcfb850;  alias, 1 drivers
v0x7fbb1fcdb490_0 .net "op2", 31 0, L_0x7fbb1fcfe2b0;  alias, 1 drivers
v0x7fbb1fcdb540_0 .var "out", 0 31;
E_0x7fbb1fcdb070 .event edge, v0x7fbb1fcdb0c0_0, v0x7fbb1fcdb3a0_0, v0x7fbb1fcdb490_0;
L_0x7fbb1fcf0110 .part v0x7fbb1fcdb180_0, 0, 32;
L_0x7fbb1fcfe730 .part v0x7fbb1fcdb180_0, 32, 32;
S_0x7fbb1fcdb680 .scope module, "ls" "mips_cpu_loadstore" 4 350, 6 1 0, S_0x7fbb1fc9a370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op_1";
    .port_info 1 /INPUT 16 "astart";
    .port_info 2 /INPUT 32 "read_data";
    .port_info 3 /INPUT 32 "op_2";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 6 "OP";
    .port_info 6 /INPUT 1 "stall";
    .port_info 7 /OUTPUT 32 "data";
    .port_info 8 /OUTPUT 32 "data_address";
enum0x7fbb1fc5c570 .enum4 (6)
   "SW" 6'b101011,
   "LW" 6'b100011,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
L_0x7fbb1ff042d0 .functor BUFZ 32, v0x7fbb1fcdc7c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fbb1fcdba80_0 .net "OP", 5 0, L_0x7fbb1fcf6450;  alias, 1 drivers
v0x7fbb1fcdbb40_0 .net *"_ivl_1", 0 0, L_0x7fbb1fcff110;  1 drivers
v0x7fbb1fcdbbf0_0 .net *"_ivl_11", 29 0, L_0x7fbb1fcff880;  1 drivers
L_0x7fbb1fd752e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcdbcb0_0 .net/2u *"_ivl_12", 1 0, L_0x7fbb1fd752e8;  1 drivers
v0x7fbb1fcdbd60_0 .net *"_ivl_2", 15 0, L_0x7fbb1fcff1b0;  1 drivers
v0x7fbb1fcdbe50_0 .net *"_ivl_4", 31 0, L_0x7fbb1fcff3a0;  1 drivers
v0x7fbb1fcdbf00_0 .net "address", 31 0, L_0x7fbb1fcff2e0;  1 drivers
v0x7fbb1fcdbfb0_0 .net "astart", 15 0, L_0x7fbb1fcf7d60;  alias, 1 drivers
v0x7fbb1fcdc060_0 .net "byte0", 7 0, L_0x7fbb1fcffbc0;  1 drivers
v0x7fbb1fcdc170_0 .net "byte1", 7 0, L_0x7fbb1fcffc60;  1 drivers
v0x7fbb1fcdc220_0 .net "byte2", 7 0, L_0x7fbb1fcffd00;  1 drivers
v0x7fbb1fcdc2d0_0 .net "byte3", 7 0, L_0x7fbb1fcffda0;  1 drivers
v0x7fbb1fcdc380_0 .net "byte_enable", 1 0, L_0x7fbb1fcff7a0;  1 drivers
v0x7fbb1fcdc430_0 .net "clk", 0 0, v0x7fbb1fcee4e0_0;  alias, 1 drivers
v0x7fbb1fcdc4d0_0 .net "data", 31 0, L_0x7fbb1ff042d0;  alias, 1 drivers
v0x7fbb1fcdc580_0 .net "data_address", 31 0, L_0x7fbb1fcff920;  alias, 1 drivers
v0x7fbb1fcdc630_0 .var "data_prev", 31 0;
v0x7fbb1fcdc7c0_0 .var "data_temp", 31 0;
v0x7fbb1fcdc850_0 .net "op_1", 31 0, L_0x7fbb1fcfb850;  alias, 1 drivers
v0x7fbb1fcdc910_0 .net "op_2", 31 0, L_0x7fbb1fcfe2b0;  alias, 1 drivers
v0x7fbb1fcdc9a0_0 .net "op_2_b0", 7 0, L_0x7fbb1fcfff40;  1 drivers
v0x7fbb1fcdca30_0 .net "op_2_b1", 7 0, L_0x7fbb1ff04080;  1 drivers
v0x7fbb1fcdcac0_0 .net "op_2_b2", 7 0, L_0x7fbb1ff04190;  1 drivers
v0x7fbb1fcdcb50_0 .net "op_2_b3", 7 0, L_0x7fbb1ff04230;  1 drivers
v0x7fbb1fcdcbf0_0 .net "read_data", 31 0, L_0x7fbb1fcf4fd0;  alias, 1 drivers
v0x7fbb1fcdcca0_0 .net "sign0", 0 0, L_0x7fbb1ff04350;  1 drivers
v0x7fbb1fcdcd40_0 .net "sign1", 0 0, L_0x7fbb1ff043f0;  1 drivers
v0x7fbb1fcdcde0_0 .net "sign2", 0 0, L_0x7fbb1ff04520;  1 drivers
v0x7fbb1fcdce80_0 .net "sign3", 0 0, L_0x7fbb1ff045c0;  1 drivers
v0x7fbb1fcdcf20_0 .net "stall", 0 0, v0x7fbb1fce64e0_0;  1 drivers
E_0x7fbb1fcdafb0/0 .event edge, v0x7fbb1fcdba80_0, v0x7fbb1fcdcb50_0, v0x7fbb1fcdcac0_0, v0x7fbb1fcdca30_0;
E_0x7fbb1fcdafb0/1 .event edge, v0x7fbb1fcdc9a0_0, v0x7fbb1fcdcf20_0, v0x7fbb1fcdc380_0, v0x7fbb1fcdc2d0_0;
E_0x7fbb1fcdafb0/2 .event edge, v0x7fbb1fcdc220_0, v0x7fbb1fcdc170_0, v0x7fbb1fcdc060_0, v0x7fbb1fcdc630_0;
E_0x7fbb1fcdafb0 .event/or E_0x7fbb1fcdafb0/0, E_0x7fbb1fcdafb0/1, E_0x7fbb1fcdafb0/2;
E_0x7fbb1fcdb9d0/0 .event edge, v0x7fbb1fcdba80_0, v0x7fbb1fcdc380_0, v0x7fbb1fcdc060_0, v0x7fbb1fcdc170_0;
E_0x7fbb1fcdb9d0/1 .event edge, v0x7fbb1fcdc220_0, v0x7fbb1fcdc2d0_0, v0x7fbb1fcdcb50_0, v0x7fbb1fcdcac0_0;
E_0x7fbb1fcdb9d0/2 .event edge, v0x7fbb1fcdca30_0, v0x7fbb1fcdcca0_0, v0x7fbb1fcdcd40_0, v0x7fbb1fcdcde0_0;
E_0x7fbb1fcdb9d0/3 .event edge, v0x7fbb1fcdce80_0, v0x7fbb1fcdc9a0_0;
E_0x7fbb1fcdb9d0 .event/or E_0x7fbb1fcdb9d0/0, E_0x7fbb1fcdb9d0/1, E_0x7fbb1fcdb9d0/2, E_0x7fbb1fcdb9d0/3;
L_0x7fbb1fcff110 .part L_0x7fbb1fcf7d60, 15, 1;
LS_0x7fbb1fcff1b0_0_0 .concat [ 1 1 1 1], L_0x7fbb1fcff110, L_0x7fbb1fcff110, L_0x7fbb1fcff110, L_0x7fbb1fcff110;
LS_0x7fbb1fcff1b0_0_4 .concat [ 1 1 1 1], L_0x7fbb1fcff110, L_0x7fbb1fcff110, L_0x7fbb1fcff110, L_0x7fbb1fcff110;
LS_0x7fbb1fcff1b0_0_8 .concat [ 1 1 1 1], L_0x7fbb1fcff110, L_0x7fbb1fcff110, L_0x7fbb1fcff110, L_0x7fbb1fcff110;
LS_0x7fbb1fcff1b0_0_12 .concat [ 1 1 1 1], L_0x7fbb1fcff110, L_0x7fbb1fcff110, L_0x7fbb1fcff110, L_0x7fbb1fcff110;
L_0x7fbb1fcff1b0 .concat [ 4 4 4 4], LS_0x7fbb1fcff1b0_0_0, LS_0x7fbb1fcff1b0_0_4, LS_0x7fbb1fcff1b0_0_8, LS_0x7fbb1fcff1b0_0_12;
L_0x7fbb1fcff3a0 .concat [ 16 16 0 0], L_0x7fbb1fcf7d60, L_0x7fbb1fcff1b0;
L_0x7fbb1fcff2e0 .arith/sum 32, L_0x7fbb1fcfb850, L_0x7fbb1fcff3a0;
L_0x7fbb1fcff7a0 .part L_0x7fbb1fcff2e0, 0, 2;
L_0x7fbb1fcff880 .part L_0x7fbb1fcff2e0, 2, 30;
L_0x7fbb1fcff920 .concat [ 2 30 0 0], L_0x7fbb1fd752e8, L_0x7fbb1fcff880;
L_0x7fbb1fcffbc0 .part L_0x7fbb1fcf4fd0, 0, 8;
L_0x7fbb1fcffc60 .part L_0x7fbb1fcf4fd0, 8, 8;
L_0x7fbb1fcffd00 .part L_0x7fbb1fcf4fd0, 16, 8;
L_0x7fbb1fcffda0 .part L_0x7fbb1fcf4fd0, 24, 8;
L_0x7fbb1fcfff40 .part L_0x7fbb1fcfe2b0, 24, 8;
L_0x7fbb1ff04080 .part L_0x7fbb1fcfe2b0, 16, 8;
L_0x7fbb1ff04190 .part L_0x7fbb1fcfe2b0, 8, 8;
L_0x7fbb1ff04230 .part L_0x7fbb1fcfe2b0, 0, 8;
L_0x7fbb1ff04350 .part L_0x7fbb1fcffbc0, 7, 1;
L_0x7fbb1ff043f0 .part L_0x7fbb1fcffc60, 7, 1;
L_0x7fbb1ff04520 .part L_0x7fbb1fcffd00, 7, 1;
L_0x7fbb1ff045c0 .part L_0x7fbb1fcffda0, 7, 1;
S_0x7fbb1fce6940 .scope module, "MEM" "ROM_module" 3 84, 7 1 0, S_0x7fbb1fcb9490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x7fbb1fcd3530 .param/str "ROM_INIT_FILE" 0 7 11, "test/1-binary/bgezal_1_instructions.mem";
v0x7fbb1fce6bb0 .array "PRE_RESET_V", -1077936128 -1077936136, 7 0;
v0x7fbb1fce6c40 .array "ROM_RESET_V", -1077933128 -1077936128, 7 0;
v0x7fbb1fce6ce0_0 .net *"_ivl_10", 7 0, L_0x7fbb1fceef60;  1 drivers
L_0x7fbb1fd73560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce6da0_0 .net *"_ivl_101", 0 0, L_0x7fbb1fd73560;  1 drivers
L_0x7fbb1fd735a8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce6e50_0 .net/2u *"_ivl_102", 32 0, L_0x7fbb1fd735a8;  1 drivers
v0x7fbb1fce6f40_0 .net *"_ivl_104", 32 0, L_0x7fbb1fcf0e40;  1 drivers
L_0x7fbb1fd735f0 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce6ff0_0 .net/2u *"_ivl_106", 32 0, L_0x7fbb1fd735f0;  1 drivers
v0x7fbb1fce70a0_0 .net *"_ivl_108", 32 0, L_0x7fbb1fcf0d60;  1 drivers
v0x7fbb1fce7150_0 .net *"_ivl_110", 7 0, L_0x7fbb1fcf1110;  1 drivers
v0x7fbb1fce7260_0 .net *"_ivl_115", 32 0, L_0x7fbb1fcf1410;  1 drivers
L_0x7fbb1fd73638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce7310_0 .net *"_ivl_118", 0 0, L_0x7fbb1fd73638;  1 drivers
L_0x7fbb1fd73680 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce73c0_0 .net/2u *"_ivl_119", 32 0, L_0x7fbb1fd73680;  1 drivers
v0x7fbb1fce7470_0 .net *"_ivl_12", 32 0, L_0x7fbb1fcef020;  1 drivers
v0x7fbb1fce7520_0 .net *"_ivl_121", 0 0, L_0x7fbb1fcf11f0;  1 drivers
v0x7fbb1fce75c0_0 .net *"_ivl_123", 7 0, L_0x7fbb1fcf1640;  1 drivers
v0x7fbb1fce7670_0 .net *"_ivl_125", 32 0, L_0x7fbb1fcf14b0;  1 drivers
L_0x7fbb1fd736c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce7720_0 .net *"_ivl_128", 0 0, L_0x7fbb1fd736c8;  1 drivers
L_0x7fbb1fd73710 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce78b0_0 .net/2u *"_ivl_129", 32 0, L_0x7fbb1fd73710;  1 drivers
v0x7fbb1fce7940_0 .net *"_ivl_131", 32 0, L_0x7fbb1fcf1800;  1 drivers
L_0x7fbb1fd73758 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce79f0_0 .net/2u *"_ivl_133", 32 0, L_0x7fbb1fd73758;  1 drivers
v0x7fbb1fce7aa0_0 .net *"_ivl_135", 32 0, L_0x7fbb1fcf16e0;  1 drivers
v0x7fbb1fce7b50_0 .net *"_ivl_137", 7 0, L_0x7fbb1fcf1ab0;  1 drivers
v0x7fbb1fce7c00_0 .net *"_ivl_139", 32 0, L_0x7fbb1fcf1940;  1 drivers
L_0x7fbb1fd737a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce7cb0_0 .net *"_ivl_142", 0 0, L_0x7fbb1fd737a0;  1 drivers
L_0x7fbb1fd737e8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce7d60_0 .net/2u *"_ivl_143", 32 0, L_0x7fbb1fd737e8;  1 drivers
v0x7fbb1fce7e10_0 .net *"_ivl_145", 32 0, L_0x7fbb1fcf1c90;  1 drivers
L_0x7fbb1fd73830 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce7ec0_0 .net/2u *"_ivl_147", 32 0, L_0x7fbb1fd73830;  1 drivers
v0x7fbb1fce7f70_0 .net *"_ivl_149", 32 0, L_0x7fbb1fcf1b50;  1 drivers
L_0x7fbb1fd73098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce8020_0 .net *"_ivl_15", 0 0, L_0x7fbb1fd73098;  1 drivers
v0x7fbb1fce80d0_0 .net *"_ivl_151", 7 0, L_0x7fbb1fcf1f20;  1 drivers
L_0x7fbb1fd730e0 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce8180_0 .net/2u *"_ivl_16", 32 0, L_0x7fbb1fd730e0;  1 drivers
v0x7fbb1fce8230_0 .net *"_ivl_18", 32 0, L_0x7fbb1fcef1c0;  1 drivers
v0x7fbb1fce82e0_0 .net *"_ivl_2", 32 0, L_0x7fbb1fceed10;  1 drivers
v0x7fbb1fce77d0_0 .net *"_ivl_20", 7 0, L_0x7fbb1fcef370;  1 drivers
v0x7fbb1fce8570_0 .net *"_ivl_22", 32 0, L_0x7fbb1fcef410;  1 drivers
L_0x7fbb1fd73128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce8600_0 .net *"_ivl_25", 0 0, L_0x7fbb1fd73128;  1 drivers
L_0x7fbb1fd73170 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce86a0_0 .net/2u *"_ivl_26", 32 0, L_0x7fbb1fd73170;  1 drivers
v0x7fbb1fce8750_0 .net *"_ivl_28", 32 0, L_0x7fbb1fcef570;  1 drivers
v0x7fbb1fce8800_0 .net *"_ivl_30", 7 0, L_0x7fbb1fcef6f0;  1 drivers
v0x7fbb1fce88b0_0 .net *"_ivl_34", 32 0, L_0x7fbb1fcef860;  1 drivers
L_0x7fbb1fd731b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce8960_0 .net *"_ivl_37", 0 0, L_0x7fbb1fd731b8;  1 drivers
L_0x7fbb1fd73200 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce8a10_0 .net/2u *"_ivl_38", 32 0, L_0x7fbb1fd73200;  1 drivers
v0x7fbb1fce8ac0_0 .net *"_ivl_40", 0 0, L_0x7fbb1fcef940;  1 drivers
v0x7fbb1fce8b60_0 .net *"_ivl_42", 7 0, L_0x7fbb1fcefac0;  1 drivers
v0x7fbb1fce8c10_0 .net *"_ivl_44", 32 0, L_0x7fbb1fcefb60;  1 drivers
L_0x7fbb1fd73248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce8cc0_0 .net *"_ivl_47", 0 0, L_0x7fbb1fd73248;  1 drivers
L_0x7fbb1fd73290 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce8d70_0 .net/2u *"_ivl_48", 32 0, L_0x7fbb1fd73290;  1 drivers
L_0x7fbb1fd73008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce8e20_0 .net *"_ivl_5", 0 0, L_0x7fbb1fd73008;  1 drivers
v0x7fbb1fce8ed0_0 .net *"_ivl_50", 32 0, L_0x7fbb1fcefcf0;  1 drivers
L_0x7fbb1fd732d8 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce8f80_0 .net/2u *"_ivl_52", 32 0, L_0x7fbb1fd732d8;  1 drivers
v0x7fbb1fce9030_0 .net *"_ivl_54", 32 0, L_0x7fbb1fcefd90;  1 drivers
v0x7fbb1fce90e0_0 .net *"_ivl_56", 7 0, L_0x7fbb1fceff90;  1 drivers
v0x7fbb1fce9190_0 .net *"_ivl_58", 32 0, L_0x7fbb1fcf0030;  1 drivers
L_0x7fbb1fd73050 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce9240_0 .net/2u *"_ivl_6", 32 0, L_0x7fbb1fd73050;  1 drivers
L_0x7fbb1fd73320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce92f0_0 .net *"_ivl_61", 0 0, L_0x7fbb1fd73320;  1 drivers
L_0x7fbb1fd73368 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce93a0_0 .net/2u *"_ivl_62", 32 0, L_0x7fbb1fd73368;  1 drivers
v0x7fbb1fce9450_0 .net *"_ivl_64", 32 0, L_0x7fbb1fcf0260;  1 drivers
L_0x7fbb1fd733b0 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce9500_0 .net/2u *"_ivl_66", 32 0, L_0x7fbb1fd733b0;  1 drivers
v0x7fbb1fce95b0_0 .net *"_ivl_68", 32 0, L_0x7fbb1fcf0300;  1 drivers
v0x7fbb1fce9660_0 .net *"_ivl_70", 7 0, L_0x7fbb1fcf04e0;  1 drivers
v0x7fbb1fce9710_0 .net *"_ivl_74", 32 0, L_0x7fbb1fcf0580;  1 drivers
L_0x7fbb1fd733f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce97c0_0 .net *"_ivl_77", 0 0, L_0x7fbb1fd733f8;  1 drivers
L_0x7fbb1fd73440 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce9870_0 .net/2u *"_ivl_78", 32 0, L_0x7fbb1fd73440;  1 drivers
v0x7fbb1fce9920_0 .net *"_ivl_8", 0 0, L_0x7fbb1fceee20;  1 drivers
v0x7fbb1fce99c0_0 .net *"_ivl_80", 0 0, L_0x7fbb1fcf0440;  1 drivers
v0x7fbb1fce8380_0 .net *"_ivl_82", 7 0, L_0x7fbb1fcf0790;  1 drivers
v0x7fbb1fce8430_0 .net *"_ivl_84", 32 0, L_0x7fbb1fcf0620;  1 drivers
L_0x7fbb1fd73488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce84e0_0 .net *"_ivl_87", 0 0, L_0x7fbb1fd73488;  1 drivers
L_0x7fbb1fd734d0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce9a70_0 .net/2u *"_ivl_88", 32 0, L_0x7fbb1fd734d0;  1 drivers
v0x7fbb1fce9b20_0 .net *"_ivl_90", 32 0, L_0x7fbb1fcf0a30;  1 drivers
L_0x7fbb1fd73518 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fce9bd0_0 .net/2u *"_ivl_92", 32 0, L_0x7fbb1fd73518;  1 drivers
v0x7fbb1fce9c80_0 .net *"_ivl_94", 32 0, L_0x7fbb1fcf0830;  1 drivers
v0x7fbb1fce9d30_0 .net *"_ivl_96", 7 0, L_0x7fbb1fcf0cc0;  1 drivers
v0x7fbb1fce9de0_0 .net *"_ivl_98", 32 0, L_0x7fbb1fcf0b10;  1 drivers
v0x7fbb1fce9e90_0 .net "addr", 31 0, v0x7fbb1fce5260_0;  alias, 1 drivers
v0x7fbb1fce9f50_0 .net "instruction", 31 0, L_0x7fbb1fcf12b0;  alias, 1 drivers
L_0x7fbb1fceed10 .concat [ 32 1 0 0], v0x7fbb1fce5260_0, L_0x7fbb1fd73008;
L_0x7fbb1fceee20 .cmp/ge 33, L_0x7fbb1fceed10, L_0x7fbb1fd73050;
L_0x7fbb1fceef60 .array/port v0x7fbb1fce6c40, L_0x7fbb1fcef1c0;
L_0x7fbb1fcef020 .concat [ 32 1 0 0], v0x7fbb1fce5260_0, L_0x7fbb1fd73098;
L_0x7fbb1fcef1c0 .arith/sub 33, L_0x7fbb1fcef020, L_0x7fbb1fd730e0;
L_0x7fbb1fcef370 .array/port v0x7fbb1fce6bb0, L_0x7fbb1fcef570;
L_0x7fbb1fcef410 .concat [ 32 1 0 0], v0x7fbb1fce5260_0, L_0x7fbb1fd73128;
L_0x7fbb1fcef570 .arith/sub 33, L_0x7fbb1fcef410, L_0x7fbb1fd73170;
L_0x7fbb1fcef6f0 .functor MUXZ 8, L_0x7fbb1fcef370, L_0x7fbb1fceef60, L_0x7fbb1fceee20, C4<>;
L_0x7fbb1fcef860 .concat [ 32 1 0 0], v0x7fbb1fce5260_0, L_0x7fbb1fd731b8;
L_0x7fbb1fcef940 .cmp/ge 33, L_0x7fbb1fcef860, L_0x7fbb1fd73200;
L_0x7fbb1fcefac0 .array/port v0x7fbb1fce6c40, L_0x7fbb1fcefd90;
L_0x7fbb1fcefb60 .concat [ 32 1 0 0], v0x7fbb1fce5260_0, L_0x7fbb1fd73248;
L_0x7fbb1fcefcf0 .arith/sum 33, L_0x7fbb1fcefb60, L_0x7fbb1fd73290;
L_0x7fbb1fcefd90 .arith/sub 33, L_0x7fbb1fcefcf0, L_0x7fbb1fd732d8;
L_0x7fbb1fceff90 .array/port v0x7fbb1fce6bb0, L_0x7fbb1fcf0300;
L_0x7fbb1fcf0030 .concat [ 32 1 0 0], v0x7fbb1fce5260_0, L_0x7fbb1fd73320;
L_0x7fbb1fcf0260 .arith/sum 33, L_0x7fbb1fcf0030, L_0x7fbb1fd73368;
L_0x7fbb1fcf0300 .arith/sub 33, L_0x7fbb1fcf0260, L_0x7fbb1fd733b0;
L_0x7fbb1fcf04e0 .functor MUXZ 8, L_0x7fbb1fceff90, L_0x7fbb1fcefac0, L_0x7fbb1fcef940, C4<>;
L_0x7fbb1fcf0580 .concat [ 32 1 0 0], v0x7fbb1fce5260_0, L_0x7fbb1fd733f8;
L_0x7fbb1fcf0440 .cmp/ge 33, L_0x7fbb1fcf0580, L_0x7fbb1fd73440;
L_0x7fbb1fcf0790 .array/port v0x7fbb1fce6c40, L_0x7fbb1fcf0830;
L_0x7fbb1fcf0620 .concat [ 32 1 0 0], v0x7fbb1fce5260_0, L_0x7fbb1fd73488;
L_0x7fbb1fcf0a30 .arith/sum 33, L_0x7fbb1fcf0620, L_0x7fbb1fd734d0;
L_0x7fbb1fcf0830 .arith/sub 33, L_0x7fbb1fcf0a30, L_0x7fbb1fd73518;
L_0x7fbb1fcf0cc0 .array/port v0x7fbb1fce6bb0, L_0x7fbb1fcf0d60;
L_0x7fbb1fcf0b10 .concat [ 32 1 0 0], v0x7fbb1fce5260_0, L_0x7fbb1fd73560;
L_0x7fbb1fcf0e40 .arith/sum 33, L_0x7fbb1fcf0b10, L_0x7fbb1fd735a8;
L_0x7fbb1fcf0d60 .arith/sub 33, L_0x7fbb1fcf0e40, L_0x7fbb1fd735f0;
L_0x7fbb1fcf1110 .functor MUXZ 8, L_0x7fbb1fcf0cc0, L_0x7fbb1fcf0790, L_0x7fbb1fcf0440, C4<>;
L_0x7fbb1fcf12b0 .concat8 [ 8 8 8 8], L_0x7fbb1fcef6f0, L_0x7fbb1fcf04e0, L_0x7fbb1fcf1110, L_0x7fbb1fcf1f20;
L_0x7fbb1fcf1410 .concat [ 32 1 0 0], v0x7fbb1fce5260_0, L_0x7fbb1fd73638;
L_0x7fbb1fcf11f0 .cmp/ge 33, L_0x7fbb1fcf1410, L_0x7fbb1fd73680;
L_0x7fbb1fcf1640 .array/port v0x7fbb1fce6c40, L_0x7fbb1fcf16e0;
L_0x7fbb1fcf14b0 .concat [ 32 1 0 0], v0x7fbb1fce5260_0, L_0x7fbb1fd736c8;
L_0x7fbb1fcf1800 .arith/sum 33, L_0x7fbb1fcf14b0, L_0x7fbb1fd73710;
L_0x7fbb1fcf16e0 .arith/sub 33, L_0x7fbb1fcf1800, L_0x7fbb1fd73758;
L_0x7fbb1fcf1ab0 .array/port v0x7fbb1fce6bb0, L_0x7fbb1fcf1b50;
L_0x7fbb1fcf1940 .concat [ 32 1 0 0], v0x7fbb1fce5260_0, L_0x7fbb1fd737a0;
L_0x7fbb1fcf1c90 .arith/sum 33, L_0x7fbb1fcf1940, L_0x7fbb1fd737e8;
L_0x7fbb1fcf1b50 .arith/sub 33, L_0x7fbb1fcf1c90, L_0x7fbb1fd73830;
L_0x7fbb1fcf1f20 .functor MUXZ 8, L_0x7fbb1fcf1ab0, L_0x7fbb1fcf1640, L_0x7fbb1fcf11f0, C4<>;
S_0x7fbb1fce9fe0 .scope module, "ramx" "RAM_module" 3 90, 8 1 0, S_0x7fbb1fcb9490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "data_in";
    .port_info 2 /INPUT 1 "data_read";
    .port_info 3 /INPUT 1 "data_write";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x7fbb1fcea1a0 .param/str "RAM_INIT_FILE" 0 8 17, "test/5-data/data_bgezal_1.mem";
L_0x7fbb1fcf1e70 .functor AND 1, v0x7fbb1fce4d10_0, L_0x7fbb1fcf2420, C4<1>, C4<1>;
L_0x7fbb1fcf3450 .functor AND 1, v0x7fbb1fce4d10_0, L_0x7fbb1fcf32a0, C4<1>, C4<1>;
L_0x7fbb1fcf4340 .functor AND 1, v0x7fbb1fce4d10_0, L_0x7fbb1fcf41b0, C4<1>, C4<1>;
L_0x7fbb1fcf4e50 .functor AND 1, v0x7fbb1fce4d10_0, L_0x7fbb1fcf4db0, C4<1>, C4<1>;
v0x7fbb1fcea360 .array "RAM", 1000 0, 7 0;
v0x7fbb1fcea400 .array "RAM_big", -1356857244 -1356857344, 7 0;
v0x7fbb1fcea4a0_0 .net *"_ivl_101", 0 0, L_0x7fbb1fcf4340;  1 drivers
v0x7fbb1fcea530_0 .net *"_ivl_102", 32 0, L_0x7fbb1fcf3b30;  1 drivers
L_0x7fbb1fd73cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcea5e0_0 .net *"_ivl_105", 0 0, L_0x7fbb1fd73cf8;  1 drivers
L_0x7fbb1fd73d40 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcea6d0_0 .net/2u *"_ivl_106", 32 0, L_0x7fbb1fd73d40;  1 drivers
v0x7fbb1fcea780_0 .net *"_ivl_108", 0 0, L_0x7fbb1fcf43f0;  1 drivers
v0x7fbb1fcea820_0 .net *"_ivl_11", 0 0, L_0x7fbb1fcf2420;  1 drivers
v0x7fbb1fcea8c0_0 .net *"_ivl_110", 7 0, L_0x7fbb1fcf4610;  1 drivers
v0x7fbb1fcea9d0_0 .net *"_ivl_112", 32 0, L_0x7fbb1fcf4250;  1 drivers
L_0x7fbb1fd73d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fceaa80_0 .net *"_ivl_115", 0 0, L_0x7fbb1fd73d88;  1 drivers
L_0x7fbb1fd73dd0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fceab30_0 .net/2u *"_ivl_116", 32 0, L_0x7fbb1fd73dd0;  1 drivers
v0x7fbb1fceabe0_0 .net *"_ivl_118", 32 0, L_0x7fbb1fcf4550;  1 drivers
v0x7fbb1fceac90_0 .net *"_ivl_120", 7 0, L_0x7fbb1fcf48a0;  1 drivers
v0x7fbb1fcead40_0 .net *"_ivl_122", 32 0, L_0x7fbb1fcf46b0;  1 drivers
L_0x7fbb1fd73e18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fceadf0_0 .net *"_ivl_125", 0 0, L_0x7fbb1fd73e18;  1 drivers
L_0x7fbb1fd73e60 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fceaea0_0 .net/2u *"_ivl_126", 32 0, L_0x7fbb1fd73e60;  1 drivers
v0x7fbb1fceb030_0 .net *"_ivl_128", 32 0, L_0x7fbb1fcf4a60;  1 drivers
v0x7fbb1fceb0c0_0 .net *"_ivl_13", 0 0, L_0x7fbb1fcf1e70;  1 drivers
L_0x7fbb1fd73ea8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fceb160_0 .net/2u *"_ivl_130", 32 0, L_0x7fbb1fd73ea8;  1 drivers
v0x7fbb1fceb210_0 .net *"_ivl_132", 32 0, L_0x7fbb1fcf4940;  1 drivers
v0x7fbb1fceb2c0_0 .net *"_ivl_134", 7 0, L_0x7fbb1fcf4d10;  1 drivers
L_0x7fbb1fd73ef0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fceb370_0 .net/2u *"_ivl_136", 7 0, L_0x7fbb1fd73ef0;  1 drivers
v0x7fbb1fceb420_0 .net *"_ivl_138", 7 0, L_0x7fbb1fcf4ef0;  1 drivers
v0x7fbb1fceb4d0_0 .net *"_ivl_14", 32 0, L_0x7fbb1fcf24c0;  1 drivers
v0x7fbb1fceb580_0 .net *"_ivl_144", 0 0, L_0x7fbb1fcf4db0;  1 drivers
v0x7fbb1fceb620_0 .net *"_ivl_146", 0 0, L_0x7fbb1fcf4e50;  1 drivers
v0x7fbb1fceb6c0_0 .net *"_ivl_147", 32 0, L_0x7fbb1fcf5300;  1 drivers
L_0x7fbb1fd73f38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fceb770_0 .net *"_ivl_150", 0 0, L_0x7fbb1fd73f38;  1 drivers
L_0x7fbb1fd73f80 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fceb820_0 .net/2u *"_ivl_151", 32 0, L_0x7fbb1fd73f80;  1 drivers
v0x7fbb1fceb8d0_0 .net *"_ivl_153", 0 0, L_0x7fbb1fcf51b0;  1 drivers
v0x7fbb1fceb970_0 .net *"_ivl_155", 7 0, L_0x7fbb1fcf5540;  1 drivers
v0x7fbb1fceba20_0 .net *"_ivl_157", 32 0, L_0x7fbb1fcf53a0;  1 drivers
L_0x7fbb1fd73fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fceaf50_0 .net *"_ivl_160", 0 0, L_0x7fbb1fd73fc8;  1 drivers
L_0x7fbb1fd74010 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcebcb0_0 .net/2u *"_ivl_161", 32 0, L_0x7fbb1fd74010;  1 drivers
v0x7fbb1fcebd40_0 .net *"_ivl_163", 32 0, L_0x7fbb1fcf5750;  1 drivers
v0x7fbb1fcebde0_0 .net *"_ivl_165", 7 0, L_0x7fbb1fcf55e0;  1 drivers
v0x7fbb1fcebe90_0 .net *"_ivl_167", 32 0, L_0x7fbb1fcf5680;  1 drivers
L_0x7fbb1fd73878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcebf40_0 .net *"_ivl_17", 0 0, L_0x7fbb1fd73878;  1 drivers
L_0x7fbb1fd74058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcebff0_0 .net *"_ivl_170", 0 0, L_0x7fbb1fd74058;  1 drivers
L_0x7fbb1fd740a0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcec0a0_0 .net/2u *"_ivl_171", 32 0, L_0x7fbb1fd740a0;  1 drivers
v0x7fbb1fcec150_0 .net *"_ivl_173", 32 0, L_0x7fbb1fcf5a00;  1 drivers
L_0x7fbb1fd740e8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcec200_0 .net/2u *"_ivl_175", 32 0, L_0x7fbb1fd740e8;  1 drivers
v0x7fbb1fcec2b0_0 .net *"_ivl_177", 32 0, L_0x7fbb1fcf5b60;  1 drivers
v0x7fbb1fcec360_0 .net *"_ivl_179", 7 0, L_0x7fbb1fcf5830;  1 drivers
L_0x7fbb1fd738c0 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcec410_0 .net/2u *"_ivl_18", 32 0, L_0x7fbb1fd738c0;  1 drivers
L_0x7fbb1fd74130 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcec4c0_0 .net/2u *"_ivl_181", 7 0, L_0x7fbb1fd74130;  1 drivers
v0x7fbb1fcec570_0 .net *"_ivl_183", 7 0, L_0x7fbb1fcf5e80;  1 drivers
v0x7fbb1fcec620_0 .net *"_ivl_20", 0 0, L_0x7fbb1fcf25e0;  1 drivers
v0x7fbb1fcec6c0_0 .net *"_ivl_22", 7 0, L_0x7fbb1fcf2740;  1 drivers
v0x7fbb1fcec770_0 .net *"_ivl_24", 32 0, L_0x7fbb1fcf27e0;  1 drivers
L_0x7fbb1fd73908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcec820_0 .net *"_ivl_27", 0 0, L_0x7fbb1fd73908;  1 drivers
L_0x7fbb1fd73950 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcec8d0_0 .net/2u *"_ivl_28", 32 0, L_0x7fbb1fd73950;  1 drivers
v0x7fbb1fcec980_0 .net *"_ivl_30", 32 0, L_0x7fbb1fcf0930;  1 drivers
v0x7fbb1fceca30_0 .net *"_ivl_32", 7 0, L_0x7fbb1fcf2b50;  1 drivers
v0x7fbb1fcecae0_0 .net *"_ivl_34", 32 0, L_0x7fbb1fcf2c50;  1 drivers
L_0x7fbb1fd73998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcecb90_0 .net *"_ivl_37", 0 0, L_0x7fbb1fd73998;  1 drivers
L_0x7fbb1fd739e0 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcecc40_0 .net/2u *"_ivl_38", 32 0, L_0x7fbb1fd739e0;  1 drivers
v0x7fbb1fceccf0_0 .net *"_ivl_40", 32 0, L_0x7fbb1fcf2cf0;  1 drivers
L_0x7fbb1fd73a28 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcecda0_0 .net/2u *"_ivl_42", 32 0, L_0x7fbb1fd73a28;  1 drivers
v0x7fbb1fcece50_0 .net *"_ivl_44", 32 0, L_0x7fbb1fcf2ec0;  1 drivers
v0x7fbb1fcecf00_0 .net *"_ivl_46", 7 0, L_0x7fbb1fcf2fe0;  1 drivers
L_0x7fbb1fd73a70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcecfb0_0 .net/2u *"_ivl_48", 7 0, L_0x7fbb1fd73a70;  1 drivers
v0x7fbb1fced060_0 .net *"_ivl_50", 7 0, L_0x7fbb1fcf3140;  1 drivers
v0x7fbb1fced110_0 .net *"_ivl_55", 0 0, L_0x7fbb1fcf32a0;  1 drivers
v0x7fbb1fcebac0_0 .net *"_ivl_57", 0 0, L_0x7fbb1fcf3450;  1 drivers
v0x7fbb1fcebb60_0 .net *"_ivl_58", 32 0, L_0x7fbb1fcf34c0;  1 drivers
L_0x7fbb1fd73ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcebc10_0 .net *"_ivl_61", 0 0, L_0x7fbb1fd73ab8;  1 drivers
L_0x7fbb1fd73b00 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fced1b0_0 .net/2u *"_ivl_62", 32 0, L_0x7fbb1fd73b00;  1 drivers
v0x7fbb1fced260_0 .net *"_ivl_64", 0 0, L_0x7fbb1fcf3560;  1 drivers
v0x7fbb1fced300_0 .net *"_ivl_66", 7 0, L_0x7fbb1fcf3720;  1 drivers
v0x7fbb1fced3b0_0 .net *"_ivl_68", 32 0, L_0x7fbb1fcf37c0;  1 drivers
L_0x7fbb1fd73b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fced460_0 .net *"_ivl_71", 0 0, L_0x7fbb1fd73b48;  1 drivers
L_0x7fbb1fd73b90 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fced510_0 .net/2u *"_ivl_72", 32 0, L_0x7fbb1fd73b90;  1 drivers
v0x7fbb1fced5c0_0 .net *"_ivl_74", 32 0, L_0x7fbb1fcf3680;  1 drivers
v0x7fbb1fced670_0 .net *"_ivl_76", 7 0, L_0x7fbb1fcf3a50;  1 drivers
v0x7fbb1fced720_0 .net *"_ivl_78", 32 0, L_0x7fbb1fcf3960;  1 drivers
L_0x7fbb1fd73bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fced7d0_0 .net *"_ivl_81", 0 0, L_0x7fbb1fd73bd8;  1 drivers
L_0x7fbb1fd73c20 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fced880_0 .net/2u *"_ivl_82", 32 0, L_0x7fbb1fd73c20;  1 drivers
v0x7fbb1fced930_0 .net *"_ivl_84", 32 0, L_0x7fbb1fcf3c10;  1 drivers
L_0x7fbb1fd73c68 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fced9e0_0 .net/2u *"_ivl_86", 32 0, L_0x7fbb1fd73c68;  1 drivers
v0x7fbb1fceda90_0 .net *"_ivl_88", 32 0, L_0x7fbb1fcf3d70;  1 drivers
v0x7fbb1fcedb40_0 .net *"_ivl_90", 7 0, L_0x7fbb1fcf3ef0;  1 drivers
L_0x7fbb1fd73cb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fbb1fcedbf0_0 .net/2u *"_ivl_92", 7 0, L_0x7fbb1fd73cb0;  1 drivers
v0x7fbb1fcedca0_0 .net *"_ivl_94", 7 0, L_0x7fbb1fcf4050;  1 drivers
v0x7fbb1fcedd50_0 .net *"_ivl_99", 0 0, L_0x7fbb1fcf41b0;  1 drivers
v0x7fbb1fceddf0_0 .net "addr", 31 0, L_0x7fbb1fcff920;  alias, 1 drivers
v0x7fbb1fceded0_0 .net "byte0_in", 7 0, L_0x7fbb1fcf2120;  1 drivers
v0x7fbb1fcedf60_0 .net "byte1_in", 7 0, L_0x7fbb1fcf21c0;  1 drivers
v0x7fbb1fcedff0_0 .net "byte2_in", 7 0, L_0x7fbb1fcf22e0;  1 drivers
v0x7fbb1fcee080_0 .net "byte3_in", 7 0, L_0x7fbb1fcf2380;  1 drivers
v0x7fbb1fcee110_0 .net "data_in", 31 0, v0x7fbb1fce4ef0_0;  alias, 1 drivers
v0x7fbb1fcee1b0_0 .net "data_out", 31 0, L_0x7fbb1fcf4fd0;  alias, 1 drivers
v0x7fbb1fcee280_0 .net "data_read", 0 0, v0x7fbb1fce4d10_0;  alias, 1 drivers
v0x7fbb1fcee310_0 .net "data_write", 0 0, v0x7fbb1fce4e60_0;  alias, 1 drivers
E_0x7fbb1fcea2f0/0 .event edge, v0x7fbb1fce4d10_0, v0x7fbb1fce4e60_0, v0x7fbb1fcdc580_0, v0x7fbb1fceded0_0;
E_0x7fbb1fcea2f0/1 .event edge, v0x7fbb1fcedf60_0, v0x7fbb1fcedff0_0, v0x7fbb1fcee080_0;
E_0x7fbb1fcea2f0 .event/or E_0x7fbb1fcea2f0/0, E_0x7fbb1fcea2f0/1;
L_0x7fbb1fcf2120 .part v0x7fbb1fce4ef0_0, 0, 8;
L_0x7fbb1fcf21c0 .part v0x7fbb1fce4ef0_0, 8, 8;
L_0x7fbb1fcf22e0 .part v0x7fbb1fce4ef0_0, 16, 8;
L_0x7fbb1fcf2380 .part v0x7fbb1fce4ef0_0, 24, 8;
L_0x7fbb1fcf2420 .reduce/nor v0x7fbb1fce4e60_0;
L_0x7fbb1fcf24c0 .concat [ 32 1 0 0], L_0x7fbb1fcff920, L_0x7fbb1fd73878;
L_0x7fbb1fcf25e0 .cmp/gt 33, L_0x7fbb1fd738c0, L_0x7fbb1fcf24c0;
L_0x7fbb1fcf2740 .array/port v0x7fbb1fcea360, L_0x7fbb1fcf0930;
L_0x7fbb1fcf27e0 .concat [ 32 1 0 0], L_0x7fbb1fcff920, L_0x7fbb1fd73908;
L_0x7fbb1fcf0930 .arith/sum 33, L_0x7fbb1fcf27e0, L_0x7fbb1fd73950;
L_0x7fbb1fcf2b50 .array/port v0x7fbb1fcea400, L_0x7fbb1fcf2ec0;
L_0x7fbb1fcf2c50 .concat [ 32 1 0 0], L_0x7fbb1fcff920, L_0x7fbb1fd73998;
L_0x7fbb1fcf2cf0 .arith/sum 33, L_0x7fbb1fcf2c50, L_0x7fbb1fd739e0;
L_0x7fbb1fcf2ec0 .arith/sub 33, L_0x7fbb1fcf2cf0, L_0x7fbb1fd73a28;
L_0x7fbb1fcf2fe0 .functor MUXZ 8, L_0x7fbb1fcf2b50, L_0x7fbb1fcf2740, L_0x7fbb1fcf25e0, C4<>;
L_0x7fbb1fcf3140 .functor MUXZ 8, L_0x7fbb1fd73a70, L_0x7fbb1fcf2fe0, L_0x7fbb1fcf1e70, C4<>;
L_0x7fbb1fcf32a0 .reduce/nor v0x7fbb1fce4e60_0;
L_0x7fbb1fcf34c0 .concat [ 32 1 0 0], L_0x7fbb1fcff920, L_0x7fbb1fd73ab8;
L_0x7fbb1fcf3560 .cmp/gt 33, L_0x7fbb1fd73b00, L_0x7fbb1fcf34c0;
L_0x7fbb1fcf3720 .array/port v0x7fbb1fcea360, L_0x7fbb1fcf3680;
L_0x7fbb1fcf37c0 .concat [ 32 1 0 0], L_0x7fbb1fcff920, L_0x7fbb1fd73b48;
L_0x7fbb1fcf3680 .arith/sum 33, L_0x7fbb1fcf37c0, L_0x7fbb1fd73b90;
L_0x7fbb1fcf3a50 .array/port v0x7fbb1fcea400, L_0x7fbb1fcf3d70;
L_0x7fbb1fcf3960 .concat [ 32 1 0 0], L_0x7fbb1fcff920, L_0x7fbb1fd73bd8;
L_0x7fbb1fcf3c10 .arith/sum 33, L_0x7fbb1fcf3960, L_0x7fbb1fd73c20;
L_0x7fbb1fcf3d70 .arith/sub 33, L_0x7fbb1fcf3c10, L_0x7fbb1fd73c68;
L_0x7fbb1fcf3ef0 .functor MUXZ 8, L_0x7fbb1fcf3a50, L_0x7fbb1fcf3720, L_0x7fbb1fcf3560, C4<>;
L_0x7fbb1fcf4050 .functor MUXZ 8, L_0x7fbb1fd73cb0, L_0x7fbb1fcf3ef0, L_0x7fbb1fcf3450, C4<>;
L_0x7fbb1fcf41b0 .reduce/nor v0x7fbb1fce4e60_0;
L_0x7fbb1fcf3b30 .concat [ 32 1 0 0], L_0x7fbb1fcff920, L_0x7fbb1fd73cf8;
L_0x7fbb1fcf43f0 .cmp/gt 33, L_0x7fbb1fd73d40, L_0x7fbb1fcf3b30;
L_0x7fbb1fcf4610 .array/port v0x7fbb1fcea360, L_0x7fbb1fcf4550;
L_0x7fbb1fcf4250 .concat [ 32 1 0 0], L_0x7fbb1fcff920, L_0x7fbb1fd73d88;
L_0x7fbb1fcf4550 .arith/sum 33, L_0x7fbb1fcf4250, L_0x7fbb1fd73dd0;
L_0x7fbb1fcf48a0 .array/port v0x7fbb1fcea400, L_0x7fbb1fcf4940;
L_0x7fbb1fcf46b0 .concat [ 32 1 0 0], L_0x7fbb1fcff920, L_0x7fbb1fd73e18;
L_0x7fbb1fcf4a60 .arith/sum 33, L_0x7fbb1fcf46b0, L_0x7fbb1fd73e60;
L_0x7fbb1fcf4940 .arith/sub 33, L_0x7fbb1fcf4a60, L_0x7fbb1fd73ea8;
L_0x7fbb1fcf4d10 .functor MUXZ 8, L_0x7fbb1fcf48a0, L_0x7fbb1fcf4610, L_0x7fbb1fcf43f0, C4<>;
L_0x7fbb1fcf4ef0 .functor MUXZ 8, L_0x7fbb1fd73ef0, L_0x7fbb1fcf4d10, L_0x7fbb1fcf4340, C4<>;
L_0x7fbb1fcf4fd0 .concat8 [ 8 8 8 8], L_0x7fbb1fcf3140, L_0x7fbb1fcf4050, L_0x7fbb1fcf4ef0, L_0x7fbb1fcf5e80;
L_0x7fbb1fcf4db0 .reduce/nor v0x7fbb1fce4e60_0;
L_0x7fbb1fcf5300 .concat [ 32 1 0 0], L_0x7fbb1fcff920, L_0x7fbb1fd73f38;
L_0x7fbb1fcf51b0 .cmp/gt 33, L_0x7fbb1fd73f80, L_0x7fbb1fcf5300;
L_0x7fbb1fcf5540 .array/port v0x7fbb1fcea360, L_0x7fbb1fcf5750;
L_0x7fbb1fcf53a0 .concat [ 32 1 0 0], L_0x7fbb1fcff920, L_0x7fbb1fd73fc8;
L_0x7fbb1fcf5750 .arith/sum 33, L_0x7fbb1fcf53a0, L_0x7fbb1fd74010;
L_0x7fbb1fcf55e0 .array/port v0x7fbb1fcea400, L_0x7fbb1fcf5b60;
L_0x7fbb1fcf5680 .concat [ 32 1 0 0], L_0x7fbb1fcff920, L_0x7fbb1fd74058;
L_0x7fbb1fcf5a00 .arith/sum 33, L_0x7fbb1fcf5680, L_0x7fbb1fd740a0;
L_0x7fbb1fcf5b60 .arith/sub 33, L_0x7fbb1fcf5a00, L_0x7fbb1fd740e8;
L_0x7fbb1fcf5830 .functor MUXZ 8, L_0x7fbb1fcf55e0, L_0x7fbb1fcf5540, L_0x7fbb1fcf51b0, C4<>;
L_0x7fbb1fcf5e80 .functor MUXZ 8, L_0x7fbb1fd74130, L_0x7fbb1fcf5830, L_0x7fbb1fcf4e50, C4<>;
    .scope S_0x7fbb1fce6940;
T_0 ;
    %vpi_call/w 7 23 "$readmemh", P_0x7fbb1fcd3530, v0x7fbb1fce6c40, 33'sb010111111110000000000000000000000 {0 0 0};
    %vpi_call/w 7 24 "$readmemh", "pre_reset_v.mem", v0x7fbb1fce6bb0, 33'sb010111111101111111111111111111000 {0 0 0};
    %vpi_call/w 7 25 "$display", "Instruction = %h", &A<v0x7fbb1fce6c40, 0> {0 0 0};
    %vpi_call/w 7 26 "$display", "Instruction r = %h", &A<v0x7fbb1fce6c40, 0> {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fbb1fce9fe0;
T_1 ;
Ewait_0 .event/or E_0x7fbb1fcea2f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fbb1fcee280_0;
    %nor/r;
    %load/vec4 v0x7fbb1fcee310_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fbb1fceddf0_0;
    %pad/u 33;
    %cmpi/u 2938109952, 0, 33;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x7fbb1fceded0_0;
    %ix/getv 4, v0x7fbb1fceddf0_0;
    %store/vec4a v0x7fbb1fcea360, 4, 0;
    %load/vec4 v0x7fbb1fcedf60_0;
    %load/vec4 v0x7fbb1fceddf0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fbb1fcea360, 4, 0;
    %load/vec4 v0x7fbb1fcedff0_0;
    %load/vec4 v0x7fbb1fceddf0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fbb1fcea360, 4, 0;
    %load/vec4 v0x7fbb1fcee080_0;
    %load/vec4 v0x7fbb1fceddf0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fbb1fcea360, 4, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fbb1fceded0_0;
    %load/vec4 v0x7fbb1fceddf0_0;
    %pad/u 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fbb1fcea400, 4, 0;
    %load/vec4 v0x7fbb1fcedf60_0;
    %load/vec4 v0x7fbb1fceddf0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fbb1fcea400, 4, 0;
    %load/vec4 v0x7fbb1fcedff0_0;
    %load/vec4 v0x7fbb1fceddf0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fbb1fcea400, 4, 0;
    %load/vec4 v0x7fbb1fcee080_0;
    %load/vec4 v0x7fbb1fceddf0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fbb1fcea400, 4, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fbb1fce9fe0;
T_2 ;
    %vpi_call/w 8 56 "$readmemh", P_0x7fbb1fcea1a0, v0x7fbb1fcea360, 32'sb00000000000000000000000100000000 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fbb1fcdade0;
T_3 ;
Ewait_1 .event/or E_0x7fbb1fcdb070, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7fbb1fcdb0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.1 ;
    %load/vec4 v0x7fbb1fcdb3a0_0;
    %pad/s 64;
    %load/vec4 v0x7fbb1fcdb490_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7fbb1fcdb180_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbb1fcdb540_0, 0, 32;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v0x7fbb1fcdb3a0_0;
    %pad/u 64;
    %load/vec4 v0x7fbb1fcdb490_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7fbb1fcdb180_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbb1fcdb540_0, 0, 32;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v0x7fbb1fcdb3a0_0;
    %load/vec4 v0x7fbb1fcdb490_0;
    %div/s;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbb1fcdb180_0, 4, 32;
    %load/vec4 v0x7fbb1fcdb3a0_0;
    %load/vec4 v0x7fbb1fcdb490_0;
    %mod/s;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbb1fcdb180_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbb1fcdb540_0, 0, 32;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v0x7fbb1fcdb3a0_0;
    %load/vec4 v0x7fbb1fcdb490_0;
    %div;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbb1fcdb180_0, 4, 32;
    %load/vec4 v0x7fbb1fcdb3a0_0;
    %load/vec4 v0x7fbb1fcdb490_0;
    %mod;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbb1fcdb180_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbb1fcdb540_0, 0, 32;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v0x7fbb1fcdb3a0_0;
    %load/vec4 v0x7fbb1fcdb490_0;
    %add;
    %store/vec4 v0x7fbb1fcdb540_0, 0, 32;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x7fbb1fcdb3a0_0;
    %load/vec4 v0x7fbb1fcdb490_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fbb1fcdb540_0, 0, 32;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v0x7fbb1fcdb3a0_0;
    %load/vec4 v0x7fbb1fcdb490_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fbb1fcdb540_0, 0, 32;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v0x7fbb1fcdb3a0_0;
    %load/vec4 v0x7fbb1fcdb490_0;
    %and;
    %store/vec4 v0x7fbb1fcdb540_0, 0, 32;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v0x7fbb1fcdb3a0_0;
    %load/vec4 v0x7fbb1fcdb490_0;
    %or;
    %store/vec4 v0x7fbb1fcdb540_0, 0, 32;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v0x7fbb1fcdb3a0_0;
    %load/vec4 v0x7fbb1fcdb490_0;
    %xor;
    %store/vec4 v0x7fbb1fcdb540_0, 0, 32;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x7fbb1fcdb490_0;
    %ix/getv 4, v0x7fbb1fcdb3a0_0;
    %shiftl 4;
    %store/vec4 v0x7fbb1fcdb540_0, 0, 32;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v0x7fbb1fcdb490_0;
    %ix/getv 4, v0x7fbb1fcdb3a0_0;
    %shiftr 4;
    %store/vec4 v0x7fbb1fcdb540_0, 0, 32;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0x7fbb1fcdb490_0;
    %ix/getv 4, v0x7fbb1fcdb3a0_0;
    %shiftr/s 4;
    %store/vec4 v0x7fbb1fcdb540_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x7fbb1fcdb3a0_0;
    %load/vec4 v0x7fbb1fcdb490_0;
    %sub;
    %store/vec4 v0x7fbb1fcdb540_0, 0, 32;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fbb1fcdb680;
T_4 ;
Ewait_2 .event/or E_0x7fbb1fcdb9d0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7fbb1fcdba80_0;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x7fbb1fcdc380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x7fbb1fcdc060_0;
    %load/vec4 v0x7fbb1fcdc170_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc2d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x7fbb1fcdc170_0;
    %load/vec4 v0x7fbb1fcdc220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc2d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdcb50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x7fbb1fcdc220_0;
    %load/vec4 v0x7fbb1fcdc2d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdcac0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdcb50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x7fbb1fcdc2d0_0;
    %load/vec4 v0x7fbb1fcdca30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdcac0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdcb50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x7fbb1fcdc380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v0x7fbb1fcdcca0_0;
    %replicate 24;
    %load/vec4 v0x7fbb1fcdc060_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0x7fbb1fcdcd40_0;
    %replicate 24;
    %load/vec4 v0x7fbb1fcdc170_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0x7fbb1fcdcde0_0;
    %replicate 24;
    %load/vec4 v0x7fbb1fcdc220_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x7fbb1fcdce80_0;
    %replicate 24;
    %load/vec4 v0x7fbb1fcdc2d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x7fbb1fcdc380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fbb1fcdc060_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fbb1fcdc170_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fbb1fcdc220_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fbb1fcdc2d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x7fbb1fcdc380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %jmp T_4.27;
T_4.23 ;
    %load/vec4 v0x7fbb1fcdc9a0_0;
    %load/vec4 v0x7fbb1fcdca30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdcac0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc060_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_4.27;
T_4.24 ;
    %load/vec4 v0x7fbb1fcdc9a0_0;
    %load/vec4 v0x7fbb1fcdca30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc170_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_4.27;
T_4.25 ;
    %load/vec4 v0x7fbb1fcdc9a0_0;
    %load/vec4 v0x7fbb1fcdc060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc170_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc220_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x7fbb1fcdc060_0;
    %load/vec4 v0x7fbb1fcdc170_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc2d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x7fbb1fcdc060_0;
    %load/vec4 v0x7fbb1fcdc170_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc2d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x7fbb1fcdcde0_0;
    %replicate 16;
    %load/vec4 v0x7fbb1fcdc220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc2d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fbb1fcdc220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc2d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fbb1fcdb680;
T_5 ;
Ewait_3 .event/or E_0x7fbb1fcdafb0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x7fbb1fcdba80_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x7fbb1fcdcb50_0;
    %load/vec4 v0x7fbb1fcdcac0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdca30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc9a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x7fbb1fcdcf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7fbb1fcdc380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x7fbb1fcdc2d0_0;
    %load/vec4 v0x7fbb1fcdc220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc170_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdcb50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc630_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x7fbb1fcdc2d0_0;
    %load/vec4 v0x7fbb1fcdc220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdcb50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc060_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc630_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x7fbb1fcdc2d0_0;
    %load/vec4 v0x7fbb1fcdcb50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc170_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc060_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc630_0, 0, 32;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x7fbb1fcdcb50_0;
    %load/vec4 v0x7fbb1fcdc220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc170_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc060_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc630_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fbb1fcdc630_0;
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fbb1fcdcf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x7fbb1fcdcb50_0;
    %load/vec4 v0x7fbb1fcdcac0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc170_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbb1fcdc060_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdc630_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x7fbb1fcdc630_0;
    %store/vec4 v0x7fbb1fcdc7c0_0, 0, 32;
T_5.12 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fbb1fc9a370;
T_6 ;
Ewait_4 .event/or E_0x7fbb1fc7bc50, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fbb1fce6240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x7fbb1fce5100_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdd0a0_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fbb1fce5050_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %jmp T_6.15;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbb1fcdd0a0_0, 0, 4;
    %jmp T_6.15;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fbb1fcdd0a0_0, 0, 4;
    %jmp T_6.15;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fbb1fcdd0a0_0, 0, 4;
    %jmp T_6.15;
T_6.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fbb1fcdd0a0_0, 0, 4;
    %jmp T_6.15;
T_6.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fbb1fcdd0a0_0, 0, 4;
    %jmp T_6.15;
T_6.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fbb1fcdd0a0_0, 0, 4;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fbb1fcdd0a0_0, 0, 4;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fbb1fcdd0a0_0, 0, 4;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fbb1fcdd0a0_0, 0, 4;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fbb1fcdd0a0_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fbb1fcdd0a0_0, 0, 4;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fbb1fcdd720_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbb1fcdd0a0_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fbb1fc9a370;
T_7 ;
Ewait_5 .event/or E_0x7fbb1fcd31a0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbb1fce6590_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %store/vec4 v0x7fbb1fce64e0_0, 0, 1;
    %load/vec4 v0x7fbb1fce6050_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %cmpi/e 35, 0, 6;
    %flag_mov 9, 4;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbb1fce64e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 10;
    %flag_mov 9, 4;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %cmpi/e 34, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %jmp/0 T_7.4, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 9;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 9;
 ; End of false expr.
    %blend;
T_7.5;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %store/vec4 v0x7fbb1fce4d10_0, 0, 1;
    %load/vec4 v0x7fbb1fce6050_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbb1fce64e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_7.8, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 9;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.9, 9;
 ; End of false expr.
    %blend;
T_7.9;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 1;
    %store/vec4 v0x7fbb1fce4e60_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fbb1fc9a370;
T_8 ;
    %wait E_0x7fbb1fccc400;
    %load/vec4 v0x7fbb1fce64e0_0;
    %assign/vec4 v0x7fbb1fce6590_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fbb1fc9a370;
T_9 ;
Ewait_6 .event/or E_0x7fbb1fcd2b40, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %load/vec4 v0x7fbb1fce6620_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x7fbb1fce4bf0_0;
    %store/vec4 v0x7fbb1fce5ef0_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x7fbb1fce6620_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x7fbb1fce4bf0_0;
    %store/vec4 v0x7fbb1fce4ef0_0, 0, 32;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x7fbb1fce58d0_0;
    %store/vec4 v0x7fbb1fce5ef0_0, 0, 32;
T_9.9 ;
T_9.7 ;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x7fbb1fce5310_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fbb1fce5ef0_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x7fbb1fce59f0_0;
    %cmpi/e 17, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fbb1fce59f0_0;
    %cmpi/e 16, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x7fbb1fce5310_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fbb1fce5ef0_0, 0, 32;
T_9.10 ;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x7fbb1fce4980_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7fbb1fce5ef0_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x7fbb1fce5050_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x7fbb1fce5310_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fbb1fce5ef0_0, 0, 32;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x7fbb1fce5050_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_9.14, 4;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x7fbb1fce5050_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_9.16, 4;
    %load/vec4 v0x7fbb1fcdd200_0;
    %store/vec4 v0x7fbb1fce5ef0_0, 0, 32;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0x7fbb1fce5050_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_9.18, 4;
    %load/vec4 v0x7fbb1fcdd4a0_0;
    %store/vec4 v0x7fbb1fce5ef0_0, 0, 32;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x7fbb1fce58d0_0;
    %store/vec4 v0x7fbb1fce5ef0_0, 0, 32;
T_9.19 ;
T_9.17 ;
T_9.15 ;
T_9.13 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fbb1fc9a370;
T_10 ;
    %wait E_0x7fbb1fccc400;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbb1fce5050_0;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbb1fce5050_0;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbb1fce5050_0;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbb1fce5050_0;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fbb1fcdd170_0;
    %assign/vec4 v0x7fbb1fcdd200_0, 0;
    %load/vec4 v0x7fbb1fcdd400_0;
    %assign/vec4 v0x7fbb1fcdd4a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbb1fce5050_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7fbb1fce5710_0;
    %assign/vec4 v0x7fbb1fcdd4a0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbb1fce5050_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7fbb1fce5710_0;
    %assign/vec4 v0x7fbb1fcdd200_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fbb1fc9a370;
T_11 ;
Ewait_7 .event/or E_0x7fbb1fcd2c80, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x7fbb1fce6050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x7fbb1fcdd7b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbb1fce5470_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fbb1fce64e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fbb1fce5260_0;
    %store/vec4 v0x7fbb1fcdd7b0_0, 0, 32;
    %load/vec4 v0x7fbb1fce5510_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbb1fce5470_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbb1fce5470_0, 0, 1;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbb1fce5050_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbb1fce5050_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_11.6, 8;
    %load/vec4 v0x7fbb1fce5710_0;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %load/vec4 v0x7fbb1fcdd840_0;
    %load/vec4 v0x7fbb1fce66d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %store/vec4 v0x7fbb1fce55b0_0, 0, 32;
    %load/vec4 v0x7fbb1fce6380_0;
    %load/vec4 v0x7fbb1fce6430_0;
    %add;
    %addi 4, 0, 33;
    %store/vec4 v0x7fbb1fce4a40_0, 0, 33;
    %load/vec4 v0x7fbb1fcdd8e0_0;
    %load/vec4 v0x7fbb1fce5050_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbb1fce5050_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fbb1fcdd320_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbb1fce59f0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbb1fce59f0_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbb1fcdd540_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fbb1fce59f0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbb1fce59f0_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbb1fcdd540_0;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbb1fce5710_0;
    %load/vec4 v0x7fbb1fce57f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %pushi/vec4 7, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fbb1fce5710_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbb1fce5710_0;
    %load/vec4 v0x7fbb1fce57f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fbb1fcdd5e0_0;
    %pushi/vec4 6, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbb1fce5710_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %pad/s 1;
    %store/vec4 v0x7fbb1fce5470_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fbb1fc9a370;
T_12 ;
    %wait E_0x7fbb1fccc400;
    %load/vec4 v0x7fbb1fce64e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x7fbb1fce4fa0_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x7fbb1fcdd320_0;
    %flag_set/vec4 9;
    %load/vec4 v0x7fbb1fcdd8e0_0;
    %load/vec4 v0x7fbb1fce5050_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbb1fce5050_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %jmp/0 T_12.2, 10;
    %load/vec4 v0x7fbb1fce55b0_0;
    %jmp/1 T_12.3, 10;
T_12.2 ; End of true expr.
    %load/vec4 v0x7fbb1fce4a40_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_12.3, 10;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %assign/vec4 v0x7fbb1fce4fa0_0, 0;
    %load/vec4 v0x7fbb1fce5470_0;
    %assign/vec4 v0x7fbb1fce5510_0, 0;
    %load/vec4 v0x7fbb1fce5510_0;
    %load/vec4 v0x7fbb1fce64e0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fbb1fce6050_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x7fbb1fce4fa0_0;
    %assign/vec4 v0x7fbb1fce5260_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x7fbb1fce6050_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fbb1fce64e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0x7fbb1fcdd7b0_0;
    %jmp/1 T_12.7, 9;
T_12.6 ; End of true expr.
    %load/vec4 v0x7fbb1fce5310_0;
    %jmp/0 T_12.7, 9;
 ; End of false expr.
    %blend;
T_12.7;
    %assign/vec4 v0x7fbb1fce5260_0, 0;
T_12.5 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fbb1fc9a370;
T_13 ;
    %wait E_0x7fbb1fccc400;
    %load/vec4 v0x7fbb1fce6050_0;
    %assign/vec4 v0x7fbb1fce60f0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fbb1fc9a370;
T_14 ;
    %wait E_0x7fbb1fccc400;
    %load/vec4 v0x7fbb1fce6050_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x7fbb1fce5260_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_14.2, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0x7fbb1fce48e0_0;
    %pad/u 2;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %pad/u 1;
    %assign/vec4 v0x7fbb1fce48e0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fbb1fc9a370;
T_15 ;
    %wait E_0x7fbb1fccc400;
    %load/vec4 v0x7fbb1fce6050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %fork t_1, S_0x7fbb1fc98da0;
    %jmp t_0;
    .scope S_0x7fbb1fc98da0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbb1fcd6600_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x7fbb1fcd6600_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fbb1fcd6600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbb1fce5b50, 0, 4;
    %load/vec4 v0x7fbb1fcd6600_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fbb1fcd6600_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %end;
    .scope S_0x7fbb1fc9a370;
t_0 %join;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fbb1fce6780_0;
    %load/vec4 v0x7fbb1fce4b60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x7fbb1fce5ef0_0;
    %load/vec4 v0x7fbb1fce5aa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbb1fce5b50, 0, 4;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fbb1fcb9490;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbb1fcee4e0_0, 0, 1;
    %pushi/vec4 100000, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0x7fbb1fcee4e0_0;
    %nor/r;
    %store/vec4 v0x7fbb1fcee4e0_0, 0, 1;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %end;
    .thread T_16;
    .scope S_0x7fbb1fcb9490;
T_17 ;
    %vpi_call/w 3 39 "$dumpfile", "CPU_TB.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fbb1fcb9490 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbb1fcee5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbb1fceec80_0, 0, 1;
    %vpi_call/w 3 60 "$display", "ROM MODULE RESULTS:" {0 0 0};
    %wait E_0x7fbb1fccc400;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbb1fceec80_0, 0, 1;
    %vpi_call/w 3 65 "$display", "CPU started" {0 0 0};
    %pushi/vec4 500, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fbb1fccc400;
    %load/vec4 v0x7fbb1fcee420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %vpi_call/w 3 71 "$display", "RESULT = %h", v0x7fbb1fceebf0_0 {0 0 0};
    %vpi_call/w 3 72 "$finish" {0 0 0};
T_17.2 ;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 78 "$fatal" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/CPU_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu_alu.v";
    "rtl/mips_cpu_loadstore.v";
    "test/ROM.v";
    "test/RAM.v";
