// Seed: 1720332742
module module_0 #(
    parameter id_3 = 32'd80
) (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire [1 : 1 'b0] _id_3;
  wire [id_3  <  (  -1  ) : 1] id_4, id_5[1  -  1 'b0 : ""];
  logic id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd54,
    parameter id_2 = 32'd43
) (
    input supply1 _id_0,
    input wire id_1,
    input tri1 _id_2,
    output uwire id_3,
    inout tri id_4,
    output supply0 id_5,
    input tri0 id_6,
    input tri1 id_7
);
  supply1 id_9, id_10;
  logic [7:0][id_0 : -1] id_11, id_12, id_13;
  module_0 modCall_1 (
      id_9,
      id_9
  );
  wire id_14;
  assign id_10 = 1 > id_0 | id_11[1'b0][id_2 : id_0] & id_11;
  assign id_14 = id_10;
endmodule
