module sft (
    input clk,  // clock
    input rst,  // reset
    
    // inputs
    input io_dip[8],
    input a[16],
    input b[16],
    //outputs
    output out[16]
  ) {

  always {
    out = 0;
    
    case (io_dip[1-:2]) {
    0: out = a << b[3-:4];
    1: out = a >> b[3-:4];
    3: out = $signed(a) >>> io_dip[3-:4];
    }
  }
}
