# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do p3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab8/P3 {F:/Work/FPGA/Board/Lab8/P3/p3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:12 on Apr 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab8/P3" F:/Work/FPGA/Board/Lab8/P3/p3.v 
# -- Compiling module p3
# -- Compiling module testp3
# 
# Top level modules:
# 	testp3
# End time: 10:00:12 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testp3
# vsim work.testp3 
# Start time: 10:01:10 on Apr 23,2017
# Loading work.testp3
# Loading work.p3
add wave -position end  sim:/testp3/data
add wave -position end  sim:/testp3/address
add wave -position end  sim:/testp3/we
add wave -position end  sim:/testp3/clk
add wave -position end  sim:/testp3/q
run -all
# ** Note: $finish    : F:/Work/FPGA/Board/Lab8/P3/p3.v(77)
#    Time: 30 ps  Iteration: 0  Instance: /testp3
# 1
# Break in Module testp3 at F:/Work/FPGA/Board/Lab8/P3/p3.v line 77
# End time: 10:03:35 on Apr 23,2017, Elapsed time: 0:02:25
# Errors: 0, Warnings: 0
