

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Fri May 10 16:48:04 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_48 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      118|      118|  1.180 us|  1.180 us|  119|  119|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 38 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 39 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 40 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add289368_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add289368_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add289_1369_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add289_1369_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add289_2370_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add289_2370_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add289_3371_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add289_3371_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add289_4372_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add289_4372_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add289_5373_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add289_5373_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add212375_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add212375_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add212_1376_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add212_1376_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add212_2377_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add212_2377_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add212_3378_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add212_3378_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add212_4379_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add212_4379_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add212_5380_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add212_5380_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add212_6381_loc = alloca i64 1"   --->   Operation 53 'alloca' 'add212_6381_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add102397_loc = alloca i64 1"   --->   Operation 54 'alloca' 'add102397_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add102_1398_loc = alloca i64 1"   --->   Operation 55 'alloca' 'add102_1398_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add102_2399_loc = alloca i64 1"   --->   Operation 56 'alloca' 'add102_2399_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add102_3400_loc = alloca i64 1"   --->   Operation 57 'alloca' 'add102_3400_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add102_4401_loc = alloca i64 1"   --->   Operation 58 'alloca' 'add102_4401_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add102_5402_loc = alloca i64 1"   --->   Operation 59 'alloca' 'add102_5402_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add102_6403_loc = alloca i64 1"   --->   Operation 60 'alloca' 'add102_6403_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add405_loc = alloca i64 1"   --->   Operation 61 'alloca' 'add405_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%add_1406_loc = alloca i64 1"   --->   Operation 62 'alloca' 'add_1406_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add_2407_loc = alloca i64 1"   --->   Operation 63 'alloca' 'add_2407_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add_3408_loc = alloca i64 1"   --->   Operation 64 'alloca' 'add_3408_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add_4409_loc = alloca i64 1"   --->   Operation 65 'alloca' 'add_4409_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add_5410_loc = alloca i64 1"   --->   Operation 66 'alloca' 'add_5410_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add_6411_loc = alloca i64 1"   --->   Operation 67 'alloca' 'add_6411_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 68 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 69 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 70 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 71 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 72 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 73 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 74 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 75 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 76 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 77 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arg2_r_10_loc = alloca i64 1"   --->   Operation 78 'alloca' 'arg2_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arg2_r_11_loc = alloca i64 1"   --->   Operation 79 'alloca' 'arg2_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arg2_r_12_loc = alloca i64 1"   --->   Operation 80 'alloca' 'arg2_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%arg2_r_13_loc = alloca i64 1"   --->   Operation 81 'alloca' 'arg2_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%arg2_r_14_loc = alloca i64 1"   --->   Operation 82 'alloca' 'arg2_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%arg2_r_15_loc = alloca i64 1"   --->   Operation 83 'alloca' 'arg2_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 84 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 85 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 86 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 87 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 88 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 89 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 90 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 91 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 92 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 93 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%arg1_r_10_loc = alloca i64 1"   --->   Operation 94 'alloca' 'arg1_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%arg1_r_11_loc = alloca i64 1"   --->   Operation 95 'alloca' 'arg1_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%arg1_r_12_loc = alloca i64 1"   --->   Operation 96 'alloca' 'arg1_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%arg1_r_13_loc = alloca i64 1"   --->   Operation 97 'alloca' 'arg1_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%arg1_r_14_loc = alloca i64 1"   --->   Operation 98 'alloca' 'arg1_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%arg1_r_15_loc = alloca i64 1"   --->   Operation 99 'alloca' 'arg1_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d5.cpp:18]   --->   Operation 100 'partselect' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d5.cpp:25]   --->   Operation 101 'partselect' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln219_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d5.cpp:219]   --->   Operation 102 'partselect' 'trunc_ln219_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln18_1" [d5.cpp:18]   --->   Operation 103 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln18" [d5.cpp:18]   --->   Operation 104 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 105 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 106 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 106 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 107 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 107 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 108 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 108 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 109 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 109 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 110 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 110 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 111 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 111 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 112 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 112 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 113 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 114 [1/2] (1.21ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 114 'call' 'call_ln18' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i62 %trunc_ln25_1" [d5.cpp:25]   --->   Operation 115 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln25" [d5.cpp:25]   --->   Operation 116 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [8/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 117 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 118 [7/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 118 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 119 [6/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 119 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 120 [5/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 120 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 121 [4/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 121 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 122 [3/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 122 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 123 [2/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 123 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 124 [1/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 124 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 125 [2/2] (0.00ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 125 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 126 [1/2] (1.21ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 126 'call' 'call_ln25' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%arg1_r_15_loc_load = load i32 %arg1_r_15_loc"   --->   Operation 127 'load' 'arg1_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%arg1_r_14_loc_load = load i32 %arg1_r_14_loc"   --->   Operation 128 'load' 'arg1_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%arg1_r_13_loc_load = load i32 %arg1_r_13_loc"   --->   Operation 129 'load' 'arg1_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%arg1_r_12_loc_load = load i32 %arg1_r_12_loc"   --->   Operation 130 'load' 'arg1_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%arg1_r_11_loc_load = load i32 %arg1_r_11_loc"   --->   Operation 131 'load' 'arg1_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%arg1_r_10_loc_load = load i32 %arg1_r_10_loc"   --->   Operation 132 'load' 'arg1_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 133 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%arg2_r_15_loc_load = load i32 %arg2_r_15_loc"   --->   Operation 134 'load' 'arg2_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%arg2_r_14_loc_load = load i32 %arg2_r_14_loc"   --->   Operation 135 'load' 'arg2_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%arg2_r_13_loc_load = load i32 %arg2_r_13_loc"   --->   Operation 136 'load' 'arg2_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%arg2_r_12_loc_load = load i32 %arg2_r_12_loc"   --->   Operation 137 'load' 'arg2_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%arg2_r_11_loc_load = load i32 %arg2_r_11_loc"   --->   Operation 138 'load' 'arg2_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%arg2_r_10_loc_load = load i32 %arg2_r_10_loc"   --->   Operation 139 'load' 'arg2_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 140 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_37_1, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add_6411_loc, i64 %add_5410_loc, i64 %add_4409_loc, i64 %add_3408_loc, i64 %add_2407_loc, i64 %add_1406_loc, i64 %add405_loc"   --->   Operation 141 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_57_5, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add102_6403_loc, i64 %add102_5402_loc, i64 %add102_4401_loc, i64 %add102_3400_loc, i64 %add102_2399_loc, i64 %add102_1398_loc, i64 %add102397_loc"   --->   Operation 142 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 3.42>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%conv36 = zext i32 %arg2_r_15_loc_load"   --->   Operation 143 'zext' 'conv36' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/2] (0.79ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_37_1, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add_6411_loc, i64 %add_5410_loc, i64 %add_4409_loc, i64 %add_3408_loc, i64 %add_2407_loc, i64 %add_1406_loc, i64 %add405_loc"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 145 [1/2] (0.79ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_57_5, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add102_6403_loc, i64 %add102_5402_loc, i64 %add102_4401_loc, i64 %add102_3400_loc, i64 %add102_2399_loc, i64 %add102_1398_loc, i64 %add102397_loc"   --->   Operation 145 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln90_12 = zext i32 %arg1_r_10_loc_load" [d5.cpp:90]   --->   Operation 146 'zext' 'zext_ln90_12' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 147 '%mul_ln90_25 = mul i64 %conv36, i64 %zext_ln90_12'
ST_23 : Operation 147 [1/1] (2.05ns)   --->   "%mul_ln90_25 = mul i64 %conv36, i64 %zext_ln90_12" [d5.cpp:90]   --->   Operation 147 'mul' 'mul_ln90_25' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln90_13 = zext i32 %arg1_r_9_loc_load" [d5.cpp:90]   --->   Operation 148 'zext' 'zext_ln90_13' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.36ns)   --->   Input mux for Operation 149 '%mul_ln90_27 = mul i64 %conv36, i64 %zext_ln90_13'
ST_23 : Operation 149 [1/1] (2.05ns)   --->   "%mul_ln90_27 = mul i64 %conv36, i64 %zext_ln90_13" [d5.cpp:90]   --->   Operation 149 'mul' 'mul_ln90_27' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.75>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 150 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 151 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 152 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 153 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 154 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 155 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 156 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 157 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 158 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 159 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%add102_6403_loc_load = load i64 %add102_6403_loc"   --->   Operation 160 'load' 'add102_6403_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%add102_5402_loc_load = load i64 %add102_5402_loc"   --->   Operation 161 'load' 'add102_5402_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%add102_4401_loc_load = load i64 %add102_4401_loc"   --->   Operation 162 'load' 'add102_4401_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%add102_3400_loc_load = load i64 %add102_3400_loc"   --->   Operation 163 'load' 'add102_3400_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%add102_2399_loc_load = load i64 %add102_2399_loc"   --->   Operation 164 'load' 'add102_2399_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%add102_1398_loc_load = load i64 %add102_1398_loc"   --->   Operation 165 'load' 'add102_1398_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%add102397_loc_load = load i64 %add102397_loc"   --->   Operation 166 'load' 'add102397_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i32 %arg1_r_15_loc_load" [d5.cpp:90]   --->   Operation 167 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 168 '%mul_ln90 = mul i64 %conv36, i64 %zext_ln90'
ST_24 : Operation 168 [1/1] (2.05ns)   --->   "%mul_ln90 = mul i64 %conv36, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 168 'mul' 'mul_ln90' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 169 [1/1] (1.08ns)   --->   "%arr = add i64 %add102397_loc_load, i64 %mul_ln90" [d5.cpp:90]   --->   Operation 169 'add' 'arr' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i32 %arg2_r_14_loc_load" [d5.cpp:90]   --->   Operation 170 'zext' 'zext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 171 '%mul_ln90_1 = mul i64 %zext_ln90_1, i64 %zext_ln90'
ST_24 : Operation 171 [1/1] (2.05ns)   --->   "%mul_ln90_1 = mul i64 %zext_ln90_1, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 171 'mul' 'mul_ln90_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i32 %arg2_r_13_loc_load" [d5.cpp:90]   --->   Operation 172 'zext' 'zext_ln90_2' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 173 '%mul_ln90_2 = mul i64 %zext_ln90_2, i64 %zext_ln90'
ST_24 : Operation 173 [1/1] (2.05ns)   --->   "%mul_ln90_2 = mul i64 %zext_ln90_2, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 173 'mul' 'mul_ln90_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln90_3 = zext i32 %arg2_r_12_loc_load" [d5.cpp:90]   --->   Operation 174 'zext' 'zext_ln90_3' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 175 '%mul_ln90_3 = mul i64 %zext_ln90_3, i64 %zext_ln90'
ST_24 : Operation 175 [1/1] (2.05ns)   --->   "%mul_ln90_3 = mul i64 %zext_ln90_3, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 175 'mul' 'mul_ln90_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln90_4 = zext i32 %arg2_r_11_loc_load" [d5.cpp:90]   --->   Operation 176 'zext' 'zext_ln90_4' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 177 '%mul_ln90_4 = mul i64 %zext_ln90_4, i64 %zext_ln90'
ST_24 : Operation 177 [1/1] (2.05ns)   --->   "%mul_ln90_4 = mul i64 %zext_ln90_4, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 177 'mul' 'mul_ln90_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln90_5 = zext i32 %arg2_r_10_loc_load" [d5.cpp:90]   --->   Operation 178 'zext' 'zext_ln90_5' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 179 '%mul_ln90_5 = mul i64 %zext_ln90_5, i64 %zext_ln90'
ST_24 : Operation 179 [1/1] (2.05ns)   --->   "%mul_ln90_5 = mul i64 %zext_ln90_5, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 179 'mul' 'mul_ln90_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln90_6 = zext i32 %arg2_r_9_loc_load" [d5.cpp:90]   --->   Operation 180 'zext' 'zext_ln90_6' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 181 '%mul_ln90_6 = mul i64 %zext_ln90_6, i64 %zext_ln90'
ST_24 : Operation 181 [1/1] (2.05ns)   --->   "%mul_ln90_6 = mul i64 %zext_ln90_6, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 181 'mul' 'mul_ln90_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln90_8 = zext i32 %arg1_r_14_loc_load" [d5.cpp:90]   --->   Operation 182 'zext' 'zext_ln90_8' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 183 '%mul_ln90_7 = mul i64 %conv36, i64 %zext_ln90_8'
ST_24 : Operation 183 [1/1] (2.05ns)   --->   "%mul_ln90_7 = mul i64 %conv36, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 183 'mul' 'mul_ln90_7' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_1 = add i64 %mul_ln90_1, i64 %add102_1398_loc_load" [d5.cpp:90]   --->   Operation 184 'add' 'add_ln90_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 185 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_20 = add i64 %add_ln90_1, i64 %mul_ln90_7" [d5.cpp:90]   --->   Operation 185 'add' 'arr_20' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 186 '%mul_ln90_8 = mul i64 %zext_ln90_1, i64 %zext_ln90_8'
ST_24 : Operation 186 [1/1] (2.05ns)   --->   "%mul_ln90_8 = mul i64 %zext_ln90_1, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 186 'mul' 'mul_ln90_8' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 187 '%mul_ln90_9 = mul i64 %zext_ln90_2, i64 %zext_ln90_8'
ST_24 : Operation 187 [1/1] (2.05ns)   --->   "%mul_ln90_9 = mul i64 %zext_ln90_2, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 187 'mul' 'mul_ln90_9' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 188 '%mul_ln90_10 = mul i64 %zext_ln90_3, i64 %zext_ln90_8'
ST_24 : Operation 188 [1/1] (2.05ns)   --->   "%mul_ln90_10 = mul i64 %zext_ln90_3, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 188 'mul' 'mul_ln90_10' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 189 '%mul_ln90_11 = mul i64 %zext_ln90_4, i64 %zext_ln90_8'
ST_24 : Operation 189 [1/1] (2.05ns)   --->   "%mul_ln90_11 = mul i64 %zext_ln90_4, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 189 'mul' 'mul_ln90_11' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 190 '%mul_ln90_12 = mul i64 %zext_ln90_5, i64 %zext_ln90_8'
ST_24 : Operation 190 [1/1] (2.05ns)   --->   "%mul_ln90_12 = mul i64 %zext_ln90_5, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 190 'mul' 'mul_ln90_12' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln90_9 = zext i32 %arg1_r_13_loc_load" [d5.cpp:90]   --->   Operation 191 'zext' 'zext_ln90_9' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 192 '%mul_ln90_13 = mul i64 %conv36, i64 %zext_ln90_9'
ST_24 : Operation 192 [1/1] (2.05ns)   --->   "%mul_ln90_13 = mul i64 %conv36, i64 %zext_ln90_9" [d5.cpp:90]   --->   Operation 192 'mul' 'mul_ln90_13' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_3 = add i64 %mul_ln90_8, i64 %mul_ln90_2" [d5.cpp:90]   --->   Operation 193 'add' 'add_ln90_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 194 [1/1] (1.08ns)   --->   "%add_ln90_4 = add i64 %mul_ln90_13, i64 %add102_2399_loc_load" [d5.cpp:90]   --->   Operation 194 'add' 'add_ln90_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 195 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_21 = add i64 %add_ln90_4, i64 %add_ln90_3" [d5.cpp:90]   --->   Operation 195 'add' 'arr_21' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 196 '%mul_ln90_14 = mul i64 %zext_ln90_1, i64 %zext_ln90_9'
ST_24 : Operation 196 [1/1] (2.05ns)   --->   "%mul_ln90_14 = mul i64 %zext_ln90_1, i64 %zext_ln90_9" [d5.cpp:90]   --->   Operation 196 'mul' 'mul_ln90_14' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 197 '%mul_ln90_15 = mul i64 %zext_ln90_2, i64 %zext_ln90_9'
ST_24 : Operation 197 [1/1] (2.05ns)   --->   "%mul_ln90_15 = mul i64 %zext_ln90_2, i64 %zext_ln90_9" [d5.cpp:90]   --->   Operation 197 'mul' 'mul_ln90_15' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 198 '%mul_ln90_16 = mul i64 %zext_ln90_3, i64 %zext_ln90_9'
ST_24 : Operation 198 [1/1] (2.05ns)   --->   "%mul_ln90_16 = mul i64 %zext_ln90_3, i64 %zext_ln90_9" [d5.cpp:90]   --->   Operation 198 'mul' 'mul_ln90_16' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 199 '%mul_ln90_17 = mul i64 %zext_ln90_4, i64 %zext_ln90_9'
ST_24 : Operation 199 [1/1] (2.05ns)   --->   "%mul_ln90_17 = mul i64 %zext_ln90_4, i64 %zext_ln90_9" [d5.cpp:90]   --->   Operation 199 'mul' 'mul_ln90_17' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln90_10 = zext i32 %arg1_r_12_loc_load" [d5.cpp:90]   --->   Operation 200 'zext' 'zext_ln90_10' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 201 '%mul_ln90_18 = mul i64 %conv36, i64 %zext_ln90_10'
ST_24 : Operation 201 [1/1] (2.05ns)   --->   "%mul_ln90_18 = mul i64 %conv36, i64 %zext_ln90_10" [d5.cpp:90]   --->   Operation 201 'mul' 'mul_ln90_18' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_6 = add i64 %mul_ln90_9, i64 %mul_ln90_3" [d5.cpp:90]   --->   Operation 202 'add' 'add_ln90_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_7 = add i64 %mul_ln90_18, i64 %add102_3400_loc_load" [d5.cpp:90]   --->   Operation 203 'add' 'add_ln90_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 204 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_8 = add i64 %add_ln90_7, i64 %mul_ln90_14" [d5.cpp:90]   --->   Operation 204 'add' 'add_ln90_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 205 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_22 = add i64 %add_ln90_8, i64 %add_ln90_6" [d5.cpp:90]   --->   Operation 205 'add' 'arr_22' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 206 '%mul_ln90_19 = mul i64 %zext_ln90_1, i64 %zext_ln90_10'
ST_24 : Operation 206 [1/1] (2.05ns)   --->   "%mul_ln90_19 = mul i64 %zext_ln90_1, i64 %zext_ln90_10" [d5.cpp:90]   --->   Operation 206 'mul' 'mul_ln90_19' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 207 '%mul_ln90_20 = mul i64 %zext_ln90_2, i64 %zext_ln90_10'
ST_24 : Operation 207 [1/1] (2.05ns)   --->   "%mul_ln90_20 = mul i64 %zext_ln90_2, i64 %zext_ln90_10" [d5.cpp:90]   --->   Operation 207 'mul' 'mul_ln90_20' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 208 '%mul_ln90_21 = mul i64 %zext_ln90_3, i64 %zext_ln90_10'
ST_24 : Operation 208 [1/1] (2.05ns)   --->   "%mul_ln90_21 = mul i64 %zext_ln90_3, i64 %zext_ln90_10" [d5.cpp:90]   --->   Operation 208 'mul' 'mul_ln90_21' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln90_11 = zext i32 %arg1_r_11_loc_load" [d5.cpp:90]   --->   Operation 209 'zext' 'zext_ln90_11' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 210 '%mul_ln90_22 = mul i64 %conv36, i64 %zext_ln90_11'
ST_24 : Operation 210 [1/1] (2.05ns)   --->   "%mul_ln90_22 = mul i64 %conv36, i64 %zext_ln90_11" [d5.cpp:90]   --->   Operation 210 'mul' 'mul_ln90_22' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 211 [1/1] (1.08ns)   --->   "%add_ln90_10 = add i64 %mul_ln90_4, i64 %mul_ln90_15" [d5.cpp:90]   --->   Operation 211 'add' 'add_ln90_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_11 = add i64 %add_ln90_10, i64 %mul_ln90_10" [d5.cpp:90]   --->   Operation 212 'add' 'add_ln90_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_12 = add i64 %mul_ln90_22, i64 %add102_4401_loc_load" [d5.cpp:90]   --->   Operation 213 'add' 'add_ln90_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 214 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_13 = add i64 %add_ln90_12, i64 %mul_ln90_19" [d5.cpp:90]   --->   Operation 214 'add' 'add_ln90_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 215 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_23 = add i64 %add_ln90_13, i64 %add_ln90_11" [d5.cpp:90]   --->   Operation 215 'add' 'arr_23' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 216 '%mul_ln90_23 = mul i64 %zext_ln90_1, i64 %zext_ln90_11'
ST_24 : Operation 216 [1/1] (2.05ns)   --->   "%mul_ln90_23 = mul i64 %zext_ln90_1, i64 %zext_ln90_11" [d5.cpp:90]   --->   Operation 216 'mul' 'mul_ln90_23' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 217 '%mul_ln90_24 = mul i64 %zext_ln90_2, i64 %zext_ln90_11'
ST_24 : Operation 217 [1/1] (2.05ns)   --->   "%mul_ln90_24 = mul i64 %zext_ln90_2, i64 %zext_ln90_11" [d5.cpp:90]   --->   Operation 217 'mul' 'mul_ln90_24' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 218 [1/1] (1.08ns)   --->   "%add_ln90_15 = add i64 %mul_ln90_5, i64 %mul_ln90_16" [d5.cpp:90]   --->   Operation 218 'add' 'add_ln90_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_16 = add i64 %add_ln90_15, i64 %mul_ln90_11" [d5.cpp:90]   --->   Operation 219 'add' 'add_ln90_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_17 = add i64 %mul_ln90_20, i64 %mul_ln90_23" [d5.cpp:90]   --->   Operation 220 'add' 'add_ln90_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 221 [1/1] (1.08ns)   --->   "%add_ln90_18 = add i64 %mul_ln90_25, i64 %add102_5402_loc_load" [d5.cpp:90]   --->   Operation 221 'add' 'add_ln90_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 222 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_19 = add i64 %add_ln90_18, i64 %add_ln90_17" [d5.cpp:90]   --->   Operation 222 'add' 'add_ln90_19' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 223 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_32 = add i64 %add_ln90_19, i64 %add_ln90_16" [d5.cpp:90]   --->   Operation 223 'add' 'arr_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.36ns)   --->   Input mux for Operation 224 '%mul_ln90_26 = mul i64 %zext_ln90_1, i64 %zext_ln90_12'
ST_24 : Operation 224 [1/1] (2.05ns)   --->   "%mul_ln90_26 = mul i64 %zext_ln90_1, i64 %zext_ln90_12" [d5.cpp:90]   --->   Operation 224 'mul' 'mul_ln90_26' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 225 [1/1] (1.08ns)   --->   "%add_ln90_21 = add i64 %mul_ln90_12, i64 %mul_ln90_6" [d5.cpp:90]   --->   Operation 225 'add' 'add_ln90_21' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 226 [1/1] (1.08ns)   --->   "%add_ln90_22 = add i64 %mul_ln90_17, i64 %mul_ln90_21" [d5.cpp:90]   --->   Operation 226 'add' 'add_ln90_22' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_23 = add i64 %add_ln90_22, i64 %add_ln90_21" [d5.cpp:90]   --->   Operation 227 'add' 'add_ln90_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_24 = add i64 %mul_ln90_24, i64 %mul_ln90_26" [d5.cpp:90]   --->   Operation 228 'add' 'add_ln90_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 229 [1/1] (1.08ns)   --->   "%add_ln90_25 = add i64 %mul_ln90_27, i64 %add102_6403_loc_load" [d5.cpp:90]   --->   Operation 229 'add' 'add_ln90_25' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 230 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_26 = add i64 %add_ln90_25, i64 %add_ln90_24" [d5.cpp:90]   --->   Operation 230 'add' 'add_ln90_26' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 231 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_33 = add i64 %add_ln90_26, i64 %add_ln90_23" [d5.cpp:90]   --->   Operation 231 'add' 'arr_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 232 [2/2] (0.42ns)   --->   "%call_ln90 = call void @test_Pipeline_VITIS_LOOP_99_13, i64 %arr_33, i64 %arr_32, i64 %arr_23, i64 %arr_22, i64 %arr_21, i64 %arr_20, i64 %arr, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i64 %add212_6381_loc, i64 %add212_5380_loc, i64 %add212_4379_loc, i64 %add212_3378_loc, i64 %add212_2377_loc, i64 %add212_1376_loc, i64 %add212375_loc" [d5.cpp:90]   --->   Operation 232 'call' 'call_ln90' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.79>
ST_25 : Operation 233 [1/2] (0.79ns)   --->   "%call_ln90 = call void @test_Pipeline_VITIS_LOOP_99_13, i64 %arr_33, i64 %arr_32, i64 %arr_23, i64 %arr_22, i64 %arr_21, i64 %arr_20, i64 %arr, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i64 %add212_6381_loc, i64 %add212_5380_loc, i64 %add212_4379_loc, i64 %add212_3378_loc, i64 %add212_2377_loc, i64 %add212_1376_loc, i64 %add212375_loc" [d5.cpp:90]   --->   Operation 233 'call' 'call_ln90' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 5.59>
ST_26 : Operation 234 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 234 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 235 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 236 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 237 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 238 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 239 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 239 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 240 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln90_7 = zext i32 %arg2_r_6_loc_load" [d5.cpp:90]   --->   Operation 241 'zext' 'zext_ln90_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln90_14 = zext i32 %arg1_r_8_loc_load" [d5.cpp:90]   --->   Operation 242 'zext' 'zext_ln90_14' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 243 '%mul_ln90_28 = mul i64 %conv36, i64 %zext_ln90_14'
ST_26 : Operation 243 [1/1] (2.05ns)   --->   "%mul_ln90_28 = mul i64 %conv36, i64 %zext_ln90_14" [d5.cpp:90]   --->   Operation 243 'mul' 'mul_ln90_28' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln90_15 = zext i32 %arg1_r_6_loc_load" [d5.cpp:90]   --->   Operation 244 'zext' 'zext_ln90_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%add212_6381_loc_load = load i64 %add212_6381_loc"   --->   Operation 245 'load' 'add212_6381_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (0.00ns)   --->   "%add212_5380_loc_load = load i64 %add212_5380_loc"   --->   Operation 246 'load' 'add212_5380_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 247 [1/1] (0.00ns)   --->   "%add212_4379_loc_load = load i64 %add212_4379_loc"   --->   Operation 247 'load' 'add212_4379_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "%add212_3378_loc_load = load i64 %add212_3378_loc"   --->   Operation 248 'load' 'add212_3378_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 249 [1/1] (0.00ns)   --->   "%add212_2377_loc_load = load i64 %add212_2377_loc"   --->   Operation 249 'load' 'add212_2377_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%add212_1376_loc_load = load i64 %add212_1376_loc"   --->   Operation 250 'load' 'add212_1376_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln90_17 = zext i32 %arg2_r_8_loc_load" [d5.cpp:90]   --->   Operation 251 'zext' 'zext_ln90_17' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 252 '%mul_ln90_30 = mul i64 %zext_ln90_6, i64 %zext_ln90_8'
ST_26 : Operation 252 [1/1] (2.05ns)   --->   "%mul_ln90_30 = mul i64 %zext_ln90_6, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 252 'mul' 'mul_ln90_30' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 253 '%mul_ln90_31 = mul i64 %zext_ln90_5, i64 %zext_ln90_9'
ST_26 : Operation 253 [1/1] (2.05ns)   --->   "%mul_ln90_31 = mul i64 %zext_ln90_5, i64 %zext_ln90_9" [d5.cpp:90]   --->   Operation 253 'mul' 'mul_ln90_31' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln90_19 = zext i32 %arg1_r_7_loc_load" [d5.cpp:90]   --->   Operation 254 'zext' 'zext_ln90_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln90_20 = zext i32 %arg1_r_5_loc_load" [d5.cpp:90]   --->   Operation 255 'zext' 'zext_ln90_20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln90_21 = zext i32 %arg1_r_2_loc_load" [d5.cpp:90]   --->   Operation 256 'zext' 'zext_ln90_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln90_22 = zext i32 %arg2_r_7_loc_load" [d5.cpp:90]   --->   Operation 257 'zext' 'zext_ln90_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln90_23 = zext i32 %arg2_r_5_loc_load" [d5.cpp:90]   --->   Operation 258 'zext' 'zext_ln90_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln90_26 = zext i32 %arg2_r_3_loc_load" [d5.cpp:90]   --->   Operation 259 'zext' 'zext_ln90_26' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 260 '%mul_ln90_41 = mul i64 %zext_ln90_26, i64 %zext_ln90_8'
ST_26 : Operation 260 [1/1] (2.05ns)   --->   "%mul_ln90_41 = mul i64 %zext_ln90_26, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 260 'mul' 'mul_ln90_41' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 261 '%mul_ln90_42 = mul i64 %zext_ln90_23, i64 %zext_ln90_10'
ST_26 : Operation 261 [1/1] (2.05ns)   --->   "%mul_ln90_42 = mul i64 %zext_ln90_23, i64 %zext_ln90_10" [d5.cpp:90]   --->   Operation 261 'mul' 'mul_ln90_42' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 262 '%mul_ln90_43 = mul i64 %zext_ln90_22, i64 %zext_ln90_12'
ST_26 : Operation 262 [1/1] (2.05ns)   --->   "%mul_ln90_43 = mul i64 %zext_ln90_22, i64 %zext_ln90_12" [d5.cpp:90]   --->   Operation 262 'mul' 'mul_ln90_43' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 263 '%mul_ln90_44 = mul i64 %zext_ln90_6, i64 %zext_ln90_14'
ST_26 : Operation 263 [1/1] (2.05ns)   --->   "%mul_ln90_44 = mul i64 %zext_ln90_6, i64 %zext_ln90_14" [d5.cpp:90]   --->   Operation 263 'mul' 'mul_ln90_44' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln90_28 = zext i32 %arg1_r_1_loc_load" [d5.cpp:90]   --->   Operation 264 'zext' 'zext_ln90_28' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 265 '%mul_ln90_48 = mul i64 %zext_ln90_26, i64 %zext_ln90_9'
ST_26 : Operation 265 [1/1] (2.05ns)   --->   "%mul_ln90_48 = mul i64 %zext_ln90_26, i64 %zext_ln90_9" [d5.cpp:90]   --->   Operation 265 'mul' 'mul_ln90_48' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 266 '%mul_ln90_50 = mul i64 %zext_ln90_23, i64 %zext_ln90_11'
ST_26 : Operation 266 [1/1] (2.05ns)   --->   "%mul_ln90_50 = mul i64 %zext_ln90_23, i64 %zext_ln90_11" [d5.cpp:90]   --->   Operation 266 'mul' 'mul_ln90_50' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 267 '%mul_ln90_51 = mul i64 %zext_ln90_7, i64 %zext_ln90_12'
ST_26 : Operation 267 [1/1] (2.05ns)   --->   "%mul_ln90_51 = mul i64 %zext_ln90_7, i64 %zext_ln90_12" [d5.cpp:90]   --->   Operation 267 'mul' 'mul_ln90_51' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 268 '%mul_ln90_52 = mul i64 %zext_ln90_22, i64 %zext_ln90_13'
ST_26 : Operation 268 [1/1] (2.05ns)   --->   "%mul_ln90_52 = mul i64 %zext_ln90_22, i64 %zext_ln90_13" [d5.cpp:90]   --->   Operation 268 'mul' 'mul_ln90_52' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 269 '%mul_ln90_53 = mul i64 %zext_ln90_17, i64 %zext_ln90_14'
ST_26 : Operation 269 [1/1] (2.05ns)   --->   "%mul_ln90_53 = mul i64 %zext_ln90_17, i64 %zext_ln90_14" [d5.cpp:90]   --->   Operation 269 'mul' 'mul_ln90_53' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 270 '%mul_ln90_54 = mul i64 %zext_ln90_6, i64 %zext_ln90_19'
ST_26 : Operation 270 [1/1] (2.05ns)   --->   "%mul_ln90_54 = mul i64 %zext_ln90_6, i64 %zext_ln90_19" [d5.cpp:90]   --->   Operation 270 'mul' 'mul_ln90_54' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 271 '%mul_ln90_55 = mul i64 %zext_ln90_5, i64 %zext_ln90_15'
ST_26 : Operation 271 [1/1] (2.05ns)   --->   "%mul_ln90_55 = mul i64 %zext_ln90_5, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 271 'mul' 'mul_ln90_55' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 272 [2/2] (0.67ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_130_19, i64 %add212_6381_loc_load, i64 %add212_5380_loc_load, i64 %add212_4379_loc_load, i64 %add212_3378_loc_load, i64 %add212_2377_loc_load, i64 %add212_1376_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i64 %add289_5373_loc, i64 %add289_4372_loc, i64 %add289_3371_loc, i64 %add289_2370_loc, i64 %add289_1369_loc, i64 %add289368_loc"   --->   Operation 272 'call' 'call_ln0' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 273 '%mul_ln90_63 = mul i64 %conv36, i64 %zext_ln90_21'
ST_26 : Operation 273 [1/1] (2.05ns)   --->   "%mul_ln90_63 = mul i64 %conv36, i64 %zext_ln90_21" [d5.cpp:90]   --->   Operation 273 'mul' 'mul_ln90_63' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 274 '%mul_ln90_65 = mul i64 %zext_ln90_7, i64 %zext_ln90_11'
ST_26 : Operation 274 [1/1] (2.05ns)   --->   "%mul_ln90_65 = mul i64 %zext_ln90_7, i64 %zext_ln90_11" [d5.cpp:90]   --->   Operation 274 'mul' 'mul_ln90_65' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 275 '%mul_ln90_66 = mul i64 %zext_ln90_17, i64 %zext_ln90_13'
ST_26 : Operation 275 [1/1] (2.05ns)   --->   "%mul_ln90_66 = mul i64 %zext_ln90_17, i64 %zext_ln90_13" [d5.cpp:90]   --->   Operation 275 'mul' 'mul_ln90_66' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 276 '%mul_ln90_67 = mul i64 %zext_ln90_5, i64 %zext_ln90_19'
ST_26 : Operation 276 [1/1] (2.05ns)   --->   "%mul_ln90_67 = mul i64 %zext_ln90_5, i64 %zext_ln90_19" [d5.cpp:90]   --->   Operation 276 'mul' 'mul_ln90_67' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 277 '%mul_ln90_70 = mul i64 %conv36, i64 %zext_ln90_28'
ST_26 : Operation 277 [1/1] (2.05ns)   --->   "%mul_ln90_70 = mul i64 %conv36, i64 %zext_ln90_28" [d5.cpp:90]   --->   Operation 277 'mul' 'mul_ln90_70' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 278 '%mul_ln90_119 = mul i64 %zext_ln90_17, i64 %zext_ln90'
ST_26 : Operation 278 [1/1] (2.05ns)   --->   "%mul_ln90_119 = mul i64 %zext_ln90_17, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 278 'mul' 'mul_ln90_119' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 279 [1/1] (1.08ns)   --->   "%add_ln90_30 = add i64 %mul_ln90_30, i64 %mul_ln90_31" [d5.cpp:90]   --->   Operation 279 'add' 'add_ln90_30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 280 [1/1] (1.08ns)   --->   "%add_ln90_31 = add i64 %mul_ln90_119, i64 %mul_ln90_28" [d5.cpp:90]   --->   Operation 280 'add' 'add_ln90_31' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln90_2 = trunc i64 %add_ln90_30" [d5.cpp:90]   --->   Operation 281 'trunc' 'trunc_ln90_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln90_3 = trunc i64 %add_ln90_31" [d5.cpp:90]   --->   Operation 282 'trunc' 'trunc_ln90_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 283 [1/1] (1.08ns)   --->   "%add_ln90_32 = add i64 %add_ln90_31, i64 %add_ln90_30" [d5.cpp:90]   --->   Operation 283 'add' 'add_ln90_32' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 284 [1/1] (0.97ns)   --->   "%add_ln90_34 = add i28 %trunc_ln90_3, i28 %trunc_ln90_2" [d5.cpp:90]   --->   Operation 284 'add' 'add_ln90_34' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 285 '%mul_ln179_3 = mul i64 %zext_ln90_26, i64 %zext_ln90_10'
ST_26 : Operation 285 [1/1] (2.05ns)   --->   "%mul_ln179_3 = mul i64 %zext_ln90_26, i64 %zext_ln90_10" [d5.cpp:179]   --->   Operation 285 'mul' 'mul_ln179_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 286 '%mul_ln179_5 = mul i64 %zext_ln90_23, i64 %zext_ln90_12'
ST_26 : Operation 286 [1/1] (2.05ns)   --->   "%mul_ln179_5 = mul i64 %zext_ln90_23, i64 %zext_ln90_12" [d5.cpp:179]   --->   Operation 286 'mul' 'mul_ln179_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 287 '%mul_ln179_6 = mul i64 %zext_ln90_7, i64 %zext_ln90_13'
ST_26 : Operation 287 [1/1] (2.05ns)   --->   "%mul_ln179_6 = mul i64 %zext_ln90_7, i64 %zext_ln90_13" [d5.cpp:179]   --->   Operation 287 'mul' 'mul_ln179_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 288 '%mul_ln179_7 = mul i64 %zext_ln90_22, i64 %zext_ln90_14'
ST_26 : Operation 288 [1/1] (2.05ns)   --->   "%mul_ln179_7 = mul i64 %zext_ln90_22, i64 %zext_ln90_14" [d5.cpp:179]   --->   Operation 288 'mul' 'mul_ln179_7' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i32 %arg1_r_loc_load" [d5.cpp:184]   --->   Operation 289 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 290 '%mul_ln190 = mul i64 %conv36, i64 %zext_ln184'
ST_26 : Operation 290 [1/1] (2.05ns)   --->   "%mul_ln190 = mul i64 %conv36, i64 %zext_ln184" [d5.cpp:190]   --->   Operation 290 'mul' 'mul_ln190' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 291 '%mul_ln190_5 = mul i64 %zext_ln90_17, i64 %zext_ln90_19'
ST_26 : Operation 291 [1/1] (2.05ns)   --->   "%mul_ln190_5 = mul i64 %zext_ln90_17, i64 %zext_ln90_19" [d5.cpp:190]   --->   Operation 291 'mul' 'mul_ln190_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 292 '%mul_ln190_6 = mul i64 %zext_ln90_6, i64 %zext_ln90_15'
ST_26 : Operation 292 [1/1] (2.05ns)   --->   "%mul_ln190_6 = mul i64 %zext_ln90_6, i64 %zext_ln90_15" [d5.cpp:190]   --->   Operation 292 'mul' 'mul_ln190_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.36ns)   --->   Input mux for Operation 293 '%mul_ln190_7 = mul i64 %zext_ln90_5, i64 %zext_ln90_20'
ST_26 : Operation 293 [1/1] (2.05ns)   --->   "%mul_ln190_7 = mul i64 %zext_ln90_5, i64 %zext_ln90_20" [d5.cpp:190]   --->   Operation 293 'mul' 'mul_ln190_7' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 294 [1/1] (1.08ns)   --->   "%add_ln190_3 = add i64 %mul_ln190_5, i64 %mul_ln179_7" [d5.cpp:190]   --->   Operation 294 'add' 'add_ln190_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 295 [1/1] (1.08ns)   --->   "%add_ln190_4 = add i64 %mul_ln190_7, i64 %mul_ln190_6" [d5.cpp:190]   --->   Operation 295 'add' 'add_ln190_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln190_2 = trunc i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 296 'trunc' 'trunc_ln190_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln190_3 = trunc i64 %add_ln190_4" [d5.cpp:190]   --->   Operation 297 'trunc' 'trunc_ln190_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 298 [1/1] (1.08ns)   --->   "%add_ln190_5 = add i64 %add_ln190_4, i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 298 'add' 'add_ln190_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 299 [1/1] (0.97ns)   --->   "%add_ln190_8 = add i28 %trunc_ln190_3, i28 %trunc_ln190_2" [d5.cpp:190]   --->   Operation 299 'add' 'add_ln190_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 300 [1/1] (1.08ns)   --->   "%add_ln190_13 = add i64 %mul_ln179_3, i64 %mul_ln179_6" [d5.cpp:190]   --->   Operation 300 'add' 'add_ln190_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 301 [1/1] (1.08ns)   --->   "%add_ln190_14 = add i64 %mul_ln179_5, i64 %mul_ln190" [d5.cpp:190]   --->   Operation 301 'add' 'add_ln190_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln190_6 = trunc i64 %add_ln190_13" [d5.cpp:190]   --->   Operation 302 'trunc' 'trunc_ln190_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln190_7 = trunc i64 %add_ln190_14" [d5.cpp:190]   --->   Operation 303 'trunc' 'trunc_ln190_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 304 [1/1] (1.08ns)   --->   "%add_ln190_15 = add i64 %add_ln190_14, i64 %add_ln190_13" [d5.cpp:190]   --->   Operation 304 'add' 'add_ln190_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 305 [1/1] (0.97ns)   --->   "%add_ln190_17 = add i28 %trunc_ln190_7, i28 %trunc_ln190_6" [d5.cpp:190]   --->   Operation 305 'add' 'add_ln190_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 306 [1/1] (1.08ns)   --->   "%add_ln90_39 = add i64 %mul_ln90_53, i64 %mul_ln90_52" [d5.cpp:90]   --->   Operation 306 'add' 'add_ln90_39' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 307 [1/1] (1.08ns)   --->   "%add_ln90_40 = add i64 %mul_ln90_55, i64 %mul_ln90_54" [d5.cpp:90]   --->   Operation 307 'add' 'add_ln90_40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln90_6 = trunc i64 %add_ln90_39" [d5.cpp:90]   --->   Operation 308 'trunc' 'trunc_ln90_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln90_7 = trunc i64 %add_ln90_40" [d5.cpp:90]   --->   Operation 309 'trunc' 'trunc_ln90_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 310 [1/1] (1.08ns)   --->   "%add_ln90_41 = add i64 %add_ln90_40, i64 %add_ln90_39" [d5.cpp:90]   --->   Operation 310 'add' 'add_ln90_41' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 311 [1/1] (0.97ns)   --->   "%add_ln90_43 = add i28 %trunc_ln90_7, i28 %trunc_ln90_6" [d5.cpp:90]   --->   Operation 311 'add' 'add_ln90_43' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 312 [1/1] (1.08ns)   --->   "%add_ln90_48 = add i64 %mul_ln90_48, i64 %mul_ln90_51" [d5.cpp:90]   --->   Operation 312 'add' 'add_ln90_48' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 313 [1/1] (1.08ns)   --->   "%add_ln90_49 = add i64 %mul_ln90_50, i64 %mul_ln90_70" [d5.cpp:90]   --->   Operation 313 'add' 'add_ln90_49' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln90_10 = trunc i64 %add_ln90_48" [d5.cpp:90]   --->   Operation 314 'trunc' 'trunc_ln90_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln90_11 = trunc i64 %add_ln90_49" [d5.cpp:90]   --->   Operation 315 'trunc' 'trunc_ln90_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 316 [1/1] (1.08ns)   --->   "%add_ln90_50 = add i64 %add_ln90_49, i64 %add_ln90_48" [d5.cpp:90]   --->   Operation 316 'add' 'add_ln90_50' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 317 [1/1] (0.97ns)   --->   "%add_ln90_52 = add i28 %trunc_ln90_11, i28 %trunc_ln90_10" [d5.cpp:90]   --->   Operation 317 'add' 'add_ln90_52' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 318 [1/1] (1.08ns)   --->   "%add_ln197_4 = add i64 %mul_ln90_66, i64 %mul_ln90_43" [d5.cpp:197]   --->   Operation 318 'add' 'add_ln197_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 319 [1/1] (1.08ns)   --->   "%add_ln197_5 = add i64 %mul_ln90_67, i64 %mul_ln90_44" [d5.cpp:197]   --->   Operation 319 'add' 'add_ln197_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln197_2 = trunc i64 %add_ln197_4" [d5.cpp:197]   --->   Operation 320 'trunc' 'trunc_ln197_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln197_3 = trunc i64 %add_ln197_5" [d5.cpp:197]   --->   Operation 321 'trunc' 'trunc_ln197_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 322 [1/1] (1.08ns)   --->   "%add_ln197_6 = add i64 %add_ln197_5, i64 %add_ln197_4" [d5.cpp:197]   --->   Operation 322 'add' 'add_ln197_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 323 [1/1] (0.97ns)   --->   "%add_ln197_8 = add i28 %trunc_ln197_3, i28 %trunc_ln197_2" [d5.cpp:197]   --->   Operation 323 'add' 'add_ln197_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 324 [1/1] (1.08ns)   --->   "%add_ln197_13 = add i64 %mul_ln90_41, i64 %mul_ln90_65" [d5.cpp:197]   --->   Operation 324 'add' 'add_ln197_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 325 [1/1] (1.08ns)   --->   "%add_ln197_14 = add i64 %mul_ln90_42, i64 %mul_ln90_63" [d5.cpp:197]   --->   Operation 325 'add' 'add_ln197_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln197_6 = trunc i64 %add_ln197_13" [d5.cpp:197]   --->   Operation 326 'trunc' 'trunc_ln197_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln197_7 = trunc i64 %add_ln197_14" [d5.cpp:197]   --->   Operation 327 'trunc' 'trunc_ln197_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 328 [1/1] (1.08ns)   --->   "%add_ln197_15 = add i64 %add_ln197_14, i64 %add_ln197_13" [d5.cpp:197]   --->   Operation 328 'add' 'add_ln197_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 329 [1/1] (0.97ns)   --->   "%add_ln197_17 = add i28 %trunc_ln197_7, i28 %trunc_ln197_6" [d5.cpp:197]   --->   Operation 329 'add' 'add_ln197_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.59>
ST_27 : Operation 330 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 330 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln90_16 = zext i32 %arg1_r_4_loc_load" [d5.cpp:90]   --->   Operation 331 'zext' 'zext_ln90_16' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 332 '%mul_ln90_29 = mul i64 %conv36, i64 %zext_ln90_16'
ST_27 : Operation 332 [1/1] (2.05ns)   --->   "%mul_ln90_29 = mul i64 %conv36, i64 %zext_ln90_16" [d5.cpp:90]   --->   Operation 332 'mul' 'mul_ln90_29' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln90_18 = zext i32 %arg2_r_4_loc_load" [d5.cpp:90]   --->   Operation 333 'zext' 'zext_ln90_18' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 334 '%mul_ln90_32 = mul i64 %zext_ln90_4, i64 %zext_ln90_10'
ST_27 : Operation 334 [1/1] (2.05ns)   --->   "%mul_ln90_32 = mul i64 %zext_ln90_4, i64 %zext_ln90_10" [d5.cpp:90]   --->   Operation 334 'mul' 'mul_ln90_32' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 335 '%mul_ln90_33 = mul i64 %zext_ln90_3, i64 %zext_ln90_11'
ST_27 : Operation 335 [1/1] (2.05ns)   --->   "%mul_ln90_33 = mul i64 %zext_ln90_3, i64 %zext_ln90_11" [d5.cpp:90]   --->   Operation 335 'mul' 'mul_ln90_33' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 336 '%mul_ln90_34 = mul i64 %zext_ln90_2, i64 %zext_ln90_12'
ST_27 : Operation 336 [1/1] (2.05ns)   --->   "%mul_ln90_34 = mul i64 %zext_ln90_2, i64 %zext_ln90_12" [d5.cpp:90]   --->   Operation 336 'mul' 'mul_ln90_34' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 337 '%mul_ln90_35 = mul i64 %zext_ln90_1, i64 %zext_ln90_13'
ST_27 : Operation 337 [1/1] (2.05ns)   --->   "%mul_ln90_35 = mul i64 %zext_ln90_1, i64 %zext_ln90_13" [d5.cpp:90]   --->   Operation 337 'mul' 'mul_ln90_35' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln90_24 = zext i32 %arg2_r_2_loc_load" [d5.cpp:90]   --->   Operation 338 'zext' 'zext_ln90_24' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 339 '%mul_ln90_36 = mul i64 %zext_ln90_23, i64 %zext_ln90_8'
ST_27 : Operation 339 [1/1] (2.05ns)   --->   "%mul_ln90_36 = mul i64 %zext_ln90_23, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 339 'mul' 'mul_ln90_36' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 340 '%mul_ln90_37 = mul i64 %zext_ln90_22, i64 %zext_ln90_10'
ST_27 : Operation 340 [1/1] (2.05ns)   --->   "%mul_ln90_37 = mul i64 %zext_ln90_22, i64 %zext_ln90_10" [d5.cpp:90]   --->   Operation 340 'mul' 'mul_ln90_37' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 341 '%mul_ln90_38 = mul i64 %zext_ln90_6, i64 %zext_ln90_12'
ST_27 : Operation 341 [1/1] (2.05ns)   --->   "%mul_ln90_38 = mul i64 %zext_ln90_6, i64 %zext_ln90_12" [d5.cpp:90]   --->   Operation 341 'mul' 'mul_ln90_38' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln90_25 = zext i32 %arg1_r_3_loc_load" [d5.cpp:90]   --->   Operation 342 'zext' 'zext_ln90_25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln90_27 = zext i32 %arg2_r_1_loc_load" [d5.cpp:90]   --->   Operation 343 'zext' 'zext_ln90_27' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 344 '%mul_ln90_45 = mul i64 %zext_ln90_4, i64 %zext_ln90_15'
ST_27 : Operation 344 [1/1] (2.05ns)   --->   "%mul_ln90_45 = mul i64 %zext_ln90_4, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 344 'mul' 'mul_ln90_45' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 345 '%mul_ln90_46 = mul i64 %zext_ln90_27, i64 %zext_ln90'
ST_27 : Operation 345 [1/1] (2.05ns)   --->   "%mul_ln90_46 = mul i64 %zext_ln90_27, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 345 'mul' 'mul_ln90_46' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 346 '%mul_ln90_47 = mul i64 %zext_ln90_24, i64 %zext_ln90_8'
ST_27 : Operation 346 [1/1] (2.05ns)   --->   "%mul_ln90_47 = mul i64 %zext_ln90_24, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 346 'mul' 'mul_ln90_47' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 347 '%mul_ln90_49 = mul i64 %zext_ln90_18, i64 %zext_ln90_10'
ST_27 : Operation 347 [1/1] (2.05ns)   --->   "%mul_ln90_49 = mul i64 %zext_ln90_18, i64 %zext_ln90_10" [d5.cpp:90]   --->   Operation 347 'mul' 'mul_ln90_49' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 348 '%mul_ln90_56 = mul i64 %zext_ln90_4, i64 %zext_ln90_20'
ST_27 : Operation 348 [1/1] (2.05ns)   --->   "%mul_ln90_56 = mul i64 %zext_ln90_4, i64 %zext_ln90_20" [d5.cpp:90]   --->   Operation 348 'mul' 'mul_ln90_56' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 349 '%mul_ln90_57 = mul i64 %zext_ln90_3, i64 %zext_ln90_16'
ST_27 : Operation 349 [1/1] (2.05ns)   --->   "%mul_ln90_57 = mul i64 %zext_ln90_3, i64 %zext_ln90_16" [d5.cpp:90]   --->   Operation 349 'mul' 'mul_ln90_57' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 350 [1/2] (1.09ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_130_19, i64 %add212_6381_loc_load, i64 %add212_5380_loc_load, i64 %add212_4379_loc_load, i64 %add212_3378_loc_load, i64 %add212_2377_loc_load, i64 %add212_1376_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i64 %add289_5373_loc, i64 %add289_4372_loc, i64 %add289_3371_loc, i64 %add289_2370_loc, i64 %add289_1369_loc, i64 %add289368_loc"   --->   Operation 350 'call' 'call_ln0' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 351 '%mul_ln90_58 = mul i64 %zext_ln90_7, i64 %zext_ln90_9'
ST_27 : Operation 351 [1/1] (2.05ns)   --->   "%mul_ln90_58 = mul i64 %zext_ln90_7, i64 %zext_ln90_9" [d5.cpp:90]   --->   Operation 351 'mul' 'mul_ln90_58' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 352 '%mul_ln90_59 = mul i64 %zext_ln90_17, i64 %zext_ln90_11'
ST_27 : Operation 352 [1/1] (2.05ns)   --->   "%mul_ln90_59 = mul i64 %zext_ln90_17, i64 %zext_ln90_11" [d5.cpp:90]   --->   Operation 352 'mul' 'mul_ln90_59' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 353 '%mul_ln90_60 = mul i64 %zext_ln90_5, i64 %zext_ln90_13'
ST_27 : Operation 353 [1/1] (2.05ns)   --->   "%mul_ln90_60 = mul i64 %zext_ln90_5, i64 %zext_ln90_13" [d5.cpp:90]   --->   Operation 353 'mul' 'mul_ln90_60' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 354 '%mul_ln90_64 = mul i64 %zext_ln90_18, i64 %zext_ln90_9'
ST_27 : Operation 354 [1/1] (2.05ns)   --->   "%mul_ln90_64 = mul i64 %zext_ln90_18, i64 %zext_ln90_9" [d5.cpp:90]   --->   Operation 354 'mul' 'mul_ln90_64' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 355 '%mul_ln90_68 = mul i64 %zext_ln90_2, i64 %zext_ln90_16'
ST_27 : Operation 355 [1/1] (2.05ns)   --->   "%mul_ln90_68 = mul i64 %zext_ln90_2, i64 %zext_ln90_16" [d5.cpp:90]   --->   Operation 355 'mul' 'mul_ln90_68' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 356 '%mul_ln90_69 = mul i64 %zext_ln90_23, i64 %zext_ln90'
ST_27 : Operation 356 [1/1] (2.05ns)   --->   "%mul_ln90_69 = mul i64 %zext_ln90_23, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 356 'mul' 'mul_ln90_69' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 357 '%mul_ln90_71 = mul i64 %zext_ln90_22, i64 %zext_ln90_8'
ST_27 : Operation 357 [1/1] (2.05ns)   --->   "%mul_ln90_71 = mul i64 %zext_ln90_22, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 357 'mul' 'mul_ln90_71' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 358 '%mul_ln90_72 = mul i64 %zext_ln90_17, i64 %zext_ln90_9'
ST_27 : Operation 358 [1/1] (2.05ns)   --->   "%mul_ln90_72 = mul i64 %zext_ln90_17, i64 %zext_ln90_9" [d5.cpp:90]   --->   Operation 358 'mul' 'mul_ln90_72' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 359 '%mul_ln90_73 = mul i64 %zext_ln90_6, i64 %zext_ln90_10'
ST_27 : Operation 359 [1/1] (2.05ns)   --->   "%mul_ln90_73 = mul i64 %zext_ln90_6, i64 %zext_ln90_10" [d5.cpp:90]   --->   Operation 359 'mul' 'mul_ln90_73' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 360 '%mul_ln90_74 = mul i64 %zext_ln90_5, i64 %zext_ln90_11'
ST_27 : Operation 360 [1/1] (2.05ns)   --->   "%mul_ln90_74 = mul i64 %zext_ln90_5, i64 %zext_ln90_11" [d5.cpp:90]   --->   Operation 360 'mul' 'mul_ln90_74' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 361 '%mul_ln90_79 = mul i64 %conv36, i64 %zext_ln90_15'
ST_27 : Operation 361 [1/1] (2.05ns)   --->   "%mul_ln90_79 = mul i64 %conv36, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 361 'mul' 'mul_ln90_79' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 362 '%mul_ln90_80 = mul i64 %zext_ln90_3, i64 %zext_ln90_20'
ST_27 : Operation 362 [1/1] (2.05ns)   --->   "%mul_ln90_80 = mul i64 %zext_ln90_3, i64 %zext_ln90_20" [d5.cpp:90]   --->   Operation 362 'mul' 'mul_ln90_80' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 363 '%mul_ln90_81 = mul i64 %zext_ln90_1, i64 %zext_ln90_25'
ST_27 : Operation 363 [1/1] (2.05ns)   --->   "%mul_ln90_81 = mul i64 %zext_ln90_1, i64 %zext_ln90_25" [d5.cpp:90]   --->   Operation 363 'mul' 'mul_ln90_81' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 364 '%mul_ln90_82 = mul i64 %zext_ln90_22, i64 %zext_ln90'
ST_27 : Operation 364 [1/1] (2.05ns)   --->   "%mul_ln90_82 = mul i64 %zext_ln90_22, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 364 'mul' 'mul_ln90_82' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 365 '%mul_ln90_83 = mul i64 %zext_ln90_26, i64 %zext_ln90'
ST_27 : Operation 365 [1/1] (2.05ns)   --->   "%mul_ln90_83 = mul i64 %zext_ln90_26, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 365 'mul' 'mul_ln90_83' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 366 '%mul_ln90_84 = mul i64 %zext_ln90_7, i64 %zext_ln90_8'
ST_27 : Operation 366 [1/1] (2.05ns)   --->   "%mul_ln90_84 = mul i64 %zext_ln90_7, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 366 'mul' 'mul_ln90_84' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 367 '%mul_ln90_85 = mul i64 %zext_ln90_22, i64 %zext_ln90_9'
ST_27 : Operation 367 [1/1] (2.05ns)   --->   "%mul_ln90_85 = mul i64 %zext_ln90_22, i64 %zext_ln90_9" [d5.cpp:90]   --->   Operation 367 'mul' 'mul_ln90_85' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 368 '%mul_ln90_86 = mul i64 %zext_ln90_17, i64 %zext_ln90_10'
ST_27 : Operation 368 [1/1] (2.05ns)   --->   "%mul_ln90_86 = mul i64 %zext_ln90_17, i64 %zext_ln90_10" [d5.cpp:90]   --->   Operation 368 'mul' 'mul_ln90_86' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 369 '%mul_ln90_87 = mul i64 %zext_ln90_6, i64 %zext_ln90_11'
ST_27 : Operation 369 [1/1] (2.05ns)   --->   "%mul_ln90_87 = mul i64 %zext_ln90_6, i64 %zext_ln90_11" [d5.cpp:90]   --->   Operation 369 'mul' 'mul_ln90_87' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 370 '%mul_ln90_88 = mul i64 %zext_ln90_5, i64 %zext_ln90_12'
ST_27 : Operation 370 [1/1] (2.05ns)   --->   "%mul_ln90_88 = mul i64 %zext_ln90_5, i64 %zext_ln90_12" [d5.cpp:90]   --->   Operation 370 'mul' 'mul_ln90_88' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 371 '%mul_ln90_93 = mul i64 %conv36, i64 %zext_ln90_20'
ST_27 : Operation 371 [1/1] (2.05ns)   --->   "%mul_ln90_93 = mul i64 %conv36, i64 %zext_ln90_20" [d5.cpp:90]   --->   Operation 371 'mul' 'mul_ln90_93' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 372 '%mul_ln90_94 = mul i64 %zext_ln90_2, i64 %zext_ln90_25'
ST_27 : Operation 372 [1/1] (2.05ns)   --->   "%mul_ln90_94 = mul i64 %zext_ln90_2, i64 %zext_ln90_25" [d5.cpp:90]   --->   Operation 372 'mul' 'mul_ln90_94' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 373 '%mul_ln90_95 = mul i64 %zext_ln90_7, i64 %zext_ln90'
ST_27 : Operation 373 [1/1] (2.05ns)   --->   "%mul_ln90_95 = mul i64 %zext_ln90_7, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 373 'mul' 'mul_ln90_95' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 374 '%mul_ln90_97 = mul i64 %zext_ln90_24, i64 %zext_ln90'
ST_27 : Operation 374 [1/1] (2.05ns)   --->   "%mul_ln90_97 = mul i64 %zext_ln90_24, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 374 'mul' 'mul_ln90_97' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 375 '%mul_ln90_98 = mul i64 %zext_ln90_17, i64 %zext_ln90_8'
ST_27 : Operation 375 [1/1] (2.05ns)   --->   "%mul_ln90_98 = mul i64 %zext_ln90_17, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 375 'mul' 'mul_ln90_98' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 376 '%mul_ln90_100 = mul i64 %zext_ln90_6, i64 %zext_ln90_9'
ST_27 : Operation 376 [1/1] (2.05ns)   --->   "%mul_ln90_100 = mul i64 %zext_ln90_6, i64 %zext_ln90_9" [d5.cpp:90]   --->   Operation 376 'mul' 'mul_ln90_100' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 377 '%mul_ln90_101 = mul i64 %zext_ln90_23, i64 %zext_ln90_9'
ST_27 : Operation 377 [1/1] (2.05ns)   --->   "%mul_ln90_101 = mul i64 %zext_ln90_23, i64 %zext_ln90_9" [d5.cpp:90]   --->   Operation 377 'mul' 'mul_ln90_101' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 378 '%mul_ln90_102 = mul i64 %zext_ln90_5, i64 %zext_ln90_10'
ST_27 : Operation 378 [1/1] (2.05ns)   --->   "%mul_ln90_102 = mul i64 %zext_ln90_5, i64 %zext_ln90_10" [d5.cpp:90]   --->   Operation 378 'mul' 'mul_ln90_102' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 379 '%mul_ln90_103 = mul i64 %zext_ln90_7, i64 %zext_ln90_10'
ST_27 : Operation 379 [1/1] (2.05ns)   --->   "%mul_ln90_103 = mul i64 %zext_ln90_7, i64 %zext_ln90_10" [d5.cpp:90]   --->   Operation 379 'mul' 'mul_ln90_103' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 380 '%mul_ln90_105 = mul i64 %zext_ln90_22, i64 %zext_ln90_11'
ST_27 : Operation 380 [1/1] (2.05ns)   --->   "%mul_ln90_105 = mul i64 %zext_ln90_22, i64 %zext_ln90_11" [d5.cpp:90]   --->   Operation 380 'mul' 'mul_ln90_105' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 381 '%mul_ln90_107 = mul i64 %zext_ln90_17, i64 %zext_ln90_12'
ST_27 : Operation 381 [1/1] (2.05ns)   --->   "%mul_ln90_107 = mul i64 %zext_ln90_17, i64 %zext_ln90_12" [d5.cpp:90]   --->   Operation 381 'mul' 'mul_ln90_107' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 382 '%mul_ln90_109 = mul i64 %zext_ln90_6, i64 %zext_ln90_13'
ST_27 : Operation 382 [1/1] (2.05ns)   --->   "%mul_ln90_109 = mul i64 %zext_ln90_6, i64 %zext_ln90_13" [d5.cpp:90]   --->   Operation 382 'mul' 'mul_ln90_109' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 383 '%mul_ln90_111 = mul i64 %zext_ln90_5, i64 %zext_ln90_14'
ST_27 : Operation 383 [1/1] (2.05ns)   --->   "%mul_ln90_111 = mul i64 %zext_ln90_5, i64 %zext_ln90_14" [d5.cpp:90]   --->   Operation 383 'mul' 'mul_ln90_111' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 384 '%mul_ln90_112 = mul i64 %conv36, i64 %zext_ln90_19'
ST_27 : Operation 384 [1/1] (2.05ns)   --->   "%mul_ln90_112 = mul i64 %conv36, i64 %zext_ln90_19" [d5.cpp:90]   --->   Operation 384 'mul' 'mul_ln90_112' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 385 '%mul_ln90_117 = mul i64 %conv36, i64 %zext_ln90_25'
ST_27 : Operation 385 [1/1] (2.05ns)   --->   "%mul_ln90_117 = mul i64 %conv36, i64 %zext_ln90_25" [d5.cpp:90]   --->   Operation 385 'mul' 'mul_ln90_117' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 386 '%mul_ln90_118 = mul i64 %zext_ln90_1, i64 %zext_ln90_21'
ST_27 : Operation 386 [1/1] (2.05ns)   --->   "%mul_ln90_118 = mul i64 %zext_ln90_1, i64 %zext_ln90_21" [d5.cpp:90]   --->   Operation 386 'mul' 'mul_ln90_118' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 387 [1/1] (1.08ns)   --->   "%add_ln90 = add i64 %mul_ln90_34, i64 %mul_ln90_35" [d5.cpp:90]   --->   Operation 387 'add' 'add_ln90' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 388 [1/1] (1.08ns)   --->   "%add_ln90_28 = add i64 %mul_ln90_33, i64 %mul_ln90_32" [d5.cpp:90]   --->   Operation 388 'add' 'add_ln90_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i64 %add_ln90" [d5.cpp:90]   --->   Operation 389 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln90_1 = trunc i64 %add_ln90_28" [d5.cpp:90]   --->   Operation 390 'trunc' 'trunc_ln90_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_29 = add i64 %add_ln90_28, i64 %add_ln90" [d5.cpp:90]   --->   Operation 391 'add' 'add_ln90_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_33 = add i28 %trunc_ln90_1, i28 %trunc_ln90" [d5.cpp:90]   --->   Operation 392 'add' 'add_ln90_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 393 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_40 = add i64 %add_ln90_32, i64 %add_ln90_29" [d5.cpp:90]   --->   Operation 393 'add' 'arr_40' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i32 %arg2_r_loc_load" [d5.cpp:165]   --->   Operation 394 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 395 '%mul_ln165_6 = mul i64 %zext_ln90_26, i64 %zext_ln90_11'
ST_27 : Operation 395 [1/1] (2.05ns)   --->   "%mul_ln165_6 = mul i64 %zext_ln90_26, i64 %zext_ln90_11" [d5.cpp:165]   --->   Operation 395 'mul' 'mul_ln165_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 396 '%mul_ln165_15 = mul i64 %zext_ln90_23, i64 %zext_ln90_13'
ST_27 : Operation 396 [1/1] (2.05ns)   --->   "%mul_ln165_15 = mul i64 %zext_ln90_23, i64 %zext_ln90_13" [d5.cpp:165]   --->   Operation 396 'mul' 'mul_ln165_15' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 397 '%mul_ln165_20 = mul i64 %zext_ln165, i64 %zext_ln90_13'
ST_27 : Operation 397 [1/1] (2.05ns)   --->   "%mul_ln165_20 = mul i64 %zext_ln165, i64 %zext_ln90_13" [d5.cpp:165]   --->   Operation 397 'mul' 'mul_ln165_20' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 398 '%mul_ln179 = mul i64 %zext_ln165, i64 %zext_ln90'
ST_27 : Operation 398 [1/1] (2.05ns)   --->   "%mul_ln179 = mul i64 %zext_ln165, i64 %zext_ln90" [d5.cpp:179]   --->   Operation 398 'mul' 'mul_ln179' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 399 '%mul_ln179_1 = mul i64 %zext_ln90_27, i64 %zext_ln90_8'
ST_27 : Operation 399 [1/1] (2.05ns)   --->   "%mul_ln179_1 = mul i64 %zext_ln90_27, i64 %zext_ln90_8" [d5.cpp:179]   --->   Operation 399 'mul' 'mul_ln179_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 400 '%mul_ln179_2 = mul i64 %zext_ln90_24, i64 %zext_ln90_9'
ST_27 : Operation 400 [1/1] (2.05ns)   --->   "%mul_ln179_2 = mul i64 %zext_ln90_24, i64 %zext_ln90_9" [d5.cpp:179]   --->   Operation 400 'mul' 'mul_ln179_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 401 '%mul_ln179_4 = mul i64 %zext_ln90_18, i64 %zext_ln90_11'
ST_27 : Operation 401 [1/1] (2.05ns)   --->   "%mul_ln179_4 = mul i64 %zext_ln90_18, i64 %zext_ln90_11" [d5.cpp:179]   --->   Operation 401 'mul' 'mul_ln179_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 402 '%mul_ln184 = mul i64 %zext_ln90_7, i64 %zext_ln90_14'
ST_27 : Operation 402 [1/1] (2.05ns)   --->   "%mul_ln184 = mul i64 %zext_ln90_7, i64 %zext_ln90_14" [d5.cpp:184]   --->   Operation 402 'mul' 'mul_ln184' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 403 '%mul_ln184_8 = mul i64 %zext_ln90_1, i64 %zext_ln184'
ST_27 : Operation 403 [1/1] (2.05ns)   --->   "%mul_ln184_8 = mul i64 %zext_ln90_1, i64 %zext_ln184" [d5.cpp:184]   --->   Operation 403 'mul' 'mul_ln184_8' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 404 '%mul_ln189 = mul i64 %zext_ln90_27, i64 %zext_ln90_14'
ST_27 : Operation 404 [1/1] (2.05ns)   --->   "%mul_ln189 = mul i64 %zext_ln90_27, i64 %zext_ln90_14" [d5.cpp:189]   --->   Operation 404 'mul' 'mul_ln189' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 405 '%mul_ln189_1 = mul i64 %zext_ln90_24, i64 %zext_ln90_19'
ST_27 : Operation 405 [1/1] (2.05ns)   --->   "%mul_ln189_1 = mul i64 %zext_ln90_24, i64 %zext_ln90_19" [d5.cpp:189]   --->   Operation 405 'mul' 'mul_ln189_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln189_1 = add i64 %mul_ln165_20, i64 %mul_ln189_1" [d5.cpp:189]   --->   Operation 406 'add' 'add_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 407 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln189 = add i64 %add_ln189_1, i64 %mul_ln189" [d5.cpp:189]   --->   Operation 407 'add' 'add_ln189' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln189_1 = trunc i64 %add_ln189" [d5.cpp:189]   --->   Operation 408 'trunc' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 409 '%mul_ln190_1 = mul i64 %zext_ln90_1, i64 %zext_ln90_28'
ST_27 : Operation 409 [1/1] (2.05ns)   --->   "%mul_ln190_1 = mul i64 %zext_ln90_1, i64 %zext_ln90_28" [d5.cpp:190]   --->   Operation 409 'mul' 'mul_ln190_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 410 '%mul_ln190_2 = mul i64 %zext_ln90_2, i64 %zext_ln90_21'
ST_27 : Operation 410 [1/1] (2.05ns)   --->   "%mul_ln190_2 = mul i64 %zext_ln90_2, i64 %zext_ln90_21" [d5.cpp:190]   --->   Operation 410 'mul' 'mul_ln190_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 411 '%mul_ln190_3 = mul i64 %zext_ln90_3, i64 %zext_ln90_25'
ST_27 : Operation 411 [1/1] (2.05ns)   --->   "%mul_ln190_3 = mul i64 %zext_ln90_3, i64 %zext_ln90_25" [d5.cpp:190]   --->   Operation 411 'mul' 'mul_ln190_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 412 '%mul_ln190_4 = mul i64 %zext_ln90_4, i64 %zext_ln90_16'
ST_27 : Operation 412 [1/1] (2.05ns)   --->   "%mul_ln190_4 = mul i64 %zext_ln90_4, i64 %zext_ln90_16" [d5.cpp:190]   --->   Operation 412 'mul' 'mul_ln190_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 413 [1/1] (1.08ns)   --->   "%add_ln190 = add i64 %mul_ln190_2, i64 %mul_ln190_1" [d5.cpp:190]   --->   Operation 413 'add' 'add_ln190' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 414 [1/1] (1.08ns)   --->   "%add_ln190_1 = add i64 %mul_ln190_3, i64 %mul_ln190_4" [d5.cpp:190]   --->   Operation 414 'add' 'add_ln190_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i64 %add_ln190" [d5.cpp:190]   --->   Operation 415 'trunc' 'trunc_ln190' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln190_1 = trunc i64 %add_ln190_1" [d5.cpp:190]   --->   Operation 416 'trunc' 'trunc_ln190_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_2 = add i64 %add_ln190_1, i64 %add_ln190" [d5.cpp:190]   --->   Operation 417 'add' 'add_ln190_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_7 = add i28 %trunc_ln190_1, i28 %trunc_ln190" [d5.cpp:190]   --->   Operation 418 'add' 'add_ln190_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 419 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln190_9 = add i64 %add_ln190_5, i64 %add_ln190_2" [d5.cpp:190]   --->   Operation 419 'add' 'add_ln190_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 420 [1/1] (1.08ns)   --->   "%add_ln190_10 = add i64 %mul_ln179_1, i64 %mul_ln179_2" [d5.cpp:190]   --->   Operation 420 'add' 'add_ln190_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 421 [1/1] (1.08ns)   --->   "%add_ln190_11 = add i64 %mul_ln179, i64 %mul_ln179_4" [d5.cpp:190]   --->   Operation 421 'add' 'add_ln190_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln190_4 = trunc i64 %add_ln190_10" [d5.cpp:190]   --->   Operation 422 'trunc' 'trunc_ln190_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln190_5 = trunc i64 %add_ln190_11" [d5.cpp:190]   --->   Operation 423 'trunc' 'trunc_ln190_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_12 = add i64 %add_ln190_11, i64 %add_ln190_10" [d5.cpp:190]   --->   Operation 424 'add' 'add_ln190_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 425 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_16 = add i28 %trunc_ln190_5, i28 %trunc_ln190_4" [d5.cpp:190]   --->   Operation 425 'add' 'add_ln190_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 426 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln190_18 = add i64 %add_ln190_15, i64 %add_ln190_12" [d5.cpp:190]   --->   Operation 426 'add' 'add_ln190_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 427 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln190_19 = add i28 %add_ln190_8, i28 %add_ln190_7" [d5.cpp:190]   --->   Operation 427 'add' 'add_ln190_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 428 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln190_20 = add i28 %add_ln190_17, i28 %add_ln190_16" [d5.cpp:190]   --->   Operation 428 'add' 'add_ln190_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 429 '%mul_ln191 = mul i64 %zext_ln90_22, i64 %zext_ln184'
ST_27 : Operation 429 [1/1] (2.05ns)   --->   "%mul_ln191 = mul i64 %zext_ln90_22, i64 %zext_ln184" [d5.cpp:191]   --->   Operation 429 'mul' 'mul_ln191' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 430 '%mul_ln191_1 = mul i64 %zext_ln90_7, i64 %zext_ln90_28'
ST_27 : Operation 430 [1/1] (2.05ns)   --->   "%mul_ln191_1 = mul i64 %zext_ln90_7, i64 %zext_ln90_28" [d5.cpp:191]   --->   Operation 430 'mul' 'mul_ln191_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 431 '%mul_ln191_2 = mul i64 %zext_ln90_23, i64 %zext_ln90_21'
ST_27 : Operation 431 [1/1] (2.05ns)   --->   "%mul_ln191_2 = mul i64 %zext_ln90_23, i64 %zext_ln90_21" [d5.cpp:191]   --->   Operation 431 'mul' 'mul_ln191_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 432 '%mul_ln191_3 = mul i64 %zext_ln90_18, i64 %zext_ln90_25'
ST_27 : Operation 432 [1/1] (2.05ns)   --->   "%mul_ln191_3 = mul i64 %zext_ln90_18, i64 %zext_ln90_25" [d5.cpp:191]   --->   Operation 432 'mul' 'mul_ln191_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 433 '%mul_ln191_4 = mul i64 %zext_ln90_26, i64 %zext_ln90_16'
ST_27 : Operation 433 [1/1] (2.05ns)   --->   "%mul_ln191_4 = mul i64 %zext_ln90_26, i64 %zext_ln90_16" [d5.cpp:191]   --->   Operation 433 'mul' 'mul_ln191_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 434 '%mul_ln191_5 = mul i64 %zext_ln90_24, i64 %zext_ln90_20'
ST_27 : Operation 434 [1/1] (2.05ns)   --->   "%mul_ln191_5 = mul i64 %zext_ln90_24, i64 %zext_ln90_20" [d5.cpp:191]   --->   Operation 434 'mul' 'mul_ln191_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 435 '%mul_ln191_6 = mul i64 %zext_ln165, i64 %zext_ln90_19'
ST_27 : Operation 435 [1/1] (2.05ns)   --->   "%mul_ln191_6 = mul i64 %zext_ln165, i64 %zext_ln90_19" [d5.cpp:191]   --->   Operation 435 'mul' 'mul_ln191_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 436 '%mul_ln191_7 = mul i64 %zext_ln90_27, i64 %zext_ln90_15'
ST_27 : Operation 436 [1/1] (2.05ns)   --->   "%mul_ln191_7 = mul i64 %zext_ln90_27, i64 %zext_ln90_15" [d5.cpp:191]   --->   Operation 436 'mul' 'mul_ln191_7' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 437 [1/1] (1.08ns)   --->   "%add_ln191 = add i64 %mul_ln191_2, i64 %mul_ln191_1" [d5.cpp:191]   --->   Operation 437 'add' 'add_ln191' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 438 [1/1] (1.08ns)   --->   "%add_ln191_1 = add i64 %mul_ln191_3, i64 %mul_ln191_4" [d5.cpp:191]   --->   Operation 438 'add' 'add_ln191_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln191 = trunc i64 %add_ln191" [d5.cpp:191]   --->   Operation 439 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln191_1 = trunc i64 %add_ln191_1" [d5.cpp:191]   --->   Operation 440 'trunc' 'trunc_ln191_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 441 [1/1] (1.08ns)   --->   "%add_ln191_2 = add i64 %add_ln191_1, i64 %add_ln191" [d5.cpp:191]   --->   Operation 441 'add' 'add_ln191_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 442 [1/1] (1.08ns)   --->   "%add_ln191_3 = add i64 %mul_ln191_7, i64 %mul_ln191_5" [d5.cpp:191]   --->   Operation 442 'add' 'add_ln191_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 443 [1/1] (1.08ns)   --->   "%add_ln191_4 = add i64 %mul_ln191_6, i64 %mul_ln191" [d5.cpp:191]   --->   Operation 443 'add' 'add_ln191_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln191_2 = trunc i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 444 'trunc' 'trunc_ln191_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln191_3 = trunc i64 %add_ln191_4" [d5.cpp:191]   --->   Operation 445 'trunc' 'trunc_ln191_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 446 [1/1] (1.08ns)   --->   "%add_ln191_5 = add i64 %add_ln191_4, i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 446 'add' 'add_ln191_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 447 [1/1] (0.97ns)   --->   "%add_ln191_7 = add i28 %trunc_ln191_1, i28 %trunc_ln191" [d5.cpp:191]   --->   Operation 447 'add' 'add_ln191_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 448 [1/1] (0.97ns)   --->   "%add_ln191_8 = add i28 %trunc_ln191_3, i28 %trunc_ln191_2" [d5.cpp:191]   --->   Operation 448 'add' 'add_ln191_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 449 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln191_9 = add i28 %add_ln90_34, i28 %add_ln90_33" [d5.cpp:191]   --->   Operation 449 'add' 'add_ln191_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 450 '%mul_ln192 = mul i64 %zext_ln90_7, i64 %zext_ln184'
ST_27 : Operation 450 [1/1] (2.05ns)   --->   "%mul_ln192 = mul i64 %zext_ln90_7, i64 %zext_ln184" [d5.cpp:192]   --->   Operation 450 'mul' 'mul_ln192' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 451 '%mul_ln192_1 = mul i64 %zext_ln90_23, i64 %zext_ln90_28'
ST_27 : Operation 451 [1/1] (2.05ns)   --->   "%mul_ln192_1 = mul i64 %zext_ln90_23, i64 %zext_ln90_28" [d5.cpp:192]   --->   Operation 451 'mul' 'mul_ln192_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 452 '%mul_ln192_3 = mul i64 %zext_ln90_26, i64 %zext_ln90_25'
ST_27 : Operation 452 [1/1] (2.05ns)   --->   "%mul_ln192_3 = mul i64 %zext_ln90_26, i64 %zext_ln90_25" [d5.cpp:192]   --->   Operation 452 'mul' 'mul_ln192_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 453 '%mul_ln193 = mul i64 %zext_ln90_23, i64 %zext_ln184'
ST_27 : Operation 453 [1/1] (2.05ns)   --->   "%mul_ln193 = mul i64 %zext_ln90_23, i64 %zext_ln184" [d5.cpp:193]   --->   Operation 453 'mul' 'mul_ln193' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 454 '%mul_ln193_2 = mul i64 %zext_ln90_26, i64 %zext_ln90_21'
ST_27 : Operation 454 [1/1] (2.05ns)   --->   "%mul_ln193_2 = mul i64 %zext_ln90_26, i64 %zext_ln90_21" [d5.cpp:193]   --->   Operation 454 'mul' 'mul_ln193_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 455 '%mul_ln194_1 = mul i64 %zext_ln90_26, i64 %zext_ln90_28'
ST_27 : Operation 455 [1/1] (2.05ns)   --->   "%mul_ln194_1 = mul i64 %zext_ln90_26, i64 %zext_ln90_28" [d5.cpp:194]   --->   Operation 455 'mul' 'mul_ln194_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 456 '%mul_ln195 = mul i64 %zext_ln90_26, i64 %zext_ln184'
ST_27 : Operation 456 [1/1] (2.05ns)   --->   "%mul_ln195 = mul i64 %zext_ln90_26, i64 %zext_ln184" [d5.cpp:195]   --->   Operation 456 'mul' 'mul_ln195' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 457 '%mul_ln197 = mul i64 %zext_ln165, i64 %zext_ln90_28'
ST_27 : Operation 457 [1/1] (2.05ns)   --->   "%mul_ln197 = mul i64 %zext_ln165, i64 %zext_ln90_28" [d5.cpp:197]   --->   Operation 457 'mul' 'mul_ln197' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 458 '%mul_ln197_1 = mul i64 %zext_ln90_27, i64 %zext_ln184'
ST_27 : Operation 458 [1/1] (2.05ns)   --->   "%mul_ln197_1 = mul i64 %zext_ln90_27, i64 %zext_ln184" [d5.cpp:197]   --->   Operation 458 'mul' 'mul_ln197_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 459 '%mul_ln198 = mul i64 %zext_ln165, i64 %zext_ln184'
ST_27 : Operation 459 [1/1] (2.05ns)   --->   "%mul_ln198 = mul i64 %zext_ln165, i64 %zext_ln184" [d5.cpp:198]   --->   Operation 459 'mul' 'mul_ln198' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 460 [1/1] (1.08ns)   --->   "%add_ln90_36 = add i64 %mul_ln90_94, i64 %mul_ln90_118" [d5.cpp:90]   --->   Operation 460 'add' 'add_ln90_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 461 [1/1] (1.08ns)   --->   "%add_ln90_37 = add i64 %mul_ln90_57, i64 %mul_ln90_56" [d5.cpp:90]   --->   Operation 461 'add' 'add_ln90_37' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln90_4 = trunc i64 %add_ln90_36" [d5.cpp:90]   --->   Operation 462 'trunc' 'trunc_ln90_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln90_5 = trunc i64 %add_ln90_37" [d5.cpp:90]   --->   Operation 463 'trunc' 'trunc_ln90_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 464 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_38 = add i64 %add_ln90_37, i64 %add_ln90_36" [d5.cpp:90]   --->   Operation 464 'add' 'add_ln90_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_42 = add i28 %trunc_ln90_5, i28 %trunc_ln90_4" [d5.cpp:90]   --->   Operation 465 'add' 'add_ln90_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 466 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_44 = add i64 %add_ln90_41, i64 %add_ln90_38" [d5.cpp:90]   --->   Operation 466 'add' 'add_ln90_44' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 467 [1/1] (1.08ns)   --->   "%add_ln90_45 = add i64 %mul_ln90_46, i64 %mul_ln90_47" [d5.cpp:90]   --->   Operation 467 'add' 'add_ln90_45' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 468 [1/1] (1.08ns)   --->   "%add_ln90_46 = add i64 %mul_ln198, i64 %mul_ln90_49" [d5.cpp:90]   --->   Operation 468 'add' 'add_ln90_46' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln90_8 = trunc i64 %add_ln90_45" [d5.cpp:90]   --->   Operation 469 'trunc' 'trunc_ln90_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln90_9 = trunc i64 %add_ln90_46" [d5.cpp:90]   --->   Operation 470 'trunc' 'trunc_ln90_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_47 = add i64 %add_ln90_46, i64 %add_ln90_45" [d5.cpp:90]   --->   Operation 471 'add' 'add_ln90_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_51 = add i28 %trunc_ln90_9, i28 %trunc_ln90_8" [d5.cpp:90]   --->   Operation 472 'add' 'add_ln90_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 473 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_53 = add i64 %add_ln90_50, i64 %add_ln90_47" [d5.cpp:90]   --->   Operation 473 'add' 'add_ln90_53' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 474 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln90_54 = add i28 %add_ln90_43, i28 %add_ln90_42" [d5.cpp:90]   --->   Operation 474 'add' 'add_ln90_54' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 475 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln90_55 = add i28 %add_ln90_52, i28 %add_ln90_51" [d5.cpp:90]   --->   Operation 475 'add' 'add_ln90_55' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 476 '%mul_ln200 = mul i64 %zext_ln90_17, i64 %zext_ln184'
ST_27 : Operation 476 [1/1] (2.05ns)   --->   "%mul_ln200 = mul i64 %zext_ln90_17, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 476 'mul' 'mul_ln200' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i64 %mul_ln200" [d5.cpp:200]   --->   Operation 477 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 478 '%mul_ln200_1 = mul i64 %zext_ln90_22, i64 %zext_ln90_28'
ST_27 : Operation 478 [1/1] (2.05ns)   --->   "%mul_ln200_1 = mul i64 %zext_ln90_22, i64 %zext_ln90_28" [d5.cpp:200]   --->   Operation 478 'mul' 'mul_ln200_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln200_2 = zext i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 479 'zext' 'zext_ln200_2' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 480 '%mul_ln200_2 = mul i64 %zext_ln90_7, i64 %zext_ln90_21'
ST_27 : Operation 480 [1/1] (2.05ns)   --->   "%mul_ln200_2 = mul i64 %zext_ln90_7, i64 %zext_ln90_21" [d5.cpp:200]   --->   Operation 480 'mul' 'mul_ln200_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln200_3 = zext i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 481 'zext' 'zext_ln200_3' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 482 '%mul_ln200_3 = mul i64 %zext_ln90_23, i64 %zext_ln90_25'
ST_27 : Operation 482 [1/1] (2.05ns)   --->   "%mul_ln200_3 = mul i64 %zext_ln90_23, i64 %zext_ln90_25" [d5.cpp:200]   --->   Operation 482 'mul' 'mul_ln200_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln200_4 = zext i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 483 'zext' 'zext_ln200_4' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 484 '%mul_ln200_4 = mul i64 %zext_ln90_18, i64 %zext_ln90_16'
ST_27 : Operation 484 [1/1] (2.05ns)   --->   "%mul_ln200_4 = mul i64 %zext_ln90_18, i64 %zext_ln90_16" [d5.cpp:200]   --->   Operation 484 'mul' 'mul_ln200_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln200_5 = zext i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 485 'zext' 'zext_ln200_5' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 486 '%mul_ln200_5 = mul i64 %zext_ln90_26, i64 %zext_ln90_20'
ST_27 : Operation 486 [1/1] (2.05ns)   --->   "%mul_ln200_5 = mul i64 %zext_ln90_26, i64 %zext_ln90_20" [d5.cpp:200]   --->   Operation 486 'mul' 'mul_ln200_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln200_6 = zext i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 487 'zext' 'zext_ln200_6' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 488 '%mul_ln200_6 = mul i64 %zext_ln90_24, i64 %zext_ln90_15'
ST_27 : Operation 488 [1/1] (2.05ns)   --->   "%mul_ln200_6 = mul i64 %zext_ln90_24, i64 %zext_ln90_15" [d5.cpp:200]   --->   Operation 488 'mul' 'mul_ln200_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln200_7 = zext i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 489 'zext' 'zext_ln200_7' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 490 '%mul_ln200_7 = mul i64 %zext_ln90_27, i64 %zext_ln90_19'
ST_27 : Operation 490 [1/1] (2.05ns)   --->   "%mul_ln200_7 = mul i64 %zext_ln90_27, i64 %zext_ln90_19" [d5.cpp:200]   --->   Operation 490 'mul' 'mul_ln200_7' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln200_8 = zext i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 491 'zext' 'zext_ln200_8' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.36ns)   --->   Input mux for Operation 492 '%mul_ln200_8 = mul i64 %zext_ln165, i64 %zext_ln90_14'
ST_27 : Operation 492 [1/1] (2.05ns)   --->   "%mul_ln200_8 = mul i64 %zext_ln165, i64 %zext_ln90_14" [d5.cpp:200]   --->   Operation 492 'mul' 'mul_ln200_8' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln200_9 = zext i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 493 'zext' 'zext_ln200_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln200_1 = trunc i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 494 'trunc' 'trunc_ln200_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln200_2 = trunc i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 495 'trunc' 'trunc_ln200_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln200_3 = trunc i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 496 'trunc' 'trunc_ln200_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln200_4 = trunc i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 497 'trunc' 'trunc_ln200_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln200_5 = trunc i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 498 'trunc' 'trunc_ln200_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln200_6 = trunc i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 499 'trunc' 'trunc_ln200_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln200_7 = trunc i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 500 'trunc' 'trunc_ln200_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln200_8 = trunc i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 501 'trunc' 'trunc_ln200_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln200_9 = trunc i64 %mul_ln200" [d5.cpp:200]   --->   Operation 502 'trunc' 'trunc_ln200_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 503 [1/1] (1.08ns)   --->   "%add_ln200_4 = add i65 %zext_ln200_9, i65 %zext_ln200_7" [d5.cpp:200]   --->   Operation 503 'add' 'add_ln200_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln200_12 = zext i65 %add_ln200_4" [d5.cpp:200]   --->   Operation 504 'zext' 'zext_ln200_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 505 [1/1] (1.09ns)   --->   "%add_ln200_5 = add i66 %zext_ln200_12, i66 %zext_ln200_8" [d5.cpp:200]   --->   Operation 505 'add' 'add_ln200_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 506 [1/1] (1.08ns)   --->   "%add_ln200_6 = add i65 %zext_ln200_5, i65 %zext_ln200_4" [d5.cpp:200]   --->   Operation 506 'add' 'add_ln200_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln200_14 = zext i65 %add_ln200_6" [d5.cpp:200]   --->   Operation 507 'zext' 'zext_ln200_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 508 [1/1] (1.09ns)   --->   "%add_ln200_7 = add i66 %zext_ln200_14, i66 %zext_ln200_6" [d5.cpp:200]   --->   Operation 508 'add' 'add_ln200_7' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 509 [1/1] (1.08ns)   --->   "%add_ln200_9 = add i65 %zext_ln200_2, i65 %zext_ln200_1" [d5.cpp:200]   --->   Operation 509 'add' 'add_ln200_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln200_17 = zext i65 %add_ln200_9" [d5.cpp:200]   --->   Operation 510 'zext' 'zext_ln200_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 511 [1/1] (1.09ns)   --->   "%add_ln200_10 = add i66 %zext_ln200_17, i66 %zext_ln200_3" [d5.cpp:200]   --->   Operation 511 'add' 'add_ln200_10' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 512 [1/1] (1.08ns)   --->   "%add_ln184_11 = add i64 %mul_ln165_6, i64 %mul_ln184" [d5.cpp:184]   --->   Operation 512 'add' 'add_ln184_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 513 [1/1] (1.08ns)   --->   "%add_ln184_12 = add i64 %mul_ln165_15, i64 %mul_ln184_8" [d5.cpp:184]   --->   Operation 513 'add' 'add_ln184_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln184_5 = trunc i64 %add_ln184_11" [d5.cpp:184]   --->   Operation 514 'trunc' 'trunc_ln184_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln184_6 = trunc i64 %add_ln184_12" [d5.cpp:184]   --->   Operation 515 'trunc' 'trunc_ln184_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 516 [1/1] (1.08ns)   --->   "%add_ln184_13 = add i64 %add_ln184_12, i64 %add_ln184_11" [d5.cpp:184]   --->   Operation 516 'add' 'add_ln184_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 517 [1/1] (0.97ns)   --->   "%add_ln184_15 = add i28 %trunc_ln184_6, i28 %trunc_ln184_5" [d5.cpp:184]   --->   Operation 517 'add' 'add_ln184_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 518 [1/1] (1.08ns)   --->   "%add_ln197_1 = add i64 %mul_ln90_68, i64 %mul_ln90_81" [d5.cpp:197]   --->   Operation 518 'add' 'add_ln197_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 519 [1/1] (1.08ns)   --->   "%add_ln197_2 = add i64 %mul_ln90_80, i64 %mul_ln90_45" [d5.cpp:197]   --->   Operation 519 'add' 'add_ln197_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i64 %add_ln197_1" [d5.cpp:197]   --->   Operation 520 'trunc' 'trunc_ln197' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln197_1 = trunc i64 %add_ln197_2" [d5.cpp:197]   --->   Operation 521 'trunc' 'trunc_ln197_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_3 = add i64 %add_ln197_2, i64 %add_ln197_1" [d5.cpp:197]   --->   Operation 522 'add' 'add_ln197_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_7 = add i28 %trunc_ln197_1, i28 %trunc_ln197" [d5.cpp:197]   --->   Operation 523 'add' 'add_ln197_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 524 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln197_9 = add i64 %add_ln197_6, i64 %add_ln197_3" [d5.cpp:197]   --->   Operation 524 'add' 'add_ln197_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 525 [1/1] (1.08ns)   --->   "%add_ln197_10 = add i64 %mul_ln197_1, i64 %mul_ln90_97" [d5.cpp:197]   --->   Operation 525 'add' 'add_ln197_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 526 [1/1] (1.08ns)   --->   "%add_ln197_11 = add i64 %mul_ln197, i64 %mul_ln90_64" [d5.cpp:197]   --->   Operation 526 'add' 'add_ln197_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln197_4 = trunc i64 %add_ln197_10" [d5.cpp:197]   --->   Operation 527 'trunc' 'trunc_ln197_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln197_5 = trunc i64 %add_ln197_11" [d5.cpp:197]   --->   Operation 528 'trunc' 'trunc_ln197_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_12 = add i64 %add_ln197_11, i64 %add_ln197_10" [d5.cpp:197]   --->   Operation 529 'add' 'add_ln197_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_16 = add i28 %trunc_ln197_5, i28 %trunc_ln197_4" [d5.cpp:197]   --->   Operation 530 'add' 'add_ln197_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 531 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln197_18 = add i64 %add_ln197_15, i64 %add_ln197_12" [d5.cpp:197]   --->   Operation 531 'add' 'add_ln197_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 532 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln197_19 = add i28 %add_ln197_8, i28 %add_ln197_7" [d5.cpp:197]   --->   Operation 532 'add' 'add_ln197_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 533 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln197_20 = add i28 %add_ln197_17, i28 %add_ln197_16" [d5.cpp:197]   --->   Operation 533 'add' 'add_ln197_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 534 [1/1] (1.08ns)   --->   "%add_ln196_4 = add i64 %mul_ln90_107, i64 %mul_ln90_105" [d5.cpp:196]   --->   Operation 534 'add' 'add_ln196_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 535 [1/1] (1.08ns)   --->   "%add_ln196_5 = add i64 %mul_ln90_111, i64 %mul_ln90_109" [d5.cpp:196]   --->   Operation 535 'add' 'add_ln196_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln196_2 = trunc i64 %add_ln196_4" [d5.cpp:196]   --->   Operation 536 'trunc' 'trunc_ln196_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln196_3 = trunc i64 %add_ln196_5" [d5.cpp:196]   --->   Operation 537 'trunc' 'trunc_ln196_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 538 [1/1] (1.08ns)   --->   "%add_ln196_6 = add i64 %add_ln196_5, i64 %add_ln196_4" [d5.cpp:196]   --->   Operation 538 'add' 'add_ln196_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 539 [1/1] (0.97ns)   --->   "%add_ln196_8 = add i28 %trunc_ln196_3, i28 %trunc_ln196_2" [d5.cpp:196]   --->   Operation 539 'add' 'add_ln196_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 540 [1/1] (1.08ns)   --->   "%add_ln196_13 = add i64 %mul_ln90_83, i64 %mul_ln90_103" [d5.cpp:196]   --->   Operation 540 'add' 'add_ln196_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 541 [1/1] (1.08ns)   --->   "%add_ln196_14 = add i64 %mul_ln90_101, i64 %mul_ln90_117" [d5.cpp:196]   --->   Operation 541 'add' 'add_ln196_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln196_6 = trunc i64 %add_ln196_13" [d5.cpp:196]   --->   Operation 542 'trunc' 'trunc_ln196_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln196_7 = trunc i64 %add_ln196_14" [d5.cpp:196]   --->   Operation 543 'trunc' 'trunc_ln196_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 544 [1/1] (1.08ns)   --->   "%add_ln196_15 = add i64 %add_ln196_14, i64 %add_ln196_13" [d5.cpp:196]   --->   Operation 544 'add' 'add_ln196_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 545 [1/1] (0.97ns)   --->   "%add_ln196_17 = add i28 %trunc_ln196_7, i28 %trunc_ln196_6" [d5.cpp:196]   --->   Operation 545 'add' 'add_ln196_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 546 [1/1] (1.08ns)   --->   "%add_ln195_4 = add i64 %mul_ln90_59, i64 %mul_ln90_37" [d5.cpp:195]   --->   Operation 546 'add' 'add_ln195_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 547 [1/1] (1.08ns)   --->   "%add_ln195_5 = add i64 %mul_ln90_60, i64 %mul_ln90_38" [d5.cpp:195]   --->   Operation 547 'add' 'add_ln195_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln195_2 = trunc i64 %add_ln195_4" [d5.cpp:195]   --->   Operation 548 'trunc' 'trunc_ln195_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln195_3 = trunc i64 %add_ln195_5" [d5.cpp:195]   --->   Operation 549 'trunc' 'trunc_ln195_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 550 [1/1] (1.08ns)   --->   "%add_ln195_6 = add i64 %add_ln195_5, i64 %add_ln195_4" [d5.cpp:195]   --->   Operation 550 'add' 'add_ln195_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 551 [1/1] (0.97ns)   --->   "%add_ln195_8 = add i28 %trunc_ln195_3, i28 %trunc_ln195_2" [d5.cpp:195]   --->   Operation 551 'add' 'add_ln195_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 552 [1/1] (1.08ns)   --->   "%add_ln195_13 = add i64 %mul_ln195, i64 %mul_ln90_58" [d5.cpp:195]   --->   Operation 552 'add' 'add_ln195_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 553 [1/1] (1.08ns)   --->   "%add_ln195_14 = add i64 %mul_ln90_36, i64 %mul_ln90_29" [d5.cpp:195]   --->   Operation 553 'add' 'add_ln195_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln195_6 = trunc i64 %add_ln195_13" [d5.cpp:195]   --->   Operation 554 'trunc' 'trunc_ln195_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln195_7 = trunc i64 %add_ln195_14" [d5.cpp:195]   --->   Operation 555 'trunc' 'trunc_ln195_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 556 [1/1] (1.08ns)   --->   "%add_ln195_15 = add i64 %add_ln195_14, i64 %add_ln195_13" [d5.cpp:195]   --->   Operation 556 'add' 'add_ln195_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 557 [1/1] (0.97ns)   --->   "%add_ln195_17 = add i28 %trunc_ln195_7, i28 %trunc_ln195_6" [d5.cpp:195]   --->   Operation 557 'add' 'add_ln195_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 558 [1/1] (1.08ns)   --->   "%add_ln194_4 = add i64 %mul_ln90_86, i64 %mul_ln90_85" [d5.cpp:194]   --->   Operation 558 'add' 'add_ln194_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 559 [1/1] (1.08ns)   --->   "%add_ln194_5 = add i64 %mul_ln90_88, i64 %mul_ln90_87" [d5.cpp:194]   --->   Operation 559 'add' 'add_ln194_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln194_2 = trunc i64 %add_ln194_4" [d5.cpp:194]   --->   Operation 560 'trunc' 'trunc_ln194_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln194_3 = trunc i64 %add_ln194_5" [d5.cpp:194]   --->   Operation 561 'trunc' 'trunc_ln194_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 562 [1/1] (1.08ns)   --->   "%add_ln194_6 = add i64 %add_ln194_5, i64 %add_ln194_4" [d5.cpp:194]   --->   Operation 562 'add' 'add_ln194_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 563 [1/1] (0.97ns)   --->   "%add_ln194_8 = add i28 %trunc_ln194_3, i28 %trunc_ln194_2" [d5.cpp:194]   --->   Operation 563 'add' 'add_ln194_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 564 [1/1] (1.08ns)   --->   "%add_ln194_13 = add i64 %mul_ln194_1, i64 %mul_ln90_84" [d5.cpp:194]   --->   Operation 564 'add' 'add_ln194_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 565 [1/1] (1.08ns)   --->   "%add_ln194_14 = add i64 %mul_ln90_69, i64 %mul_ln90_93" [d5.cpp:194]   --->   Operation 565 'add' 'add_ln194_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln194_6 = trunc i64 %add_ln194_13" [d5.cpp:194]   --->   Operation 566 'trunc' 'trunc_ln194_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln194_7 = trunc i64 %add_ln194_14" [d5.cpp:194]   --->   Operation 567 'trunc' 'trunc_ln194_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 568 [1/1] (1.08ns)   --->   "%add_ln194_15 = add i64 %add_ln194_14, i64 %add_ln194_13" [d5.cpp:194]   --->   Operation 568 'add' 'add_ln194_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 569 [1/1] (0.97ns)   --->   "%add_ln194_17 = add i28 %trunc_ln194_7, i28 %trunc_ln194_6" [d5.cpp:194]   --->   Operation 569 'add' 'add_ln194_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 570 [1/1] (1.08ns)   --->   "%add_ln193_3 = add i64 %mul_ln90_72, i64 %mul_ln90_71" [d5.cpp:193]   --->   Operation 570 'add' 'add_ln193_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 571 [1/1] (1.08ns)   --->   "%add_ln193_5 = add i64 %mul_ln90_74, i64 %mul_ln90_73" [d5.cpp:193]   --->   Operation 571 'add' 'add_ln193_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i64 %add_ln193_3" [d5.cpp:193]   --->   Operation 572 'trunc' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln193_3 = trunc i64 %add_ln193_5" [d5.cpp:193]   --->   Operation 573 'trunc' 'trunc_ln193_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 574 [1/1] (1.08ns)   --->   "%add_ln193_6 = add i64 %add_ln193_5, i64 %add_ln193_3" [d5.cpp:193]   --->   Operation 574 'add' 'add_ln193_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 575 [1/1] (0.97ns)   --->   "%add_ln193_8 = add i28 %trunc_ln193_3, i28 %trunc_ln193_2" [d5.cpp:193]   --->   Operation 575 'add' 'add_ln193_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 576 [1/1] (1.08ns)   --->   "%add_ln193_13 = add i64 %mul_ln193_2, i64 %mul_ln90_95" [d5.cpp:193]   --->   Operation 576 'add' 'add_ln193_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 577 [1/1] (1.08ns)   --->   "%add_ln193_14 = add i64 %mul_ln193, i64 %mul_ln90_79" [d5.cpp:193]   --->   Operation 577 'add' 'add_ln193_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln193_6 = trunc i64 %add_ln193_13" [d5.cpp:193]   --->   Operation 578 'trunc' 'trunc_ln193_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln193_7 = trunc i64 %add_ln193_14" [d5.cpp:193]   --->   Operation 579 'trunc' 'trunc_ln193_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 580 [1/1] (1.08ns)   --->   "%add_ln193_15 = add i64 %add_ln193_14, i64 %add_ln193_13" [d5.cpp:193]   --->   Operation 580 'add' 'add_ln193_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 581 [1/1] (0.97ns)   --->   "%add_ln193_17 = add i28 %trunc_ln193_7, i28 %trunc_ln193_6" [d5.cpp:193]   --->   Operation 581 'add' 'add_ln193_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 582 [1/1] (1.08ns)   --->   "%add_ln192_3 = add i64 %mul_ln90_98, i64 %mul_ln90_82" [d5.cpp:192]   --->   Operation 582 'add' 'add_ln192_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 583 [1/1] (1.08ns)   --->   "%add_ln192_4 = add i64 %mul_ln90_102, i64 %mul_ln90_100" [d5.cpp:192]   --->   Operation 583 'add' 'add_ln192_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln192_2 = trunc i64 %add_ln192_3" [d5.cpp:192]   --->   Operation 584 'trunc' 'trunc_ln192_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln192_3 = trunc i64 %add_ln192_4" [d5.cpp:192]   --->   Operation 585 'trunc' 'trunc_ln192_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 586 [1/1] (1.08ns)   --->   "%add_ln192_6 = add i64 %add_ln192_4, i64 %add_ln192_3" [d5.cpp:192]   --->   Operation 586 'add' 'add_ln192_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 587 [1/1] (0.97ns)   --->   "%add_ln192_8 = add i28 %trunc_ln192_3, i28 %trunc_ln192_2" [d5.cpp:192]   --->   Operation 587 'add' 'add_ln192_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 588 [1/1] (1.08ns)   --->   "%add_ln192_13 = add i64 %mul_ln192_3, i64 %mul_ln192" [d5.cpp:192]   --->   Operation 588 'add' 'add_ln192_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 589 [1/1] (1.08ns)   --->   "%add_ln192_14 = add i64 %mul_ln192_1, i64 %mul_ln90_112" [d5.cpp:192]   --->   Operation 589 'add' 'add_ln192_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln192_6 = trunc i64 %add_ln192_13" [d5.cpp:192]   --->   Operation 590 'trunc' 'trunc_ln192_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln192_7 = trunc i64 %add_ln192_14" [d5.cpp:192]   --->   Operation 591 'trunc' 'trunc_ln192_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 592 [1/1] (1.08ns)   --->   "%add_ln192_15 = add i64 %add_ln192_14, i64 %add_ln192_13" [d5.cpp:192]   --->   Operation 592 'add' 'add_ln192_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 593 [1/1] (0.97ns)   --->   "%add_ln192_17 = add i28 %trunc_ln192_7, i28 %trunc_ln192_6" [d5.cpp:192]   --->   Operation 593 'add' 'add_ln192_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_4 = add i28 %trunc_ln200_8, i28 %trunc_ln200_7" [d5.cpp:208]   --->   Operation 594 'add' 'add_ln208_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 595 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_5 = add i28 %add_ln208_4, i28 %trunc_ln200_6" [d5.cpp:208]   --->   Operation 595 'add' 'add_ln208_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 596 [1/1] (0.97ns)   --->   "%add_ln208_7 = add i28 %trunc_ln200_2, i28 %trunc_ln200_3" [d5.cpp:208]   --->   Operation 596 'add' 'add_ln208_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.12>
ST_28 : Operation 597 [1/1] (0.00ns)   --->   "%add_6411_loc_load = load i64 %add_6411_loc"   --->   Operation 597 'load' 'add_6411_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 598 [1/1] (0.00ns)   --->   "%add_5410_loc_load = load i64 %add_5410_loc"   --->   Operation 598 'load' 'add_5410_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 599 [1/1] (0.00ns)   --->   "%add_4409_loc_load = load i64 %add_4409_loc"   --->   Operation 599 'load' 'add_4409_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 600 '%mul_ln90_39 = mul i64 %zext_ln90_4, i64 %zext_ln90_14'
ST_28 : Operation 600 [1/1] (2.05ns)   --->   "%mul_ln90_39 = mul i64 %zext_ln90_4, i64 %zext_ln90_14" [d5.cpp:90]   --->   Operation 600 'mul' 'mul_ln90_39' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 601 '%mul_ln90_40 = mul i64 %zext_ln90_2, i64 %zext_ln90_15'
ST_28 : Operation 601 [1/1] (2.05ns)   --->   "%mul_ln90_40 = mul i64 %zext_ln90_2, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 601 'mul' 'mul_ln90_40' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 602 [1/1] (0.00ns)   --->   "%add289_5373_loc_load = load i64 %add289_5373_loc"   --->   Operation 602 'load' 'add289_5373_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 603 [1/1] (0.00ns)   --->   "%add289_4372_loc_load = load i64 %add289_4372_loc"   --->   Operation 603 'load' 'add289_4372_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 604 [1/1] (0.00ns)   --->   "%add289_3371_loc_load = load i64 %add289_3371_loc"   --->   Operation 604 'load' 'add289_3371_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 605 '%mul_ln90_61 = mul i64 %zext_ln90_3, i64 %zext_ln90_19'
ST_28 : Operation 605 [1/1] (2.05ns)   --->   "%mul_ln90_61 = mul i64 %zext_ln90_3, i64 %zext_ln90_19" [d5.cpp:90]   --->   Operation 605 'mul' 'mul_ln90_61' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 606 '%mul_ln90_62 = mul i64 %zext_ln90_1, i64 %zext_ln90_20'
ST_28 : Operation 606 [1/1] (2.05ns)   --->   "%mul_ln90_62 = mul i64 %zext_ln90_1, i64 %zext_ln90_20" [d5.cpp:90]   --->   Operation 606 'mul' 'mul_ln90_62' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 607 '%mul_ln90_75 = mul i64 %zext_ln90_4, i64 %zext_ln90_12'
ST_28 : Operation 607 [1/1] (2.05ns)   --->   "%mul_ln90_75 = mul i64 %zext_ln90_4, i64 %zext_ln90_12" [d5.cpp:90]   --->   Operation 607 'mul' 'mul_ln90_75' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 608 '%mul_ln90_76 = mul i64 %zext_ln90_3, i64 %zext_ln90_13'
ST_28 : Operation 608 [1/1] (2.05ns)   --->   "%mul_ln90_76 = mul i64 %zext_ln90_3, i64 %zext_ln90_13" [d5.cpp:90]   --->   Operation 608 'mul' 'mul_ln90_76' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 609 '%mul_ln90_77 = mul i64 %zext_ln90_2, i64 %zext_ln90_14'
ST_28 : Operation 609 [1/1] (2.05ns)   --->   "%mul_ln90_77 = mul i64 %zext_ln90_2, i64 %zext_ln90_14" [d5.cpp:90]   --->   Operation 609 'mul' 'mul_ln90_77' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 610 '%mul_ln90_78 = mul i64 %zext_ln90_1, i64 %zext_ln90_19'
ST_28 : Operation 610 [1/1] (2.05ns)   --->   "%mul_ln90_78 = mul i64 %zext_ln90_1, i64 %zext_ln90_19" [d5.cpp:90]   --->   Operation 610 'mul' 'mul_ln90_78' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 611 '%mul_ln90_89 = mul i64 %zext_ln90_4, i64 %zext_ln90_13'
ST_28 : Operation 611 [1/1] (2.05ns)   --->   "%mul_ln90_89 = mul i64 %zext_ln90_4, i64 %zext_ln90_13" [d5.cpp:90]   --->   Operation 611 'mul' 'mul_ln90_89' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 612 '%mul_ln90_90 = mul i64 %zext_ln90_3, i64 %zext_ln90_14'
ST_28 : Operation 612 [1/1] (2.05ns)   --->   "%mul_ln90_90 = mul i64 %zext_ln90_3, i64 %zext_ln90_14" [d5.cpp:90]   --->   Operation 612 'mul' 'mul_ln90_90' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 613 '%mul_ln90_91 = mul i64 %zext_ln90_2, i64 %zext_ln90_19'
ST_28 : Operation 613 [1/1] (2.05ns)   --->   "%mul_ln90_91 = mul i64 %zext_ln90_2, i64 %zext_ln90_19" [d5.cpp:90]   --->   Operation 613 'mul' 'mul_ln90_91' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 614 '%mul_ln90_92 = mul i64 %zext_ln90_1, i64 %zext_ln90_15'
ST_28 : Operation 614 [1/1] (2.05ns)   --->   "%mul_ln90_92 = mul i64 %zext_ln90_1, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 614 'mul' 'mul_ln90_92' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 615 '%mul_ln90_96 = mul i64 %zext_ln90_18, i64 %zext_ln90'
ST_28 : Operation 615 [1/1] (2.05ns)   --->   "%mul_ln90_96 = mul i64 %zext_ln90_18, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 615 'mul' 'mul_ln90_96' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 616 '%mul_ln90_99 = mul i64 %zext_ln90_18, i64 %zext_ln90_8'
ST_28 : Operation 616 [1/1] (2.05ns)   --->   "%mul_ln90_99 = mul i64 %zext_ln90_18, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 616 'mul' 'mul_ln90_99' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 617 '%mul_ln90_104 = mul i64 %zext_ln90_4, i64 %zext_ln90_11'
ST_28 : Operation 617 [1/1] (2.05ns)   --->   "%mul_ln90_104 = mul i64 %zext_ln90_4, i64 %zext_ln90_11" [d5.cpp:90]   --->   Operation 617 'mul' 'mul_ln90_104' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 618 '%mul_ln90_106 = mul i64 %zext_ln90_3, i64 %zext_ln90_12'
ST_28 : Operation 618 [1/1] (2.05ns)   --->   "%mul_ln90_106 = mul i64 %zext_ln90_3, i64 %zext_ln90_12" [d5.cpp:90]   --->   Operation 618 'mul' 'mul_ln90_106' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 619 '%mul_ln90_108 = mul i64 %zext_ln90_2, i64 %zext_ln90_13'
ST_28 : Operation 619 [1/1] (2.05ns)   --->   "%mul_ln90_108 = mul i64 %zext_ln90_2, i64 %zext_ln90_13" [d5.cpp:90]   --->   Operation 619 'mul' 'mul_ln90_108' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 620 '%mul_ln90_110 = mul i64 %zext_ln90_1, i64 %zext_ln90_14'
ST_28 : Operation 620 [1/1] (2.05ns)   --->   "%mul_ln90_110 = mul i64 %zext_ln90_1, i64 %zext_ln90_14" [d5.cpp:90]   --->   Operation 620 'mul' 'mul_ln90_110' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 621 '%mul_ln90_113 = mul i64 %zext_ln90_4, i64 %zext_ln90_19'
ST_28 : Operation 621 [1/1] (2.05ns)   --->   "%mul_ln90_113 = mul i64 %zext_ln90_4, i64 %zext_ln90_19" [d5.cpp:90]   --->   Operation 621 'mul' 'mul_ln90_113' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 622 '%mul_ln90_114 = mul i64 %zext_ln90_3, i64 %zext_ln90_15'
ST_28 : Operation 622 [1/1] (2.05ns)   --->   "%mul_ln90_114 = mul i64 %zext_ln90_3, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 622 'mul' 'mul_ln90_114' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 623 '%mul_ln90_115 = mul i64 %zext_ln90_2, i64 %zext_ln90_20'
ST_28 : Operation 623 [1/1] (2.05ns)   --->   "%mul_ln90_115 = mul i64 %zext_ln90_2, i64 %zext_ln90_20" [d5.cpp:90]   --->   Operation 623 'mul' 'mul_ln90_115' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 624 '%mul_ln90_116 = mul i64 %zext_ln90_1, i64 %zext_ln90_16'
ST_28 : Operation 624 [1/1] (2.05ns)   --->   "%mul_ln90_116 = mul i64 %zext_ln90_1, i64 %zext_ln90_16" [d5.cpp:90]   --->   Operation 624 'mul' 'mul_ln90_116' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 625 '%mul_ln165 = mul i64 %zext_ln165, i64 %zext_ln90_8'
ST_28 : Operation 625 [1/1] (2.05ns)   --->   "%mul_ln165 = mul i64 %zext_ln165, i64 %zext_ln90_8" [d5.cpp:165]   --->   Operation 625 'mul' 'mul_ln165' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 626 '%mul_ln165_1 = mul i64 %zext_ln90_27, i64 %zext_ln90_9'
ST_28 : Operation 626 [1/1] (2.05ns)   --->   "%mul_ln165_1 = mul i64 %zext_ln90_27, i64 %zext_ln90_9" [d5.cpp:165]   --->   Operation 626 'mul' 'mul_ln165_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 627 '%mul_ln165_2 = mul i64 %zext_ln165, i64 %zext_ln90_9'
ST_28 : Operation 627 [1/1] (2.05ns)   --->   "%mul_ln165_2 = mul i64 %zext_ln165, i64 %zext_ln90_9" [d5.cpp:165]   --->   Operation 627 'mul' 'mul_ln165_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 628 '%mul_ln165_3 = mul i64 %zext_ln90_24, i64 %zext_ln90_10'
ST_28 : Operation 628 [1/1] (2.05ns)   --->   "%mul_ln165_3 = mul i64 %zext_ln90_24, i64 %zext_ln90_10" [d5.cpp:165]   --->   Operation 628 'mul' 'mul_ln165_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 629 '%mul_ln165_4 = mul i64 %zext_ln90_27, i64 %zext_ln90_10'
ST_28 : Operation 629 [1/1] (2.05ns)   --->   "%mul_ln165_4 = mul i64 %zext_ln90_27, i64 %zext_ln90_10" [d5.cpp:165]   --->   Operation 629 'mul' 'mul_ln165_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 630 '%mul_ln165_5 = mul i64 %zext_ln165, i64 %zext_ln90_10'
ST_28 : Operation 630 [1/1] (2.05ns)   --->   "%mul_ln165_5 = mul i64 %zext_ln165, i64 %zext_ln90_10" [d5.cpp:165]   --->   Operation 630 'mul' 'mul_ln165_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 631 '%mul_ln165_7 = mul i64 %zext_ln90_24, i64 %zext_ln90_11'
ST_28 : Operation 631 [1/1] (2.05ns)   --->   "%mul_ln165_7 = mul i64 %zext_ln90_24, i64 %zext_ln90_11" [d5.cpp:165]   --->   Operation 631 'mul' 'mul_ln165_7' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 632 '%mul_ln165_8 = mul i64 %zext_ln90_27, i64 %zext_ln90_11'
ST_28 : Operation 632 [1/1] (2.05ns)   --->   "%mul_ln165_8 = mul i64 %zext_ln90_27, i64 %zext_ln90_11" [d5.cpp:165]   --->   Operation 632 'mul' 'mul_ln165_8' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 633 '%mul_ln165_9 = mul i64 %zext_ln165, i64 %zext_ln90_11'
ST_28 : Operation 633 [1/1] (2.05ns)   --->   "%mul_ln165_9 = mul i64 %zext_ln165, i64 %zext_ln90_11" [d5.cpp:165]   --->   Operation 633 'mul' 'mul_ln165_9' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 634 '%mul_ln165_10 = mul i64 %zext_ln90_18, i64 %zext_ln90_12'
ST_28 : Operation 634 [1/1] (2.05ns)   --->   "%mul_ln165_10 = mul i64 %zext_ln90_18, i64 %zext_ln90_12" [d5.cpp:165]   --->   Operation 634 'mul' 'mul_ln165_10' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 635 '%mul_ln165_11 = mul i64 %zext_ln90_26, i64 %zext_ln90_12'
ST_28 : Operation 635 [1/1] (2.05ns)   --->   "%mul_ln165_11 = mul i64 %zext_ln90_26, i64 %zext_ln90_12" [d5.cpp:165]   --->   Operation 635 'mul' 'mul_ln165_11' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 636 '%mul_ln165_12 = mul i64 %zext_ln90_24, i64 %zext_ln90_12'
ST_28 : Operation 636 [1/1] (2.05ns)   --->   "%mul_ln165_12 = mul i64 %zext_ln90_24, i64 %zext_ln90_12" [d5.cpp:165]   --->   Operation 636 'mul' 'mul_ln165_12' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 637 '%mul_ln165_13 = mul i64 %zext_ln90_27, i64 %zext_ln90_12'
ST_28 : Operation 637 [1/1] (2.05ns)   --->   "%mul_ln165_13 = mul i64 %zext_ln90_27, i64 %zext_ln90_12" [d5.cpp:165]   --->   Operation 637 'mul' 'mul_ln165_13' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 638 '%mul_ln165_14 = mul i64 %zext_ln165, i64 %zext_ln90_12'
ST_28 : Operation 638 [1/1] (2.05ns)   --->   "%mul_ln165_14 = mul i64 %zext_ln165, i64 %zext_ln90_12" [d5.cpp:165]   --->   Operation 638 'mul' 'mul_ln165_14' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 639 '%mul_ln165_16 = mul i64 %zext_ln90_18, i64 %zext_ln90_13'
ST_28 : Operation 639 [1/1] (2.05ns)   --->   "%mul_ln165_16 = mul i64 %zext_ln90_18, i64 %zext_ln90_13" [d5.cpp:165]   --->   Operation 639 'mul' 'mul_ln165_16' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 640 '%mul_ln165_17 = mul i64 %zext_ln90_26, i64 %zext_ln90_13'
ST_28 : Operation 640 [1/1] (2.05ns)   --->   "%mul_ln165_17 = mul i64 %zext_ln90_26, i64 %zext_ln90_13" [d5.cpp:165]   --->   Operation 640 'mul' 'mul_ln165_17' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 641 '%mul_ln165_18 = mul i64 %zext_ln90_24, i64 %zext_ln90_13'
ST_28 : Operation 641 [1/1] (2.05ns)   --->   "%mul_ln165_18 = mul i64 %zext_ln90_24, i64 %zext_ln90_13" [d5.cpp:165]   --->   Operation 641 'mul' 'mul_ln165_18' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 642 '%mul_ln165_19 = mul i64 %zext_ln90_27, i64 %zext_ln90_13'
ST_28 : Operation 642 [1/1] (2.05ns)   --->   "%mul_ln165_19 = mul i64 %zext_ln90_27, i64 %zext_ln90_13" [d5.cpp:165]   --->   Operation 642 'mul' 'mul_ln165_19' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 643 '%mul_ln184_1 = mul i64 %zext_ln90_22, i64 %zext_ln90_19'
ST_28 : Operation 643 [1/1] (2.05ns)   --->   "%mul_ln184_1 = mul i64 %zext_ln90_22, i64 %zext_ln90_19" [d5.cpp:184]   --->   Operation 643 'mul' 'mul_ln184_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 644 '%mul_ln184_2 = mul i64 %zext_ln90_17, i64 %zext_ln90_15'
ST_28 : Operation 644 [1/1] (2.05ns)   --->   "%mul_ln184_2 = mul i64 %zext_ln90_17, i64 %zext_ln90_15" [d5.cpp:184]   --->   Operation 644 'mul' 'mul_ln184_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 645 '%mul_ln184_3 = mul i64 %zext_ln90_6, i64 %zext_ln90_20'
ST_28 : Operation 645 [1/1] (2.05ns)   --->   "%mul_ln184_3 = mul i64 %zext_ln90_6, i64 %zext_ln90_20" [d5.cpp:184]   --->   Operation 645 'mul' 'mul_ln184_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 646 '%mul_ln184_4 = mul i64 %zext_ln90_5, i64 %zext_ln90_16'
ST_28 : Operation 646 [1/1] (2.05ns)   --->   "%mul_ln184_4 = mul i64 %zext_ln90_5, i64 %zext_ln90_16" [d5.cpp:184]   --->   Operation 646 'mul' 'mul_ln184_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 647 '%mul_ln184_5 = mul i64 %zext_ln90_4, i64 %zext_ln90_25'
ST_28 : Operation 647 [1/1] (2.05ns)   --->   "%mul_ln184_5 = mul i64 %zext_ln90_4, i64 %zext_ln90_25" [d5.cpp:184]   --->   Operation 647 'mul' 'mul_ln184_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 648 '%mul_ln184_6 = mul i64 %zext_ln90_3, i64 %zext_ln90_21'
ST_28 : Operation 648 [1/1] (2.05ns)   --->   "%mul_ln184_6 = mul i64 %zext_ln90_3, i64 %zext_ln90_21" [d5.cpp:184]   --->   Operation 648 'mul' 'mul_ln184_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 649 '%mul_ln184_7 = mul i64 %zext_ln90_2, i64 %zext_ln90_28'
ST_28 : Operation 649 [1/1] (2.05ns)   --->   "%mul_ln184_7 = mul i64 %zext_ln90_2, i64 %zext_ln90_28" [d5.cpp:184]   --->   Operation 649 'mul' 'mul_ln184_7' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 650 '%mul_ln185 = mul i64 %zext_ln90_23, i64 %zext_ln90_14'
ST_28 : Operation 650 [1/1] (2.05ns)   --->   "%mul_ln185 = mul i64 %zext_ln90_23, i64 %zext_ln90_14" [d5.cpp:185]   --->   Operation 650 'mul' 'mul_ln185' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 651 '%mul_ln185_1 = mul i64 %zext_ln90_7, i64 %zext_ln90_19'
ST_28 : Operation 651 [1/1] (2.05ns)   --->   "%mul_ln185_1 = mul i64 %zext_ln90_7, i64 %zext_ln90_19" [d5.cpp:185]   --->   Operation 651 'mul' 'mul_ln185_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 652 '%mul_ln185_2 = mul i64 %zext_ln90_17, i64 %zext_ln90_20'
ST_28 : Operation 652 [1/1] (2.05ns)   --->   "%mul_ln185_2 = mul i64 %zext_ln90_17, i64 %zext_ln90_20" [d5.cpp:185]   --->   Operation 652 'mul' 'mul_ln185_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 653 '%mul_ln185_3 = mul i64 %zext_ln90_6, i64 %zext_ln90_16'
ST_28 : Operation 653 [1/1] (2.05ns)   --->   "%mul_ln185_3 = mul i64 %zext_ln90_6, i64 %zext_ln90_16" [d5.cpp:185]   --->   Operation 653 'mul' 'mul_ln185_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 654 '%mul_ln185_4 = mul i64 %zext_ln90_22, i64 %zext_ln90_15'
ST_28 : Operation 654 [1/1] (2.05ns)   --->   "%mul_ln185_4 = mul i64 %zext_ln90_22, i64 %zext_ln90_15" [d5.cpp:185]   --->   Operation 654 'mul' 'mul_ln185_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 655 '%mul_ln185_5 = mul i64 %zext_ln90_5, i64 %zext_ln90_25'
ST_28 : Operation 655 [1/1] (2.05ns)   --->   "%mul_ln185_5 = mul i64 %zext_ln90_5, i64 %zext_ln90_25" [d5.cpp:185]   --->   Operation 655 'mul' 'mul_ln185_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 656 '%mul_ln185_6 = mul i64 %zext_ln90_4, i64 %zext_ln90_21'
ST_28 : Operation 656 [1/1] (2.05ns)   --->   "%mul_ln185_6 = mul i64 %zext_ln90_4, i64 %zext_ln90_21" [d5.cpp:185]   --->   Operation 656 'mul' 'mul_ln185_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 657 '%mul_ln185_7 = mul i64 %zext_ln90_3, i64 %zext_ln90_28'
ST_28 : Operation 657 [1/1] (2.05ns)   --->   "%mul_ln185_7 = mul i64 %zext_ln90_3, i64 %zext_ln90_28" [d5.cpp:185]   --->   Operation 657 'mul' 'mul_ln185_7' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 658 '%mul_ln185_8 = mul i64 %zext_ln90_2, i64 %zext_ln184'
ST_28 : Operation 658 [1/1] (2.05ns)   --->   "%mul_ln185_8 = mul i64 %zext_ln90_2, i64 %zext_ln184" [d5.cpp:185]   --->   Operation 658 'mul' 'mul_ln185_8' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 659 '%mul_ln186 = mul i64 %zext_ln90_18, i64 %zext_ln90_14'
ST_28 : Operation 659 [1/1] (2.05ns)   --->   "%mul_ln186 = mul i64 %zext_ln90_18, i64 %zext_ln90_14" [d5.cpp:186]   --->   Operation 659 'mul' 'mul_ln186' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 660 '%mul_ln186_1 = mul i64 %zext_ln90_23, i64 %zext_ln90_19'
ST_28 : Operation 660 [1/1] (2.05ns)   --->   "%mul_ln186_1 = mul i64 %zext_ln90_23, i64 %zext_ln90_19" [d5.cpp:186]   --->   Operation 660 'mul' 'mul_ln186_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 661 '%mul_ln186_2 = mul i64 %zext_ln90_7, i64 %zext_ln90_15'
ST_28 : Operation 661 [1/1] (2.05ns)   --->   "%mul_ln186_2 = mul i64 %zext_ln90_7, i64 %zext_ln90_15" [d5.cpp:186]   --->   Operation 661 'mul' 'mul_ln186_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 662 '%mul_ln186_3 = mul i64 %zext_ln90_22, i64 %zext_ln90_20'
ST_28 : Operation 662 [1/1] (2.05ns)   --->   "%mul_ln186_3 = mul i64 %zext_ln90_22, i64 %zext_ln90_20" [d5.cpp:186]   --->   Operation 662 'mul' 'mul_ln186_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 663 '%mul_ln186_4 = mul i64 %zext_ln90_17, i64 %zext_ln90_16'
ST_28 : Operation 663 [1/1] (2.05ns)   --->   "%mul_ln186_4 = mul i64 %zext_ln90_17, i64 %zext_ln90_16" [d5.cpp:186]   --->   Operation 663 'mul' 'mul_ln186_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 664 '%mul_ln186_5 = mul i64 %zext_ln90_6, i64 %zext_ln90_25'
ST_28 : Operation 664 [1/1] (2.05ns)   --->   "%mul_ln186_5 = mul i64 %zext_ln90_6, i64 %zext_ln90_25" [d5.cpp:186]   --->   Operation 664 'mul' 'mul_ln186_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 665 '%mul_ln186_6 = mul i64 %zext_ln90_5, i64 %zext_ln90_21'
ST_28 : Operation 665 [1/1] (2.05ns)   --->   "%mul_ln186_6 = mul i64 %zext_ln90_5, i64 %zext_ln90_21" [d5.cpp:186]   --->   Operation 665 'mul' 'mul_ln186_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 666 '%mul_ln186_7 = mul i64 %zext_ln90_4, i64 %zext_ln90_28'
ST_28 : Operation 666 [1/1] (2.05ns)   --->   "%mul_ln186_7 = mul i64 %zext_ln90_4, i64 %zext_ln90_28" [d5.cpp:186]   --->   Operation 666 'mul' 'mul_ln186_7' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186 = add i64 %mul_ln186_6, i64 %mul_ln186_4" [d5.cpp:186]   --->   Operation 667 'add' 'add_ln186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 668 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln186_1 = add i64 %add_ln186, i64 %mul_ln186_5" [d5.cpp:186]   --->   Operation 668 'add' 'add_ln186_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 669 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_2 = add i64 %mul_ln186_3, i64 %mul_ln186_2" [d5.cpp:186]   --->   Operation 669 'add' 'add_ln186_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 670 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln186_3 = add i64 %add_ln186_2, i64 %mul_ln186_1" [d5.cpp:186]   --->   Operation 670 'add' 'add_ln186_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i64 %add_ln186_1" [d5.cpp:186]   --->   Operation 671 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = trunc i64 %add_ln186_3" [d5.cpp:186]   --->   Operation 672 'trunc' 'trunc_ln186_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 673 [1/1] (1.08ns)   --->   "%add_ln186_4 = add i64 %add_ln186_3, i64 %add_ln186_1" [d5.cpp:186]   --->   Operation 673 'add' 'add_ln186_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 674 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_5 = add i64 %mul_ln165_8, i64 %mul_ln165_12" [d5.cpp:186]   --->   Operation 674 'add' 'add_ln186_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 675 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln186_7 = add i64 %add_ln186_5, i64 %mul_ln165_5" [d5.cpp:186]   --->   Operation 675 'add' 'add_ln186_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_8 = add i64 %mul_ln165_17, i64 %mul_ln186_7" [d5.cpp:186]   --->   Operation 676 'add' 'add_ln186_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 677 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln186_9 = add i64 %add_ln186_8, i64 %mul_ln186" [d5.cpp:186]   --->   Operation 677 'add' 'add_ln186_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 678 [1/1] (0.00ns)   --->   "%trunc_ln186_2 = trunc i64 %add_ln186_7" [d5.cpp:186]   --->   Operation 678 'trunc' 'trunc_ln186_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln186_3 = trunc i64 %add_ln186_9" [d5.cpp:186]   --->   Operation 679 'trunc' 'trunc_ln186_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 680 [1/1] (1.08ns)   --->   "%add_ln186_10 = add i64 %add_ln186_9, i64 %add_ln186_7" [d5.cpp:186]   --->   Operation 680 'add' 'add_ln186_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_11 = add i28 %trunc_ln186_1, i28 %trunc_ln186" [d5.cpp:186]   --->   Operation 681 'add' 'add_ln186_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 682 [1/1] (0.97ns)   --->   "%add_ln186_12 = add i28 %trunc_ln186_3, i28 %trunc_ln186_2" [d5.cpp:186]   --->   Operation 682 'add' 'add_ln186_12' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 683 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln186_13 = add i28 %add_ln186_12, i28 %add_ln186_11" [d5.cpp:186]   --->   Operation 683 'add' 'add_ln186_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 684 '%mul_ln187 = mul i64 %zext_ln90_17, i64 %zext_ln90_25'
ST_28 : Operation 684 [1/1] (2.05ns)   --->   "%mul_ln187 = mul i64 %zext_ln90_17, i64 %zext_ln90_25" [d5.cpp:187]   --->   Operation 684 'mul' 'mul_ln187' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 685 '%mul_ln187_1 = mul i64 %zext_ln90_26, i64 %zext_ln90_14'
ST_28 : Operation 685 [1/1] (2.05ns)   --->   "%mul_ln187_1 = mul i64 %zext_ln90_26, i64 %zext_ln90_14" [d5.cpp:187]   --->   Operation 685 'mul' 'mul_ln187_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 686 '%mul_ln187_2 = mul i64 %zext_ln90_18, i64 %zext_ln90_19'
ST_28 : Operation 686 [1/1] (2.05ns)   --->   "%mul_ln187_2 = mul i64 %zext_ln90_18, i64 %zext_ln90_19" [d5.cpp:187]   --->   Operation 686 'mul' 'mul_ln187_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 687 '%mul_ln187_3 = mul i64 %zext_ln90_23, i64 %zext_ln90_15'
ST_28 : Operation 687 [1/1] (2.05ns)   --->   "%mul_ln187_3 = mul i64 %zext_ln90_23, i64 %zext_ln90_15" [d5.cpp:187]   --->   Operation 687 'mul' 'mul_ln187_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 688 '%mul_ln187_4 = mul i64 %zext_ln90_7, i64 %zext_ln90_20'
ST_28 : Operation 688 [1/1] (2.05ns)   --->   "%mul_ln187_4 = mul i64 %zext_ln90_7, i64 %zext_ln90_20" [d5.cpp:187]   --->   Operation 688 'mul' 'mul_ln187_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 689 '%mul_ln187_5 = mul i64 %zext_ln90_22, i64 %zext_ln90_16'
ST_28 : Operation 689 [1/1] (2.05ns)   --->   "%mul_ln187_5 = mul i64 %zext_ln90_22, i64 %zext_ln90_16" [d5.cpp:187]   --->   Operation 689 'mul' 'mul_ln187_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 690 [1/1] (1.08ns)   --->   "%add_ln187 = add i64 %mul_ln187_4, i64 %mul_ln187_5" [d5.cpp:187]   --->   Operation 690 'add' 'add_ln187' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 691 [1/1] (1.08ns)   --->   "%add_ln187_1 = add i64 %mul_ln187_3, i64 %mul_ln187_2" [d5.cpp:187]   --->   Operation 691 'add' 'add_ln187_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i64 %add_ln187" [d5.cpp:187]   --->   Operation 692 'trunc' 'trunc_ln187' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln187_1 = trunc i64 %add_ln187_1" [d5.cpp:187]   --->   Operation 693 'trunc' 'trunc_ln187_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 694 [1/1] (1.08ns)   --->   "%add_ln187_2 = add i64 %add_ln187_1, i64 %add_ln187" [d5.cpp:187]   --->   Operation 694 'add' 'add_ln187_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 695 [1/1] (1.08ns)   --->   "%add_ln187_3 = add i64 %mul_ln165_9, i64 %mul_ln165_13" [d5.cpp:187]   --->   Operation 695 'add' 'add_ln187_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_5 = add i64 %mul_ln165_18, i64 %mul_ln187" [d5.cpp:187]   --->   Operation 696 'add' 'add_ln187_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 697 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln187_6 = add i64 %add_ln187_5, i64 %mul_ln187_1" [d5.cpp:187]   --->   Operation 697 'add' 'add_ln187_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 698 [1/1] (0.00ns)   --->   "%trunc_ln187_2 = trunc i64 %add_ln187_3" [d5.cpp:187]   --->   Operation 698 'trunc' 'trunc_ln187_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln187_3 = trunc i64 %add_ln187_6" [d5.cpp:187]   --->   Operation 699 'trunc' 'trunc_ln187_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 700 [1/1] (1.08ns)   --->   "%add_ln187_7 = add i64 %add_ln187_6, i64 %add_ln187_3" [d5.cpp:187]   --->   Operation 700 'add' 'add_ln187_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 701 [1/1] (0.97ns)   --->   "%add_ln187_9 = add i28 %trunc_ln187_3, i28 %trunc_ln187_2" [d5.cpp:187]   --->   Operation 701 'add' 'add_ln187_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 702 '%mul_ln188 = mul i64 %zext_ln90_24, i64 %zext_ln90_14'
ST_28 : Operation 702 [1/1] (2.05ns)   --->   "%mul_ln188 = mul i64 %zext_ln90_24, i64 %zext_ln90_14" [d5.cpp:188]   --->   Operation 702 'mul' 'mul_ln188' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 703 '%mul_ln188_1 = mul i64 %zext_ln90_26, i64 %zext_ln90_19'
ST_28 : Operation 703 [1/1] (2.05ns)   --->   "%mul_ln188_1 = mul i64 %zext_ln90_26, i64 %zext_ln90_19" [d5.cpp:188]   --->   Operation 703 'mul' 'mul_ln188_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 704 '%mul_ln188_2 = mul i64 %zext_ln90_18, i64 %zext_ln90_15'
ST_28 : Operation 704 [1/1] (2.05ns)   --->   "%mul_ln188_2 = mul i64 %zext_ln90_18, i64 %zext_ln90_15" [d5.cpp:188]   --->   Operation 704 'mul' 'mul_ln188_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 705 '%mul_ln188_3 = mul i64 %zext_ln90_23, i64 %zext_ln90_20'
ST_28 : Operation 705 [1/1] (2.05ns)   --->   "%mul_ln188_3 = mul i64 %zext_ln90_23, i64 %zext_ln90_20" [d5.cpp:188]   --->   Operation 705 'mul' 'mul_ln188_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188 = add i64 %mul_ln188_2, i64 %mul_ln188" [d5.cpp:188]   --->   Operation 706 'add' 'add_ln188' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 707 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln188_1 = add i64 %add_ln188, i64 %mul_ln188_1" [d5.cpp:188]   --->   Operation 707 'add' 'add_ln188_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_3 = add i64 %mul_ln165_19, i64 %mul_ln188_3" [d5.cpp:188]   --->   Operation 708 'add' 'add_ln188_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 709 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln188_4 = add i64 %add_ln188_3, i64 %mul_ln165_14" [d5.cpp:188]   --->   Operation 709 'add' 'add_ln188_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i64 %add_ln188_1" [d5.cpp:188]   --->   Operation 710 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln188_1 = trunc i64 %add_ln188_4" [d5.cpp:188]   --->   Operation 711 'trunc' 'trunc_ln188_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_2 = add i64 %add_ln188_4, i64 %add_ln188_1" [d5.cpp:188]   --->   Operation 712 'add' 'add_ln188_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln188_2 = trunc i64 %add289_3371_loc_load" [d5.cpp:188]   --->   Operation 713 'trunc' 'trunc_ln188_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 714 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_36 = add i64 %add_ln188_2, i64 %add289_3371_loc_load" [d5.cpp:188]   --->   Operation 714 'add' 'arr_36' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i64 %add289_4372_loc_load" [d5.cpp:189]   --->   Operation 715 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 716 [1/1] (1.08ns)   --->   "%arr_37 = add i64 %add_ln189, i64 %add289_4372_loc_load" [d5.cpp:189]   --->   Operation 716 'add' 'arr_37' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_6 = add i64 %add_ln190_18, i64 %add_ln190_9" [d5.cpp:190]   --->   Operation 717 'add' 'add_ln190_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_21 = add i28 %add_ln190_20, i28 %add_ln190_19" [d5.cpp:190]   --->   Operation 718 'add' 'add_ln190_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 719 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_38 = add i64 %add_ln190_6, i64 %arr_40" [d5.cpp:190]   --->   Operation 719 'add' 'arr_38' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_6 = add i64 %add_ln191_5, i64 %add_ln191_2" [d5.cpp:191]   --->   Operation 720 'add' 'add_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_10 = add i28 %add_ln191_8, i28 %add_ln191_7" [d5.cpp:191]   --->   Operation 721 'add' 'add_ln191_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 722 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_39 = add i64 %add_ln191_6, i64 %arr_40" [d5.cpp:191]   --->   Operation 722 'add' 'arr_39' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 723 '%mul_ln192_2 = mul i64 %zext_ln90_18, i64 %zext_ln90_21'
ST_28 : Operation 723 [1/1] (2.05ns)   --->   "%mul_ln192_2 = mul i64 %zext_ln90_18, i64 %zext_ln90_21" [d5.cpp:192]   --->   Operation 723 'mul' 'mul_ln192_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 724 '%mul_ln192_4 = mul i64 %zext_ln90_24, i64 %zext_ln90_16'
ST_28 : Operation 724 [1/1] (2.05ns)   --->   "%mul_ln192_4 = mul i64 %zext_ln90_24, i64 %zext_ln90_16" [d5.cpp:192]   --->   Operation 724 'mul' 'mul_ln192_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 725 '%mul_ln192_5 = mul i64 %zext_ln90_27, i64 %zext_ln90_20'
ST_28 : Operation 725 [1/1] (2.05ns)   --->   "%mul_ln192_5 = mul i64 %zext_ln90_27, i64 %zext_ln90_20" [d5.cpp:192]   --->   Operation 725 'mul' 'mul_ln192_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 726 '%mul_ln192_6 = mul i64 %zext_ln165, i64 %zext_ln90_15'
ST_28 : Operation 726 [1/1] (2.05ns)   --->   "%mul_ln192_6 = mul i64 %zext_ln165, i64 %zext_ln90_15" [d5.cpp:192]   --->   Operation 726 'mul' 'mul_ln192_6' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 727 '%mul_ln193_1 = mul i64 %zext_ln90_18, i64 %zext_ln90_28'
ST_28 : Operation 727 [1/1] (2.05ns)   --->   "%mul_ln193_1 = mul i64 %zext_ln90_18, i64 %zext_ln90_28" [d5.cpp:193]   --->   Operation 727 'mul' 'mul_ln193_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 728 '%mul_ln193_3 = mul i64 %zext_ln90_24, i64 %zext_ln90_25'
ST_28 : Operation 728 [1/1] (2.05ns)   --->   "%mul_ln193_3 = mul i64 %zext_ln90_24, i64 %zext_ln90_25" [d5.cpp:193]   --->   Operation 728 'mul' 'mul_ln193_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 729 '%mul_ln193_4 = mul i64 %zext_ln90_27, i64 %zext_ln90_16'
ST_28 : Operation 729 [1/1] (2.05ns)   --->   "%mul_ln193_4 = mul i64 %zext_ln90_27, i64 %zext_ln90_16" [d5.cpp:193]   --->   Operation 729 'mul' 'mul_ln193_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 730 '%mul_ln193_5 = mul i64 %zext_ln165, i64 %zext_ln90_20'
ST_28 : Operation 730 [1/1] (2.05ns)   --->   "%mul_ln193_5 = mul i64 %zext_ln165, i64 %zext_ln90_20" [d5.cpp:193]   --->   Operation 730 'mul' 'mul_ln193_5' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 731 '%mul_ln194 = mul i64 %zext_ln90_18, i64 %zext_ln184'
ST_28 : Operation 731 [1/1] (2.05ns)   --->   "%mul_ln194 = mul i64 %zext_ln90_18, i64 %zext_ln184" [d5.cpp:194]   --->   Operation 731 'mul' 'mul_ln194' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 732 '%mul_ln194_2 = mul i64 %zext_ln90_24, i64 %zext_ln90_21'
ST_28 : Operation 732 [1/1] (2.05ns)   --->   "%mul_ln194_2 = mul i64 %zext_ln90_24, i64 %zext_ln90_21" [d5.cpp:194]   --->   Operation 732 'mul' 'mul_ln194_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 733 '%mul_ln194_3 = mul i64 %zext_ln90_27, i64 %zext_ln90_25'
ST_28 : Operation 733 [1/1] (2.05ns)   --->   "%mul_ln194_3 = mul i64 %zext_ln90_27, i64 %zext_ln90_25" [d5.cpp:194]   --->   Operation 733 'mul' 'mul_ln194_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 734 '%mul_ln194_4 = mul i64 %zext_ln165, i64 %zext_ln90_16'
ST_28 : Operation 734 [1/1] (2.05ns)   --->   "%mul_ln194_4 = mul i64 %zext_ln165, i64 %zext_ln90_16" [d5.cpp:194]   --->   Operation 734 'mul' 'mul_ln194_4' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 735 '%mul_ln195_1 = mul i64 %zext_ln90_24, i64 %zext_ln90_28'
ST_28 : Operation 735 [1/1] (2.05ns)   --->   "%mul_ln195_1 = mul i64 %zext_ln90_24, i64 %zext_ln90_28" [d5.cpp:195]   --->   Operation 735 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 736 '%mul_ln195_2 = mul i64 %zext_ln165, i64 %zext_ln90_25'
ST_28 : Operation 736 [1/1] (2.05ns)   --->   "%mul_ln195_2 = mul i64 %zext_ln165, i64 %zext_ln90_25" [d5.cpp:195]   --->   Operation 736 'mul' 'mul_ln195_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 737 '%mul_ln195_3 = mul i64 %zext_ln90_27, i64 %zext_ln90_21'
ST_28 : Operation 737 [1/1] (2.05ns)   --->   "%mul_ln195_3 = mul i64 %zext_ln90_27, i64 %zext_ln90_21" [d5.cpp:195]   --->   Operation 737 'mul' 'mul_ln195_3' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 738 '%mul_ln196 = mul i64 %zext_ln90_24, i64 %zext_ln184'
ST_28 : Operation 738 [1/1] (2.05ns)   --->   "%mul_ln196 = mul i64 %zext_ln90_24, i64 %zext_ln184" [d5.cpp:196]   --->   Operation 738 'mul' 'mul_ln196' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 739 '%mul_ln196_1 = mul i64 %zext_ln90_27, i64 %zext_ln90_28'
ST_28 : Operation 739 [1/1] (2.05ns)   --->   "%mul_ln196_1 = mul i64 %zext_ln90_27, i64 %zext_ln90_28" [d5.cpp:196]   --->   Operation 739 'mul' 'mul_ln196_1' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 740 '%mul_ln196_2 = mul i64 %zext_ln165, i64 %zext_ln90_21'
ST_28 : Operation 740 [1/1] (2.05ns)   --->   "%mul_ln196_2 = mul i64 %zext_ln165, i64 %zext_ln90_21" [d5.cpp:196]   --->   Operation 740 'mul' 'mul_ln196_2' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 741 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_38, i32 28, i32 63" [d5.cpp:200]   --->   Operation 741 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln200_63 = zext i36 %lshr_ln" [d5.cpp:200]   --->   Operation 742 'zext' 'zext_ln200_63' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 743 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_41 = add i64 %add_ln90_53, i64 %add_ln90_44" [d5.cpp:90]   --->   Operation 743 'add' 'arr_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 744 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_38, i32 28, i32 55" [d5.cpp:198]   --->   Operation 744 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 745 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln198 = add i28 %add_ln90_55, i28 %add_ln90_54" [d5.cpp:198]   --->   Operation 745 'add' 'add_ln198' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i64 %add_6411_loc_load" [d5.cpp:200]   --->   Operation 746 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 747 [1/1] (1.08ns)   --->   "%add_ln200_1 = add i64 %zext_ln200_63, i64 %add_6411_loc_load" [d5.cpp:200]   --->   Operation 747 'add' 'add_ln200_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 748 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200 = add i64 %add_ln200_1, i64 %arr_41" [d5.cpp:200]   --->   Operation 748 'add' 'add_ln200' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 749 [1/1] (0.97ns)   --->   "%add_ln200_2 = add i28 %trunc_ln9, i28 %trunc_ln200" [d5.cpp:200]   --->   Operation 749 'add' 'add_ln200_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 750 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln200_3 = add i28 %add_ln200_2, i28 %add_ln198" [d5.cpp:200]   --->   Operation 750 'add' 'add_ln200_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 751 [1/1] (0.00ns)   --->   "%lshr_ln200_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_39, i32 28, i32 63" [d5.cpp:200]   --->   Operation 751 'partselect' 'lshr_ln200_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i36 %lshr_ln200_1" [d5.cpp:200]   --->   Operation 752 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln200_10 = zext i64 %add289_5373_loc_load" [d5.cpp:200]   --->   Operation 753 'zext' 'zext_ln200_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln200_11 = zext i36 %lshr_ln" [d5.cpp:200]   --->   Operation 754 'zext' 'zext_ln200_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 755 [1/1] (0.00ns)   --->   "%trunc_ln200_s = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_39, i32 28, i32 55" [d5.cpp:200]   --->   Operation 755 'partselect' 'trunc_ln200_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln200_10 = trunc i64 %add289_5373_loc_load" [d5.cpp:200]   --->   Operation 756 'trunc' 'trunc_ln200_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln200_13 = zext i66 %add_ln200_5" [d5.cpp:200]   --->   Operation 757 'zext' 'zext_ln200_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln200_15 = zext i66 %add_ln200_7" [d5.cpp:200]   --->   Operation 758 'zext' 'zext_ln200_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 759 [1/1] (1.10ns)   --->   "%add_ln200_43 = add i66 %add_ln200_7, i66 %add_ln200_5" [d5.cpp:200]   --->   Operation 759 'add' 'add_ln200_43' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 760 [1/1] (1.10ns)   --->   "%add_ln200_8 = add i67 %zext_ln200_15, i67 %zext_ln200_13" [d5.cpp:200]   --->   Operation 760 'add' 'add_ln200_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln200_12 = trunc i66 %add_ln200_43" [d5.cpp:200]   --->   Operation 761 'trunc' 'trunc_ln200_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln200_16 = zext i67 %add_ln200_8" [d5.cpp:200]   --->   Operation 762 'zext' 'zext_ln200_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln200_18 = zext i66 %add_ln200_10" [d5.cpp:200]   --->   Operation 763 'zext' 'zext_ln200_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln200_12 = add i65 %zext_ln200_11, i65 %zext_ln200_10" [d5.cpp:200]   --->   Operation 764 'add' 'add_ln200_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 765 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln200_13 = add i65 %add_ln200_12, i65 %zext_ln200" [d5.cpp:200]   --->   Operation 765 'add' 'add_ln200_13' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln200_19 = zext i65 %add_ln200_13" [d5.cpp:200]   --->   Operation 766 'zext' 'zext_ln200_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 767 [1/1] (1.10ns)   --->   "%add_ln200_14 = add i67 %zext_ln200_19, i67 %zext_ln200_18" [d5.cpp:200]   --->   Operation 767 'add' 'add_ln200_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln200_13 = trunc i67 %add_ln200_14" [d5.cpp:200]   --->   Operation 768 'trunc' 'trunc_ln200_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln200_20 = zext i67 %add_ln200_14" [d5.cpp:200]   --->   Operation 769 'zext' 'zext_ln200_20' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 770 [1/1] (1.09ns)   --->   "%add_ln200_35 = add i56 %trunc_ln200_13, i56 %trunc_ln200_12" [d5.cpp:200]   --->   Operation 770 'add' 'add_ln200_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 771 [1/1] (1.10ns)   --->   "%add_ln200_11 = add i68 %zext_ln200_20, i68 %zext_ln200_16" [d5.cpp:200]   --->   Operation 771 'add' 'add_ln200_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln200_11 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_11, i32 28, i32 67" [d5.cpp:200]   --->   Operation 772 'partselect' 'trunc_ln200_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln200_21 = zext i40 %trunc_ln200_11" [d5.cpp:200]   --->   Operation 773 'zext' 'zext_ln200_21' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 774 '%mul_ln200_9 = mul i64 %zext_ln90_6, i64 %zext_ln184'
ST_28 : Operation 774 [1/1] (2.05ns)   --->   "%mul_ln200_9 = mul i64 %zext_ln90_6, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 774 'mul' 'mul_ln200_9' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln200_22 = zext i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 775 'zext' 'zext_ln200_22' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 776 '%mul_ln200_10 = mul i64 %zext_ln90_17, i64 %zext_ln90_28'
ST_28 : Operation 776 [1/1] (2.05ns)   --->   "%mul_ln200_10 = mul i64 %zext_ln90_17, i64 %zext_ln90_28" [d5.cpp:200]   --->   Operation 776 'mul' 'mul_ln200_10' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln200_23 = zext i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 777 'zext' 'zext_ln200_23' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 778 '%mul_ln200_11 = mul i64 %zext_ln90_22, i64 %zext_ln90_21'
ST_28 : Operation 778 [1/1] (2.05ns)   --->   "%mul_ln200_11 = mul i64 %zext_ln90_22, i64 %zext_ln90_21" [d5.cpp:200]   --->   Operation 778 'mul' 'mul_ln200_11' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln200_24 = zext i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 779 'zext' 'zext_ln200_24' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 780 '%mul_ln200_12 = mul i64 %zext_ln90_7, i64 %zext_ln90_25'
ST_28 : Operation 780 [1/1] (2.05ns)   --->   "%mul_ln200_12 = mul i64 %zext_ln90_7, i64 %zext_ln90_25" [d5.cpp:200]   --->   Operation 780 'mul' 'mul_ln200_12' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln200_25 = zext i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 781 'zext' 'zext_ln200_25' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 782 '%mul_ln200_13 = mul i64 %zext_ln90_23, i64 %zext_ln90_16'
ST_28 : Operation 782 [1/1] (2.05ns)   --->   "%mul_ln200_13 = mul i64 %zext_ln90_23, i64 %zext_ln90_16" [d5.cpp:200]   --->   Operation 782 'mul' 'mul_ln200_13' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln200_26 = zext i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 783 'zext' 'zext_ln200_26' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 784 '%mul_ln200_14 = mul i64 %zext_ln90_18, i64 %zext_ln90_20'
ST_28 : Operation 784 [1/1] (2.05ns)   --->   "%mul_ln200_14 = mul i64 %zext_ln90_18, i64 %zext_ln90_20" [d5.cpp:200]   --->   Operation 784 'mul' 'mul_ln200_14' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln200_27 = zext i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 785 'zext' 'zext_ln200_27' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 786 '%mul_ln200_15 = mul i64 %zext_ln90_26, i64 %zext_ln90_15'
ST_28 : Operation 786 [1/1] (2.05ns)   --->   "%mul_ln200_15 = mul i64 %zext_ln90_26, i64 %zext_ln90_15" [d5.cpp:200]   --->   Operation 786 'mul' 'mul_ln200_15' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln200_28 = zext i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 787 'zext' 'zext_ln200_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln200_29 = zext i64 %arr_37" [d5.cpp:200]   --->   Operation 788 'zext' 'zext_ln200_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 789 [1/1] (0.00ns)   --->   "%trunc_ln200_14 = trunc i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 789 'trunc' 'trunc_ln200_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 790 [1/1] (0.00ns)   --->   "%trunc_ln200_15 = trunc i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 790 'trunc' 'trunc_ln200_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln200_16 = trunc i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 791 'trunc' 'trunc_ln200_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 792 [1/1] (0.00ns)   --->   "%trunc_ln200_17 = trunc i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 792 'trunc' 'trunc_ln200_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln200_18 = trunc i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 793 'trunc' 'trunc_ln200_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln200_21 = trunc i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 794 'trunc' 'trunc_ln200_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 795 [1/1] (0.00ns)   --->   "%trunc_ln200_22 = trunc i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 795 'trunc' 'trunc_ln200_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 796 [1/1] (0.00ns)   --->   "%trunc_ln200_19 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_35, i32 28, i32 55" [d5.cpp:200]   --->   Operation 796 'partselect' 'trunc_ln200_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 797 [1/1] (1.08ns)   --->   "%add_ln200_15 = add i65 %zext_ln200_27, i65 %zext_ln200_28" [d5.cpp:200]   --->   Operation 797 'add' 'add_ln200_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln200_30 = zext i65 %add_ln200_15" [d5.cpp:200]   --->   Operation 798 'zext' 'zext_ln200_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 799 [1/1] (1.08ns)   --->   "%add_ln200_16 = add i65 %zext_ln200_26, i65 %zext_ln200_25" [d5.cpp:200]   --->   Operation 799 'add' 'add_ln200_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln200_31 = zext i65 %add_ln200_16" [d5.cpp:200]   --->   Operation 800 'zext' 'zext_ln200_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 801 [1/1] (1.09ns)   --->   "%add_ln200_17 = add i66 %zext_ln200_31, i66 %zext_ln200_30" [d5.cpp:200]   --->   Operation 801 'add' 'add_ln200_17' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 802 [1/1] (1.08ns)   --->   "%add_ln200_18 = add i65 %zext_ln200_24, i65 %zext_ln200_23" [d5.cpp:200]   --->   Operation 802 'add' 'add_ln200_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln200_33 = zext i65 %add_ln200_18" [d5.cpp:200]   --->   Operation 803 'zext' 'zext_ln200_33' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 804 [1/1] (1.08ns)   --->   "%add_ln200_20 = add i65 %zext_ln200_29, i65 %zext_ln200_21" [d5.cpp:200]   --->   Operation 804 'add' 'add_ln200_20' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln200_34 = zext i65 %add_ln200_20" [d5.cpp:200]   --->   Operation 805 'zext' 'zext_ln200_34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 806 [1/1] (1.09ns)   --->   "%add_ln200_21 = add i66 %zext_ln200_34, i66 %zext_ln200_22" [d5.cpp:200]   --->   Operation 806 'add' 'add_ln200_21' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln200_35 = zext i66 %add_ln200_21" [d5.cpp:200]   --->   Operation 807 'zext' 'zext_ln200_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 808 [1/1] (1.10ns)   --->   "%add_ln200_22 = add i67 %zext_ln200_35, i67 %zext_ln200_33" [d5.cpp:200]   --->   Operation 808 'add' 'add_ln200_22' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 809 '%mul_ln200_16 = mul i64 %zext_ln90_5, i64 %zext_ln184'
ST_28 : Operation 809 [1/1] (2.05ns)   --->   "%mul_ln200_16 = mul i64 %zext_ln90_5, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 809 'mul' 'mul_ln200_16' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln200_38 = zext i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 810 'zext' 'zext_ln200_38' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 811 '%mul_ln200_17 = mul i64 %zext_ln90_6, i64 %zext_ln90_28'
ST_28 : Operation 811 [1/1] (2.05ns)   --->   "%mul_ln200_17 = mul i64 %zext_ln90_6, i64 %zext_ln90_28" [d5.cpp:200]   --->   Operation 811 'mul' 'mul_ln200_17' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln200_39 = zext i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 812 'zext' 'zext_ln200_39' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 813 '%mul_ln200_18 = mul i64 %zext_ln90_17, i64 %zext_ln90_21'
ST_28 : Operation 813 [1/1] (2.05ns)   --->   "%mul_ln200_18 = mul i64 %zext_ln90_17, i64 %zext_ln90_21" [d5.cpp:200]   --->   Operation 813 'mul' 'mul_ln200_18' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln200_40 = zext i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 814 'zext' 'zext_ln200_40' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 815 '%mul_ln200_19 = mul i64 %zext_ln90_22, i64 %zext_ln90_25'
ST_28 : Operation 815 [1/1] (2.05ns)   --->   "%mul_ln200_19 = mul i64 %zext_ln90_22, i64 %zext_ln90_25" [d5.cpp:200]   --->   Operation 815 'mul' 'mul_ln200_19' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln200_41 = zext i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 816 'zext' 'zext_ln200_41' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 817 '%mul_ln200_20 = mul i64 %zext_ln90_7, i64 %zext_ln90_16'
ST_28 : Operation 817 [1/1] (2.05ns)   --->   "%mul_ln200_20 = mul i64 %zext_ln90_7, i64 %zext_ln90_16" [d5.cpp:200]   --->   Operation 817 'mul' 'mul_ln200_20' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln200_42 = zext i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 818 'zext' 'zext_ln200_42' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 819 [1/1] (0.00ns)   --->   "%trunc_ln200_23 = trunc i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 819 'trunc' 'trunc_ln200_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 820 [1/1] (0.00ns)   --->   "%trunc_ln200_24 = trunc i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 820 'trunc' 'trunc_ln200_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 821 [1/1] (0.00ns)   --->   "%trunc_ln200_25 = trunc i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 821 'trunc' 'trunc_ln200_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln200_28 = trunc i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 822 'trunc' 'trunc_ln200_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 823 [1/1] (0.00ns)   --->   "%trunc_ln200_29 = trunc i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 823 'trunc' 'trunc_ln200_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 824 [1/1] (1.08ns)   --->   "%add_ln200_23 = add i65 %zext_ln200_42, i65 %zext_ln200_40" [d5.cpp:200]   --->   Operation 824 'add' 'add_ln200_23' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln200_44 = zext i65 %add_ln200_23" [d5.cpp:200]   --->   Operation 825 'zext' 'zext_ln200_44' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 826 [1/1] (1.09ns)   --->   "%add_ln200_24 = add i66 %zext_ln200_44, i66 %zext_ln200_41" [d5.cpp:200]   --->   Operation 826 'add' 'add_ln200_24' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 827 [1/1] (0.00ns)   --->   "%trunc_ln200_30 = trunc i66 %add_ln200_24" [d5.cpp:200]   --->   Operation 827 'trunc' 'trunc_ln200_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 828 [1/1] (1.08ns)   --->   "%add_ln200_26 = add i65 %zext_ln200_39, i65 %zext_ln200_38" [d5.cpp:200]   --->   Operation 828 'add' 'add_ln200_26' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 829 '%mul_ln200_21 = mul i64 %zext_ln90_4, i64 %zext_ln184'
ST_28 : Operation 829 [1/1] (2.05ns)   --->   "%mul_ln200_21 = mul i64 %zext_ln90_4, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 829 'mul' 'mul_ln200_21' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 830 '%mul_ln200_22 = mul i64 %zext_ln90_5, i64 %zext_ln90_28'
ST_28 : Operation 830 [1/1] (2.05ns)   --->   "%mul_ln200_22 = mul i64 %zext_ln90_5, i64 %zext_ln90_28" [d5.cpp:200]   --->   Operation 830 'mul' 'mul_ln200_22' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln200_51 = zext i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 831 'zext' 'zext_ln200_51' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 832 '%mul_ln200_23 = mul i64 %zext_ln90_6, i64 %zext_ln90_21'
ST_28 : Operation 832 [1/1] (2.05ns)   --->   "%mul_ln200_23 = mul i64 %zext_ln90_6, i64 %zext_ln90_21" [d5.cpp:200]   --->   Operation 832 'mul' 'mul_ln200_23' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln200_52 = zext i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 833 'zext' 'zext_ln200_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 834 [1/1] (0.00ns)   --->   "%trunc_ln200_38 = trunc i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 834 'trunc' 'trunc_ln200_38' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln200_39 = trunc i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 835 'trunc' 'trunc_ln200_39' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 836 [1/1] (0.00ns)   --->   "%trunc_ln200_40 = trunc i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 836 'trunc' 'trunc_ln200_40' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 837 [1/1] (1.08ns)   --->   "%add_ln200_30 = add i65 %zext_ln200_51, i65 %zext_ln200_52" [d5.cpp:200]   --->   Operation 837 'add' 'add_ln200_30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.36ns)   --->   Input mux for Operation 838 '%mul_ln200_24 = mul i64 %zext_ln90_3, i64 %zext_ln184'
ST_28 : Operation 838 [1/1] (2.05ns)   --->   "%mul_ln200_24 = mul i64 %zext_ln90_3, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 838 'mul' 'mul_ln200_24' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln200_41 = trunc i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 839 'trunc' 'trunc_ln200_41' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185 = add i64 %mul_ln185_7, i64 %mul_ln185_5" [d5.cpp:185]   --->   Operation 840 'add' 'add_ln185' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 841 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_1 = add i64 %add_ln185, i64 %mul_ln185_6" [d5.cpp:185]   --->   Operation 841 'add' 'add_ln185_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 842 [1/1] (1.08ns)   --->   "%add_ln185_2 = add i64 %mul_ln185_3, i64 %mul_ln185_1" [d5.cpp:185]   --->   Operation 842 'add' 'add_ln185_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 843 [1/1] (1.08ns)   --->   "%add_ln185_3 = add i64 %mul_ln185_2, i64 %mul_ln185_4" [d5.cpp:185]   --->   Operation 843 'add' 'add_ln185_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 844 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i64 %add_ln185_2" [d5.cpp:185]   --->   Operation 844 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln185_1 = trunc i64 %add_ln185_3" [d5.cpp:185]   --->   Operation 845 'trunc' 'trunc_ln185_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 846 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_4 = add i64 %add_ln185_3, i64 %add_ln185_2" [d5.cpp:185]   --->   Operation 846 'add' 'add_ln185_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln185_2 = trunc i64 %add_ln185_1" [d5.cpp:185]   --->   Operation 847 'trunc' 'trunc_ln185_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_5 = add i28 %trunc_ln185_1, i28 %trunc_ln185" [d5.cpp:185]   --->   Operation 848 'add' 'add_ln185_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 849 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_6 = add i64 %add_ln185_4, i64 %add_ln185_1" [d5.cpp:185]   --->   Operation 849 'add' 'add_ln185_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_8 = add i64 %mul_ln165_7, i64 %mul_ln165_2" [d5.cpp:185]   --->   Operation 850 'add' 'add_ln185_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 851 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_9 = add i64 %add_ln185_8, i64 %mul_ln165_4" [d5.cpp:185]   --->   Operation 851 'add' 'add_ln185_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 852 [1/1] (1.08ns)   --->   "%add_ln185_10 = add i64 %mul_ln165_11, i64 %mul_ln185" [d5.cpp:185]   --->   Operation 852 'add' 'add_ln185_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 853 [1/1] (1.08ns)   --->   "%add_ln185_11 = add i64 %mul_ln165_16, i64 %mul_ln185_8" [d5.cpp:185]   --->   Operation 853 'add' 'add_ln185_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 854 [1/1] (0.00ns)   --->   "%trunc_ln185_3 = trunc i64 %add_ln185_10" [d5.cpp:185]   --->   Operation 854 'trunc' 'trunc_ln185_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln185_4 = trunc i64 %add_ln185_11" [d5.cpp:185]   --->   Operation 855 'trunc' 'trunc_ln185_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 856 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_12 = add i64 %add_ln185_11, i64 %add_ln185_10" [d5.cpp:185]   --->   Operation 856 'add' 'add_ln185_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 857 [1/1] (0.00ns)   --->   "%trunc_ln185_5 = trunc i64 %add_ln185_9" [d5.cpp:185]   --->   Operation 857 'trunc' 'trunc_ln185_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 858 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_13 = add i28 %trunc_ln185_4, i28 %trunc_ln185_3" [d5.cpp:185]   --->   Operation 858 'add' 'add_ln185_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 859 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_14 = add i64 %add_ln185_12, i64 %add_ln185_9" [d5.cpp:185]   --->   Operation 859 'add' 'add_ln185_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 860 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln185_15 = add i28 %add_ln185_5, i28 %trunc_ln185_2" [d5.cpp:185]   --->   Operation 860 'add' 'add_ln185_15' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 861 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln185_16 = add i28 %add_ln185_13, i28 %trunc_ln185_5" [d5.cpp:185]   --->   Operation 861 'add' 'add_ln185_16' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 862 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184 = add i64 %mul_ln184_7, i64 %mul_ln184_5" [d5.cpp:184]   --->   Operation 862 'add' 'add_ln184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 863 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln184_1 = add i64 %add_ln184, i64 %mul_ln184_6" [d5.cpp:184]   --->   Operation 863 'add' 'add_ln184_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 864 [1/1] (1.08ns)   --->   "%add_ln184_2 = add i64 %mul_ln184_4, i64 %mul_ln184_1" [d5.cpp:184]   --->   Operation 864 'add' 'add_ln184_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 865 [1/1] (1.08ns)   --->   "%add_ln184_3 = add i64 %mul_ln184_3, i64 %mul_ln184_2" [d5.cpp:184]   --->   Operation 865 'add' 'add_ln184_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 866 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i64 %add_ln184_2" [d5.cpp:184]   --->   Operation 866 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln184_1 = trunc i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 867 'trunc' 'trunc_ln184_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_4 = add i64 %add_ln184_3, i64 %add_ln184_2" [d5.cpp:184]   --->   Operation 868 'add' 'add_ln184_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 869 [1/1] (0.00ns)   --->   "%trunc_ln184_2 = trunc i64 %add_ln184_1" [d5.cpp:184]   --->   Operation 869 'trunc' 'trunc_ln184_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_5 = add i28 %trunc_ln184_1, i28 %trunc_ln184" [d5.cpp:184]   --->   Operation 870 'add' 'add_ln184_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 871 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln184_6 = add i64 %add_ln184_4, i64 %add_ln184_1" [d5.cpp:184]   --->   Operation 871 'add' 'add_ln184_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 872 [1/1] (1.08ns)   --->   "%add_ln184_8 = add i64 %mul_ln165_1, i64 %mul_ln165_3" [d5.cpp:184]   --->   Operation 872 'add' 'add_ln184_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 873 [1/1] (1.08ns)   --->   "%add_ln184_9 = add i64 %mul_ln165, i64 %mul_ln165_10" [d5.cpp:184]   --->   Operation 873 'add' 'add_ln184_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 874 [1/1] (0.00ns)   --->   "%trunc_ln184_3 = trunc i64 %add_ln184_8" [d5.cpp:184]   --->   Operation 874 'trunc' 'trunc_ln184_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln184_4 = trunc i64 %add_ln184_9" [d5.cpp:184]   --->   Operation 875 'trunc' 'trunc_ln184_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 876 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_10 = add i64 %add_ln184_9, i64 %add_ln184_8" [d5.cpp:184]   --->   Operation 876 'add' 'add_ln184_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_14 = add i28 %trunc_ln184_4, i28 %trunc_ln184_3" [d5.cpp:184]   --->   Operation 877 'add' 'add_ln184_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 878 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln184_16 = add i64 %add_ln184_13, i64 %add_ln184_10" [d5.cpp:184]   --->   Operation 878 'add' 'add_ln184_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 879 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln184_17 = add i28 %add_ln184_5, i28 %trunc_ln184_2" [d5.cpp:184]   --->   Operation 879 'add' 'add_ln184_17' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 880 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln184_18 = add i28 %add_ln184_15, i28 %add_ln184_14" [d5.cpp:184]   --->   Operation 880 'add' 'add_ln184_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 881 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln200_41 = add i28 %add_ln190_21, i28 %add_ln191_9" [d5.cpp:200]   --->   Operation 881 'add' 'add_ln200_41' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 882 [1/1] (0.00ns)   --->   "%lshr_ln201_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200, i32 28, i32 63" [d5.cpp:201]   --->   Operation 882 'partselect' 'lshr_ln201_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln201_3 = zext i36 %lshr_ln201_1" [d5.cpp:201]   --->   Operation 883 'zext' 'zext_ln201_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 884 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197 = add i64 %add_ln197_18, i64 %add_ln197_9" [d5.cpp:197]   --->   Operation 884 'add' 'add_ln197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 885 [1/1] (0.00ns)   --->   "%trunc_ln197_8 = trunc i64 %add_5410_loc_load" [d5.cpp:197]   --->   Operation 885 'trunc' 'trunc_ln197_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_21 = add i28 %add_ln197_20, i28 %add_ln197_19" [d5.cpp:197]   --->   Operation 886 'add' 'add_ln197_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 887 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200, i32 28, i32 55" [d5.cpp:201]   --->   Operation 887 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 888 [1/1] (1.08ns)   --->   "%add_ln201_2 = add i64 %add_5410_loc_load, i64 %zext_ln201_3" [d5.cpp:201]   --->   Operation 888 'add' 'add_ln201_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 889 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln201_1 = add i64 %add_ln201_2, i64 %add_ln197" [d5.cpp:201]   --->   Operation 889 'add' 'add_ln201_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 890 [1/1] (0.97ns)   --->   "%add_ln201_4 = add i28 %trunc_ln197_8, i28 %trunc_ln" [d5.cpp:201]   --->   Operation 890 'add' 'add_ln201_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 891 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln201_3 = add i28 %add_ln201_4, i28 %add_ln197_21" [d5.cpp:201]   --->   Operation 891 'add' 'add_ln201_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 892 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 63" [d5.cpp:202]   --->   Operation 892 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i36 %lshr_ln2" [d5.cpp:202]   --->   Operation 893 'zext' 'zext_ln202' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 894 [1/1] (1.08ns)   --->   "%add_ln196 = add i64 %mul_ln90_115, i64 %mul_ln90_116" [d5.cpp:196]   --->   Operation 894 'add' 'add_ln196' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 895 [1/1] (1.08ns)   --->   "%add_ln196_2 = add i64 %mul_ln90_114, i64 %mul_ln90_113" [d5.cpp:196]   --->   Operation 895 'add' 'add_ln196_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 896 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i64 %add_ln196" [d5.cpp:196]   --->   Operation 896 'trunc' 'trunc_ln196' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 897 [1/1] (0.00ns)   --->   "%trunc_ln196_1 = trunc i64 %add_ln196_2" [d5.cpp:196]   --->   Operation 897 'trunc' 'trunc_ln196_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_3 = add i64 %add_ln196_2, i64 %add_ln196" [d5.cpp:196]   --->   Operation 898 'add' 'add_ln196_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_7 = add i28 %trunc_ln196_1, i28 %trunc_ln196" [d5.cpp:196]   --->   Operation 899 'add' 'add_ln196_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 900 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln196_9 = add i64 %add_ln196_6, i64 %add_ln196_3" [d5.cpp:196]   --->   Operation 900 'add' 'add_ln196_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 901 [1/1] (1.08ns)   --->   "%add_ln196_10 = add i64 %mul_ln196_1, i64 %mul_ln196" [d5.cpp:196]   --->   Operation 901 'add' 'add_ln196_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 902 [1/1] (1.08ns)   --->   "%add_ln196_11 = add i64 %mul_ln196_2, i64 %mul_ln90_99" [d5.cpp:196]   --->   Operation 902 'add' 'add_ln196_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln196_4 = trunc i64 %add_ln196_10" [d5.cpp:196]   --->   Operation 903 'trunc' 'trunc_ln196_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln196_5 = trunc i64 %add_ln196_11" [d5.cpp:196]   --->   Operation 904 'trunc' 'trunc_ln196_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_12 = add i64 %add_ln196_11, i64 %add_ln196_10" [d5.cpp:196]   --->   Operation 905 'add' 'add_ln196_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 906 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_16 = add i28 %trunc_ln196_5, i28 %trunc_ln196_4" [d5.cpp:196]   --->   Operation 906 'add' 'add_ln196_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 907 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln196_18 = add i64 %add_ln196_15, i64 %add_ln196_12" [d5.cpp:196]   --->   Operation 907 'add' 'add_ln196_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 908 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln196_19 = add i28 %add_ln196_8, i28 %add_ln196_7" [d5.cpp:196]   --->   Operation 908 'add' 'add_ln196_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 909 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln196_20 = add i28 %add_ln196_17, i28 %add_ln196_16" [d5.cpp:196]   --->   Operation 909 'add' 'add_ln196_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln196_8 = trunc i64 %add_4409_loc_load" [d5.cpp:196]   --->   Operation 910 'trunc' 'trunc_ln196_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 911 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 55" [d5.cpp:202]   --->   Operation 911 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 912 [1/1] (1.08ns)   --->   "%add_ln202_1 = add i64 %add_4409_loc_load, i64 %zext_ln202" [d5.cpp:202]   --->   Operation 912 'add' 'add_ln202_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 913 [1/1] (0.97ns)   --->   "%add_ln202_2 = add i28 %trunc_ln196_8, i28 %trunc_ln1" [d5.cpp:202]   --->   Operation 913 'add' 'add_ln202_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 914 [1/1] (1.08ns)   --->   "%add_ln195 = add i64 %mul_ln90_40, i64 %mul_ln90_62" [d5.cpp:195]   --->   Operation 914 'add' 'add_ln195' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 915 [1/1] (1.08ns)   --->   "%add_ln195_1 = add i64 %mul_ln90_61, i64 %mul_ln90_39" [d5.cpp:195]   --->   Operation 915 'add' 'add_ln195_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i64 %add_ln195" [d5.cpp:195]   --->   Operation 916 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 917 [1/1] (0.00ns)   --->   "%trunc_ln195_1 = trunc i64 %add_ln195_1" [d5.cpp:195]   --->   Operation 917 'trunc' 'trunc_ln195_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 918 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_3 = add i64 %add_ln195_1, i64 %add_ln195" [d5.cpp:195]   --->   Operation 918 'add' 'add_ln195_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 919 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_7 = add i28 %trunc_ln195_1, i28 %trunc_ln195" [d5.cpp:195]   --->   Operation 919 'add' 'add_ln195_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 920 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln195_9 = add i64 %add_ln195_6, i64 %add_ln195_3" [d5.cpp:195]   --->   Operation 920 'add' 'add_ln195_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 921 [1/1] (1.08ns)   --->   "%add_ln195_10 = add i64 %mul_ln195_3, i64 %mul_ln195_1" [d5.cpp:195]   --->   Operation 921 'add' 'add_ln195_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 922 [1/1] (1.08ns)   --->   "%add_ln195_11 = add i64 %mul_ln195_2, i64 %mul_ln90_96" [d5.cpp:195]   --->   Operation 922 'add' 'add_ln195_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 923 [1/1] (0.00ns)   --->   "%trunc_ln195_4 = trunc i64 %add_ln195_10" [d5.cpp:195]   --->   Operation 923 'trunc' 'trunc_ln195_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 924 [1/1] (0.00ns)   --->   "%trunc_ln195_5 = trunc i64 %add_ln195_11" [d5.cpp:195]   --->   Operation 924 'trunc' 'trunc_ln195_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 925 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_12 = add i64 %add_ln195_11, i64 %add_ln195_10" [d5.cpp:195]   --->   Operation 925 'add' 'add_ln195_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_16 = add i28 %trunc_ln195_5, i28 %trunc_ln195_4" [d5.cpp:195]   --->   Operation 926 'add' 'add_ln195_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 927 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln195_18 = add i64 %add_ln195_15, i64 %add_ln195_12" [d5.cpp:195]   --->   Operation 927 'add' 'add_ln195_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 928 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln195_19 = add i28 %add_ln195_8, i28 %add_ln195_7" [d5.cpp:195]   --->   Operation 928 'add' 'add_ln195_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 929 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln195_20 = add i28 %add_ln195_17, i28 %add_ln195_16" [d5.cpp:195]   --->   Operation 929 'add' 'add_ln195_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 930 [1/1] (1.08ns)   --->   "%add_ln194 = add i64 %mul_ln90_91, i64 %mul_ln90_92" [d5.cpp:194]   --->   Operation 930 'add' 'add_ln194' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 931 [1/1] (1.08ns)   --->   "%add_ln194_1 = add i64 %mul_ln90_90, i64 %mul_ln90_89" [d5.cpp:194]   --->   Operation 931 'add' 'add_ln194_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 932 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i64 %add_ln194" [d5.cpp:194]   --->   Operation 932 'trunc' 'trunc_ln194' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln194_1 = trunc i64 %add_ln194_1" [d5.cpp:194]   --->   Operation 933 'trunc' 'trunc_ln194_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_2 = add i64 %add_ln194_1, i64 %add_ln194" [d5.cpp:194]   --->   Operation 934 'add' 'add_ln194_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 935 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_7 = add i28 %trunc_ln194_1, i28 %trunc_ln194" [d5.cpp:194]   --->   Operation 935 'add' 'add_ln194_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 936 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln194_9 = add i64 %add_ln194_6, i64 %add_ln194_2" [d5.cpp:194]   --->   Operation 936 'add' 'add_ln194_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 937 [1/1] (1.08ns)   --->   "%add_ln194_10 = add i64 %mul_ln194_3, i64 %mul_ln194_2" [d5.cpp:194]   --->   Operation 937 'add' 'add_ln194_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 938 [1/1] (1.08ns)   --->   "%add_ln194_11 = add i64 %mul_ln194_4, i64 %mul_ln194" [d5.cpp:194]   --->   Operation 938 'add' 'add_ln194_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 939 [1/1] (0.00ns)   --->   "%trunc_ln194_4 = trunc i64 %add_ln194_10" [d5.cpp:194]   --->   Operation 939 'trunc' 'trunc_ln194_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 940 [1/1] (0.00ns)   --->   "%trunc_ln194_5 = trunc i64 %add_ln194_11" [d5.cpp:194]   --->   Operation 940 'trunc' 'trunc_ln194_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_12 = add i64 %add_ln194_11, i64 %add_ln194_10" [d5.cpp:194]   --->   Operation 941 'add' 'add_ln194_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 942 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_16 = add i28 %trunc_ln194_5, i28 %trunc_ln194_4" [d5.cpp:194]   --->   Operation 942 'add' 'add_ln194_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 943 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln194_18 = add i64 %add_ln194_15, i64 %add_ln194_12" [d5.cpp:194]   --->   Operation 943 'add' 'add_ln194_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 944 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln194_19 = add i28 %add_ln194_8, i28 %add_ln194_7" [d5.cpp:194]   --->   Operation 944 'add' 'add_ln194_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 945 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln194_20 = add i28 %add_ln194_17, i28 %add_ln194_16" [d5.cpp:194]   --->   Operation 945 'add' 'add_ln194_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 946 [1/1] (1.08ns)   --->   "%add_ln193 = add i64 %mul_ln90_77, i64 %mul_ln90_78" [d5.cpp:193]   --->   Operation 946 'add' 'add_ln193' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 947 [1/1] (1.08ns)   --->   "%add_ln193_1 = add i64 %mul_ln90_76, i64 %mul_ln90_75" [d5.cpp:193]   --->   Operation 947 'add' 'add_ln193_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 948 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i64 %add_ln193" [d5.cpp:193]   --->   Operation 948 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 949 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i64 %add_ln193_1" [d5.cpp:193]   --->   Operation 949 'trunc' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 950 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_2 = add i64 %add_ln193_1, i64 %add_ln193" [d5.cpp:193]   --->   Operation 950 'add' 'add_ln193_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 951 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_7 = add i28 %trunc_ln193_1, i28 %trunc_ln193" [d5.cpp:193]   --->   Operation 951 'add' 'add_ln193_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 952 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_9 = add i64 %add_ln193_6, i64 %add_ln193_2" [d5.cpp:193]   --->   Operation 952 'add' 'add_ln193_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 953 [1/1] (1.08ns)   --->   "%add_ln193_10 = add i64 %mul_ln193_4, i64 %mul_ln193_3" [d5.cpp:193]   --->   Operation 953 'add' 'add_ln193_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 954 [1/1] (1.08ns)   --->   "%add_ln193_11 = add i64 %mul_ln193_5, i64 %mul_ln193_1" [d5.cpp:193]   --->   Operation 954 'add' 'add_ln193_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln193_4 = trunc i64 %add_ln193_10" [d5.cpp:193]   --->   Operation 955 'trunc' 'trunc_ln193_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln193_5 = trunc i64 %add_ln193_11" [d5.cpp:193]   --->   Operation 956 'trunc' 'trunc_ln193_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 957 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_12 = add i64 %add_ln193_11, i64 %add_ln193_10" [d5.cpp:193]   --->   Operation 957 'add' 'add_ln193_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 958 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_16 = add i28 %trunc_ln193_5, i28 %trunc_ln193_4" [d5.cpp:193]   --->   Operation 958 'add' 'add_ln193_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 959 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_18 = add i64 %add_ln193_15, i64 %add_ln193_12" [d5.cpp:193]   --->   Operation 959 'add' 'add_ln193_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 960 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln193_19 = add i28 %add_ln193_8, i28 %add_ln193_7" [d5.cpp:193]   --->   Operation 960 'add' 'add_ln193_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 961 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln193_20 = add i28 %add_ln193_17, i28 %add_ln193_16" [d5.cpp:193]   --->   Operation 961 'add' 'add_ln193_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 962 [1/1] (1.08ns)   --->   "%add_ln192 = add i64 %mul_ln90_108, i64 %mul_ln90_110" [d5.cpp:192]   --->   Operation 962 'add' 'add_ln192' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 963 [1/1] (1.08ns)   --->   "%add_ln192_1 = add i64 %mul_ln90_106, i64 %mul_ln90_104" [d5.cpp:192]   --->   Operation 963 'add' 'add_ln192_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln192 = trunc i64 %add_ln192" [d5.cpp:192]   --->   Operation 964 'trunc' 'trunc_ln192' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 965 [1/1] (0.00ns)   --->   "%trunc_ln192_1 = trunc i64 %add_ln192_1" [d5.cpp:192]   --->   Operation 965 'trunc' 'trunc_ln192_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 966 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_2 = add i64 %add_ln192_1, i64 %add_ln192" [d5.cpp:192]   --->   Operation 966 'add' 'add_ln192_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_7 = add i28 %trunc_ln192_1, i28 %trunc_ln192" [d5.cpp:192]   --->   Operation 967 'add' 'add_ln192_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 968 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln192_9 = add i64 %add_ln192_6, i64 %add_ln192_2" [d5.cpp:192]   --->   Operation 968 'add' 'add_ln192_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 969 [1/1] (1.08ns)   --->   "%add_ln192_10 = add i64 %mul_ln192_5, i64 %mul_ln192_4" [d5.cpp:192]   --->   Operation 969 'add' 'add_ln192_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 970 [1/1] (1.08ns)   --->   "%add_ln192_11 = add i64 %mul_ln192_6, i64 %mul_ln192_2" [d5.cpp:192]   --->   Operation 970 'add' 'add_ln192_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 971 [1/1] (0.00ns)   --->   "%trunc_ln192_4 = trunc i64 %add_ln192_10" [d5.cpp:192]   --->   Operation 971 'trunc' 'trunc_ln192_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 972 [1/1] (0.00ns)   --->   "%trunc_ln192_5 = trunc i64 %add_ln192_11" [d5.cpp:192]   --->   Operation 972 'trunc' 'trunc_ln192_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_12 = add i64 %add_ln192_11, i64 %add_ln192_10" [d5.cpp:192]   --->   Operation 973 'add' 'add_ln192_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 974 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_16 = add i28 %trunc_ln192_5, i28 %trunc_ln192_4" [d5.cpp:192]   --->   Operation 974 'add' 'add_ln192_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 975 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln192_18 = add i64 %add_ln192_15, i64 %add_ln192_12" [d5.cpp:192]   --->   Operation 975 'add' 'add_ln192_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 976 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln192_19 = add i28 %add_ln192_8, i28 %add_ln192_7" [d5.cpp:192]   --->   Operation 976 'add' 'add_ln192_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 977 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln192_20 = add i28 %add_ln192_17, i28 %add_ln192_16" [d5.cpp:192]   --->   Operation 977 'add' 'add_ln192_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 978 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln207 = add i28 %add_ln191_10, i28 %add_ln191_9" [d5.cpp:207]   --->   Operation 978 'add' 'add_ln207' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 979 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_1 = add i28 %trunc_ln9, i28 %trunc_ln200_9" [d5.cpp:208]   --->   Operation 979 'add' 'add_ln208_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 980 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_2 = add i28 %add_ln208_1, i28 %trunc_ln200_s" [d5.cpp:208]   --->   Operation 980 'add' 'add_ln208_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 981 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_6 = add i28 %add_ln208_5, i28 %add_ln208_2" [d5.cpp:208]   --->   Operation 981 'add' 'add_ln208_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_8 = add i28 %add_ln208_7, i28 %trunc_ln200_1" [d5.cpp:208]   --->   Operation 982 'add' 'add_ln208_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 983 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_9 = add i28 %trunc_ln200_4, i28 %trunc_ln200_10" [d5.cpp:208]   --->   Operation 983 'add' 'add_ln208_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 984 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_10 = add i28 %add_ln208_9, i28 %trunc_ln200_5" [d5.cpp:208]   --->   Operation 984 'add' 'add_ln208_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 985 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_11 = add i28 %add_ln208_10, i28 %add_ln208_8" [d5.cpp:208]   --->   Operation 985 'add' 'add_ln208_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 986 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_3 = add i28 %add_ln208_11, i28 %add_ln208_6" [d5.cpp:208]   --->   Operation 986 'add' 'add_ln208_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 987 [1/1] (0.97ns)   --->   "%add_ln209_1 = add i28 %trunc_ln200_15, i28 %trunc_ln200_14" [d5.cpp:209]   --->   Operation 987 'add' 'add_ln209_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_3 = add i28 %trunc_ln200_17, i28 %trunc_ln200_18" [d5.cpp:209]   --->   Operation 988 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 989 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_4 = add i28 %add_ln209_3, i28 %trunc_ln200_16" [d5.cpp:209]   --->   Operation 989 'add' 'add_ln209_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 990 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_5 = add i28 %add_ln209_4, i28 %add_ln209_1" [d5.cpp:209]   --->   Operation 990 'add' 'add_ln209_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_6 = add i28 %trunc_ln200_21, i28 %trunc_ln200_22" [d5.cpp:209]   --->   Operation 991 'add' 'add_ln209_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 992 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_7 = add i28 %trunc_ln189_1, i28 %trunc_ln200_19" [d5.cpp:209]   --->   Operation 992 'add' 'add_ln209_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 993 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_8 = add i28 %add_ln209_7, i28 %trunc_ln189" [d5.cpp:209]   --->   Operation 993 'add' 'add_ln209_8' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 994 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_9 = add i28 %add_ln209_8, i28 %add_ln209_6" [d5.cpp:209]   --->   Operation 994 'add' 'add_ln209_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 995 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_2 = add i28 %add_ln209_9, i28 %add_ln209_5" [d5.cpp:209]   --->   Operation 995 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 996 [1/1] (0.97ns)   --->   "%add_ln210 = add i28 %trunc_ln200_24, i28 %trunc_ln200_23" [d5.cpp:210]   --->   Operation 996 'add' 'add_ln210' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 997 [1/1] (0.97ns)   --->   "%add_ln210_1 = add i28 %trunc_ln200_25, i28 %trunc_ln200_28" [d5.cpp:210]   --->   Operation 997 'add' 'add_ln210_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 998 [1/1] (0.97ns)   --->   "%add_ln211 = add i28 %trunc_ln200_38, i28 %trunc_ln200_40" [d5.cpp:211]   --->   Operation 998 'add' 'add_ln211' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.56>
ST_29 : Operation 999 [1/1] (0.00ns)   --->   "%add_3408_loc_load = load i64 %add_3408_loc"   --->   Operation 999 'load' 'add_3408_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1000 [1/1] (0.00ns)   --->   "%add_2407_loc_load = load i64 %add_2407_loc"   --->   Operation 1000 'load' 'add_2407_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1001 [1/1] (0.00ns)   --->   "%add_1406_loc_load = load i64 %add_1406_loc"   --->   Operation 1001 'load' 'add_1406_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1002 [1/1] (0.00ns)   --->   "%add289_2370_loc_load = load i64 %add289_2370_loc"   --->   Operation 1002 'load' 'add289_2370_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1003 [1/1] (0.00ns)   --->   "%add289_1369_loc_load = load i64 %add289_1369_loc"   --->   Operation 1003 'load' 'add289_1369_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_6 = add i64 %add_ln186_10, i64 %add_ln186_4" [d5.cpp:186]   --->   Operation 1004 'add' 'add_ln186_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1005 [1/1] (0.00ns)   --->   "%trunc_ln186_4 = trunc i64 %add289_1369_loc_load" [d5.cpp:186]   --->   Operation 1005 'trunc' 'trunc_ln186_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1006 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_34 = add i64 %add_ln186_6, i64 %add289_1369_loc_load" [d5.cpp:186]   --->   Operation 1006 'add' 'arr_34' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1007 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_8 = add i28 %trunc_ln187_1, i28 %trunc_ln187" [d5.cpp:187]   --->   Operation 1007 'add' 'add_ln187_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1008 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_4 = add i64 %add_ln187_7, i64 %add_ln187_2" [d5.cpp:187]   --->   Operation 1008 'add' 'add_ln187_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1009 [1/1] (0.00ns)   --->   "%trunc_ln187_4 = trunc i64 %add289_2370_loc_load" [d5.cpp:187]   --->   Operation 1009 'trunc' 'trunc_ln187_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1010 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln187_10 = add i28 %add_ln187_9, i28 %add_ln187_8" [d5.cpp:187]   --->   Operation 1010 'add' 'add_ln187_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1011 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_35 = add i64 %add_ln187_4, i64 %add289_2370_loc_load" [d5.cpp:187]   --->   Operation 1011 'add' 'arr_35' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1012 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_5 = add i28 %trunc_ln188_1, i28 %trunc_ln188" [d5.cpp:188]   --->   Operation 1012 'add' 'add_ln188_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln200_32 = zext i66 %add_ln200_17" [d5.cpp:200]   --->   Operation 1013 'zext' 'zext_ln200_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1014 [1/1] (0.00ns)   --->   "%zext_ln200_36 = zext i67 %add_ln200_22" [d5.cpp:200]   --->   Operation 1014 'zext' 'zext_ln200_36' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1015 [1/1] (1.10ns)   --->   "%add_ln200_19 = add i68 %zext_ln200_36, i68 %zext_ln200_32" [d5.cpp:200]   --->   Operation 1015 'add' 'add_ln200_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1016 [1/1] (0.00ns)   --->   "%trunc_ln200_20 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 67" [d5.cpp:200]   --->   Operation 1016 'partselect' 'trunc_ln200_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln200_37 = zext i40 %trunc_ln200_20" [d5.cpp:200]   --->   Operation 1017 'zext' 'zext_ln200_37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln200_43 = zext i64 %arr_36" [d5.cpp:200]   --->   Operation 1018 'zext' 'zext_ln200_43' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1019 [1/1] (0.00ns)   --->   "%trunc_ln200_26 = partselect i28 @_ssdm_op_PartSelect.i28.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 55" [d5.cpp:200]   --->   Operation 1019 'partselect' 'trunc_ln200_26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln200_45 = zext i66 %add_ln200_24" [d5.cpp:200]   --->   Operation 1020 'zext' 'zext_ln200_45' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln200_46 = zext i65 %add_ln200_26" [d5.cpp:200]   --->   Operation 1021 'zext' 'zext_ln200_46' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1022 [1/1] (1.08ns)   --->   "%add_ln200_27 = add i65 %zext_ln200_43, i65 %zext_ln200_37" [d5.cpp:200]   --->   Operation 1022 'add' 'add_ln200_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1023 [1/1] (0.00ns)   --->   "%zext_ln200_47 = zext i65 %add_ln200_27" [d5.cpp:200]   --->   Operation 1023 'zext' 'zext_ln200_47' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1024 [1/1] (1.09ns)   --->   "%add_ln200_44 = add i65 %add_ln200_27, i65 %add_ln200_26" [d5.cpp:200]   --->   Operation 1024 'add' 'add_ln200_44' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1025 [1/1] (1.09ns)   --->   "%add_ln200_28 = add i66 %zext_ln200_47, i66 %zext_ln200_46" [d5.cpp:200]   --->   Operation 1025 'add' 'add_ln200_28' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1026 [1/1] (0.00ns)   --->   "%trunc_ln200_33 = trunc i65 %add_ln200_44" [d5.cpp:200]   --->   Operation 1026 'trunc' 'trunc_ln200_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln200_48 = zext i66 %add_ln200_28" [d5.cpp:200]   --->   Operation 1027 'zext' 'zext_ln200_48' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1028 [1/1] (1.09ns)   --->   "%add_ln200_42 = add i56 %trunc_ln200_33, i56 %trunc_ln200_30" [d5.cpp:200]   --->   Operation 1028 'add' 'add_ln200_42' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1029 [1/1] (1.10ns)   --->   "%add_ln200_25 = add i67 %zext_ln200_48, i67 %zext_ln200_45" [d5.cpp:200]   --->   Operation 1029 'add' 'add_ln200_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1030 [1/1] (0.00ns)   --->   "%trunc_ln200_27 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_25, i32 28, i32 66" [d5.cpp:200]   --->   Operation 1030 'partselect' 'trunc_ln200_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln200_49 = zext i39 %trunc_ln200_27" [d5.cpp:200]   --->   Operation 1031 'zext' 'zext_ln200_49' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1032 [1/1] (0.00ns)   --->   "%zext_ln200_50 = zext i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 1032 'zext' 'zext_ln200_50' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1033 [1/1] (0.00ns)   --->   "%zext_ln200_53 = zext i64 %arr_35" [d5.cpp:200]   --->   Operation 1033 'zext' 'zext_ln200_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1034 [1/1] (0.00ns)   --->   "%trunc_ln200_31 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_42, i32 28, i32 55" [d5.cpp:200]   --->   Operation 1034 'partselect' 'trunc_ln200_31' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1035 [1/1] (1.08ns)   --->   "%add_ln200_36 = add i65 %zext_ln200_53, i65 %zext_ln200_49" [d5.cpp:200]   --->   Operation 1035 'add' 'add_ln200_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1036 [1/1] (0.00ns)   --->   "%zext_ln200_55 = zext i65 %add_ln200_36" [d5.cpp:200]   --->   Operation 1036 'zext' 'zext_ln200_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1037 [1/1] (1.09ns)   --->   "%add_ln200_37 = add i66 %zext_ln200_55, i66 %zext_ln200_50" [d5.cpp:200]   --->   Operation 1037 'add' 'add_ln200_37' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_1 = add i64 %add_ln196_18, i64 %add_ln196_9" [d5.cpp:196]   --->   Operation 1038 'add' 'add_ln196_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_21 = add i28 %add_ln196_20, i28 %add_ln196_19" [d5.cpp:196]   --->   Operation 1039 'add' 'add_ln196_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1040 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln202 = add i64 %add_ln202_1, i64 %add_ln196_1" [d5.cpp:202]   --->   Operation 1040 'add' 'add_ln202' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1041 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_2 = add i28 %add_ln202_2, i28 %add_ln196_21" [d5.cpp:202]   --->   Operation 1041 'add' 'out1_w_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1042 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln202, i32 28, i32 63" [d5.cpp:203]   --->   Operation 1042 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1043 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i36 %lshr_ln3" [d5.cpp:203]   --->   Operation 1043 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_2 = add i64 %add_ln195_18, i64 %add_ln195_9" [d5.cpp:195]   --->   Operation 1044 'add' 'add_ln195_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1045 [1/1] (0.00ns)   --->   "%trunc_ln195_8 = trunc i64 %add_3408_loc_load" [d5.cpp:195]   --->   Operation 1045 'trunc' 'trunc_ln195_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1046 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_21 = add i28 %add_ln195_20, i28 %add_ln195_19" [d5.cpp:195]   --->   Operation 1046 'add' 'add_ln195_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1047 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln202, i32 28, i32 55" [d5.cpp:203]   --->   Operation 1047 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1048 [1/1] (1.08ns)   --->   "%add_ln203_1 = add i64 %add_3408_loc_load, i64 %zext_ln203" [d5.cpp:203]   --->   Operation 1048 'add' 'add_ln203_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1049 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i64 %add_ln203_1, i64 %add_ln195_2" [d5.cpp:203]   --->   Operation 1049 'add' 'add_ln203' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1050 [1/1] (0.97ns)   --->   "%add_ln203_2 = add i28 %trunc_ln195_8, i28 %trunc_ln2" [d5.cpp:203]   --->   Operation 1050 'add' 'add_ln203_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1051 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i28 %add_ln203_2, i28 %add_ln195_21" [d5.cpp:203]   --->   Operation 1051 'add' 'out1_w_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1052 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln203, i32 28, i32 63" [d5.cpp:204]   --->   Operation 1052 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i36 %lshr_ln4" [d5.cpp:204]   --->   Operation 1053 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_3 = add i64 %add_ln194_18, i64 %add_ln194_9" [d5.cpp:194]   --->   Operation 1054 'add' 'add_ln194_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1055 [1/1] (0.00ns)   --->   "%trunc_ln194_8 = trunc i64 %add_2407_loc_load" [d5.cpp:194]   --->   Operation 1055 'trunc' 'trunc_ln194_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1056 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_21 = add i28 %add_ln194_20, i28 %add_ln194_19" [d5.cpp:194]   --->   Operation 1056 'add' 'add_ln194_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1057 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln203, i32 28, i32 55" [d5.cpp:204]   --->   Operation 1057 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1058 [1/1] (1.08ns)   --->   "%add_ln204_1 = add i64 %add_2407_loc_load, i64 %zext_ln204" [d5.cpp:204]   --->   Operation 1058 'add' 'add_ln204_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1059 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln204 = add i64 %add_ln204_1, i64 %add_ln194_3" [d5.cpp:204]   --->   Operation 1059 'add' 'add_ln204' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1060 [1/1] (0.97ns)   --->   "%add_ln204_2 = add i28 %trunc_ln194_8, i28 %trunc_ln3" [d5.cpp:204]   --->   Operation 1060 'add' 'add_ln204_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1061 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i28 %add_ln204_2, i28 %add_ln194_21" [d5.cpp:204]   --->   Operation 1061 'add' 'out1_w_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1062 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln204, i32 28, i32 63" [d5.cpp:205]   --->   Operation 1062 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i36 %lshr_ln5" [d5.cpp:205]   --->   Operation 1063 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1064 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_4 = add i64 %add_ln193_18, i64 %add_ln193_9" [d5.cpp:193]   --->   Operation 1064 'add' 'add_ln193_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1065 [1/1] (0.00ns)   --->   "%trunc_ln193_8 = trunc i64 %add_1406_loc_load" [d5.cpp:193]   --->   Operation 1065 'trunc' 'trunc_ln193_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1066 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_21 = add i28 %add_ln193_20, i28 %add_ln193_19" [d5.cpp:193]   --->   Operation 1066 'add' 'add_ln193_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1067 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln204, i32 28, i32 55" [d5.cpp:205]   --->   Operation 1067 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1068 [1/1] (1.08ns)   --->   "%add_ln205_1 = add i64 %add_1406_loc_load, i64 %zext_ln205" [d5.cpp:205]   --->   Operation 1068 'add' 'add_ln205_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1069 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln205 = add i64 %add_ln205_1, i64 %add_ln193_4" [d5.cpp:205]   --->   Operation 1069 'add' 'add_ln205' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1070 [1/1] (0.97ns)   --->   "%add_ln205_2 = add i28 %trunc_ln193_8, i28 %trunc_ln4" [d5.cpp:205]   --->   Operation 1070 'add' 'add_ln205_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1071 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i28 %add_ln205_2, i28 %add_ln193_21" [d5.cpp:205]   --->   Operation 1071 'add' 'out1_w_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1072 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln205, i32 28, i32 63" [d5.cpp:206]   --->   Operation 1072 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1073 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln205, i32 28, i32 55" [d5.cpp:206]   --->   Operation 1073 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1074 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_2 = add i28 %add_ln210_1, i28 %add_ln210" [d5.cpp:210]   --->   Operation 1074 'add' 'add_ln210_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1075 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_3 = add i28 %trunc_ln200_29, i28 %trunc_ln188_2" [d5.cpp:210]   --->   Operation 1075 'add' 'add_ln210_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1076 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_4 = add i28 %add_ln188_5, i28 %trunc_ln200_26" [d5.cpp:210]   --->   Operation 1076 'add' 'add_ln210_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1077 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_5 = add i28 %add_ln210_4, i28 %add_ln210_3" [d5.cpp:210]   --->   Operation 1077 'add' 'add_ln210_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1078 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_10 = add i28 %add_ln210_5, i28 %add_ln210_2" [d5.cpp:210]   --->   Operation 1078 'add' 'out1_w_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1079 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_1 = add i28 %add_ln211, i28 %trunc_ln200_39" [d5.cpp:211]   --->   Operation 1079 'add' 'add_ln211_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1080 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_2 = add i28 %add_ln187_10, i28 %trunc_ln200_31" [d5.cpp:211]   --->   Operation 1080 'add' 'add_ln211_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1081 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln211_3 = add i28 %add_ln211_2, i28 %trunc_ln187_4" [d5.cpp:211]   --->   Operation 1081 'add' 'add_ln211_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1082 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_11 = add i28 %add_ln211_3, i28 %add_ln211_1" [d5.cpp:211]   --->   Operation 1082 'add' 'out1_w_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 1083 [1/1] (0.00ns)   --->   "%add405_loc_load = load i64 %add405_loc"   --->   Operation 1083 'load' 'add405_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1084 [1/1] (0.00ns)   --->   "%add212375_loc_load = load i64 %add212375_loc"   --->   Operation 1084 'load' 'add212375_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1085 [1/1] (0.00ns)   --->   "%add289368_loc_load = load i64 %add289368_loc"   --->   Operation 1085 'load' 'add289368_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1086 [1/1] (0.00ns)   --->   "%zext_ln200_54 = zext i65 %add_ln200_30" [d5.cpp:200]   --->   Operation 1086 'zext' 'zext_ln200_54' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln200_56 = zext i66 %add_ln200_37" [d5.cpp:200]   --->   Operation 1087 'zext' 'zext_ln200_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1088 [1/1] (1.10ns)   --->   "%add_ln200_29 = add i67 %zext_ln200_56, i67 %zext_ln200_54" [d5.cpp:200]   --->   Operation 1088 'add' 'add_ln200_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1089 [1/1] (0.00ns)   --->   "%trunc_ln200_32 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 66" [d5.cpp:200]   --->   Operation 1089 'partselect' 'trunc_ln200_32' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1090 [1/1] (0.00ns)   --->   "%zext_ln200_57 = zext i39 %trunc_ln200_32" [d5.cpp:200]   --->   Operation 1090 'zext' 'zext_ln200_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1091 [1/1] (0.00ns)   --->   "%zext_ln200_58 = zext i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 1091 'zext' 'zext_ln200_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln200_59 = zext i64 %arr_34" [d5.cpp:200]   --->   Operation 1092 'zext' 'zext_ln200_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1093 [1/1] (0.00ns)   --->   "%trunc_ln200_34 = partselect i28 @_ssdm_op_PartSelect.i28.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 55" [d5.cpp:200]   --->   Operation 1093 'partselect' 'trunc_ln200_34' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1094 [1/1] (1.08ns)   --->   "%add_ln200_38 = add i65 %zext_ln200_58, i65 %zext_ln200_57" [d5.cpp:200]   --->   Operation 1094 'add' 'add_ln200_38' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln200_60 = zext i65 %add_ln200_38" [d5.cpp:200]   --->   Operation 1095 'zext' 'zext_ln200_60' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1096 [1/1] (1.09ns)   --->   "%add_ln200_31 = add i66 %zext_ln200_60, i66 %zext_ln200_59" [d5.cpp:200]   --->   Operation 1096 'add' 'add_ln200_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_s = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 65" [d5.cpp:200]   --->   Operation 1097 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln200_64 = zext i38 %tmp_s" [d5.cpp:200]   --->   Operation 1098 'zext' 'zext_ln200_64' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1099 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_7 = add i64 %add_ln185_14, i64 %add_ln185_6" [d5.cpp:185]   --->   Operation 1099 'add' 'add_ln185_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1100 [1/1] (0.00ns)   --->   "%trunc_ln185_6 = trunc i64 %add289368_loc_load" [d5.cpp:185]   --->   Operation 1100 'trunc' 'trunc_ln185_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_17 = add i28 %add_ln185_16, i28 %add_ln185_15" [d5.cpp:185]   --->   Operation 1101 'add' 'add_ln185_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1102 [1/1] (0.00ns)   --->   "%trunc_ln200_35 = partselect i28 @_ssdm_op_PartSelect.i28.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 55" [d5.cpp:200]   --->   Operation 1102 'partselect' 'trunc_ln200_35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1103 [1/1] (1.08ns)   --->   "%add_ln200_39 = add i64 %add289368_loc_load, i64 %zext_ln200_64" [d5.cpp:200]   --->   Operation 1103 'add' 'add_ln200_39' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1104 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_32 = add i64 %add_ln200_39, i64 %add_ln185_7" [d5.cpp:200]   --->   Operation 1104 'add' 'add_ln200_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1105 [1/1] (0.00ns)   --->   "%lshr_ln200_7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 63" [d5.cpp:200]   --->   Operation 1105 'partselect' 'lshr_ln200_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln200_65 = zext i36 %lshr_ln200_7" [d5.cpp:200]   --->   Operation 1106 'zext' 'zext_ln200_65' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_7 = add i64 %add_ln184_16, i64 %add_ln184_6" [d5.cpp:184]   --->   Operation 1107 'add' 'add_ln184_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1108 [1/1] (0.00ns)   --->   "%trunc_ln184_7 = trunc i64 %add212375_loc_load" [d5.cpp:184]   --->   Operation 1108 'trunc' 'trunc_ln184_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_19 = add i28 %add_ln184_18, i28 %add_ln184_17" [d5.cpp:184]   --->   Operation 1109 'add' 'add_ln184_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1110 [1/1] (0.00ns)   --->   "%trunc_ln200_36 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 55" [d5.cpp:200]   --->   Operation 1110 'partselect' 'trunc_ln200_36' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1111 [1/1] (1.08ns)   --->   "%add_ln200_40 = add i64 %add212375_loc_load, i64 %zext_ln200_65" [d5.cpp:200]   --->   Operation 1111 'add' 'add_ln200_40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1112 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_33 = add i64 %add_ln200_40, i64 %add_ln184_7" [d5.cpp:200]   --->   Operation 1112 'add' 'add_ln200_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1113 [1/1] (0.00ns)   --->   "%trunc_ln200_37 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 63" [d5.cpp:200]   --->   Operation 1113 'partselect' 'trunc_ln200_37' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1114 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i36 %lshr_ln6" [d5.cpp:206]   --->   Operation 1114 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_5 = add i64 %add_ln192_18, i64 %add_ln192_9" [d5.cpp:192]   --->   Operation 1115 'add' 'add_ln192_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1116 [1/1] (0.00ns)   --->   "%trunc_ln192_8 = trunc i64 %add405_loc_load" [d5.cpp:192]   --->   Operation 1116 'trunc' 'trunc_ln192_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_21 = add i28 %add_ln192_20, i28 %add_ln192_19" [d5.cpp:192]   --->   Operation 1117 'add' 'add_ln192_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1118 [1/1] (1.08ns)   --->   "%add_ln206_1 = add i64 %add405_loc_load, i64 %zext_ln206" [d5.cpp:206]   --->   Operation 1118 'add' 'add_ln206_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1119 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln206 = add i64 %add_ln206_1, i64 %add_ln192_5" [d5.cpp:206]   --->   Operation 1119 'add' 'add_ln206' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1120 [1/1] (0.97ns)   --->   "%add_ln206_2 = add i28 %trunc_ln192_8, i28 %trunc_ln5" [d5.cpp:206]   --->   Operation 1120 'add' 'add_ln206_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1121 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i28 %add_ln206_2, i28 %add_ln192_21" [d5.cpp:206]   --->   Operation 1121 'add' 'out1_w_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1122 [1/1] (0.00ns)   --->   "%trunc_ln207_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln206, i32 28, i32 63" [d5.cpp:207]   --->   Operation 1122 'partselect' 'trunc_ln207_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i36 %trunc_ln207_1" [d5.cpp:207]   --->   Operation 1123 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1124 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln206, i32 28, i32 55" [d5.cpp:207]   --->   Operation 1124 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1125 [1/1] (0.97ns)   --->   "%out1_w_7 = add i28 %trunc_ln6, i28 %add_ln207" [d5.cpp:207]   --->   Operation 1125 'add' 'out1_w_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1126 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i28 %add_ln207" [d5.cpp:208]   --->   Operation 1126 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1127 [1/1] (1.02ns)   --->   "%add_ln208 = add i37 %zext_ln207, i37 %zext_ln208" [d5.cpp:208]   --->   Operation 1127 'add' 'add_ln208' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1128 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln208, i32 28, i32 36" [d5.cpp:208]   --->   Operation 1128 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln212 = add i28 %add_ln186_13, i28 %trunc_ln186_4" [d5.cpp:212]   --->   Operation 1129 'add' 'add_ln212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1130 [1/1] (0.97ns)   --->   "%add_ln212_1 = add i28 %trunc_ln200_41, i28 %trunc_ln200_34" [d5.cpp:212]   --->   Operation 1130 'add' 'add_ln212_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1131 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_12 = add i28 %add_ln212_1, i28 %add_ln212" [d5.cpp:212]   --->   Operation 1131 'add' 'out1_w_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1132 [1/1] (0.97ns)   --->   "%add_ln213 = add i28 %trunc_ln185_6, i28 %trunc_ln200_35" [d5.cpp:213]   --->   Operation 1132 'add' 'add_ln213' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1133 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_13 = add i28 %add_ln213, i28 %add_ln185_17" [d5.cpp:213]   --->   Operation 1133 'add' 'out1_w_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1134 [1/1] (0.97ns)   --->   "%add_ln214 = add i28 %trunc_ln184_7, i28 %trunc_ln200_36" [d5.cpp:214]   --->   Operation 1134 'add' 'add_ln214' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1135 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_14 = add i28 %add_ln214, i28 %add_ln184_19" [d5.cpp:214]   --->   Operation 1135 'add' 'out1_w_14' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1136 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 55" [d5.cpp:215]   --->   Operation 1136 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i62 %trunc_ln219_1" [d5.cpp:219]   --->   Operation 1137 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1138 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln219" [d5.cpp:219]   --->   Operation 1138 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1139 [1/1] (7.30ns)   --->   "%empty_36 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 16" [d5.cpp:219]   --->   Operation 1139 'writereq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 4.24>
ST_31 : Operation 1140 [1/1] (0.00ns)   --->   "%zext_ln200_61 = zext i36 %trunc_ln200_37" [d5.cpp:200]   --->   Operation 1140 'zext' 'zext_ln200_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1141 [1/1] (0.00ns)   --->   "%zext_ln200_62 = zext i28 %add_ln200_41" [d5.cpp:200]   --->   Operation 1141 'zext' 'zext_ln200_62' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1142 [1/1] (1.02ns)   --->   "%add_ln200_34 = add i37 %zext_ln200_61, i37 %zext_ln200_62" [d5.cpp:200]   --->   Operation 1142 'add' 'add_ln200_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1143 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln200_34, i32 28, i32 36" [d5.cpp:200]   --->   Operation 1143 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1144 [1/1] (0.00ns)   --->   "%zext_ln200_66 = zext i9 %tmp_15" [d5.cpp:200]   --->   Operation 1144 'zext' 'zext_ln200_66' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln200_67 = zext i9 %tmp_15" [d5.cpp:200]   --->   Operation 1145 'zext' 'zext_ln200_67' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1146 [1/1] (0.00ns)   --->   "%zext_ln200_68 = zext i9 %tmp_15" [d5.cpp:200]   --->   Operation 1146 'zext' 'zext_ln200_68' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1147 [1/1] (0.97ns)   --->   "%out1_w = add i28 %zext_ln200_68, i28 %add_ln200_3" [d5.cpp:200]   --->   Operation 1147 'add' 'out1_w' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1148 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i28 %add_ln200_3" [d5.cpp:201]   --->   Operation 1148 'zext' 'zext_ln201' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1149 [1/1] (0.97ns)   --->   "%add_ln201 = add i29 %zext_ln200_67, i29 %zext_ln201" [d5.cpp:201]   --->   Operation 1149 'add' 'add_ln201' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1150 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln201, i32 28" [d5.cpp:201]   --->   Operation 1150 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1151 [1/1] (0.00ns)   --->   "%zext_ln201_1 = zext i1 %tmp" [d5.cpp:201]   --->   Operation 1151 'zext' 'zext_ln201_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln201_2 = zext i28 %add_ln201_3" [d5.cpp:201]   --->   Operation 1152 'zext' 'zext_ln201_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1153 [1/1] (0.97ns)   --->   "%out1_w_1 = add i29 %zext_ln201_2, i29 %zext_ln201_1" [d5.cpp:201]   --->   Operation 1153 'add' 'out1_w_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i9 %tmp_16" [d5.cpp:208]   --->   Operation 1154 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1155 [1/1] (0.77ns)   --->   "%add_ln208_12 = add i10 %zext_ln208_1, i10 %zext_ln200_66" [d5.cpp:208]   --->   Operation 1155 'add' 'add_ln208_12' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i10 %add_ln208_12" [d5.cpp:208]   --->   Operation 1156 'zext' 'zext_ln208_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1157 [1/1] (0.97ns)   --->   "%out1_w_8 = add i28 %zext_ln208_2, i28 %add_ln208_3" [d5.cpp:208]   --->   Operation 1157 'add' 'out1_w_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1158 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i28 %add_ln208_3" [d5.cpp:209]   --->   Operation 1158 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i10 %add_ln208_12" [d5.cpp:209]   --->   Operation 1159 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1160 [1/1] (0.97ns)   --->   "%add_ln209 = add i29 %zext_ln209_1, i29 %zext_ln209" [d5.cpp:209]   --->   Operation 1160 'add' 'add_ln209' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln209, i32 28" [d5.cpp:209]   --->   Operation 1161 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1162 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i1 %tmp_10" [d5.cpp:209]   --->   Operation 1162 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1163 [1/1] (0.00ns)   --->   "%zext_ln209_3 = zext i28 %add_ln209_2" [d5.cpp:209]   --->   Operation 1163 'zext' 'zext_ln209_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1164 [1/1] (0.97ns)   --->   "%out1_w_9 = add i29 %zext_ln209_3, i29 %zext_ln209_2" [d5.cpp:209]   --->   Operation 1164 'add' 'out1_w_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1165 [1/1] (0.97ns)   --->   "%out1_w_15 = add i28 %trunc_ln7, i28 %add_ln200_41" [d5.cpp:215]   --->   Operation 1165 'add' 'out1_w_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1166 [2/2] (0.48ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 1166 'call' 'call_ln219' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 1167 [1/2] (0.00ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 1167 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 1168 [5/5] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1168 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 1169 [4/5] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1169 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 1170 [3/5] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1170 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 1171 [2/5] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1171 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 1172 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [d5.cpp:3]   --->   Operation 1172 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 16, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 1173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1174 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 1174 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_14, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_15, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 1181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1182 [1/5] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1182 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1183 [1/1] (0.00ns)   --->   "%ret_ln223 = ret" [d5.cpp:223]   --->   Operation 1183 'ret' 'ret_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d5.cpp:18) [79]  (0.000 ns)
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln18', d5.cpp:18) to 'test_Pipeline_ARRAY_1_READ' [81]  (1.216 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d5.cpp:25) [100]  (0.000 ns)
	bus request operation ('empty_35', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln25', d5.cpp:25) to 'test_Pipeline_ARRAY_2_READ' [102]  (1.216 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.365 ns)
'mul' operation ('mul_ln90_25', d5.cpp:90) [189]  (2.055 ns)

 <State 24>: 5.751ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.365 ns)
'mul' operation ('mul_ln90_6', d5.cpp:90) [150]  (2.055 ns)
	'add' operation ('add_ln90_21', d5.cpp:90) [199]  (1.085 ns)
	'add' operation ('add_ln90_23', d5.cpp:90) [201]  (0.000 ns)
	'add' operation ('arr', d5.cpp:90) [205]  (0.819 ns)
	'call' operation ('call_ln90', d5.cpp:90) to 'test_Pipeline_VITIS_LOOP_99_13' [211]  (0.427 ns)

 <State 25>: 0.797ns
The critical path consists of the following:
	'call' operation ('call_ln90', d5.cpp:90) to 'test_Pipeline_VITIS_LOOP_99_13' [211]  (0.797 ns)

 <State 26>: 5.590ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.365 ns)
'mul' operation ('mul_ln90_28', d5.cpp:90) [207]  (2.055 ns)
	'add' operation ('add_ln90_31', d5.cpp:90) [334]  (1.085 ns)
	'add' operation ('add_ln90_32', d5.cpp:90) [337]  (1.085 ns)

 <State 27>: 5.598ns
The critical path consists of the following:
	'load' operation ('arg2_r_loc_load') on local variable 'arg2_r_loc' [118]  (0.000 ns)
	multiplexor before operation 'mul' with delay (1.365 ns)
'mul' operation ('mul_ln200_8', d5.cpp:200) [609]  (2.055 ns)
	'add' operation ('add_ln200_4', d5.cpp:200) [624]  (1.085 ns)
	'add' operation ('add_ln200_5', d5.cpp:200) [626]  (1.093 ns)

 <State 28>: 7.127ns
The critical path consists of the following:
	'add' operation ('add_ln190_6', d5.cpp:190) [498]  (0.000 ns)
	'add' operation ('arr', d5.cpp:190) [500]  (0.819 ns)
	'add' operation ('add_ln200_12', d5.cpp:200) [640]  (0.000 ns)
	'add' operation ('add_ln200_13', d5.cpp:200) [641]  (0.822 ns)
	'add' operation ('add_ln200_14', d5.cpp:200) [643]  (1.100 ns)
	'add' operation ('add_ln200_11', d5.cpp:200) [647]  (1.108 ns)
	'add' operation ('add_ln200_20', d5.cpp:200) [681]  (1.085 ns)
	'add' operation ('add_ln200_21', d5.cpp:200) [683]  (1.093 ns)
	'add' operation ('add_ln200_22', d5.cpp:200) [685]  (1.100 ns)

 <State 29>: 6.564ns
The critical path consists of the following:
	'add' operation ('add_ln200_19', d5.cpp:200) [687]  (1.108 ns)
	'add' operation ('add_ln200_27', d5.cpp:200) [714]  (1.085 ns)
	'add' operation ('add_ln200_28', d5.cpp:200) [717]  (1.093 ns)
	'add' operation ('add_ln200_25', d5.cpp:200) [721]  (1.100 ns)
	'add' operation ('add_ln200_36', d5.cpp:200) [737]  (1.085 ns)
	'add' operation ('add_ln200_37', d5.cpp:200) [739]  (1.093 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d5.cpp:219) [1121]  (0.000 ns)
	bus request operation ('empty_36', d5.cpp:219) on port 'mem' (d5.cpp:219) [1122]  (7.300 ns)

 <State 31>: 4.240ns
The critical path consists of the following:
	'add' operation ('add_ln200_34', d5.cpp:200) [819]  (1.025 ns)
	'add' operation ('add_ln208_12', d5.cpp:208) [1079]  (0.776 ns)
	'add' operation ('add_ln209', d5.cpp:209) [1084]  (0.975 ns)
	'add' operation ('out1_w', d5.cpp:209) [1097]  (0.975 ns)
	'call' operation ('call_ln219', d5.cpp:219) to 'test_Pipeline_ARRAY_WRITE' [1123]  (0.489 ns)

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_37', d5.cpp:223) on port 'mem' (d5.cpp:223) [1124]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_37', d5.cpp:223) on port 'mem' (d5.cpp:223) [1124]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_37', d5.cpp:223) on port 'mem' (d5.cpp:223) [1124]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_37', d5.cpp:223) on port 'mem' (d5.cpp:223) [1124]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_37', d5.cpp:223) on port 'mem' (d5.cpp:223) [1124]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
