Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: N2630_Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "N2630_Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "N2630_Main"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : N2630_Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/mnt/work/amiga/Peripherals/A2630/Recreate/Logic/N2630/N2630_Main.vhd" in Library work.
Architecture behavioral of Entity n2630_main is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <N2630_Main> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <N2630_Main> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/mnt/work/amiga/Peripherals/A2630/Recreate/Logic/N2630/N2630_Main.vhd" line 307: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <n_onboard>, <memsel>, <n_extern>, <nASEN>, <cycend>
WARNING:Xst:795 - "/mnt/work/amiga/Peripherals/A2630/Recreate/Logic/N2630/N2630_Main.vhd" line 355: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/mnt/work/amiga/Peripherals/A2630/Recreate/Logic/N2630/N2630_Main.vhd" line 435: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/mnt/work/amiga/Peripherals/A2630/Recreate/Logic/N2630/N2630_Main.vhd" line 446: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/mnt/work/amiga/Peripherals/A2630/Recreate/Logic/N2630/N2630_Main.vhd" line 662: Size of operands are different : result is <false>.
WARNING:Xst:1639 - "/mnt/work/amiga/Peripherals/A2630/Recreate/Logic/N2630/N2630_Main.vhd" line 682: Size of operands are different, smallest operand is adjusted.
WARNING:Xst:1639 - "/mnt/work/amiga/Peripherals/A2630/Recreate/Logic/N2630/N2630_Main.vhd" line 682: Size of operands are different, smallest operand is adjusted.
WARNING:Xst:1639 - "/mnt/work/amiga/Peripherals/A2630/Recreate/Logic/N2630/N2630_Main.vhd" line 688: Size of operands are different, smallest operand is adjusted.
WARNING:Xst:1639 - "/mnt/work/amiga/Peripherals/A2630/Recreate/Logic/N2630/N2630_Main.vhd" line 688: Size of operands are different, smallest operand is adjusted.
WARNING:Xst:819 - "/mnt/work/amiga/Peripherals/A2630/Recreate/Logic/N2630/N2630_Main.vhd" line 694: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <R_W>, <HIROM>, <PHANTOMHI>, <LOROM>, <PHANTOMLO>
WARNING:Xst:2095 - "/mnt/work/amiga/Peripherals/A2630/Recreate/Logic/N2630/N2630_Main.vhd" line 854: Size of operands are different : result is <true>.
WARNING:Xst:819 - "/mnt/work/amiga/Peripherals/A2630/Recreate/Logic/N2630/N2630_Main.vhd" line 852: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <autoconfig_done>, <AL>, <SIZ>, <TWOMEG>, <FOURMEG>
INFO:Xst:2679 - Register <nS7MDIS_DFF> in unit <N2630_Main> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <s_7mdis> in unit <N2630_Main> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <autoconfig_done> in unit <N2630_Main> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <BASEADDRESS> in unit <N2630_Main> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <nDSACKEN> in unit <N2630_Main> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <N2630_Main> analyzed. Unit <N2630_Main> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <nAAS> in unit <N2630_Main> is removed.

Synthesizing Unit <N2630_Main>.
    Related source file is "/mnt/work/amiga/Peripherals/A2630/Recreate/Logic/N2630/N2630_Main.vhd".
WARNING:Xst:647 - Input <SIZ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <nADDEH> is never assigned.
WARNING:Xst:1306 - Output <nADDEL> is never assigned.
WARNING:Xst:646 - Signal <n_edtack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nDSEN> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <memsel> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <RSTENB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EIGHTMEG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <BASEADDRESS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <DAC>.
    Found 1-bit tristate buffer for signal <nABR>.
    Found 1-bit tristate buffer for signal <nBGACK>.
    Found 1-bit register for signal <RAMCONF>.
    Found 1-bit register for signal <IVMA>.
    Found 1-bit tristate buffer for signal <nDSACK0>.
    Found 1-bit tristate buffer for signal <nDSACK1>.
    Found 1-bit xor2 for signal <c1c3xor>.
    Found 1-bit xor2 for signal <CLK14M>.
    Found 1-bit register for signal <cycend>.
    Found 24-bit comparator greatequal for signal <HIROM$cmp_ge0000> created at line 682.
    Found 24-bit comparator lessequal for signal <HIROM$cmp_le0000> created at line 682.
    Found 1-bit register for signal <JMODE>.
    Found 24-bit comparator lessequal for signal <LOROM$cmp_le0000> created at line 688.
    Found 1-bit register for signal <MODE68K>.
    Found 1-bit register for signal <n_aas40>.
    Found 1-bit register for signal <n_aas80>.
    Found 1-bit register for signal <n_aasq>.
    Found 1-bit register for signal <n_regreset>.
    Found 1-bit register for signal <PHANTOMHI>.
    Found 1-bit register for signal <PHANTOMLO>.
    Found 1-bit register for signal <ROMCONF>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Xor(s).
	inferred   4 Tristate(s).
Unit <N2630_Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 13
 1-bit register                                        : 12
 4-bit register                                        : 1
# Comparators                                          : 3
 24-bit comparator greatequal                          : 1
 24-bit comparator lessequal                           : 2
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit N2630_Main : the following signal(s) form a combinatorial loop: nBOSS, nBOSS_and0001, nBOSS_or0000.
WARNING:Xst:2170 - Unit N2630_Main : the following signal(s) form a combinatorial loop: n_onboard_or0000, n_onboard_and0004, nADOEH, nADOEH_or0001, nADOEH_and0001.
WARNING:Xst:2170 - Unit N2630_Main : the following signal(s) form a combinatorial loop: ROMCLK.
WARNING:Xst:2170 - Unit N2630_Main : the following signal(s) form a combinatorial loop: ramclk.

Optimizing unit <N2630_Main> ...
  implementation constraint: INIT=r	 : JMODE
  implementation constraint: INIT=r	 : PHANTOMLO
  implementation constraint: INIT=s	 : IVMA
  implementation constraint: INIT=r	 : cycend
  implementation constraint: INIT=r	 : ROMCONF
  implementation constraint: INIT=r	 : MODE68K
  implementation constraint: INIT=r	 : PHANTOMHI

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : N2630_Main.ngr
Top Level Output File Name         : N2630_Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 85

Cell Usage :
# BELS                             : 210
#      AND2                        : 40
#      AND3                        : 15
#      AND4                        : 7
#      AND5                        : 1
#      AND6                        : 2
#      AND7                        : 1
#      AND8                        : 1
#      GND                         : 1
#      INV                         : 119
#      OR2                         : 19
#      OR3                         : 1
#      VCC                         : 1
#      XOR2                        : 2
# FlipFlops/Latches                : 13
#      FD                          : 3
#      FDC                         : 6
#      FDCE                        : 4
# IO Buffers                       : 76
#      IBUF                        : 45
#      IOBUFE                      : 2
#      OBUF                        : 27
#      OBUFE                       : 2
=========================================================================


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.01 secs
 
--> 


Total memory usage is 511212 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    6 (   0 filtered)

