{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540520766492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540520766495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 13:26:06 2018 " "Processing started: Fri Oct 26 13:26:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540520766495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540520766495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO -c DE10_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO -c DE10_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540520766495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540520767478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540520767478 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"oDirection\";  expecting \")\" de10_nano.v(440) " "Verilog HDL syntax error at de10_nano.v(440) near text: \"oDirection\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "de10_nano.v" "" { Text "C:/Users/James/Documents/Repositories/Arm-FPGA/DE10_NANO/de10_nano.v" 440 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1540520778320 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "speed_decoder de10_nano.v(440) " "Ignored design unit \"speed_decoder\" at de10_nano.v(440) due to previous errors" {  } { { "de10_nano.v" "" { Text "C:/Users/James/Documents/Repositories/Arm-FPGA/DE10_NANO/de10_nano.v" 440 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1540520778320 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SPI_slave de10_nano.v(470) " "Ignored design unit \"SPI_slave\" at de10_nano.v(470) due to previous errors" {  } { { "de10_nano.v" "" { Text "C:/Users/James/Documents/Repositories/Arm-FPGA/DE10_NANO/de10_nano.v" 470 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1540520778320 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "PWM de10_nano.v(552) " "Ignored design unit \"PWM\" at de10_nano.v(552) due to previous errors" {  } { { "de10_nano.v" "" { Text "C:/Users/James/Documents/Repositories/Arm-FPGA/DE10_NANO/de10_nano.v" 552 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1540520778320 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "position_counter de10_nano.v(586) " "Ignored design unit \"position_counter\" at de10_nano.v(586) due to previous errors" {  } { { "de10_nano.v" "" { Text "C:/Users/James/Documents/Repositories/Arm-FPGA/DE10_NANO/de10_nano.v" 586 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1540520778320 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "de10_nano.v(620) " "Verilog HDL information at de10_nano.v(620): always construct contains both blocking and non-blocking assignments" {  } { { "de10_nano.v" "" { Text "C:/Users/James/Documents/Repositories/Arm-FPGA/DE10_NANO/de10_nano.v" 620 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1540520778321 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "quaderature_decoder de10_nano.v(613) " "Ignored design unit \"quaderature_decoder\" at de10_nano.v(613) due to previous errors" {  } { { "de10_nano.v" "" { Text "C:/Users/James/Documents/Repositories/Arm-FPGA/DE10_NANO/de10_nano.v" 613 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1540520778321 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "encoder_decoder de10_nano.v(674) " "Ignored design unit \"encoder_decoder\" at de10_nano.v(674) due to previous errors" {  } { { "de10_nano.v" "" { Text "C:/Users/James/Documents/Repositories/Arm-FPGA/DE10_NANO/de10_nano.v" 674 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1540520778321 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "digital_filter de10_nano.v(696) " "Ignored design unit \"digital_filter\" at de10_nano.v(696) due to previous errors" {  } { { "de10_nano.v" "" { Text "C:/Users/James/Documents/Repositories/Arm-FPGA/DE10_NANO/de10_nano.v" 696 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1540520778321 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540520778417 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 26 13:26:18 2018 " "Processing ended: Fri Oct 26 13:26:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540520778417 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540520778417 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540520778417 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540520778417 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540520779008 ""}
