

================================================================
== Vivado HLS Report for 'window_macc'
================================================================
* Date:           Fri Jul 26 19:40:03 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_conv_fp_2019_64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     8.932|        1.60|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read17)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 5 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read16)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 6 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 7 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read14)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 8 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read13)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 9 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_6 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read12)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 10 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read11)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 11 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_8 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read10)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 12 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_9 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read9)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 13 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_10 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read8)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 14 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_11 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read7)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 15 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_12 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read6)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 16 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_13 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read5)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 17 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_14 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read4)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 18 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_15 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read3)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 19 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_16 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read2)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 20 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_17 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read1)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 21 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read18 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 22 'read' 'p_read18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i16 %p_read_17 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 23 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %p_read_8 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 24 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 25 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i16 %p_read_16 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 26 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %p_read_7 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 27 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 28 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i16 %p_read_14 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 29 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i16 %p_read_5 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 30 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul nsw i32 %sext_ln1116_4, %sext_ln1118_4" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 31 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i16 %p_read_11 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 32 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i16 %p_read_2 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 33 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_7 = mul nsw i32 %sext_ln1116_7, %sext_ln1118_7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 34 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %p_read18 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 35 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %p_read_9 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 36 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.36ns) (grouped into DSP with root node add_ln703)   --->   "%mul_ln1118 = mul nsw i32 %sext_ln1116, %sext_ln1118" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 37 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i16 %p_read_15 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 38 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %p_read_6 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 39 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln1118_3 = mul nsw i32 %sext_ln1116_3, %sext_ln1118_3" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 40 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i16 %p_read_13 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 41 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i16 %p_read_4 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 42 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_3)   --->   "%mul_ln1118_5 = mul nsw i32 %sext_ln1116_5, %sext_ln1118_5" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 43 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i16 %p_read_10 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 44 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i16 %p_read_1 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 45 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_4)   --->   "%mul_ln1118_8 = mul nsw i32 %sext_ln1116_8, %sext_ln1118_8" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 46 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703 = add i32 %mul_ln1118_1, %mul_ln1118" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 47 'add' 'add_ln703' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703_1 = add i32 %mul_ln1118_2, %mul_ln1118_3" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 48 'add' 'add_ln703_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703_3 = add i32 %mul_ln1118_4, %mul_ln1118_5" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 49 'add' 'add_ln703_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703_4 = add i32 %mul_ln1118_7, %mul_ln1118_8" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 50 'add' 'add_ln703_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 8.93>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i16 %p_read_12 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 51 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %p_read_3 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 52 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_5)   --->   "%mul_ln1118_6 = mul nsw i32 %sext_ln1116_6, %sext_ln1118_6" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 53 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703_5 = add i32 %add_ln703_4, %mul_ln1118_6" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 54 'add' 'add_ln703_5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (2.55ns)   --->   "%add_ln703_6 = add i32 %add_ln703_5, %add_ln703_3" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 55 'add' 'add_ln703_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i32 %add_ln703_1, %add_ln703" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 56 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln703_7 = add i32 %add_ln703_6, %add_ln703_2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 57 'add' 'add_ln703_7' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "ret i32 %add_ln703_7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:279]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1.6ns.

 <State 1>: 6.38ns
The critical path consists of the following:
	wire read on port 'p_read16' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:276) [20]  (0 ns)
	'mul' operation of DSP[60] ('mul_ln1118_7', yolo_conv_fp_2019_64/src/yolo_conv.cpp:276) [60]  (6.38 ns)

 <State 2>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[64] ('mul_ln1118', yolo_conv_fp_2019_64/src/yolo_conv.cpp:276) [39]  (3.36 ns)
	'add' operation of DSP[64] ('add_ln703', yolo_conv_fp_2019_64/src/yolo_conv.cpp:276) [64]  (3.02 ns)

 <State 3>: 8.93ns
The critical path consists of the following:
	'mul' operation of DSP[69] ('mul_ln1118_6', yolo_conv_fp_2019_64/src/yolo_conv.cpp:276) [57]  (3.36 ns)
	'add' operation of DSP[69] ('add_ln703_5', yolo_conv_fp_2019_64/src/yolo_conv.cpp:276) [69]  (3.02 ns)
	'add' operation ('add_ln703_6', yolo_conv_fp_2019_64/src/yolo_conv.cpp:276) [70]  (2.55 ns)

 <State 4>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln703_2', yolo_conv_fp_2019_64/src/yolo_conv.cpp:276) [66]  (0 ns)
	'add' operation ('add_ln703_7', yolo_conv_fp_2019_64/src/yolo_conv.cpp:276) [71]  (4.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
