# MY_MIPS_CPU
Some Verilog file about a double-launching pipeline MIPS cpu.

todo:
- [x] implement axi interface
- [x] implement double debug interface  
- [x] cacahe  
- [x] cp0


