// Seed: 6919083
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_20;
  id_21(
      1, id_1
  ); id_22(
      .id_0(1),
      .id_1(id_17),
      .id_2(id_8),
      .id_3(((id_19))),
      .id_4(1'b0),
      .id_5(id_6),
      .id_6(id_12),
      .id_7(id_13),
      .id_8(1'b0),
      .id_9(id_17)
  ); id_23(
      .id_0(id_3++), .id_1(), .id_2(id_11), .id_3(id_17), .id_4(1), .id_5(1), .id_6(id_16)
  );
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input wor id_2,
    output wand id_3,
    input tri id_4,
    output wand id_5,
    input wand id_6
    , id_22,
    input wire id_7,
    output wand id_8,
    input tri id_9,
    input uwire id_10,
    input wor id_11
    , id_23,
    output wand id_12,
    output uwire id_13,
    input wand id_14,
    input wire id_15,
    output uwire id_16
    , id_24,
    output wor id_17,
    input supply1 id_18,
    input tri0 id_19,
    input tri0 id_20
);
  wire  id_25;
  wire  id_26;
  wire  id_27;
  uwire id_28 = (1'd0 == 1) == 1;
  module_0 modCall_1 (
      id_23,
      id_26,
      id_26,
      id_25,
      id_24,
      id_22,
      id_28,
      id_23,
      id_28,
      id_27,
      id_25,
      id_24,
      id_26,
      id_26,
      id_23,
      id_25,
      id_28,
      id_28,
      id_22
  );
endmodule
