// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module aes_encrypt_aes_encrypt_Pipeline_VITIS_LOOP_47_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        RoundKey_address0,
        RoundKey_ce0,
        RoundKey_we0,
        RoundKey_d0,
        RoundKey_q0,
        RoundKey_address1,
        RoundKey_ce1,
        RoundKey_we1,
        RoundKey_d1,
        RoundKey_q1,
        sbox_address0,
        sbox_ce0,
        sbox_q0
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] RoundKey_address0;
output   RoundKey_ce0;
output   RoundKey_we0;
output  [7:0] RoundKey_d0;
input  [7:0] RoundKey_q0;
output  [7:0] RoundKey_address1;
output   RoundKey_ce1;
output   RoundKey_we1;
output  [7:0] RoundKey_d1;
input  [7:0] RoundKey_q1;
output  [7:0] sbox_address0;
output   sbox_ce0;
input  [7:0] sbox_q0;

reg ap_idle;
reg[7:0] RoundKey_address0;
reg RoundKey_ce0;
reg RoundKey_we0;
reg[7:0] RoundKey_d0;
reg[7:0] RoundKey_address1;
reg RoundKey_ce1;
reg RoundKey_we1;
reg[7:0] RoundKey_d1;
reg[7:0] sbox_address0;
reg sbox_ce0;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln47_fu_224_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_state6;
wire    ap_block_state6_pp0_stage5_iter0;
wire   [3:0] Rcon_address0;
reg    Rcon_ce0;
wire   [7:0] Rcon_q0;
reg   [7:0] reg_211;
wire    ap_CS_fsm_state2;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_CS_fsm_state5;
wire    ap_block_state5_pp0_stage4_iter0;
wire   [7:0] shl_ln1_fu_230_p3;
reg   [7:0] shl_ln1_reg_474;
wire   [7:0] k_fu_238_p2;
reg   [7:0] k_reg_483;
wire   [0:0] icmp_ln54_fu_264_p2;
reg   [0:0] icmp_ln54_reg_499;
reg   [7:0] tempa_2_reg_512;
reg   [7:0] Rcon_load_reg_532;
reg   [7:0] tempa_3_reg_537;
wire    ap_CS_fsm_state3;
wire    ap_block_state3_pp0_stage2_iter0;
reg   [7:0] tempa_4_reg_542;
reg   [7:0] tempa_reg_548;
wire   [7:0] m_fu_326_p2;
reg   [7:0] m_reg_558;
wire    ap_CS_fsm_state4;
wire    ap_block_state4_pp0_stage3_iter0;
wire   [7:0] xor_ln69_fu_368_p2;
reg   [7:0] xor_ln69_reg_579;
wire   [7:0] xor_ln70_fu_374_p2;
reg   [7:0] xor_ln70_reg_584;
wire   [7:0] xor_ln71_fu_425_p2;
reg   [7:0] xor_ln71_reg_604;
wire   [63:0] zext_ln49_fu_244_p1;
wire   [63:0] zext_ln50_fu_255_p1;
wire   [63:0] zext_ln66_fu_280_p1;
wire   [63:0] zext_ln51_fu_301_p1;
wire   [63:0] zext_ln52_fu_311_p1;
wire   [63:0] zext_ln61_fu_316_p1;
wire   [63:0] zext_ln62_fu_321_p1;
wire   [63:0] zext_ln69_fu_331_p1;
wire   [63:0] zext_ln70_fu_342_p1;
wire   [63:0] zext_ln63_fu_347_p1;
wire   [63:0] zext_ln71_fu_385_p1;
wire   [63:0] zext_ln72_fu_395_p1;
wire   [63:0] zext_ln64_fu_400_p1;
wire   [63:0] zext_ln69_1_fu_411_p1;
wire   [63:0] zext_ln70_1_fu_420_p1;
wire   [63:0] zext_ln71_1_fu_442_p1;
wire   [63:0] zext_ln72_1_fu_459_p1;
reg   [5:0] i_fu_52;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_i_1;
wire   [5:0] i_2_fu_285_p2;
wire   [7:0] xor_ln72_fu_447_p2;
wire   [7:0] or_ln50_fu_249_p2;
wire   [1:0] empty_17_fu_260_p1;
wire   [3:0] div_i_udiv_fu_270_p4;
wire   [7:0] or_ln51_fu_296_p2;
wire   [7:0] or_ln52_fu_306_p2;
wire   [7:0] or_ln70_fu_336_p2;
wire   [7:0] tempa_8_fu_351_p2;
wire   [7:0] tempa_12_fu_361_p3;
wire   [7:0] tempa_11_fu_355_p3;
wire   [7:0] or_ln71_fu_380_p2;
wire   [7:0] or_ln72_fu_390_p2;
wire   [7:0] or_ln70_1_fu_415_p2;
wire   [7:0] tempa_10_fu_405_p3;
wire   [7:0] or_ln71_1_fu_437_p2;
wire   [7:0] tempa_9_fu_431_p3;
wire   [7:0] or_ln72_1_fu_454_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_done_reg = 1'b0;
end

aes_encrypt_aes_encrypt_Pipeline_VITIS_LOOP_47_2_Rcon #(
    .DataWidth( 8 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
Rcon_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Rcon_address0),
    .ce0(Rcon_ce0),
    .q0(Rcon_q0)
);

aes_encrypt_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_start_int == 1'b1) & (ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln47_fu_224_p2 == 1'd0)) begin
            i_fu_52 <= i_2_fu_285_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_52 <= 6'd4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_211 <= RoundKey_q0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        reg_211 <= RoundKey_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        Rcon_load_reg_532 <= Rcon_q0;
        tempa_2_reg_512 <= RoundKey_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (icmp_ln47_fu_224_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln54_reg_499 <= icmp_ln54_fu_264_p2;
        k_reg_483[7 : 2] <= k_fu_238_p2[7 : 2];
        shl_ln1_reg_474[7 : 2] <= shl_ln1_fu_230_p3[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        m_reg_558[7 : 2] <= m_fu_326_p2[7 : 2];
        tempa_3_reg_537 <= RoundKey_q1;
        tempa_4_reg_542 <= RoundKey_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln54_reg_499 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        tempa_reg_548 <= sbox_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        xor_ln69_reg_579 <= xor_ln69_fu_368_p2;
        xor_ln70_reg_584 <= xor_ln70_fu_374_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        xor_ln71_reg_604 <= xor_ln71_fu_425_p2;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        Rcon_ce0 = 1'b1;
    end else begin
        Rcon_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        RoundKey_address0 = zext_ln72_1_fu_459_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        RoundKey_address0 = zext_ln70_1_fu_420_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        RoundKey_address0 = zext_ln72_fu_395_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_address0 = zext_ln70_fu_342_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        RoundKey_address0 = zext_ln52_fu_311_p1;
    end else if (((icmp_ln47_fu_224_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        RoundKey_address0 = zext_ln50_fu_255_p1;
    end else begin
        RoundKey_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        RoundKey_address1 = zext_ln71_1_fu_442_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        RoundKey_address1 = zext_ln69_1_fu_411_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        RoundKey_address1 = zext_ln71_fu_385_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_address1 = zext_ln69_fu_331_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        RoundKey_address1 = zext_ln51_fu_301_p1;
    end else if (((icmp_ln47_fu_224_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        RoundKey_address1 = zext_ln49_fu_244_p1;
    end else begin
        RoundKey_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((ap_start_int == 1'b1) & (icmp_ln47_fu_224_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)))) begin
        RoundKey_ce0 = 1'b1;
    end else begin
        RoundKey_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((ap_start_int == 1'b1) & (icmp_ln47_fu_224_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)))) begin
        RoundKey_ce1 = 1'b1;
    end else begin
        RoundKey_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        RoundKey_d0 = xor_ln72_fu_447_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        RoundKey_d0 = xor_ln70_reg_584;
    end else begin
        RoundKey_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        RoundKey_d1 = xor_ln71_reg_604;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        RoundKey_d1 = xor_ln69_reg_579;
    end else begin
        RoundKey_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6))) begin
        RoundKey_we0 = 1'b1;
    end else begin
        RoundKey_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6))) begin
        RoundKey_we1 = 1'b1;
    end else begin
        RoundKey_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if (((ap_start_int == 1'b1) & (icmp_ln47_fu_224_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 6'd4;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_52;
    end
end

always @ (*) begin
    if ((icmp_ln54_reg_499 == 1'd1)) begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            sbox_address0 = zext_ln64_fu_400_p1;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            sbox_address0 = zext_ln63_fu_347_p1;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            sbox_address0 = zext_ln62_fu_321_p1;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            sbox_address0 = zext_ln61_fu_316_p1;
        end else begin
            sbox_address0 = 'bx;
        end
    end else begin
        sbox_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln54_reg_499 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln54_reg_499 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln54_reg_499 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln54_reg_499 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        sbox_ce0 = 1'b1;
    end else begin
        sbox_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start_int == 1'b1) & (icmp_ln47_fu_224_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Rcon_address0 = zext_ln66_fu_280_p1;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign div_i_udiv_fu_270_p4 = {{ap_sig_allocacmp_i_1[5:2]}};

assign empty_17_fu_260_p1 = ap_sig_allocacmp_i_1[1:0];

assign i_2_fu_285_p2 = (ap_sig_allocacmp_i_1 + 6'd1);

assign icmp_ln47_fu_224_p2 = ((ap_sig_allocacmp_i_1 == 6'd44) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_264_p2 = ((empty_17_fu_260_p1 == 2'd0) ? 1'b1 : 1'b0);

assign k_fu_238_p2 = ($signed(shl_ln1_fu_230_p3) + $signed(8'd252));

assign m_fu_326_p2 = ($signed(shl_ln1_reg_474) + $signed(8'd240));

assign or_ln50_fu_249_p2 = (k_fu_238_p2 | 8'd1);

assign or_ln51_fu_296_p2 = (k_reg_483 | 8'd2);

assign or_ln52_fu_306_p2 = (k_reg_483 | 8'd3);

assign or_ln70_1_fu_415_p2 = (shl_ln1_reg_474 | 8'd1);

assign or_ln70_fu_336_p2 = (m_fu_326_p2 | 8'd1);

assign or_ln71_1_fu_437_p2 = (shl_ln1_reg_474 | 8'd2);

assign or_ln71_fu_380_p2 = (m_reg_558 | 8'd2);

assign or_ln72_1_fu_454_p2 = (shl_ln1_reg_474 | 8'd3);

assign or_ln72_fu_390_p2 = (m_reg_558 | 8'd3);

assign shl_ln1_fu_230_p3 = {{ap_sig_allocacmp_i_1}, {2'd0}};

assign tempa_10_fu_405_p3 = ((icmp_ln54_reg_499[0:0] == 1'b1) ? sbox_q0 : tempa_3_reg_537);

assign tempa_11_fu_355_p3 = ((icmp_ln54_reg_499[0:0] == 1'b1) ? sbox_q0 : tempa_2_reg_512);

assign tempa_12_fu_361_p3 = ((icmp_ln54_reg_499[0:0] == 1'b1) ? tempa_8_fu_351_p2 : reg_211);

assign tempa_8_fu_351_p2 = (tempa_reg_548 ^ Rcon_load_reg_532);

assign tempa_9_fu_431_p3 = ((icmp_ln54_reg_499[0:0] == 1'b1) ? sbox_q0 : tempa_4_reg_542);

assign xor_ln69_fu_368_p2 = (tempa_12_fu_361_p3 ^ RoundKey_q1);

assign xor_ln70_fu_374_p2 = (tempa_11_fu_355_p3 ^ RoundKey_q0);

assign xor_ln71_fu_425_p2 = (tempa_10_fu_405_p3 ^ RoundKey_q1);

assign xor_ln72_fu_447_p2 = (tempa_9_fu_431_p3 ^ reg_211);

assign zext_ln49_fu_244_p1 = k_fu_238_p2;

assign zext_ln50_fu_255_p1 = or_ln50_fu_249_p2;

assign zext_ln51_fu_301_p1 = or_ln51_fu_296_p2;

assign zext_ln52_fu_311_p1 = or_ln52_fu_306_p2;

assign zext_ln61_fu_316_p1 = RoundKey_q0;

assign zext_ln62_fu_321_p1 = RoundKey_q1;

assign zext_ln63_fu_347_p1 = tempa_4_reg_542;

assign zext_ln64_fu_400_p1 = reg_211;

assign zext_ln66_fu_280_p1 = div_i_udiv_fu_270_p4;

assign zext_ln69_1_fu_411_p1 = shl_ln1_reg_474;

assign zext_ln69_fu_331_p1 = m_fu_326_p2;

assign zext_ln70_1_fu_420_p1 = or_ln70_1_fu_415_p2;

assign zext_ln70_fu_342_p1 = or_ln70_fu_336_p2;

assign zext_ln71_1_fu_442_p1 = or_ln71_1_fu_437_p2;

assign zext_ln71_fu_385_p1 = or_ln71_fu_380_p2;

assign zext_ln72_1_fu_459_p1 = or_ln72_1_fu_454_p2;

assign zext_ln72_fu_395_p1 = or_ln72_fu_390_p2;

always @ (posedge ap_clk) begin
    shl_ln1_reg_474[1:0] <= 2'b00;
    k_reg_483[1:0] <= 2'b00;
    m_reg_558[1:0] <= 2'b00;
end

endmodule //aes_encrypt_aes_encrypt_Pipeline_VITIS_LOOP_47_2
