# From Nand To Tetris

## Project1 - Boolean Logic

### 1. Implementation of NOT Gate from NAND Gate

<img src="images/image-20240817102838237.png" alt="image-20240817102838237" style="zoom:50%;" />

**About Not gate**

- **Why?** input signalì„ reverseí•œë‹¤. Manipulation, Inverter

- **What?** If the input is 1 (high), the output is 0 (low), and if the input is 0 (low), the output is 1 (high).
  - **Interface of Not Gate** <img src="images/image-20240817105423561.png" alt="image-20240817105423561" style="zoom:50%;" />

- **How**? NAND Gateë¥¼ ì´ìš©í•˜ì—¬ êµ¬í˜„í•œë‹¤.
  
  - ~~~shell
    # * Not gate:
    # * if (in) out = 0, else out = 1
    CHIP Not {
        IN in;
        OUT out;
    
        PARTS:
        Nand(a=in, b=in, out=out);
    }
    ~~~
  



### 2. Implementation of NOT16 from NAND Gate

![image-20240821131106721](images/image-20240821131106721.png)

**About NOT16 Gate**

- **Why?** 2ì˜ ë³´ìˆ˜ ì—°ì‚°

  - ë©€í‹°ë¹„íŠ¸: 16ë¹„íŠ¸ ë‹¨ìœ„ì˜ ì—°ì‚°ì„ ìˆ˜í–‰í•˜ê¸° ìœ„í•¨ì´ë‹¤(ì´ëŸ¬í•œ ë³‘ë ¬í™”ëŠ” ì‹œìŠ¤í…œì˜ ì „ë°˜ì ì¸ ì„±ëŠ¥ì„ í–¥ìƒì‹œí‚¨ë‹¤).

- **What?** 16-bitì˜ input(`in[16]`)ì„ ë°›ì•„ ê° ë¹„íŠ¸(`index=0..15`)ë¥¼ ë°˜ì „ì‹œí‚¨ë‹¤. (`out[16]`)

- **How?** ê°œë³„ ë¹„íŠ¸ì— ëŒ€í•˜ì—¬ NOT operationì„ ìˆ˜í–‰í•œë‹¤.

  - ~~~shell
    # * 16-bit Not gate:
    # * for i = 0, ..., 15:
    # * out[i] = Not(a[i])
    CHIP Not16 {
        IN in[16];
        OUT out[16];
    
        PARTS:
        Not(in=in[0], out=out[0]);
        Not(in=in[1], out=out[1]);
        Not(in=in[2], out=out[2]);
        Not(in=in[3], out=out[3]);
        Not(in=in[4], out=out[4]);
        Not(in=in[5], out=out[5]);
        Not(in=in[6], out=out[6]);
        Not(in=in[7], out=out[7]);
        Not(in=in[8], out=out[8]);
        Not(in=in[9], out=out[9]);
        Not(in=in[10], out=out[10]);
        Not(in=in[11], out=out[11]);
        Not(in=in[12], out=out[12]);
        Not(in=in[13], out=out[13]);
        Not(in=in[14], out=out[14]);
        Not(in=in[15], out=out[15]);
    }
    ~~~



---

### 3. Implementation of AND Gate from NAND Gate

<img src="images/image-20240817104552722.png" alt="image-20240817104552722" style="zoom:50%;" />

**About And Gate**

- **Why?** logical conjunction (ë…¼ë¦¬ê³±, âˆ§)ì„ êµ¬í˜„í•˜ê¸° ìœ„í•¨ì´ë‹¤.
  
- **What?** ë‘ input signalì— ëŒ€í•˜ì—¬, ëª¨ë‘ high(`1`)ì¸ ê²½ìš°ì—ë§Œ high(`1`)ì„ ì¶œë ¥í•œë‹¤.
  
  - Boolean expression of AND gate: `ğ‘‹.ğ‘Œ=ğ‘`
  - Interface![image-20240817110914267](images/image-20240817110914267.png)
  
- **How?**  `NAND`ì™€ `NOT` gateë¥¼ ì´ìš©í•˜ì—¬ êµ¬í˜„í•  ìˆ˜ ìˆë‹¤.

  - ~~~shell
    # * And gate:
    # * if (a and b) out = 1, else out = 0 
    CHIP And {
        IN a, b;
        OUT out;
        
        PARTS:
        Nand(a=a, b=b, out=temp);
        Not(in=temp, out=out);
        }
    ~~~

- related: 
  - `NAND` Gate

### 4. Implementation of AND16 from NAND Gate

![image-20240821131130375](images/image-20240821131130375.png)

**About AND16 Gate**

- **Why?** ë¹„íŠ¸ ë§ˆìŠ¤í‚¹(íŠ¹ì • ë¹„íŠ¸ë¥¼ ì„ íƒì ìœ¼ë¡œ ì¶”ì¶œ)

  - ë©€í‹°ë¹„íŠ¸: 16ë¹„íŠ¸ ë‹¨ìœ„ì˜ ì—°ì‚°ì„ ìˆ˜í–‰í•˜ê¸° ìœ„í•¨ì´ë‹¤(ì´ëŸ¬í•œ ë³‘ë ¬í™”ëŠ” ì‹œìŠ¤í…œì˜ ì „ë°˜ì ì¸ ì„±ëŠ¥ì„ í–¥ìƒì‹œí‚¨ë‹¤).

- **What?** 16-bitì˜ input(`a[16]`, `b[16]`)ì— ëŒ€í•˜ì—¬ ë¹„íŠ¸ë³„ AND operationì„ ìˆ˜í–‰í•œë‹¤. (`out[16]`)

- **How?** ê°œë³„ ë¹„íŠ¸ì— ëŒ€í•˜ì—¬ AND operationì„ ìˆ˜í–‰í•œë‹¤.

  - ~~~shell
    # * 16-bit And gate:
    # * for i = 0, ..., 15:
    # * out[i] = a[i] And b[i] 
    CHIP And16 {
        IN a[16], b[16];
        OUT out[16];
    
        PARTS:
        And(a=a[0], b=b[0], out=out[0]);
        And(a=a[1], b=b[1], out=out[1]);
        And(a=a[2], b=b[2], out=out[2]);
        And(a=a[3], b=b[3], out=out[3]);
        And(a=a[4], b=b[4], out=out[4]);
        And(a=a[5], b=b[5], out=out[5]);
        And(a=a[6], b=b[6], out=out[6]);
        And(a=a[7], b=b[7], out=out[7]);
        And(a=a[8], b=b[8], out=out[8]);
        And(a=a[9], b=b[9], out=out[9]);
        And(a=a[10], b=b[10], out=out[10]);
        And(a=a[11], b=b[11], out=out[11]);
        And(a=a[12], b=b[12], out=out[12]);
        And(a=a[13], b=b[13], out=out[13]);
        And(a=a[14], b=b[14], out=out[14]);
        And(a=a[15], b=b[15], out=out[15]);
    }
    ~~~
