{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476317748455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476317748462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 17:15:48 2016 " "Processing started: Wed Oct 12 17:15:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476317748462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476317748462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476317748462 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1476317748848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 11 11 " "Found 11 design units, including 11 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476317748891 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF1 " "Found entity 2: DFF1" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476317748891 ""} { "Info" "ISGN_ENTITY_NAME" "3 DFF4 " "Found entity 3: DFF4" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476317748891 ""} { "Info" "ISGN_ENTITY_NAME" "4 DFF16 " "Found entity 4: DFF16" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476317748891 ""} { "Info" "ISGN_ENTITY_NAME" "5 DFF64 " "Found entity 5: DFF64" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476317748891 ""} { "Info" "ISGN_ENTITY_NAME" "6 decoder_2to4 " "Found entity 6: decoder_2to4" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476317748891 ""} { "Info" "ISGN_ENTITY_NAME" "7 decoder_3to8 " "Found entity 7: decoder_3to8" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476317748891 ""} { "Info" "ISGN_ENTITY_NAME" "8 decoder_5to32 " "Found entity 8: decoder_5to32" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476317748891 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux_4to1 " "Found entity 9: mux_4to1" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476317748891 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux_16to1 " "Found entity 10: mux_16to1" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476317748891 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux_32to1 " "Found entity 11: mux_32to1" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476317748891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476317748891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFile " "Elaborating entity \"RegisterFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476317748938 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset 0 RegisterFile.sv(7) " "Net \"reset\" at RegisterFile.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1476317748954 "|RegisterFile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk 0 RegisterFile.sv(7) " "Net \"clk\" at RegisterFile.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1476317748954 "|RegisterFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5to32 decoder_5to32:writeRegister " "Elaborating entity \"decoder_5to32\" for hierarchy \"decoder_5to32:writeRegister\"" {  } { { "RegisterFile.sv" "writeRegister" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476317748985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2to4 decoder_5to32:writeRegister\|decoder_2to4:d0 " "Elaborating entity \"decoder_2to4\" for hierarchy \"decoder_5to32:writeRegister\|decoder_2to4:d0\"" {  } { { "RegisterFile.sv" "d0" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476317749000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3to8 decoder_5to32:writeRegister\|decoder_3to8:d1 " "Elaborating entity \"decoder_3to8\" for hierarchy \"decoder_5to32:writeRegister\|decoder_3to8:d1\"" {  } { { "RegisterFile.sv" "d1" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476317749000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF64 DFF64:eachRegister\[0\].register " "Elaborating entity \"DFF64\" for hierarchy \"DFF64:eachRegister\[0\].register\"" {  } { { "RegisterFile.sv" "eachRegister\[0\].register" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476317749000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF16 DFF64:eachRegister\[0\].register\|DFF16:dff1 " "Elaborating entity \"DFF16\" for hierarchy \"DFF64:eachRegister\[0\].register\|DFF16:dff1\"" {  } { { "RegisterFile.sv" "dff1" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476317749016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF4 DFF64:eachRegister\[0\].register\|DFF16:dff1\|DFF4:dff1 " "Elaborating entity \"DFF4\" for hierarchy \"DFF64:eachRegister\[0\].register\|DFF16:dff1\|DFF4:dff1\"" {  } { { "RegisterFile.sv" "dff1" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476317749016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF1 DFF64:eachRegister\[0\].register\|DFF16:dff1\|DFF4:dff1\|DFF1:dff1 " "Elaborating entity \"DFF1\" for hierarchy \"DFF64:eachRegister\[0\].register\|DFF16:dff1\|DFF4:dff1\|DFF1:dff1\"" {  } { { "RegisterFile.sv" "dff1" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476317749016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32to1 mux_32to1:readRegister1 " "Elaborating entity \"mux_32to1\" for hierarchy \"mux_32to1:readRegister1\"" {  } { { "RegisterFile.sv" "readRegister1" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476317750090 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1 RegisterFile.sv(172) " "Verilog HDL or VHDL warning at RegisterFile.sv(172): object \"temp1\" assigned a value but never read" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1476317750090 "|RegisterFile|mux_32to1:readRegister1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out RegisterFile.sv(165) " "Output port \"out\" at RegisterFile.sv(165) has no driver" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1476317750090 "|RegisterFile|mux_32to1:readRegister1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16to1 mux_32to1:readRegister1\|mux_16to1:mux0 " "Elaborating entity \"mux_16to1\" for hierarchy \"mux_32to1:readRegister1\|mux_16to1:mux0\"" {  } { { "RegisterFile.sv" "mux0" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476317750121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 mux_32to1:readRegister1\|mux_16to1:mux0\|mux_4to1:mux0 " "Elaborating entity \"mux_4to1\" for hierarchy \"mux_32to1:readRegister1\|mux_16to1:mux0\|mux_4to1:mux0\"" {  } { { "RegisterFile.sv" "mux0" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476317750168 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "64 1 RegisterFile.sv(137) " "Verilog HDL warning at RegisterFile.sv(137): actual bit length 64 differs from formal bit length 1" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 137 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1476317750168 "|RegisterFile|mux_32to1:readRegister1|mux_16to1:mux0|mux_4to1:mux0"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "64 1 RegisterFile.sv(138) " "Verilog HDL warning at RegisterFile.sv(138): actual bit length 64 differs from formal bit length 1" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 138 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1476317750168 "|RegisterFile|mux_32to1:readRegister1|mux_16to1:mux0|mux_4to1:mux0"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "64 1 RegisterFile.sv(139) " "Verilog HDL warning at RegisterFile.sv(139): actual bit length 64 differs from formal bit length 1" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 139 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1476317750168 "|RegisterFile|mux_32to1:readRegister1|mux_16to1:mux0|mux_4to1:mux0"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "64 1 RegisterFile.sv(140) " "Verilog HDL warning at RegisterFile.sv(140): actual bit length 64 differs from formal bit length 1" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 140 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1476317750168 "|RegisterFile|mux_32to1:readRegister1|mux_16to1:mux0|mux_4to1:mux0"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "64 1 RegisterFile.sv(142) " "Verilog HDL warning at RegisterFile.sv(142): actual bit length 64 differs from formal bit length 1" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 142 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1476317750168 "|RegisterFile|mux_32to1:readRegister1|mux_16to1:mux0|mux_4to1:mux0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[63..1\] RegisterFile.sv(124) " "Output port \"out\[63..1\]\" at RegisterFile.sv(124) has no driver" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1476317750168 "|RegisterFile|mux_32to1:readRegister1|mux_16to1:mux0|mux_4to1:mux0"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "out\[0\] RegisterFile.sv(142) " "Can't resolve multiple constant drivers for net \"out\[0\]\" at RegisterFile.sv(142)" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 142 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476317750184 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "RegisterFile.sv(142) " "Constant driver at RegisterFile.sv(142)" {  } { { "RegisterFile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 142 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1476317750184 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mux_32to1:readRegister1\|mux_16to1:mux0\|mux_4to1:mux0 " "Can't elaborate user hierarchy \"mux_32to1:readRegister1\|mux_16to1:mux0\|mux_4to1:mux0\"" {  } { { "RegisterFile.sv" "mux0" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/RegisterFile.sv" 155 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476317750184 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MandeepPlaha/Documents/EE469-Lab1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/MandeepPlaha/Documents/EE469-Lab1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1476317750231 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476317750543 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 12 17:15:50 2016 " "Processing ended: Wed Oct 12 17:15:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476317750543 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476317750543 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476317750543 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476317750543 ""}
