Info (10281): Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at ad9833if.v(10): object "send_complete" differs only in case from object "SEND_COMPLETE" in the same scope File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 10
Warning (10268): Verilog HDL information at ad9767if.v(12): always construct contains both blocking and non-blocking assignments File: D:/Cinna-BoN-FPGA/ad9767if.v Line: 12
Info (10281): Verilog HDL Declaration information at ad9833if.v(9): object "send_complete" differs only in case from object "SEND_COMPLETE" in the same scope File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 9
