****************************************
Report : timing
	-path_type full_clock
	-delay_type max
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group REGOUT
	-transition_time
	-sort_by slack
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Sat Mar 14 15:36:47 2020
****************************************

Report timing status: Started...
Report timing status: Processing group REGOUT

  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                                              Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                         0.000      0.000      0.000
  clock source latency                                                                                                          0.000      0.000
  clk_i (in)                                                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                                                                                         0.110      0.070 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX16)                                                                                        0.093      0.059 &    0.129 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                                                  0.093      0.064 &    0.193 f
  core/CTSINVX16_G1B1I31_1/ZN (INVX8)                                                                                0.182      0.105 &    0.298 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)                                        0.183      0.004 &    0.302 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)                                          0.198      0.301 &    0.603 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                                                                         0.200      0.126 &    0.729 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                                                                                 0.143      0.107 &    0.836 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                                                                                0.074      0.049 &    0.885 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                                                                                 0.056      0.043 &    0.928 f
  core/be/be_mem/csr/U106/QN (NAND2X1)                                                                               0.065      0.039 &    0.967 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                                                                                0.103      0.048 &    1.015 f
  core/be/be_mem/csr/icc_place146/Z (NBUFFX4)                                                                        0.148      0.159 &    1.174 f
  core/be/be_mem/csr/icc_place147/ZN (INVX0)                                                                         0.098      0.066 &    1.240 r
  core/be/be_mem/csr/U1196/QN (NAND2X0)                                                                              0.096      0.055 &    1.295 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                                                                               0.081      0.042 &    1.338 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                                                                              0.084      0.047 &    1.385 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                                                                               0.080      0.047 &    1.432 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                                                                              0.060      0.042 &    1.473 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                                                                                0.033      0.020 &    1.494 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                                                                              0.090      0.036 &    1.529 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                                                                              0.085      0.053 &    1.583 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                                                                              0.056      0.041 &    1.624 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                                                                              0.060      0.031 &    1.655 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                                                                              0.057      0.030 &    1.685 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                                                                              0.031      0.100 &    1.785 r
  core/be/be_mem/U13/QN (NAND2X1)                                                                                    0.063      0.035 &    1.820 f
  core/be/be_mem/U18/QN (NAND2X2)                                                                                    0.089      0.048 &    1.868 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)                                                0.050      0.076 &    1.944 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)                                                0.050      0.072 &    2.016 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)                                                0.045      0.071 &    2.087 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)                                                0.038      0.066 &    2.153 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)                                                0.049      0.070 &    2.224 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)                                               0.045      0.072 &    2.296 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)                                               0.040      0.066 &    2.362 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)                                               0.053      0.073 &    2.435 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)                                               0.046      0.072 &    2.507 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)                                             0.029      0.056 &    2.563 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)                                                           0.040      0.030 &    2.593 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X2)                                                          0.043      0.027 &    2.620 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)    0.030      0.057 &    2.676 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)                    0.034      0.051 &    2.727 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)                                 0.044      0.068 &    2.795 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)                                               0.053      0.075 &    2.870 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)                                                             0.040      0.060 &    2.930 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                                                                              0.174      0.061 &    2.991 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                                                                                0.092      0.054 &    3.044 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                                                                               0.105      0.055 &    3.099 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                                                                                0.367      0.255 &    3.354 f
  core/be/be_checker/director/U11/Q (OR3X2)                                                                          0.082      0.145 &    3.500 f
  core/be/be_checker/director/U161/QN (NAND2X4)                                                                      0.147      0.040 &    3.539 r
  core/be/be_checker/director/U410/QN (NAND4X1)                                                                      0.189      0.196 &    3.735 f
  core/be/be_calculator/U21/Q (OR2X1)                                                                                0.130      0.139 &    3.874 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                                                                    0.180      0.091 &    3.965 r
  core/be/be_mem/U270/Q (MUX21X1)                                                                                    0.086      0.152 &    4.117 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                                                                            0.300      0.159 &    4.275 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                                                                             0.301      0.164 &    4.439 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                                                                            0.333      0.235 &    4.674 f
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                                                                      0.106      0.058 &    4.732 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                                                                            0.140      0.078 H    4.810 f
  uce_1__uce/U51/QN (NAND2X0)                                                                                        0.195      0.879 H    5.689 r
  uce_1__uce/U52/ZN (INVX0)                                                                                          0.104      0.078 &    5.766 f
  uce_1__uce/U53/Q (OA221X1)                                                                                         0.055      0.104 &    5.871 f
  uce_1__uce/U72/ZN (INVX0)                                                                                          0.050      0.032 &    5.902 r
  uce_1__uce/U720/QN (NAND3X1)                                                                                       0.235      0.190 &    6.092 f
  U3127/Q (OA221X1)                                                                                                  0.060      0.161 &    6.253 f
  mem_resp_yumi_o (out)                                                                                              0.060      0.001 &    6.254 f
  data arrival time                                                                                                                        6.254

  clock core_clk (rise edge)                                                                                         0.000      7.000      7.000
  clock network delay (ideal)                                                                                                   0.000      7.000
  clock reconvergence pessimism                                                                                                 0.000      7.000
  output external delay                                                                                                        -0.100      6.900
  data required time                                                                                                                       6.900
  -------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                       6.900
  data arrival time                                                                                                                       -6.254
  -------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                              0.646


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                                              Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                         0.000      0.000      0.000
  clock source latency                                                                                                          0.000      0.000
  clk_i (in)                                                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                                                                                         0.110      0.070 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX16)                                                                                        0.093      0.059 &    0.129 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                                                  0.093      0.064 &    0.193 f
  core/CTSINVX16_G1B1I31_1/ZN (INVX8)                                                                                0.182      0.105 &    0.298 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)                                        0.183      0.004 &    0.302 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)                                          0.198      0.301 &    0.603 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                                                                         0.200      0.126 &    0.729 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                                                                                 0.143      0.107 &    0.836 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                                                                                0.074      0.049 &    0.885 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                                                                                 0.056      0.043 &    0.928 f
  core/be/be_mem/csr/U106/QN (NAND2X1)                                                                               0.065      0.039 &    0.967 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                                                                                0.103      0.048 &    1.015 f
  core/be/be_mem/csr/icc_place146/Z (NBUFFX4)                                                                        0.148      0.159 &    1.174 f
  core/be/be_mem/csr/icc_place147/ZN (INVX0)                                                                         0.098      0.066 &    1.240 r
  core/be/be_mem/csr/U1196/QN (NAND2X0)                                                                              0.096      0.055 &    1.295 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                                                                               0.081      0.042 &    1.338 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                                                                              0.084      0.047 &    1.385 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                                                                               0.080      0.047 &    1.432 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                                                                              0.060      0.042 &    1.473 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                                                                                0.033      0.020 &    1.494 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                                                                              0.090      0.036 &    1.529 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                                                                              0.085      0.053 &    1.583 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                                                                              0.056      0.041 &    1.624 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                                                                              0.060      0.031 &    1.655 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                                                                              0.057      0.030 &    1.685 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                                                                              0.031      0.100 &    1.785 r
  core/be/be_mem/U13/QN (NAND2X1)                                                                                    0.063      0.035 &    1.820 f
  core/be/be_mem/U18/QN (NAND2X2)                                                                                    0.089      0.048 &    1.868 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)                                                0.050      0.076 &    1.944 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)                                                0.050      0.072 &    2.016 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)                                                0.045      0.071 &    2.087 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)                                                0.038      0.066 &    2.153 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)                                                0.049      0.070 &    2.224 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)                                               0.045      0.072 &    2.296 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)                                               0.040      0.066 &    2.362 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)                                               0.053      0.073 &    2.435 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)                                               0.046      0.072 &    2.507 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)                                             0.029      0.056 &    2.563 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)                                                           0.040      0.030 &    2.593 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X2)                                                          0.043      0.027 &    2.620 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)    0.030      0.057 &    2.676 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)                    0.034      0.051 &    2.727 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)                                 0.044      0.068 &    2.795 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)                                               0.053      0.075 &    2.870 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)                                                             0.040      0.060 &    2.930 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                                                                              0.174      0.061 &    2.991 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                                                                                0.092      0.054 &    3.044 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                                                                               0.105      0.055 &    3.099 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                                                                                0.367      0.255 &    3.354 f
  core/be/be_checker/director/U11/Q (OR3X2)                                                                          0.082      0.145 &    3.500 f
  core/be/be_checker/director/U161/QN (NAND2X4)                                                                      0.147      0.040 &    3.539 r
  core/be/be_checker/director/U410/QN (NAND4X1)                                                                      0.189      0.196 &    3.735 f
  core/be/be_calculator/U21/Q (OR2X1)                                                                                0.130      0.139 &    3.874 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X4)                                                                    0.180      0.091 &    3.965 r
  core/be/be_mem/U270/Q (MUX21X1)                                                                                    0.086      0.152 &    4.117 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                                                                            0.300      0.159 &    4.275 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                                                                             0.301      0.164 &    4.439 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                                                                            0.333      0.235 &    4.674 f
  core/be/be_mem/dcache/icc_place152/ZN (INVX0)                                                                      0.106      0.058 &    4.732 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                                                                            0.140      0.078 H    4.810 f
  uce_1__uce/U51/QN (NAND2X0)                                                                                        0.195      0.879 H    5.689 r
  uce_1__uce/U52/ZN (INVX0)                                                                                          0.104      0.078 &    5.766 f
  uce_1__uce/U53/Q (OA221X1)                                                                                         0.055      0.104 &    5.871 f
  uce_1__uce/U72/ZN (INVX0)                                                                                          0.050      0.032 &    5.902 r
  uce_1__uce/U720/QN (NAND3X1)                                                                                       0.235      0.190 &    6.092 f
  U3128/Q (AO22X1)                                                                                                   0.059      0.159 &    6.251 f
  io_resp_yumi_o (out)                                                                                               0.059      0.000 &    6.251 f
  data arrival time                                                                                                                        6.251

  clock core_clk (rise edge)                                                                                         0.000      7.000      7.000
  clock network delay (ideal)                                                                                                   0.000      7.000
  clock reconvergence pessimism                                                                                                 0.000      7.000
  output external delay                                                                                                        -0.100      6.900
  data required time                                                                                                                       6.900
  -------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                       6.900
  data arrival time                                                                                                                       -6.251
  -------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                              0.649


  Startpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.005 &    0.353 r
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.040      0.197      0.550 r
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)              0.048      1.246 H    1.796 r
  mem_arbiter/enc/U1/ZN (INVX0)                          0.035      0.027 &    1.823 f
  mem_arbiter/enc/U2/QN (NOR2X0)                         0.120      0.028 H    1.852 r
  mem_arbiter/U2/Q (AND2X1)                              0.066      0.120 H    1.971 r
  U1993/QN (NOR2X1)                                      0.319      0.185 &    2.156 f
  U1994/ZN (INVX0)                                       0.092      0.154 &    2.310 r
  U1995/QN (NAND2X0)                                     0.136      0.076 &    2.386 f
  U3122/QN (NOR2X0)                                      0.536      0.249 &    2.635 r
  io_cmd_v_o (out)                                       0.537      0.162 &    2.797 r
  data arrival time                                                            2.797

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -2.797
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  4.103


  Startpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.005 &    0.353 r
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.036      0.214      0.567 f
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)              0.041      1.207 H    1.775 f
  mem_arbiter/enc/U1/ZN (INVX0)                          0.040      0.026 &    1.800 r
  mem_arbiter/enc/U2/QN (NOR2X0)                         0.142      0.030 H    1.830 f
  mem_arbiter/U2/Q (AND2X1)                              0.062      0.130 H    1.960 f
  U1993/QN (NOR2X1)                                      0.403      0.186 &    2.147 r
  U3123/QN (NOR2X0)                                      0.247      0.333 &    2.480 f
  mem_cmd_v_o (out)                                      0.247      0.022 &    2.502 f
  data arrival time                                                            2.502

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -2.502
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  4.398


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1792/Q (MUX21X1)                                      0.090      0.156 &    1.139 r
  icc_place1890/Z (NBUFFX2)                              0.033      0.081 H    1.221 r
  icc_place1972/Z (NBUFFX2)                              0.022      1.275 H    2.496 r
  io_cmd_o[18] (out)                                     0.022      0.000 &    2.496 r
  data arrival time                                                            2.496

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -2.496
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  4.404


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[86]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.317      0.318 &    0.671 r
  U1915/Q (AND2X1)                                       0.064      0.144 &    0.815 r
  icc_place1894/Z (NBUFFX2)                              0.031      0.069 H    0.884 r
  icc_place1970/Z (NBUFFX2)                              0.022      1.275 H    2.158 r
  io_cmd_o[86] (out)                                     0.022      0.000 &    2.159 r
  data arrival time                                                            2.159

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -2.159
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  4.741


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1822/Q (MUX21X1)                                      0.418      0.284 &    1.268 r
  U1823/Z (NBUFFX2)                                      0.099      0.268 &    1.536 r
  mem_cmd_o[33] (out)                                    0.099      0.045 &    1.581 r
  data arrival time                                                            1.581

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.581
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.319


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1796/Q (MUX21X1)                                      0.490      0.311 &    1.295 r
  U1797/Z (NBUFFX2)                                      0.097      0.275 &    1.570 r
  mem_cmd_o[20] (out)                                    0.097      0.009 &    1.579 r
  data arrival time                                                            1.579

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.579
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.321


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1810/Q (MUX21X1)                                      0.428      0.291 &    1.275 r
  U1811/Z (NBUFFX2)                                      0.122      0.281 &    1.556 r
  mem_cmd_o[27] (out)                                    0.123      0.021 &    1.577 r
  data arrival time                                                            1.577

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.577
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.323


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1782/Q (MUX21X1)                                      0.397      0.275 &    1.259 r
  U1783/Z (NBUFFX2)                                      0.148      0.239 &    1.497 r
  mem_cmd_o[13] (out)                                    0.151      0.069 &    1.566 r
  data arrival time                                                            1.566

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.566
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.334


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1784/Q (MUX21X1)                                      0.359      0.267 &    1.251 r
  U1785/Z (NBUFFX2)                                      0.077      0.269 &    1.520 r
  mem_cmd_o[14] (out)                                    0.077      0.022 &    1.542 r
  data arrival time                                                            1.542

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.542
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.358


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1816/Q (MUX21X1)                                      0.383      0.270 &    1.254 r
  U1817/Z (NBUFFX2)                                      0.125      0.247 &    1.501 r
  mem_cmd_o[30] (out)                                    0.126      0.041 &    1.542 r
  data arrival time                                                            1.542

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.542
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.358


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1854/Q (MUX21X1)                                      0.366      0.266 &    1.250 r
  U1855/Z (NBUFFX2)                                      0.126      0.231 &    1.481 r
  mem_cmd_o[53] (out)                                    0.127      0.060 &    1.540 r
  data arrival time                                                            1.540

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.540
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.360


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1852/Q (MUX21X1)                                      0.412      0.282 &    1.265 r
  U1853/Z (NBUFFX2)                                      0.120      0.246 &    1.511 r
  mem_cmd_o[52] (out)                                    0.122      0.024 &    1.535 r
  data arrival time                                                            1.535

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.535
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.365


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1808/Q (MUX21X1)                                      0.456      0.296 &    1.280 r
  U1809/Z (NBUFFX2)                                      0.098      0.226 &    1.506 r
  mem_cmd_o[26] (out)                                    0.099      0.024 &    1.530 r
  data arrival time                                                            1.530

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.530
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.370

Report timing status: Processing group REGOUT (total endpoints 232)...10% done.

  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1790/Q (MUX21X1)                                      0.349      0.266 &    1.250 r
  U1791/Z (NBUFFX2)                                      0.041      0.264 &    1.514 r
  mem_cmd_o[17] (out)                                    0.041      0.000 &    1.514 r
  data arrival time                                                            1.514

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.514
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.386


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1772/Q (MUX21X1)                                      0.341      0.259 &    1.243 r
  U1773/Z (NBUFFX2)                                      0.079      0.243 &    1.486 r
  mem_cmd_o[8] (out)                                     0.079      0.027 &    1.513 r
  data arrival time                                                            1.513

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.513
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.387


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.317      0.318 &    0.671 r
  icc_place1883/Z (NBUFFX2)                              0.439      0.301 &    0.972 r
  U1858/Q (AND2X1)                                       0.402      0.265 &    1.237 r
  U1859/Z (NBUFFX2)                                      0.165      0.246 &    1.484 r
  mem_cmd_o[58] (out)                                    0.172      0.027 &    1.511 r
  data arrival time                                                            1.511

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.511
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.389


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1770/Q (MUX21X1)                                      0.376      0.269 &    1.253 r
  U1771/Z (NBUFFX2)                                      0.091      0.210 &    1.463 r
  mem_cmd_o[7] (out)                                     0.092      0.037 &    1.501 r
  data arrival time                                                            1.501

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.501
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.399


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1832/Q (MUX21X1)                                      0.372      0.276 &    1.259 r
  U1833/Z (NBUFFX2)                                      0.045      0.229 &    1.488 r
  mem_cmd_o[38] (out)                                    0.045      0.000 &    1.488 r
  data arrival time                                                            1.488

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.488
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.412


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1840/Q (MUX21X1)                                      0.392      0.278 &    1.262 r
  U1841/Z (NBUFFX2)                                      0.064      0.213 &    1.475 r
  mem_cmd_o[42] (out)                                    0.064      0.008 &    1.483 r
  data arrival time                                                            1.483

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.483
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.417


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1828/Q (MUX21X1)                                      0.349      0.267 &    1.251 r
  U1829/Z (NBUFFX2)                                      0.041      0.232 &    1.482 r
  mem_cmd_o[36] (out)                                    0.041      0.000 &    1.482 r
  data arrival time                                                            1.482

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.482
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.418


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1764/Q (MUX21X1)                                      0.159      0.186 &    1.170 r
  icc_place1893/Z (NBUFFX2)                              0.195      0.185 &    1.355 r
  icc_place1974/Z (NBUFFX2)                              0.032      0.120 &    1.476 r
  io_cmd_o[4] (out)                                      0.032      0.000 &    1.476 r
  data arrival time                                                            1.476

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.476
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.424


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1774/Q (MUX21X1)                                      0.337      0.259 &    1.242 r
  U1775/Z (NBUFFX2)                                      0.042      0.223 &    1.466 r
  mem_cmd_o[9] (out)                                     0.042      0.000 &    1.466 r
  data arrival time                                                            1.466

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.466
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.434


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1798/Q (MUX21X1)                                      0.336      0.259 &    1.243 r
  U1799/Z (NBUFFX2)                                      0.040      0.219 &    1.462 r
  mem_cmd_o[21] (out)                                    0.040      0.002 &    1.463 r
  data arrival time                                                            1.463

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.463
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.437


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1780/Q (MUX21X1)                                      0.127      0.169 &    1.152 r
  icc_place1892/Z (NBUFFX2)                              0.206      0.166 &    1.318 r
  icc_place1973/Z (NBUFFX2)                              0.033      0.137 &    1.455 r
  io_cmd_o[12] (out)                                     0.033      0.004 &    1.459 r
  data arrival time                                                            1.459

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.459
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.441


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1800/Q (MUX21X1)                                      0.347      0.264 &    1.247 r
  U1801/Z (NBUFFX2)                                      0.040      0.211 &    1.458 r
  mem_cmd_o[22] (out)                                    0.040      0.000 &    1.458 r
  data arrival time                                                            1.458

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.458
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.442


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1814/Q (MUX21X1)                                      0.327      0.257 &    1.240 r
  U1815/Z (NBUFFX2)                                      0.041      0.213 &    1.454 r
  mem_cmd_o[29] (out)                                    0.041      0.000 &    1.454 r
  data arrival time                                                            1.454

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.454
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.446


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1804/Q (MUX21X1)                                      0.343      0.262 &    1.245 r
  U1805/Z (NBUFFX2)                                      0.043      0.204 &    1.450 r
  mem_cmd_o[24] (out)                                    0.043      0.003 &    1.452 r
  data arrival time                                                            1.452

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.452
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.448


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                             0.110      0.070 &    0.070 f
  CTSINVX16_G1B3I5/ZN (INVX16)                           0.096      0.070 &    0.140 r
  CTSINVX16_G1B2I13/ZN (INVX8)                           0.117      0.084 &    0.225 f
  CTSINVX16_G1B1I88/ZN (INVX8)                           0.222      0.124 &    0.349 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.222      0.004 &    0.353 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.270      0.335 &    0.688 f
  icc_place1883/Z (NBUFFX2)                              0.412      0.296 &    0.984 f
  U1842/Q (MUX21X1)                                      0.336      0.262 &    1.246 r
  U1843/Z (NBUFFX2)                                      0.043      0.203 &    1.449 r
  mem_cmd_o[43] (out)                                    0.043      0.002 &    1.451 r
  data arrival time                                                            1.451

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.451
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.449

Report timing status: Processing group REGOUT (total endpoints 232)...20% done.
Report timing status: Processing group REGOUT (total endpoints 232)...30% done.
Report timing status: Processing group REGOUT (total endpoints 232)...40% done.
Report timing status: Processing group REGOUT (total endpoints 232)...50% done.
Report timing status: Processing group REGOUT (total endpoints 232)...60% done.
Report timing status: Processing group REGOUT (total endpoints 232)...70% done.
Report timing status: Processing group REGOUT (total endpoints 232)...80% done.
Report timing status: Processing group REGOUT (total endpoints 232)...90% done.
Report timing status: Processing group REGOUT (total endpoints 232)...100% done.
Warning: report_timing has satisfied the max_paths criteria. There are 202 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
