<h2> AI Chip Papers</h2>



<ul>

                             

 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(1).pdf" style="text-decoration:none;">Flexon: A Flexible Digital Neuron
for Efficient Spiking Neural Network Simulations</a></li>

 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(2).pdf" style="text-decoration:none;">Space
Time Algebra: A Model for Neocortical Computation</a></li>

<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(3).pdf" style="text-decoration:none;">NeuroCube: A Programmable Digital
Neuromorphic Architecture with High-Density 3D Memory</a></li>
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(4).pdf" style="text-decoration:none;">EVA2 : Exploiting Temporal Redundancy
In Live Computer Vision</a></li>                              
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(5).pdf" style="text-decoration:none;">vDNN: Virtualized Deep Neural Networks for
Scalable, Memory-Efficient Neural Network Design</a></li>
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(6).pdf" style="text-decoration:none;">Bit-Pragmatic Deep Neural Network Computing</a></li>
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(7).pdf" style="text-decoration:none;">In-Datacenter Performance Analysis of a Tensor Processing Unit</a></li>

 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(8).pdf" style="text-decoration:none;"> SCNN: An Accelerator for Compressed-sparse
Convolutional Neural Networks </a></li>
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(9).pdf" style="text-decoration:none;">Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Networks</a></li>
  
   
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(10).pdf" style="text-decoration:none;">Bridging the Gap Between Neural Networks and Neuromorphic Hardware with A Neural Network Compiler </a></li>                              
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(11).pdf" style="text-decoration:none;">VIBNN: Hardware Acceleration of Bayesian Neural Networks</a></li>
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(12).pdf" style="text-decoration:none;">A Scalable Near-Memory Architecture for
Training Deep Neural Networks on Large In-Memory Datasets</a></li>
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(13).pdf" style="text-decoration:none;">ShapeShifter: Robust Physical Adversarial Attack on Faster R-CNN Object Detector</a></li>

<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(14).pdf" style="text-decoration:none;">UCNN: Exploiting Computational Reuse in Deep
Neural Networks via Weight Repetition</a></li>
                              
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(15).pdf" style="text-decoration:none;">Understanding Reuse, Performance, and Hardware Cost of DNN Dataflows: A Data-Centric Approach Using MAESTRO</a></li>

<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(16).pdf" style="text-decoration:none;">GeneSys: Enabling Continuous Learning through Neural Network Evolution in Hardware</a></li>

  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(17).pdf" style="text-decoration:none;">Morph: Flexible Acceleration for 3D CNN-based Video Understanding</a></li>   
  
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(18).pdf" style="text-decoration:none;">FPSA: A Full System Stack Solution for
Reconfigurable ReRAM-based NN Accelerator Architecture</a></li> 

  
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(19).pdf" style="text-decoration:none;">PUMA: A Programmable Ultra-efficient
Memristor-based Accelerator for Machine Learning Inference</a></li> 

<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(20).pdf" style="text-decoration:none;">Shredder: Learning Noise Distributions to Protect Inference Privacy</a></li>

<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(21).pdf" style="text-decoration:none;">A Stochastic-Computing based Deep Learning
Framework using Adiabatic Quantum-Flux-Parametron Superconducting Technology</a></li>
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(22).pdf" style="text-decoration:none;">TensorDIMM: A Practical Near-Memory Processing Architecture for Embeddings and Tensor Operations in Deep Learning</a></li> 
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(23).pdf" style="text-decoration:none;">PREMA: A Predictive Multi-task Scheduling Algorithm For Preemptible Neural Processing Units</a></li> 
 

   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(24).pdf" style="text-decoration:none;">eCNN: A Block-Based and Highly-Parallel CNN Accelerator for Edge Inference</a></li>
 
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(25).pdf" style="text-decoration:none;">MLPerf Inference Benchmark</a></li>                              
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(26).pdf" style="text-decoration:none;">Enabling Highly Efficient Capsule Networks Processing Through A PIM-Based Architecture Design</a></li>
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(27).pdf" style="text-decoration:none;">Communication Lower Bound in Convolution Accelerators</a></li>
   
 
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(28).pdf" style="text-decoration:none;">NeuMMU: Architectural Support for Efficient Address Translations in Neural Processing Units</a></li>
 
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(29).pdf" style="text-decoration:none;">PatDNN: Achieving Real-Time DNN Execution on Mobile Devices with Pattern-based Weight Pruning </a></li>                              

  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(30).pdf" style="text-decoration:none;">HyGCN: A GCN Accelerator with Hybrid Architecture</a></li>
 
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(31).pdf" style="text-decoration:none;">DeepRecSys: A System for Optimizing End-To-End At-scale Neural Recommendation Inference</a></li> 
    <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(32).pdf" style="text-decoration:none;">TABLA: A Unified Template-based Framework for Accelerating Statistical Machine Learning</a></li> 

   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(33).pdf" style="text-decoration:none;">Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks</a></li>                              

  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(34).pdf" style="text-decoration:none;">From High-Level Deep Neural Models to FPGAs</a></li> 
 
  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(35).pdf" style="text-decoration:none;">Scale-Out Acceleration for Machine Learning</a></li> 

  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(36).pdf" style="text-decoration:none;">A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks</a></li> 
 
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(37).pdf" style="text-decoration:none;">Shortcut Mining: Exploiting Cross-layer Shortcut Reuse in DCNN Accelerators</a></li>
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(38).pdf" style="text-decoration:none;">DeepSigns: An End-to-End Watermarking Framework for Protecting the Ownership of Deep Neural Networks</a></li>
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(39).pdf" style="text-decoration:none;">Packing Sparse Convolutional Neural Networks for Efficient Systolic Array Implementations: Column Combining Under Joint Optimization</a></li>
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(40).pdf" style="text-decoration:none;">High-Performance Deep-Learning Coprocessor
Integrated into x86 SoC with Server-Class CPUs</a></li>                              
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(41).pdf" style="text-decoration:none;">Think Fast: A Tensor Streaming Processor (TSP) for Accelerating Deep Learning Workloads</a></li>
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(42).pdf" style="text-decoration:none;">Buddy Compression: Enabling Larger Memory
for Deep Learning and HPC Workloads on GPUs</a></li>
 
  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(43).pdf" style="text-decoration:none;">A Multi-Neural Network Acceleration Architecture</a></li>
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(44).pdf" style="text-decoration:none;">DRQ: Dynamic Region-based Quantization for
Deep Neural Network Acceleration</a></li>
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(45).pdf" style="text-decoration:none;">Echo: Compiler-based GPU Memory Footprint
Reduction for LSTM RNN Training</a></li>  
   
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(46).pdf" style="text-decoration:none;">FloatPIM: In-Memory Acceleration of Deep Neural Network Training with High Precision</a></li> 
                             
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(47).pdf" style="text-decoration:none;">3D-based Video Recognition Acceleration by Leveraging Temporal Locality</a></li>
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(48).pdf" style="text-decoration:none;">Eager Pruning: Algorithm and Architecture Support for Fast Training of Deep Neural Networks</a></li>

<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(49).pdf" style="text-decoration:none;">Sparse Tensor Core: Algorithm and Hardware Co-Design for Vector-wise Sparse Neural Networks on Modern GPUs</a></li>
                              
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(50).pdf" style="text-decoration:none;">Cambricon: An Instruction Set Architecture for Neural Networks</a></li>
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(51).pdf" style="text-decoration:none;">PROMISE: An End-to-End Design of a Programmable Mixed-Signal Accelerator for Machine-Learning Algorithms</a></li>
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(52).pdf" style="text-decoration:none;">PM3: Power Modeling and Power Management for
Processing-in-Memory</a></li>

<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(53).pdf" style="text-decoration:none;">AccPar: Tensor Partitioning for
Heterogeneous Deep Learning Accelerators</a></li>
 
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(54).pdf" style="text-decoration:none;">ADMM-NN: An Algorithm-Hardware Co-Design
Framework of DNNs Using Alternating Direction Method of Multipliers </a></li>

<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(55).pdf" style="text-decoration:none;">Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing</a></li>
 
  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(56).pdf" style="text-decoration:none;">Astra: Exploiting Predictability to Optimize Deep Learning </a></li>                              

  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(57).pdf" style="text-decoration:none;">Cambricon-X: An Accelerator for Sparse Neural Networks</a></li>
 
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(58).pdf" style="text-decoration:none;">Boosting the Performance of CNN Accelerators with Dynamic Fine-Grained Channel Gating</a></li>
    <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(59).pdf" style="text-decoration:none;">DeepSniffer: A DNN Model Extraction Framework Based on Learning Architectural Hints</a></li>
 
  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(60).pdf" style="text-decoration:none;">DaDianNao: A Machine-Learning Supercomputer </a></li>
 
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(61).pdf" style="text-decoration:none;">DianNao: A Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning</a></li>
 
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(62).pdf" style="text-decoration:none;">Diffy: a D´ej`a vu-Free Differential Deep Neural Network Accelerator</a></li>
 
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(63).pdf" style="text-decoration:none;">DNNGuard: An Elastic Heterogeneous DNN Accelerator Architecture against Adversarial Attacks</a></li>                              

  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(64).pdf" style="text-decoration:none;">ShiDianNao: Shifting Vision Processing Closer to the Sensor</a></li>
 
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(65).pdf" style="text-decoration:none;">EDEN: Enabling Energy-Efficient, High-Performance Deep Neural Network Inference Using Approximate DRAM</a></li> 

   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(66).pdf" style="text-decoration:none;">EVA2: Exploiting Temporal Redundancy
in Live Computer Vision</a></li> 
 
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(67).pdf" style="text-decoration:none;">ExTensor: An Accelerator for Sparse Tensor Algebra</a></li>                              

  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(68).pdf" style="text-decoration:none;">Computation Reuse in DNNs by Exploiting Input Similarity</a></li> 
 
  
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(69).pdf" style="text-decoration:none;">Gist: Efficient Data Encoding for Deep Neural Network Training</a></li>                              

  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(70).pdf" style="text-decoration:none;">GraphR: Accelerating Graph Processing Using ReRAM</a></li> 
  
 
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(71).pdf" style="text-decoration:none;">Hop: Heterogeneity-aware Decentralized Training</a></li>
 
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(72).pdf" style="text-decoration:none;">Compressing DMA Engine: Leveraging Activation Sparsity for Training Deep Neural Networks</a></li> 
 
 
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(73).pdf" style="text-decoration:none;">Memristive Boltzmann Machine: A Hardware Accelerator for Combinatorial Optimization and Deep Learning</a></li>
  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(74).pdf" style="text-decoration:none;">Making Memristive Neural Network Accelerators Reliable</a></li>
    <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(75).pdf" style="text-decoration:none;">Kelp: QoS for Accelerated Machine Learning Systems</a></li>                        
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(76).pdf" style="text-decoration:none;">Experiences with ML-Driven Design: A NoC Case Study</a></li>

 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(77).pdf" style="text-decoration:none;">A Hybrid Systolic-Dataflow Architecture for
Inductive Matrix Algorithms</a></li> 
 
 
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(78).pdf" style="text-decoration:none;">ISAAC: A Convolutional Neural Network
Accelerator with In-Situ Analog Arithmetic in Crossbars</a></li>
  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(79).pdf" style="text-decoration:none;">Maximizing CNN Accelerator Efficiency
Through Resource Partitioning</a></li>


 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(80).pdf" style="text-decoration:none;">A Configurable Cloud-Scale
DNN Processor for Real-Time AI</a></li> 
 
 
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(81).pdf" style="text-decoration:none;">SnaPEA: Predictive Early Activation for Reducing Computation in Deep Convolutional Neural Networks</a></li>
  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(82).pdf" style="text-decoration:none;">SpinalFlow: An Architecture and Dataflow Tailored for Spiking Neural Networks</a></li>

 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(83).pdf" style="text-decoration:none;">Accelerating Distributed Reinforcement Learning with In-Switch Computing</a></li>
  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(84).pdf" style="text-decoration:none;">Scalpel: Customizing DNN Pruning to the Underlying Hardware Parallelism</a></li>

 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(85).pdf" style="text-decoration:none;">RedEye: Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision</a></li>
  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(86).pdf" style="text-decoration:none;">Machine Learning at Facebook:
Understanding Inference at the Edge</a></li>

 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(87).pdf" style="text-decoration:none;">MAERI: Enabling Flexible Dataflow Mapping over DNN Accelerators via Reconfigurable Interconnects</a></li>
  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(88).pdf" style="text-decoration:none;">A Patch Memory System For Image Processing
and Computer Vision</a></li>
  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(89).pdf" style="text-decoration:none;">SCOPE: A Stochastic Computing Engine
for DRAM based In situ Accelerator</a></li>
  
  
  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(90).pdf" style="text-decoration:none;"> NEUTRAMS: Neural Network Transformation and Co-design under Neuromorphic Hardware Constraints</a></li>
  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(91).pdf" style="text-decoration:none;">Fused-Layer CNN Accelerators</a></li>

 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(92).pdf" style="text-decoration:none;">Wire-Aware Architecture and Dataflow for CNN Accelerators</a></li>
  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(93).pdf" style="text-decoration:none;"> Tigris: Architecture and Algorithms for 3D Perception in Point Clouds</a></li>
  <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(94).pdf" style="text-decoration:none;">An Ultra Low-Power Hardware Accelerator for Automatic Speech Recognition</a></li> 
  
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(95).pdf" style="text-decoration:none;">E!icient SpMV Operation for Large and Highly Sparse Matrices using Scalable Multi-way Merge Parallelization</a></li>  
  
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(96).pdf" style="text-decoration:none;">Alleviating Irregularity in Graph Analytics Acceleration: a Hardware/Software Co-Design Approach</a></li> 
  
  
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(97).pdf" style="text-decoration:none;">Neuron-Level Fuzzy Memoization in RNNs</a></li>


 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(98).pdf" style="text-decoration:none;">Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks</a></li> 
  
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(99).pdf" style="text-decoration:none;">PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning</a></li>  
  
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(100).pdf" style="text-decoration:none;">EIE: Efficient Inference Engine on Compressed Deep Neural Network</a></li>  
  
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(101).pdf" style="text-decoration:none;">DeftNN: Addressing Bottlenecks for DNN Execution on GPUs via Synapse Vector Elimination and Near-compute Data Fission</a></li> 
  
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(102).pdf" style="text-decoration:none;">Processing-in-Memory for Energy-efficient Neural Network Training: A Heterogeneous Approach</a></li> 
  
   
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(103).pdf" style="text-decoration:none;">PRIME: A Novel Processing-in-memory Architecture for Neural Network Computation in ReRAM-based Main Memory </a></li> 
  
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(104).pdf" style="text-decoration:none;">SC-DCNN: Highly-Scalable Deep Convolutional Neural Network using Stochastic Computing</a></li>  
   
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(105).pdf" style="text-decoration:none;">Understanding and Optimizing Asynchronous Low-Precision Stochastic Gradient Descent</a></li> 
 
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(106).pdf" style="text-decoration:none;">Simba: Scaling Deep-Learning Inference with
Multi-Chip-Module-Based Architecture</a></li> 
  
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(107).pdf" style="text-decoration:none;">Simba: Scaling Deep-learning Inference With Multi-chip-module-based Architecture</a></li> 
  
   
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(108).pdf" style="text-decoration:none;">Stripes: Bit-Serial Deep Neural Network Computing</a></li> 
  
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(109).pdf" style="text-decoration:none;">Tangram: Optimized Coarse-Grained Dataflow for Scalable NN Accelerators</a></li>  
   
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(110).pdf" style="text-decoration:none;">Bit-Tactical: A Software/Hardware Approach to Exploiting Value and Bit Sparsity in Neural Networks </a></li>  
   
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(111).pdf" style="text-decoration:none;">Tensaurus: A Versatile Accelerator for
Mixed Sparse-Dense Tensor Computations</a></li> 
  
   
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(112).pdf" style="text-decoration:none;">TETRIS: Scalable and Efficient Neural Network Acceleration with 3D Memory</a></li> 
  
   <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(113).pdf" style="text-decoration:none;">The Dark Side of DNN Pruning</a></li>  
   
<li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(114).pdf" style="text-decoration:none;">The Accelerator Wall: Limits of Chip Specialization</a></li>
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(115).pdf" style="text-decoration:none;">PERMDNN: Efficient Compressed DNN
Architecture with Permuted Diagonal Matrices</a></li>  
   
 <li><a target="_blank" href="https://github.com/manjunath5496/AI-Chip-Papers/blob/master/chip(116).pdf" style="text-decoration:none;">Euphrates: Algorithm-SoC
Co-Design for Low-Power Mobile Continuous Vision</a></li>   
   
   </ul>
  
