<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>RSTORSSP - Restore Saved Shadow Stack Pointer </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › RSTORSSP - Restore Saved Shadow Stack Pointer </div>
<div id="body">
<h1>RSTORSSP—Restore Saved Shadow Stack Pointer</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>F3 0F 01 /5 (mod!=11, /5, memory only) RSTORSSP m64</td>
<td>M</td>
<td>V/V</td>
<td>CET_SS</td>
<td>Restore SSP.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>M</td>
<td>ModRM:r/m (r, w)</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td></tr></table>
<h2>Description</h2>
<p>Restores SSP from the shadow-stack-restore token pointed to by m64. If the SSP restore was successful then the instruction replaces the shadow-stack-restore token with a previous-ssp token. The instruction sets the CF flag to indicate whether the SSP address recorded in the shadow-stack-restore token that was processed was 4 byte aligned, i.e., whether an alignment hole was created when the restore-shadow-stack token was pushed on this shadow stack.</p>
<p>Following RSTORSSP if a restore-shadow-stack token needs to be saved on the previous shadow stack, use the SAVEPREVSSP instruction.</p>
<p>If pushing a restore-shadow-stack token on the previous shadow stack is not required, the previous-ssp token can be popped using the INCSSPQ instruction. If the CF flag was set to indicate presence of an alignment hole, an addi-tional INCSSPD instruction is needed to advance the SSP past the alignment hole.</p>
<h2>Operation</h2>
<pre>IF CPL = 3
    IF (CR4.CET &amp; IA32_U_CET.SH_STK_EN) = 0
         THEN #UD; FI;
ELSE
    IF (CR4.CET &amp; IA32_S_CET.SH_STK_EN) = 0
         THEN #UD; FI;
FI;
SSP_LA = Linear_Address(mem operand)
IF SSP_LA not aligned to 8 bytes
    THEN #GP(0); FI;
previous_ssp_token = SSP | (IA32_EFER.LMA AND CS.L) | 0x02
Start Atomic Execution
restore_ssp_token = Locked shadow_stack_load 8 bytes from SSP_LA
fault = 0
IF ((restore_ssp_token &amp; 0x03) != (IA32_EFER.LMA &amp; CS.L))
    THEN fault = 1; FI;
                              (* If L flag in token does not match IA32_EFER.LMA &amp; CS.L or bit 1 is not 0 *)
IF ((IA32_EFER.LMA AND CS.L) = 0 AND restore_ssp_token[63:32] != 0)
    THEN fault = 1; FI;
                              (* If compatibility/legacy mode and SSP to be restored not below 4G *)
TMP = restore_ssp_token &amp; ~0x01
TMP = (TMP - 8)
TMP = TMP &amp; ~0x07
IF TMP != SSP_LA
    THEN fault = 1; FI;
                              (* If address in token does not match the requested top of stack *)
TMP = (fault == 0) ? previous_ssp_token : restore_ssp_token
shadow_stack_store 8 bytes of TMP to SSP_LA and release lock
End Atomic Execution
IF fault == 1
    THEN #CP(RSTORSSP); FI;
SSP = SSP_LA
// Set the CF if the SSP in the restore token was 4 byte aligned, i.e., there is an alignment hole
RFLAGS.CF = (restore_ssp_token &amp; 0x04) ? 1 : 0;
RFLAGS.ZF,PF,AF,OF,SF := 0;</pre>
<h2>Flags Affected</h2>
<p>CF is set to indicate if the shadow stack pointer in the restore token was 4 byte aligned, else it is cleared. ZF, PF, AF, OF, and SF are cleared.</p>
<h2>C/C++ Compiler Intrinsic Equivalent</h2>
<p>RSTORSSP void _rstorssp(void *);</p>
<h2>Protected Mode Exceptions</h2>
<table class="exception-table">
<tr>
<td>#UD</td>
<td>
<p>If the LOCK prefix is used.</p>
<p>If CR4.CET = 0.</p>
<p>IF CPL = 3 and IA32_U_CET.SH_STK_EN = 0.</p>
<p>IF CPL &lt; 3 and IA32_S_CET.SH_STK_EN = 0.</p></td></tr>
<tr>
<td>#GP(0)</td>
<td>
<p>If linear address of memory operand not 8 byte aligned.</p>
<p>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</p>
<p>If destination is located in a non-writeable segment.</p>
<p>If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.</p></td></tr>
<tr>
<td>#SS(0)</td>
<td>If a memory operand effective address is outside the SS segment limit.</td></tr>
<tr>
<td>#CP(rstorssp)</td>
<td>
<p>If L bit in token does not match (IA32_EFER.LMA &amp; CS.L).</p>
<p>If address in token does not match linear address of memory operand.</p>
<p>If in 32-bit or compatibility mode and the address in token is not below 4G.</p></td></tr>
<tr>
<td>#PF(fault-code)</td>
<td>If a page fault occurs.</td></tr></table>
<h2>Real-Address Mode Exceptions</h2>
<table class="exception-table">
<tr>
<td>#UD</td>
<td>The RSTORSSP instruction is not recognized in real-address mode.</td></tr></table>
<h2>Virtual-8086 Mode Exceptions</h2>
<table class="exception-table">
<tr>
<td>#UD</td>
<td>The RSTORSSP instruction is not recognized in virtual-8086 mode.</td></tr></table>
<h2>Compatibility Mode Exceptions</h2>
<p>Same as protected mode exceptions.</p>
<h2>64-Bit Mode Exceptions</h2>
<table class="exception-table">
<tr>
<td>#UD</td>
<td>
<p>If the LOCK prefix is used.</p>
<p>If CR4.CET = 0.</p>
<p>If CPL = 3 and IA32_U_CET.SH_STK_EN = 0.</p>
<p>If CPL &lt; 3 and IA32_S_CET.SH_STK_EN = 0.</p></td></tr>
<tr>
<td>#GP(0)</td>
<td>
<p>If linear address of memory operand not 8 byte aligned.</p>
<p>If a memory address is in a non-canonical form.</p></td></tr>
<tr>
<td>#SS(0)</td>
<td>If a memory address referencing the SS segment is in a non-canonical form.</td></tr>
<tr>
<td>#CP(rstorssp)</td>
<td>
<p>If L bit in token does not match (IA32_EFER.LMA &amp; CS.L).</p>
<p>If address in token does not match linear address of memory operand.</p></td></tr>
<tr>
<td>#PF(fault-code)</td>
<td>If a page fault occurs.</td></tr></table></div></body></html>