Loading plugins phase: Elapsed time ==> 0s.337ms
Initializing data phase: Elapsed time ==> 2s.867ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\maxwell18\Desktop\Capstone work\BBBuild\Erebus_Sensor.cydsn\Erebus_Sensor.cyprj -d CY8C3246PVI-147 -s C:\Users\maxwell18\Desktop\Capstone work\BBBuild\Erebus_Sensor.cydsn\Generated_Source\PSoC3 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.320ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.153ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Erebus_Sensor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\maxwell18\Desktop\Capstone work\BBBuild\Erebus_Sensor.cydsn\Erebus_Sensor.cyprj -dcpsoc3 Erebus_Sensor.v -verilog
======================================================================

======================================================================
Compiling:  Erebus_Sensor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\maxwell18\Desktop\Capstone work\BBBuild\Erebus_Sensor.cydsn\Erebus_Sensor.cyprj -dcpsoc3 Erebus_Sensor.v -verilog
======================================================================

======================================================================
Compiling:  Erebus_Sensor.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\maxwell18\Desktop\Capstone work\BBBuild\Erebus_Sensor.cydsn\Erebus_Sensor.cyprj -dcpsoc3 -verilog Erebus_Sensor.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri May 02 00:06:38 2014


======================================================================
Compiling:  Erebus_Sensor.v
Program  :   vpp
Options  :    -yv2 -q10 Erebus_Sensor.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri May 02 00:06:38 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Erebus_Sensor.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Erebus_Sensor.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\maxwell18\Desktop\Capstone work\BBBuild\Erebus_Sensor.cydsn\Erebus_Sensor.cyprj -dcpsoc3 -verilog Erebus_Sensor.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri May 02 00:06:38 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\maxwell18\Desktop\Capstone work\BBBuild\Erebus_Sensor.cydsn\codegentemp\Erebus_Sensor.ctl'.
Linking 'C:\Users\maxwell18\Desktop\Capstone work\BBBuild\Erebus_Sensor.cydsn\codegentemp\Erebus_Sensor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Erebus_Sensor.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\maxwell18\Desktop\Capstone work\BBBuild\Erebus_Sensor.cydsn\Erebus_Sensor.cyprj -dcpsoc3 -verilog Erebus_Sensor.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri May 02 00:06:40 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\maxwell18\Desktop\Capstone work\BBBuild\Erebus_Sensor.cydsn\codegentemp\Erebus_Sensor.ctl'.
Linking 'C:\Users\maxwell18\Desktop\Capstone work\BBBuild\Erebus_Sensor.cydsn\codegentemp\Erebus_Sensor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\EEPROM_Blink_TI:Net_260\
	Net_154
	\EEPROM_Blink_TI:TimerUDB:ctrl_ten\
	\EEPROM_Blink_TI:TimerUDB:ctrl_cmode_0\
	\EEPROM_Blink_TI:TimerUDB:ctrl_tmode_1\
	\EEPROM_Blink_TI:TimerUDB:ctrl_tmode_0\
	\EEPROM_Blink_TI:TimerUDB:ctrl_ic_1\
	\EEPROM_Blink_TI:TimerUDB:ctrl_ic_0\
	Net_158
	\EEPROM_Blink_TI:TimerUDB:zeros_3\
	\EEPROM_Blink_TI:TimerUDB:zeros_2\
	\EEPROM_Blink_TI:Net_102\
	\EEPROM_Blink_TI:Net_266\
	\LowFreq_DV:MODULE_1:b_31\
	\LowFreq_DV:MODULE_1:b_30\
	\LowFreq_DV:MODULE_1:b_29\
	\LowFreq_DV:MODULE_1:b_28\
	\LowFreq_DV:MODULE_1:b_27\
	\LowFreq_DV:MODULE_1:b_26\
	\LowFreq_DV:MODULE_1:b_25\
	\LowFreq_DV:MODULE_1:b_24\
	\LowFreq_DV:MODULE_1:b_23\
	\LowFreq_DV:MODULE_1:b_22\
	\LowFreq_DV:MODULE_1:b_21\
	\LowFreq_DV:MODULE_1:b_20\
	\LowFreq_DV:MODULE_1:b_19\
	\LowFreq_DV:MODULE_1:b_18\
	\LowFreq_DV:MODULE_1:b_17\
	\LowFreq_DV:MODULE_1:b_16\
	\LowFreq_DV:MODULE_1:b_15\
	\LowFreq_DV:MODULE_1:b_14\
	\LowFreq_DV:MODULE_1:b_13\
	\LowFreq_DV:MODULE_1:b_12\
	\LowFreq_DV:MODULE_1:b_11\
	\LowFreq_DV:MODULE_1:b_10\
	\LowFreq_DV:MODULE_1:b_9\
	\LowFreq_DV:MODULE_1:b_8\
	\LowFreq_DV:MODULE_1:b_7\
	\LowFreq_DV:MODULE_1:b_6\
	\LowFreq_DV:MODULE_1:b_5\
	\LowFreq_DV:MODULE_1:b_4\
	\LowFreq_DV:MODULE_1:b_3\
	\LowFreq_DV:MODULE_1:b_2\
	\LowFreq_DV:MODULE_1:b_1\
	\LowFreq_DV:MODULE_1:b_0\
	\LowFreq_DV:MODULE_1:g2:a0:a_31\
	\LowFreq_DV:MODULE_1:g2:a0:a_30\
	\LowFreq_DV:MODULE_1:g2:a0:a_29\
	\LowFreq_DV:MODULE_1:g2:a0:a_28\
	\LowFreq_DV:MODULE_1:g2:a0:a_27\
	\LowFreq_DV:MODULE_1:g2:a0:a_26\
	\LowFreq_DV:MODULE_1:g2:a0:a_25\
	\LowFreq_DV:MODULE_1:g2:a0:a_24\
	\LowFreq_DV:MODULE_1:g2:a0:b_31\
	\LowFreq_DV:MODULE_1:g2:a0:b_30\
	\LowFreq_DV:MODULE_1:g2:a0:b_29\
	\LowFreq_DV:MODULE_1:g2:a0:b_28\
	\LowFreq_DV:MODULE_1:g2:a0:b_27\
	\LowFreq_DV:MODULE_1:g2:a0:b_26\
	\LowFreq_DV:MODULE_1:g2:a0:b_25\
	\LowFreq_DV:MODULE_1:g2:a0:b_24\
	\LowFreq_DV:MODULE_1:g2:a0:b_23\
	\LowFreq_DV:MODULE_1:g2:a0:b_22\
	\LowFreq_DV:MODULE_1:g2:a0:b_21\
	\LowFreq_DV:MODULE_1:g2:a0:b_20\
	\LowFreq_DV:MODULE_1:g2:a0:b_19\
	\LowFreq_DV:MODULE_1:g2:a0:b_18\
	\LowFreq_DV:MODULE_1:g2:a0:b_17\
	\LowFreq_DV:MODULE_1:g2:a0:b_16\
	\LowFreq_DV:MODULE_1:g2:a0:b_15\
	\LowFreq_DV:MODULE_1:g2:a0:b_14\
	\LowFreq_DV:MODULE_1:g2:a0:b_13\
	\LowFreq_DV:MODULE_1:g2:a0:b_12\
	\LowFreq_DV:MODULE_1:g2:a0:b_11\
	\LowFreq_DV:MODULE_1:g2:a0:b_10\
	\LowFreq_DV:MODULE_1:g2:a0:b_9\
	\LowFreq_DV:MODULE_1:g2:a0:b_8\
	\LowFreq_DV:MODULE_1:g2:a0:b_7\
	\LowFreq_DV:MODULE_1:g2:a0:b_6\
	\LowFreq_DV:MODULE_1:g2:a0:b_5\
	\LowFreq_DV:MODULE_1:g2:a0:b_4\
	\LowFreq_DV:MODULE_1:g2:a0:b_3\
	\LowFreq_DV:MODULE_1:g2:a0:b_2\
	\LowFreq_DV:MODULE_1:g2:a0:b_1\
	\LowFreq_DV:MODULE_1:g2:a0:b_0\
	\LowFreq_DV:MODULE_1:g2:a0:s_31\
	\LowFreq_DV:MODULE_1:g2:a0:s_30\
	\LowFreq_DV:MODULE_1:g2:a0:s_29\
	\LowFreq_DV:MODULE_1:g2:a0:s_28\
	\LowFreq_DV:MODULE_1:g2:a0:s_27\
	\LowFreq_DV:MODULE_1:g2:a0:s_26\
	\LowFreq_DV:MODULE_1:g2:a0:s_25\
	\LowFreq_DV:MODULE_1:g2:a0:s_24\
	\LowFreq_DV:MODULE_1:g2:a0:s_23\
	\LowFreq_DV:MODULE_1:g2:a0:s_22\
	\LowFreq_DV:MODULE_1:g2:a0:s_21\
	\LowFreq_DV:MODULE_1:g2:a0:s_20\
	\LowFreq_DV:MODULE_1:g2:a0:s_19\
	\LowFreq_DV:MODULE_1:g2:a0:s_18\
	\LowFreq_DV:MODULE_1:g2:a0:s_17\
	\LowFreq_DV:MODULE_1:g2:a0:s_16\
	\LowFreq_DV:MODULE_1:g2:a0:s_15\
	\LowFreq_DV:MODULE_1:g2:a0:s_14\
	\LowFreq_DV:MODULE_1:g2:a0:s_13\
	\LowFreq_DV:MODULE_1:g2:a0:s_12\
	\LowFreq_DV:MODULE_1:g2:a0:s_11\
	\LowFreq_DV:MODULE_1:g2:a0:s_10\
	\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_556
	\ADC:Net_268\
	\ADC:Net_270\
	Net_1048
	Net_838
	Net_832
	Net_826
	\USB_Blink_TI:Net_260\
	Net_1206
	\USB_Blink_TI:TimerUDB:ctrl_ten\
	\USB_Blink_TI:TimerUDB:ctrl_cmode_0\
	\USB_Blink_TI:TimerUDB:ctrl_tmode_1\
	\USB_Blink_TI:TimerUDB:ctrl_tmode_0\
	\USB_Blink_TI:TimerUDB:ctrl_ic_1\
	\USB_Blink_TI:TimerUDB:ctrl_ic_0\
	Net_1210
	\USB_Blink_TI:TimerUDB:zeros_3\
	\USB_Blink_TI:TimerUDB:zeros_2\
	\USB_Blink_TI:Net_102\
	\USB_Blink_TI:Net_266\
	\Flash_Blink_TI:Net_260\
	Net_1212
	\Flash_Blink_TI:TimerUDB:ctrl_ten\
	\Flash_Blink_TI:TimerUDB:ctrl_cmode_0\
	\Flash_Blink_TI:TimerUDB:ctrl_tmode_1\
	\Flash_Blink_TI:TimerUDB:ctrl_tmode_0\
	\Flash_Blink_TI:TimerUDB:ctrl_ic_1\
	\Flash_Blink_TI:TimerUDB:ctrl_ic_0\
	Net_1216
	\Flash_Blink_TI:TimerUDB:zeros_3\
	\Flash_Blink_TI:TimerUDB:zeros_2\
	\Flash_Blink_TI:Net_102\
	\Flash_Blink_TI:Net_266\

    Synthesized names
	\LowFreq_DV:add_vi_vv_MODGEN_1_31\
	\LowFreq_DV:add_vi_vv_MODGEN_1_30\
	\LowFreq_DV:add_vi_vv_MODGEN_1_29\
	\LowFreq_DV:add_vi_vv_MODGEN_1_28\
	\LowFreq_DV:add_vi_vv_MODGEN_1_27\
	\LowFreq_DV:add_vi_vv_MODGEN_1_26\
	\LowFreq_DV:add_vi_vv_MODGEN_1_25\
	\LowFreq_DV:add_vi_vv_MODGEN_1_24\
	\LowFreq_DV:add_vi_vv_MODGEN_1_23\
	\LowFreq_DV:add_vi_vv_MODGEN_1_22\
	\LowFreq_DV:add_vi_vv_MODGEN_1_21\
	\LowFreq_DV:add_vi_vv_MODGEN_1_20\
	\LowFreq_DV:add_vi_vv_MODGEN_1_19\
	\LowFreq_DV:add_vi_vv_MODGEN_1_18\
	\LowFreq_DV:add_vi_vv_MODGEN_1_17\
	\LowFreq_DV:add_vi_vv_MODGEN_1_16\
	\LowFreq_DV:add_vi_vv_MODGEN_1_15\
	\LowFreq_DV:add_vi_vv_MODGEN_1_14\
	\LowFreq_DV:add_vi_vv_MODGEN_1_13\
	\LowFreq_DV:add_vi_vv_MODGEN_1_12\
	\LowFreq_DV:add_vi_vv_MODGEN_1_11\
	\LowFreq_DV:add_vi_vv_MODGEN_1_10\

Deleted 147 User equations/components.
Deleted 22 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USBUART:tmpOE__Dm_net_0\
Aliasing \USBUART:tmpOE__Dp_net_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \EEPROM_Blink_TI:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \EEPROM_Blink_TI:TimerUDB:trigger_enable\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \EEPROM_Blink_TI:TimerUDB:status_6\ to zero
Aliasing \EEPROM_Blink_TI:TimerUDB:status_5\ to zero
Aliasing \EEPROM_Blink_TI:TimerUDB:status_4\ to zero
Aliasing \EEPROM_Blink_TI:TimerUDB:status_0\ to \EEPROM_Blink_TI:TimerUDB:tc_i\
Aliasing Net_650 to zero
Aliasing tmpOE__EEPROM_LED_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Vbus_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing Net_887 to zero
Aliasing Net_885 to \USBUART:tmpOE__Dm_net_0\
Aliasing \LowFreq_DV:MODULE_1:g2:a0:a_23\ to zero
Aliasing \LowFreq_DV:MODULE_1:g2:a0:a_22\ to zero
Aliasing \LowFreq_DV:MODULE_1:g2:a0:a_21\ to zero
Aliasing \LowFreq_DV:MODULE_1:g2:a0:a_20\ to zero
Aliasing \LowFreq_DV:MODULE_1:g2:a0:a_19\ to zero
Aliasing \LowFreq_DV:MODULE_1:g2:a0:a_18\ to zero
Aliasing \LowFreq_DV:MODULE_1:g2:a0:a_17\ to zero
Aliasing \LowFreq_DV:MODULE_1:g2:a0:a_16\ to zero
Aliasing \LowFreq_DV:MODULE_1:g2:a0:a_15\ to zero
Aliasing \LowFreq_DV:MODULE_1:g2:a0:a_14\ to zero
Aliasing \LowFreq_DV:MODULE_1:g2:a0:a_13\ to zero
Aliasing \LowFreq_DV:MODULE_1:g2:a0:a_12\ to zero
Aliasing \LowFreq_DV:MODULE_1:g2:a0:a_11\ to zero
Aliasing \LowFreq_DV:MODULE_1:g2:a0:a_10\ to zero
Aliasing \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__USB_LED_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__TakeSample_B_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Sensor_In_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing \ADC:Net_482\ to zero
Aliasing \ADC:Net_252\ to zero
Aliasing \ADC:soc\ to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__StartCollection_B_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__StopCollection_B_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Hibernate_B_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing \USB_Blink_TI:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \USB_Blink_TI:TimerUDB:trigger_enable\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \USB_Blink_TI:TimerUDB:status_6\ to zero
Aliasing \USB_Blink_TI:TimerUDB:status_5\ to zero
Aliasing \USB_Blink_TI:TimerUDB:status_4\ to zero
Aliasing \USB_Blink_TI:TimerUDB:status_0\ to \USB_Blink_TI:TimerUDB:tc_i\
Aliasing Net_1111 to zero
Aliasing tmpOE__FLASH_LED_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing \Flash_Blink_TI:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Flash_Blink_TI:TimerUDB:trigger_enable\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \Flash_Blink_TI:TimerUDB:status_6\ to zero
Aliasing \Flash_Blink_TI:TimerUDB:status_5\ to zero
Aliasing \Flash_Blink_TI:TimerUDB:status_4\ to zero
Aliasing \Flash_Blink_TI:TimerUDB:status_0\ to \Flash_Blink_TI:TimerUDB:tc_i\
Aliasing Net_1180 to zero
Aliasing \EEPROM_Blink_TI:TimerUDB:capture_last\\D\ to zero
Aliasing \EEPROM_Blink_TI:TimerUDB:hwEnable_reg\\D\ to \EEPROM_Blink_TI:TimerUDB:run_mode\
Aliasing \EEPROM_Blink_TI:TimerUDB:capture_out_reg_i\\D\ to \EEPROM_Blink_TI:TimerUDB:capt_fifo_load_int\
Aliasing Net_713D to zero
Aliasing Net_712D to zero
Aliasing Net_1050D to zero
Aliasing Net_1049D to zero
Aliasing Net_841D to zero
Aliasing Net_840D to zero
Aliasing Net_835D to zero
Aliasing Net_834D to zero
Aliasing Net_829D to zero
Aliasing Net_828D to zero
Aliasing \USB_Blink_TI:TimerUDB:capture_last\\D\ to zero
Aliasing \USB_Blink_TI:TimerUDB:hwEnable_reg\\D\ to \USB_Blink_TI:TimerUDB:run_mode\
Aliasing \USB_Blink_TI:TimerUDB:capture_out_reg_i\\D\ to \USB_Blink_TI:TimerUDB:capt_fifo_load_int\
Aliasing \Flash_Blink_TI:TimerUDB:capture_last\\D\ to zero
Aliasing \Flash_Blink_TI:TimerUDB:hwEnable_reg\\D\ to \Flash_Blink_TI:TimerUDB:run_mode\
Aliasing \Flash_Blink_TI:TimerUDB:capture_out_reg_i\\D\ to \Flash_Blink_TI:TimerUDB:capt_fifo_load_int\
Removing Rhs of wire one[38] = \USBUART:tmpOE__Dm_net_0\[33]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[41] = one[38]
Removing Rhs of wire Net_146[52] = \EEPROM_Blink_TI:Net_53\[53]
Removing Rhs of wire Net_146[52] = \EEPROM_Blink_TI:TimerUDB:tc_reg_i\[86]
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:ctrl_enable\[68] = \EEPROM_Blink_TI:TimerUDB:control_7\[60]
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:ctrl_cmode_1\[70] = zero[34]
Removing Rhs of wire \EEPROM_Blink_TI:TimerUDB:timer_enable\[79] = \EEPROM_Blink_TI:TimerUDB:runmode_enable\[91]
Removing Rhs of wire \EEPROM_Blink_TI:TimerUDB:run_mode\[80] = \EEPROM_Blink_TI:TimerUDB:hwEnable\[81]
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:run_mode\[80] = \EEPROM_Blink_TI:TimerUDB:control_7\[60]
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:trigger_enable\[83] = one[38]
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:tc_i\[85] = \EEPROM_Blink_TI:TimerUDB:status_tc\[82]
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:capt_fifo_load_int\[90] = \EEPROM_Blink_TI:TimerUDB:capt_fifo_load\[78]
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:status_6\[93] = zero[34]
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:status_5\[94] = zero[34]
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:status_4\[95] = zero[34]
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:status_0\[96] = \EEPROM_Blink_TI:TimerUDB:status_tc\[82]
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:status_1\[97] = \EEPROM_Blink_TI:TimerUDB:capt_fifo_load\[78]
Removing Rhs of wire \EEPROM_Blink_TI:TimerUDB:status_2\[98] = \EEPROM_Blink_TI:TimerUDB:fifo_full\[99]
Removing Rhs of wire \EEPROM_Blink_TI:TimerUDB:status_3\[100] = \EEPROM_Blink_TI:TimerUDB:fifo_nempty\[101]
Removing Lhs of wire Net_650[103] = zero[34]
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:cs_addr_2\[104] = zero[34]
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:cs_addr_1\[105] = \EEPROM_Blink_TI:TimerUDB:trig_reg\[92]
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:cs_addr_0\[106] = \EEPROM_Blink_TI:TimerUDB:per_zero\[84]
Removing Lhs of wire tmpOE__EEPROM_LED_net_0[190] = one[38]
Removing Rhs of wire Net_843[191] = cy_tff_1[196]
Removing Lhs of wire tmpOE__Vbus_net_0[199] = one[38]
Removing Lhs of wire Net_887[208] = zero[34]
Removing Lhs of wire Net_885[209] = one[38]
Removing Lhs of wire \LowFreq_DV:add_vi_vv_MODGEN_1_9\[221] = \LowFreq_DV:MODULE_1:g2:a0:s_9\[381]
Removing Lhs of wire \LowFreq_DV:add_vi_vv_MODGEN_1_8\[222] = \LowFreq_DV:MODULE_1:g2:a0:s_8\[382]
Removing Lhs of wire \LowFreq_DV:add_vi_vv_MODGEN_1_7\[223] = \LowFreq_DV:MODULE_1:g2:a0:s_7\[383]
Removing Lhs of wire \LowFreq_DV:add_vi_vv_MODGEN_1_6\[224] = \LowFreq_DV:MODULE_1:g2:a0:s_6\[384]
Removing Lhs of wire \LowFreq_DV:add_vi_vv_MODGEN_1_5\[225] = \LowFreq_DV:MODULE_1:g2:a0:s_5\[385]
Removing Lhs of wire \LowFreq_DV:add_vi_vv_MODGEN_1_4\[226] = \LowFreq_DV:MODULE_1:g2:a0:s_4\[386]
Removing Lhs of wire \LowFreq_DV:add_vi_vv_MODGEN_1_3\[227] = \LowFreq_DV:MODULE_1:g2:a0:s_3\[387]
Removing Lhs of wire \LowFreq_DV:add_vi_vv_MODGEN_1_2\[228] = \LowFreq_DV:MODULE_1:g2:a0:s_2\[388]
Removing Lhs of wire \LowFreq_DV:add_vi_vv_MODGEN_1_1\[229] = \LowFreq_DV:MODULE_1:g2:a0:s_1\[389]
Removing Lhs of wire \LowFreq_DV:add_vi_vv_MODGEN_1_0\[230] = \LowFreq_DV:MODULE_1:g2:a0:s_0\[390]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_23\[271] = zero[34]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_22\[272] = zero[34]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_21\[273] = zero[34]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_20\[274] = zero[34]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_19\[275] = zero[34]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_18\[276] = zero[34]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_17\[277] = zero[34]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_16\[278] = zero[34]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_15\[279] = zero[34]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_14\[280] = zero[34]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_13\[281] = zero[34]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_12\[282] = zero[34]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_11\[283] = zero[34]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_10\[284] = zero[34]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_9\[285] = \LowFreq_DV:MODIN1_9\[286]
Removing Lhs of wire \LowFreq_DV:MODIN1_9\[286] = \LowFreq_DV:count_9\[211]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_8\[287] = \LowFreq_DV:MODIN1_8\[288]
Removing Lhs of wire \LowFreq_DV:MODIN1_8\[288] = \LowFreq_DV:count_8\[212]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_7\[289] = \LowFreq_DV:MODIN1_7\[290]
Removing Lhs of wire \LowFreq_DV:MODIN1_7\[290] = \LowFreq_DV:count_7\[213]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_6\[291] = \LowFreq_DV:MODIN1_6\[292]
Removing Lhs of wire \LowFreq_DV:MODIN1_6\[292] = \LowFreq_DV:count_6\[214]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_5\[293] = \LowFreq_DV:MODIN1_5\[294]
Removing Lhs of wire \LowFreq_DV:MODIN1_5\[294] = \LowFreq_DV:count_5\[215]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_4\[295] = \LowFreq_DV:MODIN1_4\[296]
Removing Lhs of wire \LowFreq_DV:MODIN1_4\[296] = \LowFreq_DV:count_4\[216]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_3\[297] = \LowFreq_DV:MODIN1_3\[298]
Removing Lhs of wire \LowFreq_DV:MODIN1_3\[298] = \LowFreq_DV:count_3\[217]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_2\[299] = \LowFreq_DV:MODIN1_2\[300]
Removing Lhs of wire \LowFreq_DV:MODIN1_2\[300] = \LowFreq_DV:count_2\[218]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_1\[301] = \LowFreq_DV:MODIN1_1\[302]
Removing Lhs of wire \LowFreq_DV:MODIN1_1\[302] = \LowFreq_DV:count_1\[219]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:a_0\[303] = \LowFreq_DV:MODIN1_0\[304]
Removing Lhs of wire \LowFreq_DV:MODIN1_0\[304] = \LowFreq_DV:count_0\[220]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[428] = one[38]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[429] = one[38]
Removing Lhs of wire tmpOE__USB_LED_net_0[438] = one[38]
Removing Rhs of wire Net_1103[439] = cy_tff_2[708]
Removing Lhs of wire tmpOE__TakeSample_B_net_0[445] = one[38]
Removing Lhs of wire tmpOE__Sensor_In_net_0[451] = one[38]
Removing Rhs of wire \ADC:Net_488\[469] = \ADC:Net_250\[504]
Removing Lhs of wire \ADC:Net_481\[471] = zero[34]
Removing Lhs of wire \ADC:Net_482\[472] = zero[34]
Removing Lhs of wire \ADC:Net_252\[506] = zero[34]
Removing Lhs of wire \ADC:soc\[508] = one[38]
Removing Lhs of wire tmpOE__StartCollection_B_net_0[521] = one[38]
Removing Lhs of wire tmpOE__StopCollection_B_net_0[527] = one[38]
Removing Lhs of wire tmpOE__Hibernate_B_net_0[533] = one[38]
Removing Rhs of wire Net_1117[572] = \USB_Blink_TI:Net_53\[573]
Removing Rhs of wire Net_1117[572] = \USB_Blink_TI:TimerUDB:tc_reg_i\[605]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:ctrl_enable\[587] = \USB_Blink_TI:TimerUDB:control_7\[579]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:ctrl_cmode_1\[589] = zero[34]
Removing Rhs of wire \USB_Blink_TI:TimerUDB:timer_enable\[598] = \USB_Blink_TI:TimerUDB:runmode_enable\[610]
Removing Rhs of wire \USB_Blink_TI:TimerUDB:run_mode\[599] = \USB_Blink_TI:TimerUDB:hwEnable\[600]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:run_mode\[599] = \USB_Blink_TI:TimerUDB:control_7\[579]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:trigger_enable\[602] = one[38]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:tc_i\[604] = \USB_Blink_TI:TimerUDB:status_tc\[601]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:capt_fifo_load_int\[609] = \USB_Blink_TI:TimerUDB:capt_fifo_load\[597]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:status_6\[612] = zero[34]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:status_5\[613] = zero[34]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:status_4\[614] = zero[34]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:status_0\[615] = \USB_Blink_TI:TimerUDB:status_tc\[601]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:status_1\[616] = \USB_Blink_TI:TimerUDB:capt_fifo_load\[597]
Removing Rhs of wire \USB_Blink_TI:TimerUDB:status_2\[617] = \USB_Blink_TI:TimerUDB:fifo_full\[618]
Removing Rhs of wire \USB_Blink_TI:TimerUDB:status_3\[619] = \USB_Blink_TI:TimerUDB:fifo_nempty\[620]
Removing Lhs of wire Net_1111[622] = zero[34]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:cs_addr_2\[623] = zero[34]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:cs_addr_1\[624] = \USB_Blink_TI:TimerUDB:trig_reg\[611]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:cs_addr_0\[625] = \USB_Blink_TI:TimerUDB:per_zero\[603]
Removing Lhs of wire tmpOE__FLASH_LED_net_0[710] = one[38]
Removing Rhs of wire Net_1178[711] = cy_tff_3[855]
Removing Rhs of wire Net_1186[719] = \Flash_Blink_TI:Net_53\[720]
Removing Rhs of wire Net_1186[719] = \Flash_Blink_TI:TimerUDB:tc_reg_i\[752]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:ctrl_enable\[734] = \Flash_Blink_TI:TimerUDB:control_7\[726]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:ctrl_cmode_1\[736] = zero[34]
Removing Rhs of wire \Flash_Blink_TI:TimerUDB:timer_enable\[745] = \Flash_Blink_TI:TimerUDB:runmode_enable\[757]
Removing Rhs of wire \Flash_Blink_TI:TimerUDB:run_mode\[746] = \Flash_Blink_TI:TimerUDB:hwEnable\[747]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:run_mode\[746] = \Flash_Blink_TI:TimerUDB:control_7\[726]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:trigger_enable\[749] = one[38]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:tc_i\[751] = \Flash_Blink_TI:TimerUDB:status_tc\[748]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:capt_fifo_load_int\[756] = \Flash_Blink_TI:TimerUDB:capt_fifo_load\[744]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:status_6\[759] = zero[34]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:status_5\[760] = zero[34]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:status_4\[761] = zero[34]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:status_0\[762] = \Flash_Blink_TI:TimerUDB:status_tc\[748]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:status_1\[763] = \Flash_Blink_TI:TimerUDB:capt_fifo_load\[744]
Removing Rhs of wire \Flash_Blink_TI:TimerUDB:status_2\[764] = \Flash_Blink_TI:TimerUDB:fifo_full\[765]
Removing Rhs of wire \Flash_Blink_TI:TimerUDB:status_3\[766] = \Flash_Blink_TI:TimerUDB:fifo_nempty\[767]
Removing Lhs of wire Net_1180[769] = zero[34]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:cs_addr_2\[770] = zero[34]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:cs_addr_1\[771] = \Flash_Blink_TI:TimerUDB:trig_reg\[758]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:cs_addr_0\[772] = \Flash_Blink_TI:TimerUDB:per_zero\[750]
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:capture_last\\D\[856] = zero[34]
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:tc_reg_i\\D\[857] = \EEPROM_Blink_TI:TimerUDB:status_tc\[82]
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:hwEnable_reg\\D\[858] = \EEPROM_Blink_TI:TimerUDB:control_7\[60]
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:capture_out_reg_i\\D\[859] = \EEPROM_Blink_TI:TimerUDB:capt_fifo_load\[78]
Removing Lhs of wire \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\\D\[874] = Net_249[200]
Removing Lhs of wire \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\\D\[875] = \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\[432]
Removing Lhs of wire Net_713D[876] = zero[34]
Removing Lhs of wire Net_712D[877] = zero[34]
Removing Lhs of wire \TakeSample_DB:DEBOUNCER[0]:d_sync_0\\D\[879] = Net_879[446]
Removing Lhs of wire \TakeSample_DB:DEBOUNCER[0]:d_sync_1\\D\[880] = \TakeSample_DB:DEBOUNCER[0]:d_sync_0\[515]
Removing Lhs of wire Net_1050D[881] = zero[34]
Removing Lhs of wire Net_1049D[882] = zero[34]
Removing Lhs of wire \StartCollection_DB:DEBOUNCER[0]:d_sync_0\\D\[883] = Net_836[522]
Removing Lhs of wire \StartCollection_DB:DEBOUNCER[0]:d_sync_1\\D\[884] = \StartCollection_DB:DEBOUNCER[0]:d_sync_0\[540]
Removing Lhs of wire Net_841D[885] = zero[34]
Removing Lhs of wire Net_840D[887] = zero[34]
Removing Lhs of wire \StopCollection_DB:DEBOUNCER[0]:d_sync_0\\D\[888] = Net_850[528]
Removing Lhs of wire \StopCollection_DB:DEBOUNCER[0]:d_sync_1\\D\[889] = \StopCollection_DB:DEBOUNCER[0]:d_sync_0\[548]
Removing Lhs of wire Net_835D[890] = zero[34]
Removing Lhs of wire Net_834D[892] = zero[34]
Removing Lhs of wire \Hibernate_DB:DEBOUNCER[0]:d_sync_0\\D\[893] = Net_824[534]
Removing Lhs of wire \Hibernate_DB:DEBOUNCER[0]:d_sync_1\\D\[894] = \Hibernate_DB:DEBOUNCER[0]:d_sync_0\[556]
Removing Lhs of wire Net_829D[895] = zero[34]
Removing Lhs of wire Net_828D[897] = zero[34]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:capture_last\\D\[898] = zero[34]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:tc_reg_i\\D\[899] = \USB_Blink_TI:TimerUDB:status_tc\[601]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:hwEnable_reg\\D\[900] = \USB_Blink_TI:TimerUDB:control_7\[579]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:capture_out_reg_i\\D\[901] = \USB_Blink_TI:TimerUDB:capt_fifo_load\[597]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:capture_last\\D\[903] = zero[34]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:tc_reg_i\\D\[904] = \Flash_Blink_TI:TimerUDB:status_tc\[748]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:hwEnable_reg\\D\[905] = \Flash_Blink_TI:TimerUDB:control_7\[726]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:capture_out_reg_i\\D\[906] = \Flash_Blink_TI:TimerUDB:capt_fifo_load\[744]

------------------------------------------------------
Aliased 0 equations, 162 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\EEPROM_Blink_TI:TimerUDB:fifo_load_polarized\' (cost = 0):
\EEPROM_Blink_TI:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\EEPROM_Blink_TI:TimerUDB:timer_enable\' (cost = 0):
\EEPROM_Blink_TI:TimerUDB:timer_enable\ <= (\EEPROM_Blink_TI:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\LowFreq_DV:count_8\ and \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:s_8\' (cost = 20):
\LowFreq_DV:MODULE_1:g2:a0:s_8\ <= ((not \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \LowFreq_DV:count_8\)
	OR (not \LowFreq_DV:count_8\ and \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LowFreq_DV:count_0\);

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:s_0\' (cost = 0):
\LowFreq_DV:MODULE_1:g2:a0:s_0\ <= (not \LowFreq_DV:count_0\);

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((\LowFreq_DV:count_9\ and \LowFreq_DV:count_8\ and \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\USB_Blink_TI:TimerUDB:fifo_load_polarized\' (cost = 0):
\USB_Blink_TI:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\USB_Blink_TI:TimerUDB:timer_enable\' (cost = 0):
\USB_Blink_TI:TimerUDB:timer_enable\ <= (\USB_Blink_TI:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Flash_Blink_TI:TimerUDB:fifo_load_polarized\' (cost = 0):
\Flash_Blink_TI:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Flash_Blink_TI:TimerUDB:timer_enable\' (cost = 0):
\Flash_Blink_TI:TimerUDB:timer_enable\ <= (\Flash_Blink_TI:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:s_9\' (cost = 30):
\LowFreq_DV:MODULE_1:g2:a0:s_9\ <= ((not \LowFreq_DV:count_8\ and \LowFreq_DV:count_9\)
	OR (not \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \LowFreq_DV:count_9\)
	OR (not \LowFreq_DV:count_9\ and \LowFreq_DV:count_8\ and \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\LowFreq_DV:count_1\ and \LowFreq_DV:count_0\));

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:s_1\' (cost = 20):
\LowFreq_DV:MODULE_1:g2:a0:s_1\ <= ((not \LowFreq_DV:count_0\ and \LowFreq_DV:count_1\)
	OR (not \LowFreq_DV:count_1\ and \LowFreq_DV:count_0\));

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\LowFreq_DV:count_2\ and \LowFreq_DV:count_1\ and \LowFreq_DV:count_0\));

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:s_2\' (cost = 30):
\LowFreq_DV:MODULE_1:g2:a0:s_2\ <= ((not \LowFreq_DV:count_1\ and \LowFreq_DV:count_2\)
	OR (not \LowFreq_DV:count_0\ and \LowFreq_DV:count_2\)
	OR (not \LowFreq_DV:count_2\ and \LowFreq_DV:count_1\ and \LowFreq_DV:count_0\));

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\LowFreq_DV:count_3\ and \LowFreq_DV:count_2\ and \LowFreq_DV:count_1\ and \LowFreq_DV:count_0\));

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:s_3\' (cost = 40):
\LowFreq_DV:MODULE_1:g2:a0:s_3\ <= ((not \LowFreq_DV:count_2\ and \LowFreq_DV:count_3\)
	OR (not \LowFreq_DV:count_1\ and \LowFreq_DV:count_3\)
	OR (not \LowFreq_DV:count_0\ and \LowFreq_DV:count_3\)
	OR (not \LowFreq_DV:count_3\ and \LowFreq_DV:count_2\ and \LowFreq_DV:count_1\ and \LowFreq_DV:count_0\));

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\LowFreq_DV:count_4\ and \LowFreq_DV:count_3\ and \LowFreq_DV:count_2\ and \LowFreq_DV:count_1\ and \LowFreq_DV:count_0\));

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:s_4\' (cost = 50):
\LowFreq_DV:MODULE_1:g2:a0:s_4\ <= ((not \LowFreq_DV:count_3\ and \LowFreq_DV:count_4\)
	OR (not \LowFreq_DV:count_2\ and \LowFreq_DV:count_4\)
	OR (not \LowFreq_DV:count_1\ and \LowFreq_DV:count_4\)
	OR (not \LowFreq_DV:count_0\ and \LowFreq_DV:count_4\)
	OR (not \LowFreq_DV:count_4\ and \LowFreq_DV:count_3\ and \LowFreq_DV:count_2\ and \LowFreq_DV:count_1\ and \LowFreq_DV:count_0\));

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\LowFreq_DV:count_5\ and \LowFreq_DV:count_4\ and \LowFreq_DV:count_3\ and \LowFreq_DV:count_2\ and \LowFreq_DV:count_1\ and \LowFreq_DV:count_0\));

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:s_5\' (cost = 60):
\LowFreq_DV:MODULE_1:g2:a0:s_5\ <= ((not \LowFreq_DV:count_4\ and \LowFreq_DV:count_5\)
	OR (not \LowFreq_DV:count_3\ and \LowFreq_DV:count_5\)
	OR (not \LowFreq_DV:count_2\ and \LowFreq_DV:count_5\)
	OR (not \LowFreq_DV:count_1\ and \LowFreq_DV:count_5\)
	OR (not \LowFreq_DV:count_0\ and \LowFreq_DV:count_5\)
	OR (not \LowFreq_DV:count_5\ and \LowFreq_DV:count_4\ and \LowFreq_DV:count_3\ and \LowFreq_DV:count_2\ and \LowFreq_DV:count_1\ and \LowFreq_DV:count_0\));

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\LowFreq_DV:count_6\ and \LowFreq_DV:count_5\ and \LowFreq_DV:count_4\ and \LowFreq_DV:count_3\ and \LowFreq_DV:count_2\ and \LowFreq_DV:count_1\ and \LowFreq_DV:count_0\));

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:s_6\' (cost = 70):
\LowFreq_DV:MODULE_1:g2:a0:s_6\ <= ((not \LowFreq_DV:count_5\ and \LowFreq_DV:count_6\)
	OR (not \LowFreq_DV:count_4\ and \LowFreq_DV:count_6\)
	OR (not \LowFreq_DV:count_3\ and \LowFreq_DV:count_6\)
	OR (not \LowFreq_DV:count_2\ and \LowFreq_DV:count_6\)
	OR (not \LowFreq_DV:count_1\ and \LowFreq_DV:count_6\)
	OR (not \LowFreq_DV:count_0\ and \LowFreq_DV:count_6\)
	OR (not \LowFreq_DV:count_6\ and \LowFreq_DV:count_5\ and \LowFreq_DV:count_4\ and \LowFreq_DV:count_3\ and \LowFreq_DV:count_2\ and \LowFreq_DV:count_1\ and \LowFreq_DV:count_0\));

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\LowFreq_DV:MODULE_1:g2:a0:s_7\' (cost = 80):
\LowFreq_DV:MODULE_1:g2:a0:s_7\ <= ((not \LowFreq_DV:count_6\ and \LowFreq_DV:count_7\)
	OR (not \LowFreq_DV:count_5\ and \LowFreq_DV:count_7\)
	OR (not \LowFreq_DV:count_4\ and \LowFreq_DV:count_7\)
	OR (not \LowFreq_DV:count_3\ and \LowFreq_DV:count_7\)
	OR (not \LowFreq_DV:count_2\ and \LowFreq_DV:count_7\)
	OR (not \LowFreq_DV:count_1\ and \LowFreq_DV:count_7\)
	OR (not \LowFreq_DV:count_0\ and \LowFreq_DV:count_7\)
	OR (not \LowFreq_DV:count_7\ and \LowFreq_DV:count_6\ and \LowFreq_DV:count_5\ and \LowFreq_DV:count_4\ and \LowFreq_DV:count_3\ and \LowFreq_DV:count_2\ and \LowFreq_DV:count_1\ and \LowFreq_DV:count_0\));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 39 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \EEPROM_Blink_TI:TimerUDB:capt_fifo_load\ to zero
Aliasing \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \USB_Blink_TI:TimerUDB:capt_fifo_load\ to zero
Aliasing \Flash_Blink_TI:TimerUDB:capt_fifo_load\ to zero
Aliasing \LowFreq_DV:not_last_reset\\D\ to one
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:capt_fifo_load\[78] = zero[34]
Removing Lhs of wire \EEPROM_Blink_TI:TimerUDB:trig_reg\[92] = \EEPROM_Blink_TI:TimerUDB:control_7\[60]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[399] = zero[34]
Removing Lhs of wire \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[409] = zero[34]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:capt_fifo_load\[597] = zero[34]
Removing Lhs of wire \USB_Blink_TI:TimerUDB:trig_reg\[611] = \USB_Blink_TI:TimerUDB:control_7\[579]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:capt_fifo_load\[744] = zero[34]
Removing Lhs of wire \Flash_Blink_TI:TimerUDB:trig_reg\[758] = \Flash_Blink_TI:TimerUDB:control_7\[726]
Removing Lhs of wire \LowFreq_DV:not_last_reset\\D\[862] = one[38]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya "-.fftprj=C:\Users\maxwell18\Desktop\Capstone work\BBBuild\Erebus_Sensor.cydsn\Erebus_Sensor.cyprj" -dcpsoc3 Erebus_Sensor.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.930ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.1539, Family: PSoC3, Started at: Friday, 02 May 2014 00:06:41
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\maxwell18\Desktop\Capstone work\BBBuild\Erebus_Sensor.cydsn\Erebus_Sensor.cyprj -d CY8C3246PVI-147 Erebus_Sensor.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Converted constant MacroCell: Net_1049 from registered to combinatorial
    Converted constant MacroCell: Net_1050 from registered to combinatorial
    Converted constant MacroCell: Net_712 from registered to combinatorial
    Converted constant MacroCell: Net_713 from registered to combinatorial
    Converted constant MacroCell: Net_828 from registered to combinatorial
    Converted constant MacroCell: Net_829 from registered to combinatorial
    Converted constant MacroCell: Net_834 from registered to combinatorial
    Converted constant MacroCell: Net_835 from registered to combinatorial
    Converted constant MacroCell: Net_840 from registered to combinatorial
    Converted constant MacroCell: Net_841 from registered to combinatorial
    Converted constant MacroCell: \EEPROM_Blink_TI:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \EEPROM_Blink_TI:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Flash_Blink_TI:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Flash_Blink_TI:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \USB_Blink_TI:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \USB_Blink_TI:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock LowFreq_CK to clock ILO because it is a pass-through
Assigning clock USBUART_Clock_vbus to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 1: Automatic-assigning  clock 'Blink_Clock'. Fanout=9, Signal=Net_946
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_1049:macrocell'
    Removed unused cell/equation 'Net_1050:macrocell'
    Removed unused cell/equation 'Net_712:macrocell'
    Removed unused cell/equation 'Net_713:macrocell'
    Removed unused cell/equation 'Net_828:macrocell'
    Removed unused cell/equation 'Net_829:macrocell'
    Removed unused cell/equation 'Net_834:macrocell'
    Removed unused cell/equation 'Net_835:macrocell'
    Removed unused cell/equation 'Net_840:macrocell'
    Removed unused cell/equation 'Net_841:macrocell'
    Removed unused cell/equation '\EEPROM_Blink_TI:TimerUDB:capture_last\:macrocell'
    Removed unused cell/equation '\EEPROM_Blink_TI:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\EEPROM_Blink_TI:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\Flash_Blink_TI:TimerUDB:capture_last\:macrocell'
    Removed unused cell/equation '\Flash_Blink_TI:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\Flash_Blink_TI:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\USB_Blink_TI:TimerUDB:capture_last\:macrocell'
    Removed unused cell/equation '\USB_Blink_TI:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\USB_Blink_TI:TimerUDB:hwEnable_reg\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: ILO
        Effective Clock: ILO
        Enable Signal: True
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \EEPROM_Blink_TI:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Blink_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Blink_Clock, EnableOut: Constant 1
    UDB Clk/Enable \EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Blink_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Blink_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Flash_Blink_TI:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Blink_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Blink_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Blink_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Blink_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Hibernate_DB:ClkSync\: with output requested to be synchronous
        ClockIn: Net_1047:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_1047__SYNC:synccell.out
    UDB Clk/Enable \StartCollection_DB:ClkSync\: with output requested to be synchronous
        ClockIn: Net_1047:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_1047__SYNC_1:synccell.out
    UDB Clk/Enable \StopCollection_DB:ClkSync\: with output requested to be synchronous
        ClockIn: Net_1047:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_1047__SYNC_2:synccell.out
    UDB Clk/Enable \TakeSample_DB:ClkSync\: with output requested to be synchronous
        ClockIn: Net_1047:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_1047__SYNC_3:synccell.out
    UDB Clk/Enable \USB_Blink_TI:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Blink_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Blink_Clock, EnableOut: Constant 1
    UDB Clk/Enable \USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Blink_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Blink_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Vbus_Debounce:ClkSync\: with output requested to be synchronous
        ClockIn: Net_1047:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_1047__SYNC_4:synccell.out
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_1047D:macrocell'
    Removed unused cell/equation 'Net_408D:macrocell'
    Removed unused cell/equation 'Net_818D:macrocell'
    Removed unused cell/equation 'Net_820D:macrocell'
    Removed unused cell/equation 'Net_849D:macrocell'
    Removed unused cell/equation 'Net_865D:macrocell'
    Removed unused cell/equation '\LowFreq_DV:count_0\\D\:macrocell'
    Removed unused cell/equation '\LowFreq_DV:count_1\\D\:macrocell'
    Removed unused cell/equation '\LowFreq_DV:count_2\\D\:macrocell'
    Removed unused cell/equation '\LowFreq_DV:count_3\\D\:macrocell'
    Removed unused cell/equation '\LowFreq_DV:count_4\\D\:macrocell'
    Removed unused cell/equation '\LowFreq_DV:count_5\\D\:macrocell'
    Removed unused cell/equation '\LowFreq_DV:count_6\\D\:macrocell'
    Removed unused cell/equation '\LowFreq_DV:count_7\\D\:macrocell'
    Removed unused cell/equation '\LowFreq_DV:count_8\\D\:macrocell'
    Removed unused cell/equation '\LowFreq_DV:count_9\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
    Removed unused cell/equation 'cy_tff_1D:macrocell'
    Removed unused cell/equation 'cy_tff_2D:macrocell'
    Removed unused cell/equation 'cy_tff_3D:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = EEPROM_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EEPROM_LED(0)__PA ,
            input => Net_843 ,
            pad => EEPROM_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FLASH_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FLASH_LED(0)__PA ,
            input => Net_1178 ,
            pad => FLASH_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Hibernate_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Hibernate_B(0)__PA ,
            fb => Net_824 ,
            pad => Hibernate_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_In(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_In(0)__PA ,
            analog_term => Net_871 ,
            pad => Sensor_In(0)_PAD );
        Properties:
        {
        }

    Pin : Name = StartCollection_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => StartCollection_B(0)__PA ,
            fb => Net_836 ,
            pad => StartCollection_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = StopCollection_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => StopCollection_B(0)__PA ,
            fb => Net_850 ,
            pad => StopCollection_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TakeSample_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TakeSample_B(0)__PA ,
            fb => Net_879 ,
            pad => TakeSample_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = USB_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => USB_LED(0)__PA ,
            input => Net_1103 ,
            pad => USB_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vbus(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vbus(0)__PA ,
            fb => Net_249 ,
            pad => Vbus(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1047, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LowFreq_DV:not_last_reset\ * !Net_1047
            + \LowFreq_DV:not_last_reset\ * Net_1047 * !\LowFreq_DV:count_9\ * 
              \LowFreq_DV:count_8\ * \LowFreq_DV:count_7\ * 
              \LowFreq_DV:count_6\ * \LowFreq_DV:count_5\ * 
              \LowFreq_DV:count_4\ * !\LowFreq_DV:count_3\ * 
              !\LowFreq_DV:count_2\ * \LowFreq_DV:count_1\ * 
              \LowFreq_DV:count_0\
            + !Net_1047 * \LowFreq_DV:count_9\ * \LowFreq_DV:count_8\ * 
              \LowFreq_DV:count_7\ * \LowFreq_DV:count_6\ * 
              \LowFreq_DV:count_5\ * !\LowFreq_DV:count_4\ * 
              !\LowFreq_DV:count_3\ * \LowFreq_DV:count_2\ * 
              \LowFreq_DV:count_1\ * \LowFreq_DV:count_0\
        );
        Output = Net_1047 (fanout=6)

    MacroCell: Name=Net_1103, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_946) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1117
        );
        Output = Net_1103 (fanout=1)

    MacroCell: Name=Net_1117, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_946) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \USB_Blink_TI:TimerUDB:control_7\ * 
              \USB_Blink_TI:TimerUDB:per_zero\
        );
        Output = Net_1117 (fanout=1)

    MacroCell: Name=Net_1178, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_946) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1186
        );
        Output = Net_1178 (fanout=1)

    MacroCell: Name=Net_1186, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_946) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Flash_Blink_TI:TimerUDB:control_7\ * 
              \Flash_Blink_TI:TimerUDB:per_zero\
        );
        Output = Net_1186 (fanout=1)

    MacroCell: Name=Net_146, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_946) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EEPROM_Blink_TI:TimerUDB:control_7\ * 
              \EEPROM_Blink_TI:TimerUDB:per_zero\
        );
        Output = Net_146 (fanout=1)

    MacroCell: Name=Net_408, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_4)
        Main Equation            : 2 pterms
        (
              !\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\ * 
              \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\
            + \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\ * 
              !\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_408 (fanout=1)

    MacroCell: Name=Net_818, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\Hibernate_DB:DEBOUNCER[0]:d_sync_0\ * 
              \Hibernate_DB:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_818 (fanout=1)

    MacroCell: Name=Net_820, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_2)
        Main Equation            : 1 pterm
        (
              !\StopCollection_DB:DEBOUNCER[0]:d_sync_0\ * 
              \StopCollection_DB:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_820 (fanout=1)

    MacroCell: Name=Net_843, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_946) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_146
        );
        Output = Net_843 (fanout=1)

    MacroCell: Name=Net_849, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_1)
        Main Equation            : 1 pterm
        (
              !\StartCollection_DB:DEBOUNCER[0]:d_sync_0\ * 
              \StartCollection_DB:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_849 (fanout=1)

    MacroCell: Name=Net_865, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              !\TakeSample_DB:DEBOUNCER[0]:d_sync_0\ * 
              \TakeSample_DB:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_865 (fanout=1)

    MacroCell: Name=\EEPROM_Blink_TI:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EEPROM_Blink_TI:TimerUDB:control_7\ * 
              \EEPROM_Blink_TI:TimerUDB:per_zero\
        );
        Output = \EEPROM_Blink_TI:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Flash_Blink_TI:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Flash_Blink_TI:TimerUDB:control_7\ * 
              \Flash_Blink_TI:TimerUDB:per_zero\
        );
        Output = \Flash_Blink_TI:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Hibernate_DB:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              Net_824
        );
        Output = \Hibernate_DB:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Hibernate_DB:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \Hibernate_DB:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Hibernate_DB:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowFreq_DV:count_7\ * \LowFreq_DV:count_6\ * 
              \LowFreq_DV:count_5\ * \LowFreq_DV:count_4\ * 
              \LowFreq_DV:count_3\ * \LowFreq_DV:count_2\ * 
              \LowFreq_DV:count_1\ * \LowFreq_DV:count_0\
        );
        Output = \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)

    MacroCell: Name=\LowFreq_DV:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowFreq_DV:not_last_reset\
        );
        Output = \LowFreq_DV:count_0\ (fanout=11)

    MacroCell: Name=\LowFreq_DV:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_0\
        );
        Output = \LowFreq_DV:count_1\ (fanout=10)

    MacroCell: Name=\LowFreq_DV:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_1\ * 
              \LowFreq_DV:count_0\
        );
        Output = \LowFreq_DV:count_2\ (fanout=9)

    MacroCell: Name=\LowFreq_DV:count_3\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\LowFreq_DV:not_last_reset\
            + \LowFreq_DV:count_9\ * \LowFreq_DV:count_8\ * 
              \LowFreq_DV:count_7\ * \LowFreq_DV:count_6\ * 
              \LowFreq_DV:count_5\ * !\LowFreq_DV:count_4\ * 
              !\LowFreq_DV:count_3\
            + !\LowFreq_DV:count_2\
            + !\LowFreq_DV:count_1\
            + !\LowFreq_DV:count_0\
        );
        Output = \LowFreq_DV:count_3\ (fanout=9)

    MacroCell: Name=\LowFreq_DV:count_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_3\ * 
              \LowFreq_DV:count_2\ * \LowFreq_DV:count_1\ * 
              \LowFreq_DV:count_0\
        );
        Output = \LowFreq_DV:count_4\ (fanout=8)

    MacroCell: Name=\LowFreq_DV:count_5\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_9\ * 
              \LowFreq_DV:count_8\ * \LowFreq_DV:count_7\ * 
              \LowFreq_DV:count_6\ * \LowFreq_DV:count_5\ * 
              !\LowFreq_DV:count_4\ * !\LowFreq_DV:count_3\ * 
              \LowFreq_DV:count_2\ * \LowFreq_DV:count_1\ * 
              \LowFreq_DV:count_0\
            + \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_4\ * 
              \LowFreq_DV:count_3\ * \LowFreq_DV:count_2\ * 
              \LowFreq_DV:count_1\ * \LowFreq_DV:count_0\
        );
        Output = \LowFreq_DV:count_5\ (fanout=8)

    MacroCell: Name=\LowFreq_DV:count_6\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_9\ * 
              \LowFreq_DV:count_8\ * \LowFreq_DV:count_7\ * 
              \LowFreq_DV:count_6\ * \LowFreq_DV:count_5\ * 
              !\LowFreq_DV:count_4\ * !\LowFreq_DV:count_3\ * 
              \LowFreq_DV:count_2\ * \LowFreq_DV:count_1\ * 
              \LowFreq_DV:count_0\
            + \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_5\ * 
              \LowFreq_DV:count_4\ * \LowFreq_DV:count_3\ * 
              \LowFreq_DV:count_2\ * \LowFreq_DV:count_1\ * 
              \LowFreq_DV:count_0\
        );
        Output = \LowFreq_DV:count_6\ (fanout=8)

    MacroCell: Name=\LowFreq_DV:count_7\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_9\ * 
              \LowFreq_DV:count_8\ * \LowFreq_DV:count_7\ * 
              \LowFreq_DV:count_6\ * \LowFreq_DV:count_5\ * 
              !\LowFreq_DV:count_4\ * !\LowFreq_DV:count_3\ * 
              \LowFreq_DV:count_2\ * \LowFreq_DV:count_1\ * 
              \LowFreq_DV:count_0\
            + \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_6\ * 
              \LowFreq_DV:count_5\ * \LowFreq_DV:count_4\ * 
              \LowFreq_DV:count_3\ * \LowFreq_DV:count_2\ * 
              \LowFreq_DV:count_1\ * \LowFreq_DV:count_0\
        );
        Output = \LowFreq_DV:count_7\ (fanout=8)

    MacroCell: Name=\LowFreq_DV:count_8\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_9\ * 
              \LowFreq_DV:count_8\ * \LowFreq_DV:count_7\ * 
              \LowFreq_DV:count_6\ * \LowFreq_DV:count_5\ * 
              !\LowFreq_DV:count_4\ * !\LowFreq_DV:count_3\ * 
              \LowFreq_DV:count_2\ * \LowFreq_DV:count_1\ * 
              \LowFreq_DV:count_0\
            + \LowFreq_DV:not_last_reset\ * 
              \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \LowFreq_DV:count_8\ (fanout=7)

    MacroCell: Name=\LowFreq_DV:count_9\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_9\ * 
              \LowFreq_DV:count_8\ * \LowFreq_DV:count_7\ * 
              \LowFreq_DV:count_6\ * \LowFreq_DV:count_5\ * 
              !\LowFreq_DV:count_4\ * !\LowFreq_DV:count_3\ * 
              \LowFreq_DV:count_2\ * \LowFreq_DV:count_1\ * 
              \LowFreq_DV:count_0\
            + \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_8\ * 
              \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \LowFreq_DV:count_9\ (fanout=7)

    MacroCell: Name=\LowFreq_DV:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \LowFreq_DV:not_last_reset\ (fanout=11)

    MacroCell: Name=\StartCollection_DB:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_1)
        Main Equation            : 1 pterm
        (
              Net_836
        );
        Output = \StartCollection_DB:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\StartCollection_DB:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_1)
        Main Equation            : 1 pterm
        (
              \StartCollection_DB:DEBOUNCER[0]:d_sync_0\
        );
        Output = \StartCollection_DB:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=\StopCollection_DB:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_2)
        Main Equation            : 1 pterm
        (
              Net_850
        );
        Output = \StopCollection_DB:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\StopCollection_DB:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_2)
        Main Equation            : 1 pterm
        (
              \StopCollection_DB:DEBOUNCER[0]:d_sync_0\
        );
        Output = \StopCollection_DB:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=\TakeSample_DB:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              Net_879
        );
        Output = \TakeSample_DB:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\TakeSample_DB:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \TakeSample_DB:DEBOUNCER[0]:d_sync_0\
        );
        Output = \TakeSample_DB:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=\USB_Blink_TI:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \USB_Blink_TI:TimerUDB:control_7\ * 
              \USB_Blink_TI:TimerUDB:per_zero\
        );
        Output = \USB_Blink_TI:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_4)
        Main Equation            : 1 pterm
        (
              Net_249
        );
        Output = \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_4)
        Main Equation            : 1 pterm
        (
              \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_946 ,
            cs_addr_1 => \EEPROM_Blink_TI:TimerUDB:control_7\ ,
            cs_addr_0 => \EEPROM_Blink_TI:TimerUDB:per_zero\ ,
            chain_out => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_946 ,
            cs_addr_1 => \EEPROM_Blink_TI:TimerUDB:control_7\ ,
            cs_addr_0 => \EEPROM_Blink_TI:TimerUDB:per_zero\ ,
            z0_comb => \EEPROM_Blink_TI:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \EEPROM_Blink_TI:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \EEPROM_Blink_TI:TimerUDB:status_2\ ,
            chain_in => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_946 ,
            cs_addr_1 => \Flash_Blink_TI:TimerUDB:control_7\ ,
            cs_addr_0 => \Flash_Blink_TI:TimerUDB:per_zero\ ,
            chain_out => \Flash_Blink_TI:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_946 ,
            cs_addr_1 => \Flash_Blink_TI:TimerUDB:control_7\ ,
            cs_addr_0 => \Flash_Blink_TI:TimerUDB:per_zero\ ,
            z0_comb => \Flash_Blink_TI:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Flash_Blink_TI:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Flash_Blink_TI:TimerUDB:status_2\ ,
            chain_in => \Flash_Blink_TI:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_946 ,
            cs_addr_1 => \USB_Blink_TI:TimerUDB:control_7\ ,
            cs_addr_0 => \USB_Blink_TI:TimerUDB:per_zero\ ,
            chain_out => \USB_Blink_TI:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_946 ,
            cs_addr_1 => \USB_Blink_TI:TimerUDB:control_7\ ,
            cs_addr_0 => \USB_Blink_TI:TimerUDB:per_zero\ ,
            z0_comb => \USB_Blink_TI:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \USB_Blink_TI:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \USB_Blink_TI:TimerUDB:status_2\ ,
            chain_in => \USB_Blink_TI:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\EEPROM_Blink_TI:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_946 ,
            status_3 => \EEPROM_Blink_TI:TimerUDB:status_3\ ,
            status_2 => \EEPROM_Blink_TI:TimerUDB:status_2\ ,
            status_0 => \EEPROM_Blink_TI:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Flash_Blink_TI:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_946 ,
            status_3 => \Flash_Blink_TI:TimerUDB:status_3\ ,
            status_2 => \Flash_Blink_TI:TimerUDB:status_2\ ,
            status_0 => \Flash_Blink_TI:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\USB_Blink_TI:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_946 ,
            status_3 => \USB_Blink_TI:TimerUDB:status_3\ ,
            status_2 => \USB_Blink_TI:TimerUDB:status_2\ ,
            status_0 => \USB_Blink_TI:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Net_1047__SYNC
        PORT MAP (
            in => Net_1047 ,
            out => Net_1047__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Net_1047__SYNC_1
        PORT MAP (
            in => Net_1047 ,
            out => Net_1047__SYNC_OUT_1 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Net_1047__SYNC_2
        PORT MAP (
            in => Net_1047 ,
            out => Net_1047__SYNC_OUT_2 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Net_1047__SYNC_3
        PORT MAP (
            in => Net_1047 ,
            out => Net_1047__SYNC_OUT_3 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Net_1047__SYNC_4
        PORT MAP (
            in => Net_1047 ,
            out => Net_1047__SYNC_OUT_4 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_946 ,
            control_7 => \EEPROM_Blink_TI:TimerUDB:control_7\ ,
            control_6 => \EEPROM_Blink_TI:TimerUDB:control_6\ ,
            control_5 => \EEPROM_Blink_TI:TimerUDB:control_5\ ,
            control_4 => \EEPROM_Blink_TI:TimerUDB:control_4\ ,
            control_3 => \EEPROM_Blink_TI:TimerUDB:control_3\ ,
            control_2 => \EEPROM_Blink_TI:TimerUDB:control_2\ ,
            control_1 => \EEPROM_Blink_TI:TimerUDB:control_1\ ,
            control_0 => \EEPROM_Blink_TI:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_946 ,
            control_7 => \Flash_Blink_TI:TimerUDB:control_7\ ,
            control_6 => \Flash_Blink_TI:TimerUDB:control_6\ ,
            control_5 => \Flash_Blink_TI:TimerUDB:control_5\ ,
            control_4 => \Flash_Blink_TI:TimerUDB:control_4\ ,
            control_3 => \Flash_Blink_TI:TimerUDB:control_3\ ,
            control_2 => \Flash_Blink_TI:TimerUDB:control_2\ ,
            control_1 => \Flash_Blink_TI:TimerUDB:control_1\ ,
            control_0 => \Flash_Blink_TI:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_946 ,
            control_7 => \USB_Blink_TI:TimerUDB:control_7\ ,
            control_6 => \USB_Blink_TI:TimerUDB:control_6\ ,
            control_5 => \USB_Blink_TI:TimerUDB:control_5\ ,
            control_4 => \USB_Blink_TI:TimerUDB:control_4\ ,
            control_3 => \USB_Blink_TI:TimerUDB:control_3\ ,
            control_2 => \USB_Blink_TI:TimerUDB:control_2\ ,
            control_1 => \USB_Blink_TI:TimerUDB:control_1\ ,
            control_0 => \USB_Blink_TI:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Hibernate_IRQ
        PORT MAP (
            interrupt => Net_818 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =StartCollection_IRQ
        PORT MAP (
            interrupt => Net_849 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =StopCollection_IRQ
        PORT MAP (
            interrupt => Net_820 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =TakeSample_IRQ
        PORT MAP (
            interrupt => Net_865 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Vbus_IRQ
        PORT MAP (
            interrupt => Net_408 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_566 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\RTC:isr\
        PORT MAP (
            interrupt => OPPS_OUT );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_714 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    6 :    8 :  25.00%
Analog clock dividers         :    1 :    3 :    4 :  25.00%
Pins                          :   17 :   14 :   31 :  54.84%
UDB Macrocells                :   38 :  154 :  192 :  19.79%
UDB Unique Pterms             :   41 :  343 :  384 :  10.68%
UDB Total Pterms              :   48 :      :      : 
UDB Datapath Cells            :    6 :   18 :   24 :  25.00%
UDB Status Cells              :    5 :   19 :   24 :  20.83%
            StatusI Registers :    3 
                   Sync Cells :    5 (in 2 status cells)
UDB Control Cells             :    3 :   21 :   24 :  12.50%
            Control Registers :    3 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :   15 :   17 :   32 :  46.88%
DSM Fixed Blocks              :    1 :    0 :    1 : 100.00%
VIDAC Fixed Blocks            :    0 :    1 :    1 :   0.00%
Comparator Fixed Blocks       :    0 :    2 :    2 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
Decimator Fixed Blocks        :    1 :    0 :    1 : 100.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
USB Fixed Blocks              :    1 :    0 :    1 : 100.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.096ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.228ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC:Net_690\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_7@[IOP=(2)][IoId=(7)] : EEPROM_LED(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : FLASH_LED(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Hibernate_B(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Sensor_In(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : StartCollection_B(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : StopCollection_B(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : TakeSample_B(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : USB_LED(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Vbus(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement Results:
IO_7@[IOP=(2)][IoId=(7)] : EEPROM_LED(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : FLASH_LED(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Hibernate_B(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Sensor_In(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : StartCollection_B(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : StopCollection_B(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : TakeSample_B(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : USB_LED(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Vbus(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
USB[0]@[FFB(USB,0)] : \USBUART:USB\

Analog Placement phase: Elapsed time ==> 0s.074ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC:Net_520\ {
    dsm_0_vminus
  }
  Net: \ADC:Net_244\ {
    common_vssa
  }
  Net: \ADC:Net_690\ {
  }
  Net: Net_871 {
    dsm_0_vplus
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_p0_0
    p0_0
  }
  Net: \ADC:Net_573\ {
  }
  Net: \ADC:Net_41\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_677\ {
  }
  Net: AmuxNet::\ADC:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_871
  agl4_x_dsm_0_vplus                               -> Net_871
  agl4                                             -> Net_871
  agl4_x_p0_0                                      -> Net_871
  p0_0                                             -> Net_871
  dsm_0_vminus                                     -> \ADC:Net_520\
  common_vssa                                      -> \ADC:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC:AMux\
}
Mux Info {
  Mux: \ADC:AMux\ {
     Mouth: \ADC:Net_520\
     Guts:  AmuxNet::\ADC:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_690\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.469ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   19 :   29 :   48 :  39.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.16
                   Pterms :            2.42
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.090ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 323, final cost is 323 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :       4.31 :       2.92
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1117, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_946) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \USB_Blink_TI:TimerUDB:control_7\ * 
              \USB_Blink_TI:TimerUDB:per_zero\
        );
        Output = Net_1117 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1103, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_946) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1117
        );
        Output = Net_1103 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_946 ,
        cs_addr_1 => \USB_Blink_TI:TimerUDB:control_7\ ,
        cs_addr_0 => \USB_Blink_TI:TimerUDB:per_zero\ ,
        chain_out => \USB_Blink_TI:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1178, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_946) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1186
        );
        Output = Net_1178 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Flash_Blink_TI:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Flash_Blink_TI:TimerUDB:control_7\ * 
              \Flash_Blink_TI:TimerUDB:per_zero\
        );
        Output = \Flash_Blink_TI:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1186, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_946) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Flash_Blink_TI:TimerUDB:control_7\ * 
              \Flash_Blink_TI:TimerUDB:per_zero\
        );
        Output = Net_1186 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_946 ,
        cs_addr_1 => \Flash_Blink_TI:TimerUDB:control_7\ ,
        cs_addr_0 => \Flash_Blink_TI:TimerUDB:per_zero\ ,
        z0_comb => \Flash_Blink_TI:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Flash_Blink_TI:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Flash_Blink_TI:TimerUDB:status_2\ ,
        chain_in => \Flash_Blink_TI:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Flash_Blink_TI:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_946 ,
        status_3 => \Flash_Blink_TI:TimerUDB:status_3\ ,
        status_2 => \Flash_Blink_TI:TimerUDB:status_2\ ,
        status_0 => \Flash_Blink_TI:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_843, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_946) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_146
        );
        Output = Net_843 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_146, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_946) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EEPROM_Blink_TI:TimerUDB:control_7\ * 
              \EEPROM_Blink_TI:TimerUDB:per_zero\
        );
        Output = Net_146 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_946 ,
        cs_addr_1 => \EEPROM_Blink_TI:TimerUDB:control_7\ ,
        cs_addr_0 => \EEPROM_Blink_TI:TimerUDB:per_zero\ ,
        chain_out => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_946 ,
        control_7 => \EEPROM_Blink_TI:TimerUDB:control_7\ ,
        control_6 => \EEPROM_Blink_TI:TimerUDB:control_6\ ,
        control_5 => \EEPROM_Blink_TI:TimerUDB:control_5\ ,
        control_4 => \EEPROM_Blink_TI:TimerUDB:control_4\ ,
        control_3 => \EEPROM_Blink_TI:TimerUDB:control_3\ ,
        control_2 => \EEPROM_Blink_TI:TimerUDB:control_2\ ,
        control_1 => \EEPROM_Blink_TI:TimerUDB:control_1\ ,
        control_0 => \EEPROM_Blink_TI:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\USB_Blink_TI:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \USB_Blink_TI:TimerUDB:control_7\ * 
              \USB_Blink_TI:TimerUDB:per_zero\
        );
        Output = \USB_Blink_TI:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_946 ,
        cs_addr_1 => \USB_Blink_TI:TimerUDB:control_7\ ,
        cs_addr_0 => \USB_Blink_TI:TimerUDB:per_zero\ ,
        z0_comb => \USB_Blink_TI:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \USB_Blink_TI:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \USB_Blink_TI:TimerUDB:status_2\ ,
        chain_in => \USB_Blink_TI:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\USB_Blink_TI:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_946 ,
        status_3 => \USB_Blink_TI:TimerUDB:status_3\ ,
        status_2 => \USB_Blink_TI:TimerUDB:status_2\ ,
        status_0 => \USB_Blink_TI:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_946 ,
        control_7 => \USB_Blink_TI:TimerUDB:control_7\ ,
        control_6 => \USB_Blink_TI:TimerUDB:control_6\ ,
        control_5 => \USB_Blink_TI:TimerUDB:control_5\ ,
        control_4 => \USB_Blink_TI:TimerUDB:control_4\ ,
        control_3 => \USB_Blink_TI:TimerUDB:control_3\ ,
        control_2 => \USB_Blink_TI:TimerUDB:control_2\ ,
        control_1 => \USB_Blink_TI:TimerUDB:control_1\ ,
        control_0 => \USB_Blink_TI:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
datapathcell: Name =\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_946 ,
        cs_addr_1 => \Flash_Blink_TI:TimerUDB:control_7\ ,
        cs_addr_0 => \Flash_Blink_TI:TimerUDB:per_zero\ ,
        chain_out => \Flash_Blink_TI:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_946 ,
        control_7 => \Flash_Blink_TI:TimerUDB:control_7\ ,
        control_6 => \Flash_Blink_TI:TimerUDB:control_6\ ,
        control_5 => \Flash_Blink_TI:TimerUDB:control_5\ ,
        control_4 => \Flash_Blink_TI:TimerUDB:control_4\ ,
        control_3 => \Flash_Blink_TI:TimerUDB:control_3\ ,
        control_2 => \Flash_Blink_TI:TimerUDB:control_2\ ,
        control_1 => \Flash_Blink_TI:TimerUDB:control_1\ ,
        control_0 => \Flash_Blink_TI:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\EEPROM_Blink_TI:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EEPROM_Blink_TI:TimerUDB:control_7\ * 
              \EEPROM_Blink_TI:TimerUDB:per_zero\
        );
        Output = \EEPROM_Blink_TI:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_946 ,
        cs_addr_1 => \EEPROM_Blink_TI:TimerUDB:control_7\ ,
        cs_addr_0 => \EEPROM_Blink_TI:TimerUDB:per_zero\ ,
        z0_comb => \EEPROM_Blink_TI:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \EEPROM_Blink_TI:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \EEPROM_Blink_TI:TimerUDB:status_2\ ,
        chain_in => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\EEPROM_Blink_TI:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_946 ,
        status_3 => \EEPROM_Blink_TI:TimerUDB:status_3\ ,
        status_2 => \EEPROM_Blink_TI:TimerUDB:status_2\ ,
        status_0 => \EEPROM_Blink_TI:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LowFreq_DV:count_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowFreq_DV:not_last_reset\
        );
        Output = \LowFreq_DV:count_0\ (fanout=11)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LowFreq_DV:not_last_reset\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \LowFreq_DV:not_last_reset\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\LowFreq_DV:count_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_0\
        );
        Output = \LowFreq_DV:count_1\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\LowFreq_DV:count_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_1\ * 
              \LowFreq_DV:count_0\
        );
        Output = \LowFreq_DV:count_2\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_818, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\Hibernate_DB:DEBOUNCER[0]:d_sync_0\ * 
              \Hibernate_DB:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_818 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Hibernate_DB:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \Hibernate_DB:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Hibernate_DB:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Hibernate_DB:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              Net_824
        );
        Output = \Hibernate_DB:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_820, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_2)
        Main Equation            : 1 pterm
        (
              !\StopCollection_DB:DEBOUNCER[0]:d_sync_0\ * 
              \StopCollection_DB:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_820 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\StopCollection_DB:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_2)
        Main Equation            : 1 pterm
        (
              \StopCollection_DB:DEBOUNCER[0]:d_sync_0\
        );
        Output = \StopCollection_DB:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\StopCollection_DB:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_2)
        Main Equation            : 1 pterm
        (
              Net_850
        );
        Output = \StopCollection_DB:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =Net_1047__SYNC_2
    PORT MAP (
        in => Net_1047 ,
        out => Net_1047__SYNC_OUT_2 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Net_1047__SYNC
    PORT MAP (
        in => Net_1047 ,
        out => Net_1047__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\LowFreq_DV:count_8\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_9\ * 
              \LowFreq_DV:count_8\ * \LowFreq_DV:count_7\ * 
              \LowFreq_DV:count_6\ * \LowFreq_DV:count_5\ * 
              !\LowFreq_DV:count_4\ * !\LowFreq_DV:count_3\ * 
              \LowFreq_DV:count_2\ * \LowFreq_DV:count_1\ * 
              \LowFreq_DV:count_0\
            + \LowFreq_DV:not_last_reset\ * 
              \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \LowFreq_DV:count_8\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LowFreq_DV:count_9\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_9\ * 
              \LowFreq_DV:count_8\ * \LowFreq_DV:count_7\ * 
              \LowFreq_DV:count_6\ * \LowFreq_DV:count_5\ * 
              !\LowFreq_DV:count_4\ * !\LowFreq_DV:count_3\ * 
              \LowFreq_DV:count_2\ * \LowFreq_DV:count_1\ * 
              \LowFreq_DV:count_0\
            + \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_8\ * 
              \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \LowFreq_DV:count_9\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LowFreq_DV:count_4\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_3\ * 
              \LowFreq_DV:count_2\ * \LowFreq_DV:count_1\ * 
              \LowFreq_DV:count_0\
        );
        Output = \LowFreq_DV:count_4\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_408, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_4)
        Main Equation            : 2 pterms
        (
              !\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\ * 
              \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\
            + \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\ * 
              !\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_408 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_4)
        Main Equation            : 1 pterm
        (
              \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_4)
        Main Equation            : 1 pterm
        (
              Net_249
        );
        Output = \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LowFreq_DV:count_7\ * \LowFreq_DV:count_6\ * 
              \LowFreq_DV:count_5\ * \LowFreq_DV:count_4\ * 
              \LowFreq_DV:count_3\ * \LowFreq_DV:count_2\ * 
              \LowFreq_DV:count_1\ * \LowFreq_DV:count_0\
        );
        Output = \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)
        Properties               : 
        {
        }
}

synccell: Name =Net_1047__SYNC_4
    PORT MAP (
        in => Net_1047 ,
        out => Net_1047__SYNC_OUT_4 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LowFreq_DV:count_3\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\LowFreq_DV:not_last_reset\
            + \LowFreq_DV:count_9\ * \LowFreq_DV:count_8\ * 
              \LowFreq_DV:count_7\ * \LowFreq_DV:count_6\ * 
              \LowFreq_DV:count_5\ * !\LowFreq_DV:count_4\ * 
              !\LowFreq_DV:count_3\
            + !\LowFreq_DV:count_2\
            + !\LowFreq_DV:count_1\
            + !\LowFreq_DV:count_0\
        );
        Output = \LowFreq_DV:count_3\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LowFreq_DV:count_7\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_9\ * 
              \LowFreq_DV:count_8\ * \LowFreq_DV:count_7\ * 
              \LowFreq_DV:count_6\ * \LowFreq_DV:count_5\ * 
              !\LowFreq_DV:count_4\ * !\LowFreq_DV:count_3\ * 
              \LowFreq_DV:count_2\ * \LowFreq_DV:count_1\ * 
              \LowFreq_DV:count_0\
            + \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_6\ * 
              \LowFreq_DV:count_5\ * \LowFreq_DV:count_4\ * 
              \LowFreq_DV:count_3\ * \LowFreq_DV:count_2\ * 
              \LowFreq_DV:count_1\ * \LowFreq_DV:count_0\
        );
        Output = \LowFreq_DV:count_7\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LowFreq_DV:count_6\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_9\ * 
              \LowFreq_DV:count_8\ * \LowFreq_DV:count_7\ * 
              \LowFreq_DV:count_6\ * \LowFreq_DV:count_5\ * 
              !\LowFreq_DV:count_4\ * !\LowFreq_DV:count_3\ * 
              \LowFreq_DV:count_2\ * \LowFreq_DV:count_1\ * 
              \LowFreq_DV:count_0\
            + \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_5\ * 
              \LowFreq_DV:count_4\ * \LowFreq_DV:count_3\ * 
              \LowFreq_DV:count_2\ * \LowFreq_DV:count_1\ * 
              \LowFreq_DV:count_0\
        );
        Output = \LowFreq_DV:count_6\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_1047, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LowFreq_DV:not_last_reset\ * !Net_1047
            + \LowFreq_DV:not_last_reset\ * Net_1047 * !\LowFreq_DV:count_9\ * 
              \LowFreq_DV:count_8\ * \LowFreq_DV:count_7\ * 
              \LowFreq_DV:count_6\ * \LowFreq_DV:count_5\ * 
              \LowFreq_DV:count_4\ * !\LowFreq_DV:count_3\ * 
              !\LowFreq_DV:count_2\ * \LowFreq_DV:count_1\ * 
              \LowFreq_DV:count_0\
            + !Net_1047 * \LowFreq_DV:count_9\ * \LowFreq_DV:count_8\ * 
              \LowFreq_DV:count_7\ * \LowFreq_DV:count_6\ * 
              \LowFreq_DV:count_5\ * !\LowFreq_DV:count_4\ * 
              !\LowFreq_DV:count_3\ * \LowFreq_DV:count_2\ * 
              \LowFreq_DV:count_1\ * \LowFreq_DV:count_0\
        );
        Output = Net_1047 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LowFreq_DV:count_5\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_9\ * 
              \LowFreq_DV:count_8\ * \LowFreq_DV:count_7\ * 
              \LowFreq_DV:count_6\ * \LowFreq_DV:count_5\ * 
              !\LowFreq_DV:count_4\ * !\LowFreq_DV:count_3\ * 
              \LowFreq_DV:count_2\ * \LowFreq_DV:count_1\ * 
              \LowFreq_DV:count_0\
            + \LowFreq_DV:not_last_reset\ * \LowFreq_DV:count_4\ * 
              \LowFreq_DV:count_3\ * \LowFreq_DV:count_2\ * 
              \LowFreq_DV:count_1\ * \LowFreq_DV:count_0\
        );
        Output = \LowFreq_DV:count_5\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_849, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_1)
        Main Equation            : 1 pterm
        (
              !\StartCollection_DB:DEBOUNCER[0]:d_sync_0\ * 
              \StartCollection_DB:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_849 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\StartCollection_DB:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_1)
        Main Equation            : 1 pterm
        (
              \StartCollection_DB:DEBOUNCER[0]:d_sync_0\
        );
        Output = \StartCollection_DB:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\StartCollection_DB:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_1)
        Main Equation            : 1 pterm
        (
              Net_836
        );
        Output = \StartCollection_DB:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_865, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              !\TakeSample_DB:DEBOUNCER[0]:d_sync_0\ * 
              \TakeSample_DB:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_865 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TakeSample_DB:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              \TakeSample_DB:DEBOUNCER[0]:d_sync_0\
        );
        Output = \TakeSample_DB:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TakeSample_DB:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1047__SYNC_OUT_3)
        Main Equation            : 1 pterm
        (
              Net_879
        );
        Output = \TakeSample_DB:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =Net_1047__SYNC_1
    PORT MAP (
        in => Net_1047 ,
        out => Net_1047__SYNC_OUT_1 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Net_1047__SYNC_3
    PORT MAP (
        in => Net_1047 ,
        out => Net_1047__SYNC_OUT_3 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =Hibernate_IRQ
        PORT MAP (
            interrupt => Net_818 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =StartCollection_IRQ
        PORT MAP (
            interrupt => Net_849 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =StopCollection_IRQ
        PORT MAP (
            interrupt => Net_820 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =TakeSample_IRQ
        PORT MAP (
            interrupt => Net_865 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =Vbus_IRQ
        PORT MAP (
            interrupt => Net_408 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =\RTC:isr\
        PORT MAP (
            interrupt => OPPS_OUT );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(6)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(7)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(8)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_714 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_566 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Sensor_In(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_In(0)__PA ,
        analog_term => Net_871 ,
        pad => Sensor_In(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TakeSample_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TakeSample_B(0)__PA ,
        fb => Net_879 ,
        pad => TakeSample_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = StartCollection_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => StartCollection_B(0)__PA ,
        fb => Net_836 ,
        pad => StartCollection_B(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = StopCollection_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => StopCollection_B(0)__PA ,
        fb => Net_850 ,
        pad => StopCollection_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Hibernate_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Hibernate_B(0)__PA ,
        fb => Net_824 ,
        pad => Hibernate_B(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=7]: 
Pin : Name = Vbus(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vbus(0)__PA ,
        fb => Net_249 ,
        pad => Vbus(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=5]: 
Pin : Name = USB_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => USB_LED(0)__PA ,
        input => Net_1103 ,
        pad => USB_LED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = FLASH_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FLASH_LED(0)__PA ,
        input => Net_1178 ,
        pad => FLASH_LED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = EEPROM_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EEPROM_LED(0)__PA ,
        input => Net_843 ,
        pad => EEPROM_LED(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \ADC:Net_93\ ,
            dclk_0 => \ADC:Net_93_local\ ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            dclk_glb_1 => Net_946 ,
            dclk_1 => Net_946_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_871 ,
            vminus => \ADC:Net_520\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_573\ ,
            ext_pin_2 => \ADC:Net_41\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_677\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_566 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: 
    Pm Block @ [FFB(PM,0)]: 
    pmcell: Name =PM
        PORT MAP (
            onepps_int => OPPS_OUT );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: 
    USB Block @ [FFB(USB,0)]: 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_714 ,
            arb_int => \USBUART:Net_79\ ,
            usb_int => \USBUART:Net_81\ ,
            ept_int_8 => \USBUART:ept_int_8\ ,
            ept_int_7 => \USBUART:ept_int_7\ ,
            ept_int_6 => \USBUART:ept_int_6\ ,
            ept_int_5 => \USBUART:ept_int_5\ ,
            ept_int_4 => \USBUART:ept_int_4\ ,
            ept_int_3 => \USBUART:ept_int_3\ ,
            ept_int_2 => \USBUART:ept_int_2\ ,
            ept_int_1 => \USBUART:ept_int_1\ ,
            ept_int_0 => \USBUART:ept_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_req_7\ ,
            dma_req_6 => \USBUART:dma_req_6\ ,
            dma_req_5 => \USBUART:dma_req_5\ ,
            dma_req_4 => \USBUART:dma_req_4\ ,
            dma_req_3 => \USBUART:dma_req_3\ ,
            dma_req_2 => \USBUART:dma_req_2\ ,
            dma_req_1 => \USBUART:dma_req_1\ ,
            dma_req_0 => \USBUART:dma_req_0\ ,
            dma_termin => \USBUART:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,6)]: 
    vrefcell: Name =\ADC:vRef_2\
        PORT MAP (
            vout => \ADC:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMux\
        PORT MAP (
            muxin_1 => \ADC:Net_690\ ,
            muxin_0 => \ADC:Net_244\ ,
            vout => \ADC:Net_520\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                      | 
Port | Pin | Fixed |      Type |       Drive Mode |                 Name | Connections
-----+-----+-------+-----------+------------------+----------------------+---------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |         Sensor_In(0) | Analog(Net_871)
     |   1 |     * |      NONE |      RES_PULL_UP |      TakeSample_B(0) | FB(Net_879)
     |   4 |     * |      NONE |    RES_PULL_DOWN | StartCollection_B(0) | FB(Net_836)
     |   5 |     * |      NONE |    RES_PULL_DOWN |  StopCollection_B(0) | FB(Net_850)
     |   7 |     * |      NONE |    RES_PULL_DOWN |       Hibernate_B(0) | FB(Net_824)
-----+-----+-------+-----------+------------------+----------------------+---------------------------
   1 |   7 |     * |      NONE |    RES_PULL_DOWN |              Vbus(0) | FB(Net_249)
-----+-----+-------+-----------+------------------+----------------------+---------------------------
   2 |   5 |     * |      NONE |         CMOS_OUT |           USB_LED(0) | In(Net_1103)
     |   6 |     * |      NONE |         CMOS_OUT |         FLASH_LED(0) | In(Net_1178)
     |   7 |     * |      NONE |         CMOS_OUT |        EEPROM_LED(0) | In(Net_843)
-----+-----+-------+-----------+------------------+----------------------+---------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG |      \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |      \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
-----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.004ms
Digital Placement phase: Elapsed time ==> 1s.916ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.276ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.217ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.091ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Erebus_Sensor_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.654ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.782ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.255ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.022ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.072ms
API generation phase: Elapsed time ==> 2s.346ms
Dependency generation phase: Elapsed time ==> 0s.011ms
Cleanup phase: Elapsed time ==> 0s.002ms
