# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/arm/intel-axxia/axxia,edac-cm.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Intel Axxia Configuration Memory Error Detection & Correction [EDAC]

maintainers:
  - John Jacques <john.jacques@intel.com>

description: |
  EDAC node to describe Configuration Memory error detection & correction
  on Intel Axxia devices. The EDAC accesses a range of registers in
  the memory controllers. System Memory error detection is interrupt
  driven (should contain the CMEM controller IRQ).

properties:
  compatible:
    items:
      - const: intel,cmmon

  reg:
    maxItems: 1

  syscon:
    $ref: /schemas/types.yaml#definitions/phandle
    description: Phandle to the system control device node.

  interrupts:
    maxItems: 1
    description: Should contain the CMEM controller IRQ.

required:
  - compatible
  - reg
  - syscon
  - interrupts

additionalProperties: true

examples:
  - |
    cm0: cm0@00080009 {
         compatible = "intel,cmmon";
         reg = <0 0x0080009 0 0x1000>;
         syscon = <&syscon>;
         interrupts = <0 233 4>;
    };

    cm1: cm1@00090009 {
         compatible = "intel,cmmon";
         reg = <0 0x0090009 0 0x1000>;
         syscon = <&syscon>;
         interrupts = <0 234 4>;
    };

...
