{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 20:45:11 2019 " "Info: Processing started: Wed Sep 11 20:45:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_project -c vga_controller " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_project -c vga_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_controller_tb.v " "Warning: Can't analyze file -- file vga_controller_tb.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info: Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_wall.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file draw_wall.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_wall " "Info: Found entity 1: draw_wall" {  } { { "draw_wall.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_wall.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "draw_bar draw_bar.v(7) " "Warning (10238): Verilog Module Declaration warning at draw_bar.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"draw_bar\"" {  } { { "draw_bar.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_bar.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file draw_bar.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_bar " "Info: Found entity 1: draw_bar" {  } { { "draw_bar.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_test " "Info: Found entity 1: vga_test" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "draw_bar2 draw_bar2.v(7) " "Warning (10238): Verilog Module Declaration warning at draw_bar2.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"draw_bar2\"" {  } { { "draw_bar2.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar2.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_bar2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file draw_bar2.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_bar2 " "Info: Found entity 1: draw_bar2" {  } { { "draw_bar2.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "draw_bar3 draw_bar3.v(6) " "Warning (10238): Verilog Module Declaration warning at draw_bar3.v(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"draw_bar3\"" {  } { { "draw_bar3.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar3.v" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_bar3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file draw_bar3.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_bar3 " "Info: Found entity 1: draw_bar3" {  } { { "draw_bar3.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_wall2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file draw_wall2.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_wall2 " "Info: Found entity 1: draw_wall2" {  } { { "draw_wall2.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_wall2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "draw_bar4 draw_bar4.v(6) " "Warning (10238): Verilog Module Declaration warning at draw_bar4.v(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"draw_bar4\"" {  } { { "draw_bar4.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar4.v" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_bar4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file draw_bar4.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_bar4 " "Info: Found entity 1: draw_bar4" {  } { { "draw_bar4.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_wall3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file draw_wall3.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_wall3 " "Info: Found entity 1: draw_wall3" {  } { { "draw_wall3.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_wall3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_wall4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file draw_wall4.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_wall4 " "Info: Found entity 1: draw_wall4" {  } { { "draw_wall4.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_wall4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_wall5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file draw_wall5.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_wall5 " "Info: Found entity 1: draw_wall5" {  } { { "draw_wall5.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_wall5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_test " "Info: Elaborating entity \"vga_test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_on vga_test.v(53) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(53): variable \"wall_on\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_RGB vga_test.v(54) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(54): variable \"wall_RGB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_on1 vga_test.v(55) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(55): variable \"wall_on1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_RGB1 vga_test.v(56) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(56): variable \"wall_RGB1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_on3 vga_test.v(57) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(57): variable \"wall_on3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_RGB3 vga_test.v(58) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(58): variable \"wall_RGB3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_on4 vga_test.v(59) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(59): variable \"wall_on4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_RGB4 vga_test.v(60) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(60): variable \"wall_RGB4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_on5 vga_test.v(61) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(61): variable \"wall_on5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_RGB5 vga_test.v(62) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(62): variable \"wall_RGB5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bar_on vga_test.v(63) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(63): variable \"bar_on\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bar_RGB vga_test.v(64) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(64): variable \"bar_RGB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bar2_on vga_test.v(65) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(65): variable \"bar2_on\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bar_2RGB vga_test.v(66) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(66): variable \"bar_2RGB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bar_on1 vga_test.v(67) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(67): variable \"bar_on1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bar_RGB1 vga_test.v(68) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(68): variable \"bar_RGB1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bar_on4 vga_test.v(69) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(69): variable \"bar_on4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bar_RGB4 vga_test.v(70) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(70): variable \"bar_RGB4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:controller " "Info: Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:controller\"" {  } { { "vga_test.v" "controller" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_bar draw_bar:bar " "Info: Elaborating entity \"draw_bar\" for hierarchy \"draw_bar:bar\"" {  } { { "vga_test.v" "bar" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_bar2 draw_bar2:bar2 " "Info: Elaborating entity \"draw_bar2\" for hierarchy \"draw_bar2:bar2\"" {  } { { "vga_test.v" "bar2" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_bar3 draw_bar3:bar3 " "Info: Elaborating entity \"draw_bar3\" for hierarchy \"draw_bar3:bar3\"" {  } { { "vga_test.v" "bar3" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_bar4 draw_bar4:bar4 " "Info: Elaborating entity \"draw_bar4\" for hierarchy \"draw_bar4:bar4\"" {  } { { "vga_test.v" "bar4" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_wall draw_wall:wall " "Info: Elaborating entity \"draw_wall\" for hierarchy \"draw_wall:wall\"" {  } { { "vga_test.v" "wall" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_wall2 draw_wall2:wall2 " "Info: Elaborating entity \"draw_wall2\" for hierarchy \"draw_wall2:wall2\"" {  } { { "vga_test.v" "wall2" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_wall3 draw_wall3:wall3 " "Info: Elaborating entity \"draw_wall3\" for hierarchy \"draw_wall3:wall3\"" {  } { { "vga_test.v" "wall3" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_wall4 draw_wall4:wall4 " "Info: Elaborating entity \"draw_wall4\" for hierarchy \"draw_wall4:wall4\"" {  } { { "vga_test.v" "wall4" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_wall5 draw_wall5:wall5 " "Info: Elaborating entity \"draw_wall5\" for hierarchy \"draw_wall5:wall5\"" {  } { { "vga_test.v" "wall5" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_SYNC VCC " "Warning (13410): Pin \"oVGA_SYNC\" is stuck at VCC" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Info: Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "118 " "Info: Implemented 118 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 20:45:12 2019 " "Info: Processing ended: Wed Sep 11 20:45:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 20:45:13 2019 " "Info: Processing started: Wed Sep 11 20:45:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga_project -c vga_controller " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_project -c vga_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_controller EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"vga_controller\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/quartus_projects/" 0 { } { { 0 { 0 ""} 0 224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/quartus_projects/" 0 { } { { 0 { 0 ""} 0 225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/quartus_projects/" 0 { } { { 0 { 0 ""} 0 226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_27MHz (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Info: Automatically promoted node iCLK_27MHz (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:controller\|oVGA_HS " "Info: Destination node vga_controller:controller\|oVGA_HS" {  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:controller|oVGA_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/quartus_projects/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oVGA_CLK " "Info: Destination node oVGA_CLK" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { oVGA_CLK } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_CLK" } } } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/quartus_projects/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { iCLK_27MHz } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iCLK_27MHz" } } } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_27MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/quartus_projects/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:controller\|oVGA_HS  " "Info: Automatically promoted node vga_controller:controller\|oVGA_HS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:controller\|oVGA_HS~0 " "Info: Destination node vga_controller:controller\|oVGA_HS~0" {  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:controller|oVGA_HS~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/quartus_projects/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:controller\|oVGA_HS~1 " "Info: Destination node vga_controller:controller\|oVGA_HS~1" {  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:controller|oVGA_HS~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/quartus_projects/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oVGA_HS " "Info: Destination node oVGA_HS" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { oVGA_HS } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_HS" } } } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/quartus_projects/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:controller|oVGA_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/quartus_projects/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.892 ns register register " "Info: Estimated most critical path is register to register delay of 4.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_controller:controller\|opixel_x\[1\] 1 REG LAB_X62_Y23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X62_Y23; Fanout = 7; REG Node = 'vga_controller:controller\|opixel_x\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:controller|opixel_x[1] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.414 ns) 1.356 ns vga_controller:controller\|Add0~3 2 COMB LAB_X61_Y25 2 " "Info: 2: + IC(0.942 ns) + CELL(0.414 ns) = 1.356 ns; Loc. = LAB_X61_Y25; Fanout = 2; COMB Node = 'vga_controller:controller\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { vga_controller:controller|opixel_x[1] vga_controller:controller|Add0~3 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns vga_controller:controller\|Add0~5 3 COMB LAB_X61_Y25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LAB_X61_Y25; Fanout = 2; COMB Node = 'vga_controller:controller\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_controller:controller|Add0~3 vga_controller:controller|Add0~5 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns vga_controller:controller\|Add0~7 4 COMB LAB_X61_Y25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LAB_X61_Y25; Fanout = 2; COMB Node = 'vga_controller:controller\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_controller:controller|Add0~5 vga_controller:controller|Add0~7 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns vga_controller:controller\|Add0~9 5 COMB LAB_X61_Y25 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LAB_X61_Y25; Fanout = 2; COMB Node = 'vga_controller:controller\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_controller:controller|Add0~7 vga_controller:controller|Add0~9 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns vga_controller:controller\|Add0~11 6 COMB LAB_X61_Y25 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LAB_X61_Y25; Fanout = 2; COMB Node = 'vga_controller:controller\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_controller:controller|Add0~9 vga_controller:controller|Add0~11 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns vga_controller:controller\|Add0~19 7 COMB LAB_X61_Y25 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LAB_X61_Y25; Fanout = 2; COMB Node = 'vga_controller:controller\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_controller:controller|Add0~11 vga_controller:controller|Add0~19 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns vga_controller:controller\|Add0~21 8 COMB LAB_X61_Y25 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LAB_X61_Y25; Fanout = 2; COMB Node = 'vga_controller:controller\|Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_controller:controller|Add0~19 vga_controller:controller|Add0~21 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.192 ns vga_controller:controller\|Add0~24 9 COMB LAB_X61_Y25 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 2.192 ns; Loc. = LAB_X61_Y25; Fanout = 1; COMB Node = 'vga_controller:controller\|Add0~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_controller:controller|Add0~21 vga_controller:controller|Add0~24 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.438 ns) 3.218 ns vga_controller:controller\|Add0~29 10 COMB LAB_X64_Y25 2 " "Info: 10: + IC(0.588 ns) + CELL(0.438 ns) = 3.218 ns; Loc. = LAB_X64_Y25; Fanout = 2; COMB Node = 'vga_controller:controller\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { vga_controller:controller|Add0~24 vga_controller:controller|Add0~29 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 3.783 ns vga_controller:controller\|oVGA_HS~0 11 COMB LAB_X64_Y25 1 " "Info: 11: + IC(0.127 ns) + CELL(0.438 ns) = 3.783 ns; Loc. = LAB_X64_Y25; Fanout = 1; COMB Node = 'vga_controller:controller\|oVGA_HS~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { vga_controller:controller|Add0~29 vga_controller:controller|oVGA_HS~0 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.150 ns) 4.808 ns vga_controller:controller\|oVGA_HS~1 12 COMB LAB_X61_Y25 1 " "Info: 12: + IC(0.875 ns) + CELL(0.150 ns) = 4.808 ns; Loc. = LAB_X61_Y25; Fanout = 1; COMB Node = 'vga_controller:controller\|oVGA_HS~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { vga_controller:controller|oVGA_HS~0 vga_controller:controller|oVGA_HS~1 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.892 ns vga_controller:controller\|oVGA_HS 13 REG LAB_X61_Y25 4 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 4.892 ns; Loc. = LAB_X61_Y25; Fanout = 4; REG Node = 'vga_controller:controller\|oVGA_HS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_controller:controller|oVGA_HS~1 vga_controller:controller|oVGA_HS } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.360 ns ( 48.24 % ) " "Info: Total cell delay = 2.360 ns ( 48.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.532 ns ( 51.76 % ) " "Info: Total interconnect delay = 2.532 ns ( 51.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.892 ns" { vga_controller:controller|opixel_x[1] vga_controller:controller|Add0~3 vga_controller:controller|Add0~5 vga_controller:controller|Add0~7 vga_controller:controller|Add0~9 vga_controller:controller|Add0~11 vga_controller:controller|Add0~19 vga_controller:controller|Add0~21 vga_controller:controller|Add0~24 vga_controller:controller|Add0~29 vga_controller:controller|oVGA_HS~0 vga_controller:controller|oVGA_HS~1 vga_controller:controller|oVGA_HS } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y24 X65_Y36 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Warning: Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_CLK 0 " "Info: Pin \"oVGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_ACTIVE 0 " "Info: Pin \"oVGA_ACTIVE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_HS 0 " "Info: Pin \"oVGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_VS 0 " "Info: Pin \"oVGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_SYNC 0 " "Info: Pin \"oVGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[0\] 0 " "Info: Pin \"oVGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[1\] 0 " "Info: Pin \"oVGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[2\] 0 " "Info: Pin \"oVGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[3\] 0 " "Info: Pin \"oVGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[4\] 0 " "Info: Pin \"oVGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[5\] 0 " "Info: Pin \"oVGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[6\] 0 " "Info: Pin \"oVGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[7\] 0 " "Info: Pin \"oVGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[8\] 0 " "Info: Pin \"oVGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[9\] 0 " "Info: Pin \"oVGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[0\] 0 " "Info: Pin \"oVGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[1\] 0 " "Info: Pin \"oVGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[2\] 0 " "Info: Pin \"oVGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[3\] 0 " "Info: Pin \"oVGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[4\] 0 " "Info: Pin \"oVGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[5\] 0 " "Info: Pin \"oVGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[6\] 0 " "Info: Pin \"oVGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[7\] 0 " "Info: Pin \"oVGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[8\] 0 " "Info: Pin \"oVGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[9\] 0 " "Info: Pin \"oVGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[0\] 0 " "Info: Pin \"oVGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[1\] 0 " "Info: Pin \"oVGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[2\] 0 " "Info: Pin \"oVGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[3\] 0 " "Info: Pin \"oVGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[4\] 0 " "Info: Pin \"oVGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[5\] 0 " "Info: Pin \"oVGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[6\] 0 " "Info: Pin \"oVGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[7\] 0 " "Info: Pin \"oVGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[8\] 0 " "Info: Pin \"oVGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[9\] 0 " "Info: Pin \"oVGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 20:45:18 2019 " "Info: Processing ended: Wed Sep 11 20:45:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 20:45:18 2019 " "Info: Processing started: Wed Sep 11 20:45:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga_project -c vga_controller " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off vga_project -c vga_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 20:45:20 2019 " "Info: Processing ended: Wed Sep 11 20:45:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 20:45:21 2019 " "Info: Processing started: Wed Sep 11 20:45:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga_project -c vga_controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga_project -c vga_controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iCLK_27MHz " "Info: Assuming node \"iCLK_27MHz\" is an undefined clock" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iCLK_27MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "vga_controller:controller\|oVGA_HS " "Info: Detected ripple clock \"vga_controller:controller\|oVGA_HS\" as buffer" {  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_controller:controller\|oVGA_HS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "iCLK_27MHz register vga_controller:controller\|opixel_y\[0\] register vga_controller:controller\|oVGA_VS 252.84 MHz 3.955 ns Internal " "Info: Clock \"iCLK_27MHz\" has Internal fmax of 252.84 MHz between source register \"vga_controller:controller\|opixel_y\[0\]\" and destination register \"vga_controller:controller\|oVGA_VS\" (period= 3.955 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.741 ns + Longest register register " "Info: + Longest register to register delay is 3.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_controller:controller\|opixel_y\[0\] 1 REG LCFF_X62_Y22_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y22_N27; Fanout = 6; REG Node = 'vga_controller:controller\|opixel_y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:controller|opixel_y[0] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.393 ns) 0.915 ns vga_controller:controller\|Add1~1 2 COMB LCCOMB_X63_Y22_N12 2 " "Info: 2: + IC(0.522 ns) + CELL(0.393 ns) = 0.915 ns; Loc. = LCCOMB_X63_Y22_N12; Fanout = 2; COMB Node = 'vga_controller:controller\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { vga_controller:controller|opixel_y[0] vga_controller:controller|Add1~1 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.074 ns vga_controller:controller\|Add1~3 3 COMB LCCOMB_X63_Y22_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 1.074 ns; Loc. = LCCOMB_X63_Y22_N14; Fanout = 2; COMB Node = 'vga_controller:controller\|Add1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { vga_controller:controller|Add1~1 vga_controller:controller|Add1~3 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.145 ns vga_controller:controller\|Add1~5 4 COMB LCCOMB_X63_Y22_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.145 ns; Loc. = LCCOMB_X63_Y22_N16; Fanout = 2; COMB Node = 'vga_controller:controller\|Add1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_controller:controller|Add1~3 vga_controller:controller|Add1~5 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.216 ns vga_controller:controller\|Add1~7 5 COMB LCCOMB_X63_Y22_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.216 ns; Loc. = LCCOMB_X63_Y22_N18; Fanout = 2; COMB Node = 'vga_controller:controller\|Add1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_controller:controller|Add1~5 vga_controller:controller|Add1~7 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.287 ns vga_controller:controller\|Add1~9 6 COMB LCCOMB_X63_Y22_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.287 ns; Loc. = LCCOMB_X63_Y22_N20; Fanout = 2; COMB Node = 'vga_controller:controller\|Add1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_controller:controller|Add1~7 vga_controller:controller|Add1~9 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.358 ns vga_controller:controller\|Add1~11 7 COMB LCCOMB_X63_Y22_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.358 ns; Loc. = LCCOMB_X63_Y22_N22; Fanout = 2; COMB Node = 'vga_controller:controller\|Add1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_controller:controller|Add1~9 vga_controller:controller|Add1~11 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.429 ns vga_controller:controller\|Add1~15 8 COMB LCCOMB_X63_Y22_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.429 ns; Loc. = LCCOMB_X63_Y22_N24; Fanout = 2; COMB Node = 'vga_controller:controller\|Add1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_controller:controller|Add1~11 vga_controller:controller|Add1~15 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.839 ns vga_controller:controller\|Add1~17 9 COMB LCCOMB_X63_Y22_N26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.839 ns; Loc. = LCCOMB_X63_Y22_N26; Fanout = 2; COMB Node = 'vga_controller:controller\|Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_controller:controller|Add1~15 vga_controller:controller|Add1~17 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.275 ns) 2.557 ns vga_controller:controller\|Equal2~0 10 COMB LCCOMB_X63_Y22_N6 1 " "Info: 10: + IC(0.443 ns) + CELL(0.275 ns) = 2.557 ns; Loc. = LCCOMB_X63_Y22_N6; Fanout = 1; COMB Node = 'vga_controller:controller\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { vga_controller:controller|Add1~17 vga_controller:controller|Equal2~0 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.275 ns) 3.267 ns vga_controller:controller\|Equal2~2 11 COMB LCCOMB_X63_Y22_N10 1 " "Info: 11: + IC(0.435 ns) + CELL(0.275 ns) = 3.267 ns; Loc. = LCCOMB_X63_Y22_N10; Fanout = 1; COMB Node = 'vga_controller:controller\|Equal2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { vga_controller:controller|Equal2~0 vga_controller:controller|Equal2~2 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 3.657 ns vga_controller:controller\|oVGA_VS~0 12 COMB LCCOMB_X63_Y22_N0 1 " "Info: 12: + IC(0.240 ns) + CELL(0.150 ns) = 3.657 ns; Loc. = LCCOMB_X63_Y22_N0; Fanout = 1; COMB Node = 'vga_controller:controller\|oVGA_VS~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { vga_controller:controller|Equal2~2 vga_controller:controller|oVGA_VS~0 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.741 ns vga_controller:controller\|oVGA_VS 13 REG LCFF_X63_Y22_N1 2 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 3.741 ns; Loc. = LCFF_X63_Y22_N1; Fanout = 2; REG Node = 'vga_controller:controller\|oVGA_VS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_controller:controller|oVGA_VS~0 vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.101 ns ( 56.16 % ) " "Info: Total cell delay = 2.101 ns ( 56.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.640 ns ( 43.84 % ) " "Info: Total interconnect delay = 1.640 ns ( 43.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { vga_controller:controller|opixel_y[0] vga_controller:controller|Add1~1 vga_controller:controller|Add1~3 vga_controller:controller|Add1~5 vga_controller:controller|Add1~7 vga_controller:controller|Add1~9 vga_controller:controller|Add1~11 vga_controller:controller|Add1~15 vga_controller:controller|Add1~17 vga_controller:controller|Equal2~0 vga_controller:controller|Equal2~2 vga_controller:controller|oVGA_VS~0 vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.741 ns" { vga_controller:controller|opixel_y[0] {} vga_controller:controller|Add1~1 {} vga_controller:controller|Add1~3 {} vga_controller:controller|Add1~5 {} vga_controller:controller|Add1~7 {} vga_controller:controller|Add1~9 {} vga_controller:controller|Add1~11 {} vga_controller:controller|Add1~15 {} vga_controller:controller|Add1~17 {} vga_controller:controller|Equal2~0 {} vga_controller:controller|Equal2~2 {} vga_controller:controller|oVGA_VS~0 {} vga_controller:controller|oVGA_VS {} } { 0.000ns 0.522ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.443ns 0.435ns 0.240ns 0.000ns } { 0.000ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_27MHz destination 7.644 ns + Shortest register " "Info: + Shortest clock path from clock \"iCLK_27MHz\" to destination register is 7.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iCLK_27MHz 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'iCLK_27MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_27MHz } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.787 ns) 3.705 ns vga_controller:controller\|oVGA_HS 2 REG LCFF_X61_Y25_N23 4 " "Info: 2: + IC(1.939 ns) + CELL(0.787 ns) = 3.705 ns; Loc. = LCFF_X61_Y25_N23; Fanout = 4; REG Node = 'vga_controller:controller\|oVGA_HS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(0.000 ns) 6.087 ns vga_controller:controller\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G10 11 " "Info: 3: + IC(2.382 ns) + CELL(0.000 ns) = 6.087 ns; Loc. = CLKCTRL_G10; Fanout = 11; COMB Node = 'vga_controller:controller\|oVGA_HS~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 7.644 ns vga_controller:controller\|oVGA_VS 4 REG LCFF_X63_Y22_N1 2 " "Info: 4: + IC(1.020 ns) + CELL(0.537 ns) = 7.644 ns; Loc. = LCFF_X63_Y22_N1; Fanout = 2; REG Node = 'vga_controller:controller\|oVGA_VS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 30.13 % ) " "Info: Total cell delay = 2.303 ns ( 30.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.341 ns ( 69.87 % ) " "Info: Total interconnect delay = 5.341 ns ( 69.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|oVGA_VS {} } { 0.000ns 0.000ns 1.939ns 2.382ns 1.020ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_27MHz source 7.644 ns - Longest register " "Info: - Longest clock path from clock \"iCLK_27MHz\" to source register is 7.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iCLK_27MHz 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'iCLK_27MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_27MHz } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.787 ns) 3.705 ns vga_controller:controller\|oVGA_HS 2 REG LCFF_X61_Y25_N23 4 " "Info: 2: + IC(1.939 ns) + CELL(0.787 ns) = 3.705 ns; Loc. = LCFF_X61_Y25_N23; Fanout = 4; REG Node = 'vga_controller:controller\|oVGA_HS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(0.000 ns) 6.087 ns vga_controller:controller\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G10 11 " "Info: 3: + IC(2.382 ns) + CELL(0.000 ns) = 6.087 ns; Loc. = CLKCTRL_G10; Fanout = 11; COMB Node = 'vga_controller:controller\|oVGA_HS~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 7.644 ns vga_controller:controller\|opixel_y\[0\] 4 REG LCFF_X62_Y22_N27 6 " "Info: 4: + IC(1.020 ns) + CELL(0.537 ns) = 7.644 ns; Loc. = LCFF_X62_Y22_N27; Fanout = 6; REG Node = 'vga_controller:controller\|opixel_y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[0] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 30.13 % ) " "Info: Total cell delay = 2.303 ns ( 30.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.341 ns ( 69.87 % ) " "Info: Total interconnect delay = 5.341 ns ( 69.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|opixel_y[0] {} } { 0.000ns 0.000ns 1.939ns 2.382ns 1.020ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|oVGA_VS {} } { 0.000ns 0.000ns 1.939ns 2.382ns 1.020ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|opixel_y[0] {} } { 0.000ns 0.000ns 1.939ns 2.382ns 1.020ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { vga_controller:controller|opixel_y[0] vga_controller:controller|Add1~1 vga_controller:controller|Add1~3 vga_controller:controller|Add1~5 vga_controller:controller|Add1~7 vga_controller:controller|Add1~9 vga_controller:controller|Add1~11 vga_controller:controller|Add1~15 vga_controller:controller|Add1~17 vga_controller:controller|Equal2~0 vga_controller:controller|Equal2~2 vga_controller:controller|oVGA_VS~0 vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.741 ns" { vga_controller:controller|opixel_y[0] {} vga_controller:controller|Add1~1 {} vga_controller:controller|Add1~3 {} vga_controller:controller|Add1~5 {} vga_controller:controller|Add1~7 {} vga_controller:controller|Add1~9 {} vga_controller:controller|Add1~11 {} vga_controller:controller|Add1~15 {} vga_controller:controller|Add1~17 {} vga_controller:controller|Equal2~0 {} vga_controller:controller|Equal2~2 {} vga_controller:controller|oVGA_VS~0 {} vga_controller:controller|oVGA_VS {} } { 0.000ns 0.522ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.443ns 0.435ns 0.240ns 0.000ns } { 0.000ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|oVGA_VS {} } { 0.000ns 0.000ns 1.939ns 2.382ns 1.020ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|opixel_y[0] {} } { 0.000ns 0.000ns 1.939ns 2.382ns 1.020ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iCLK_27MHz oVGA_R\[0\] vga_controller:controller\|opixel_y\[0\] 20.889 ns register " "Info: tco from clock \"iCLK_27MHz\" to destination pin \"oVGA_R\[0\]\" through register \"vga_controller:controller\|opixel_y\[0\]\" is 20.889 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_27MHz source 7.644 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_27MHz\" to source register is 7.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iCLK_27MHz 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'iCLK_27MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_27MHz } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.787 ns) 3.705 ns vga_controller:controller\|oVGA_HS 2 REG LCFF_X61_Y25_N23 4 " "Info: 2: + IC(1.939 ns) + CELL(0.787 ns) = 3.705 ns; Loc. = LCFF_X61_Y25_N23; Fanout = 4; REG Node = 'vga_controller:controller\|oVGA_HS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(0.000 ns) 6.087 ns vga_controller:controller\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G10 11 " "Info: 3: + IC(2.382 ns) + CELL(0.000 ns) = 6.087 ns; Loc. = CLKCTRL_G10; Fanout = 11; COMB Node = 'vga_controller:controller\|oVGA_HS~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 7.644 ns vga_controller:controller\|opixel_y\[0\] 4 REG LCFF_X62_Y22_N27 6 " "Info: 4: + IC(1.020 ns) + CELL(0.537 ns) = 7.644 ns; Loc. = LCFF_X62_Y22_N27; Fanout = 6; REG Node = 'vga_controller:controller\|opixel_y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[0] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 30.13 % ) " "Info: Total cell delay = 2.303 ns ( 30.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.341 ns ( 69.87 % ) " "Info: Total interconnect delay = 5.341 ns ( 69.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|opixel_y[0] {} } { 0.000ns 0.000ns 1.939ns 2.382ns 1.020ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.995 ns + Longest register pin " "Info: + Longest register to pin delay is 12.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_controller:controller\|opixel_y\[0\] 1 REG LCFF_X62_Y22_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y22_N27; Fanout = 6; REG Node = 'vga_controller:controller\|opixel_y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:controller|opixel_y[0] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.271 ns) 1.225 ns draw_bar3:bar3\|obar_on1~5 2 COMB LCCOMB_X64_Y22_N22 1 " "Info: 2: + IC(0.954 ns) + CELL(0.271 ns) = 1.225 ns; Loc. = LCCOMB_X64_Y22_N22; Fanout = 1; COMB Node = 'draw_bar3:bar3\|obar_on1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { vga_controller:controller|opixel_y[0] draw_bar3:bar3|obar_on1~5 } "NODE_NAME" } } { "draw_bar3.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar3.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 1.620 ns draw_bar3:bar3\|obar_on1~6 3 COMB LCCOMB_X64_Y22_N8 1 " "Info: 3: + IC(0.245 ns) + CELL(0.150 ns) = 1.620 ns; Loc. = LCCOMB_X64_Y22_N8; Fanout = 1; COMB Node = 'draw_bar3:bar3\|obar_on1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { draw_bar3:bar3|obar_on1~5 draw_bar3:bar3|obar_on1~6 } "NODE_NAME" } } { "draw_bar3.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar3.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.150 ns) 2.430 ns draw_bar3:bar3\|obar_on1~7 4 COMB LCCOMB_X62_Y22_N4 2 " "Info: 4: + IC(0.660 ns) + CELL(0.150 ns) = 2.430 ns; Loc. = LCCOMB_X62_Y22_N4; Fanout = 2; COMB Node = 'draw_bar3:bar3\|obar_on1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { draw_bar3:bar3|obar_on1~6 draw_bar3:bar3|obar_on1~7 } "NODE_NAME" } } { "draw_bar3.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar3.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.150 ns) 3.747 ns color_buffer~16 5 COMB LCCOMB_X64_Y25_N26 1 " "Info: 5: + IC(1.167 ns) + CELL(0.150 ns) = 3.747 ns; Loc. = LCCOMB_X64_Y25_N26; Fanout = 1; COMB Node = 'color_buffer~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { draw_bar3:bar3|obar_on1~7 color_buffer~16 } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 4.146 ns color_buffer~17 6 COMB LCCOMB_X64_Y25_N0 1 " "Info: 6: + IC(0.249 ns) + CELL(0.150 ns) = 4.146 ns; Loc. = LCCOMB_X64_Y25_N0; Fanout = 1; COMB Node = 'color_buffer~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { color_buffer~16 color_buffer~17 } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.436 ns) 5.554 ns color_buffer~24 7 COMB LCCOMB_X62_Y23_N10 30 " "Info: 7: + IC(0.972 ns) + CELL(0.436 ns) = 5.554 ns; Loc. = LCCOMB_X62_Y23_N10; Fanout = 30; COMB Node = 'color_buffer~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { color_buffer~17 color_buffer~24 } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.643 ns) + CELL(2.798 ns) 12.995 ns oVGA_R\[0\] 8 PIN PIN_C8 0 " "Info: 8: + IC(4.643 ns) + CELL(2.798 ns) = 12.995 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'oVGA_R\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.441 ns" { color_buffer~24 oVGA_R[0] } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.105 ns ( 31.59 % ) " "Info: Total cell delay = 4.105 ns ( 31.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.890 ns ( 68.41 % ) " "Info: Total interconnect delay = 8.890 ns ( 68.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.995 ns" { vga_controller:controller|opixel_y[0] draw_bar3:bar3|obar_on1~5 draw_bar3:bar3|obar_on1~6 draw_bar3:bar3|obar_on1~7 color_buffer~16 color_buffer~17 color_buffer~24 oVGA_R[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.995 ns" { vga_controller:controller|opixel_y[0] {} draw_bar3:bar3|obar_on1~5 {} draw_bar3:bar3|obar_on1~6 {} draw_bar3:bar3|obar_on1~7 {} color_buffer~16 {} color_buffer~17 {} color_buffer~24 {} oVGA_R[0] {} } { 0.000ns 0.954ns 0.245ns 0.660ns 1.167ns 0.249ns 0.972ns 4.643ns } { 0.000ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.436ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|opixel_y[0] {} } { 0.000ns 0.000ns 1.939ns 2.382ns 1.020ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.995 ns" { vga_controller:controller|opixel_y[0] draw_bar3:bar3|obar_on1~5 draw_bar3:bar3|obar_on1~6 draw_bar3:bar3|obar_on1~7 color_buffer~16 color_buffer~17 color_buffer~24 oVGA_R[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.995 ns" { vga_controller:controller|opixel_y[0] {} draw_bar3:bar3|obar_on1~5 {} draw_bar3:bar3|obar_on1~6 {} draw_bar3:bar3|obar_on1~7 {} color_buffer~16 {} color_buffer~17 {} color_buffer~24 {} oVGA_R[0] {} } { 0.000ns 0.954ns 0.245ns 0.660ns 1.167ns 0.249ns 0.972ns 4.643ns } { 0.000ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.436ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "iCLK_27MHz oVGA_CLK 5.178 ns Longest " "Info: Longest tpd from source pin \"iCLK_27MHz\" to destination pin \"oVGA_CLK\" is 5.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iCLK_27MHz 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'iCLK_27MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_27MHz } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(2.798 ns) 5.178 ns oVGA_CLK 2 PIN PIN_B8 0 " "Info: 2: + IC(1.401 ns) + CELL(2.798 ns) = 5.178 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'oVGA_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.199 ns" { iCLK_27MHz oVGA_CLK } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.777 ns ( 72.94 % ) " "Info: Total cell delay = 3.777 ns ( 72.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.401 ns ( 27.06 % ) " "Info: Total interconnect delay = 1.401 ns ( 27.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.178 ns" { iCLK_27MHz oVGA_CLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.178 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} oVGA_CLK {} } { 0.000ns 0.000ns 1.401ns } { 0.000ns 0.979ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 20:45:21 2019 " "Info: Processing ended: Wed Sep 11 20:45:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 20:45:22 2019 " "Info: Processing started: Wed Sep 11 20:45:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga_project -c vga_controller " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off vga_project -c vga_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "vga_controller.vo vga_controller_v.sdo C:/Users/aluno/Desktop/quartus_projects/simulation/modelsim/ simulation " "Info: Generated files \"vga_controller.vo\" and \"vga_controller_v.sdo\" in directory \"C:/Users/aluno/Desktop/quartus_projects/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 20:45:22 2019 " "Info: Processing ended: Wed Sep 11 20:45:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Info: Quartus II Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
