{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624323404352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624323404353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 21 21:56:43 2021 " "Processing started: Mon Jun 21 21:56:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624323404353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323404353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323404353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624323405840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624323405840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seletor_display " "Found entity 1: seletor_display" {  } { { "seletor_display.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/seletor_display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323445134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323445134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7seg " "Found entity 1: mux_7seg" {  } { { "mux_7seg.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/mux_7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323445139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323445139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_de_clock2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor_de_clock2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_de_clock2 " "Found entity 1: Divisor_de_clock2" {  } { { "Divisor_de_clock2.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/Divisor_de_clock2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323445145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323445145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323445150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323445150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_novo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_novo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_novo " "Found entity 1: contador_novo" {  } { { "contador_novo.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/contador_novo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323445154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323445154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_de_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_de_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_de_4bits " "Found entity 1: contador_de_4bits" {  } { { "contador_de_4bits.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/contador_de_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323445158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323445158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_0_100.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_0_100.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_0_100 " "Found entity 1: contador_0_100" {  } { { "contador_0_100.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/contador_0_100.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323445161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323445161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_e_subtrator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador_e_subtrator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somador_e_subtrator " "Found entity 1: somador_e_subtrator" {  } { { "somador_e_subtrator.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/somador_e_subtrator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323445164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323445164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_de_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor_de_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_de_clock " "Found entity 1: divisor_de_clock" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/divisor_de_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323445167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323445167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable.bdf 1 1 " "Found 1 design units, including 1 entities, in source file enable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 enable " "Found entity 1: enable" {  } { { "enable.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/enable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323445173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323445173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projeto " "Found entity 1: projeto" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323445178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323445178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_bsd_7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod_bsd_7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod_bsd_7seg " "Found entity 1: decod_bsd_7seg" {  } { { "decod_bsd_7seg.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/decod_bsd_7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323445184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323445184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_de_doido.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_de_doido.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_de_doido " "Found entity 1: contador_de_doido" {  } { { "contador_de_doido.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/contador_de_doido.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323445188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323445188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_sub_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file som_sub_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 som_sub_4bits " "Found entity 1: som_sub_4bits" {  } { { "som_sub_4bits.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/som_sub_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323445192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323445192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_condicional.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador_condicional.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somador_condicional " "Found entity 1: somador_condicional" {  } { { "somador_condicional.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/somador_condicional.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323445195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323445195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debounce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/debounce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323445199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323445199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debounce2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debounce2 " "Found entity 1: debounce2" {  } { { "debounce2.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/debounce2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323445203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323445203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debounce3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debounce3 " "Found entity 1: debounce3" {  } { { "debounce3.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/debounce3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323445206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323445206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto " "Elaborating entity \"projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624323445932 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst1 " "Block or symbol \"NOT\" of instance \"inst1\" overlaps another block or symbol" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { -88 376 424 -56 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1624323445967 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst4 " "Block or symbol \"NOT\" of instance \"inst4\" overlaps another block or symbol" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { -40 376 424 -8 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1624323445967 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst36 " "Block or symbol \"NOT\" of instance \"inst36\" overlaps another block or symbol" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 672 -416 -368 704 "inst36" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1624323445967 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst38 " "Block or symbol \"NOT\" of instance \"inst38\" overlaps another block or symbol" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 720 -416 -368 752 "inst38" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1624323445967 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst40 " "Block or symbol \"NOT\" of instance \"inst40\" overlaps another block or symbol" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 784 -416 -368 816 "inst40" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1624323445968 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst53 " "Block or symbol \"NOT\" of instance \"inst53\" overlaps another block or symbol" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 392 -352 -304 424 "inst53" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1624323445968 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst56 " "Block or symbol \"NOT\" of instance \"inst56\" overlaps another block or symbol" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 256 -352 -304 288 "inst56" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1624323445968 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst58 " "Block or symbol \"NOT\" of instance \"inst58\" overlaps another block or symbol" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 304 -352 -304 336 "inst58" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1624323445968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7seg mux_7seg:inst6 " "Elaborating entity \"mux_7seg\" for hierarchy \"mux_7seg:inst6\"" {  } { { "projeto.bdf" "inst6" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 320 784 976 480 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624323446015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor_display seletor_display:inst5 " "Elaborating entity \"seletor_display\" for hierarchy \"seletor_display:inst5\"" {  } { { "projeto.bdf" "inst5" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { -96 144 272 0 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624323446022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_de_clock2 Divisor_de_clock2:inst " "Elaborating entity \"Divisor_de_clock2\" for hierarchy \"Divisor_de_clock2:inst\"" {  } { { "projeto.bdf" "inst" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { -96 -64 96 0 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624323446025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Divisor_de_clock2:inst\|LPM_COUNTER:inst " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Divisor_de_clock2:inst\|LPM_COUNTER:inst\"" {  } { { "Divisor_de_clock2.bdf" "inst" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/Divisor_de_clock2.bdf" { { 232 456 592 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624323446236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Divisor_de_clock2:inst\|LPM_COUNTER:inst " "Elaborated megafunction instantiation \"Divisor_de_clock2:inst\|LPM_COUNTER:inst\"" {  } { { "Divisor_de_clock2.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/Divisor_de_clock2.bdf" { { 232 456 592 432 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624323446240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Divisor_de_clock2:inst\|LPM_COUNTER:inst " "Instantiated megafunction \"Divisor_de_clock2:inst\|LPM_COUNTER:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624323446241 ""}  } { { "Divisor_de_clock2.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/Divisor_de_clock2.bdf" { { 232 456 592 432 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624323446241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_idg " "Found entity 1: cntr_idg" {  } { { "db/cntr_idg.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/db/cntr_idg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323446370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323446370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_idg Divisor_de_clock2:inst\|LPM_COUNTER:inst\|cntr_idg:auto_generated " "Elaborating entity \"cntr_idg\" for hierarchy \"Divisor_de_clock2:inst\|LPM_COUNTER:inst\|cntr_idg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624323446371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_bsd_7seg decod_bsd_7seg:inst25 " "Elaborating entity \"decod_bsd_7seg\" for hierarchy \"decod_bsd_7seg:inst25\"" {  } { { "projeto.bdf" "inst25" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 360 448 544 520 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624323446378 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst44 " "Block or symbol \"AND2\" of instance \"inst44\" overlaps another block or symbol" {  } { { "decod_bsd_7seg.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/decod_bsd_7seg.bdf" { { 936 632 696 984 "inst44" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1624323446380 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst " "Primitive \"AND2\" of instance \"inst\" not used" {  } { { "decod_bsd_7seg.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/decod_bsd_7seg.bdf" { { 0 336 400 48 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1624323446380 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst11 " "Primitive \"AND2\" of instance \"inst11\" not used" {  } { { "decod_bsd_7seg.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/decod_bsd_7seg.bdf" { { -120 336 400 -72 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1624323446380 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst2 " "Primitive \"AND2\" of instance \"inst2\" not used" {  } { { "decod_bsd_7seg.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/decod_bsd_7seg.bdf" { { 112 336 400 160 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1624323446380 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst23 " "Primitive \"AND2\" of instance \"inst23\" not used" {  } { { "decod_bsd_7seg.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/decod_bsd_7seg.bdf" { { 344 328 392 392 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1624323446380 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst3 " "Primitive \"AND2\" of instance \"inst3\" not used" {  } { { "decod_bsd_7seg.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/decod_bsd_7seg.bdf" { { 168 336 400 216 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1624323446380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_condicional somador_condicional:inst67 " "Elaborating entity \"somador_condicional\" for hierarchy \"somador_condicional:inst67\"" {  } { { "projeto.bdf" "inst67" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 400 136 272 528 "inst67" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624323446381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_sub_4bits somador_condicional:inst67\|som_sub_4bits:inst " "Elaborating entity \"som_sub_4bits\" for hierarchy \"somador_condicional:inst67\|som_sub_4bits:inst\"" {  } { { "somador_condicional.bdf" "inst" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/somador_condicional.bdf" { { 48 480 600 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624323446433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_e_subtrator somador_condicional:inst67\|som_sub_4bits:inst\|somador_e_subtrator:inst3 " "Elaborating entity \"somador_e_subtrator\" for hierarchy \"somador_condicional:inst67\|som_sub_4bits:inst\|somador_e_subtrator:inst3\"" {  } { { "som_sub_4bits.bdf" "inst3" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/som_sub_4bits.bdf" { { 384 400 520 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624323446438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce2 debounce2:inst21 " "Elaborating entity \"debounce2\" for hierarchy \"debounce2:inst21\"" {  } { { "projeto.bdf" "inst21" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 168 376 520 264 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624323446460 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "TFF inst4 " "Block or symbol \"TFF\" of instance \"inst4\" overlaps another block or symbol" {  } { { "debounce2.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/debounce2.bdf" { { 184 296 360 264 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1624323446462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_de_clock divisor_de_clock:inst11 " "Elaborating entity \"divisor_de_clock\" for hierarchy \"divisor_de_clock:inst11\"" {  } { { "projeto.bdf" "inst11" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 88 -40 104 184 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624323446474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER divisor_de_clock:inst11\|LPM_COUNTER:inst " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"divisor_de_clock:inst11\|LPM_COUNTER:inst\"" {  } { { "divisor_de_clock.bdf" "inst" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/divisor_de_clock.bdf" { { 256 264 400 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624323446495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divisor_de_clock:inst11\|LPM_COUNTER:inst " "Elaborated megafunction instantiation \"divisor_de_clock:inst11\|LPM_COUNTER:inst\"" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/divisor_de_clock.bdf" { { 256 264 400 456 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624323446499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divisor_de_clock:inst11\|LPM_COUNTER:inst " "Instantiated megafunction \"divisor_de_clock:inst11\|LPM_COUNTER:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 12500000 " "Parameter \"LPM_MODULUS\" = \"12500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624323446499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624323446499 ""}  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/divisor_de_clock.bdf" { { 256 264 400 456 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624323446499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g2i " "Found entity 1: cntr_g2i" {  } { { "db/cntr_g2i.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/db/cntr_g2i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323446655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323446655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g2i divisor_de_clock:inst11\|LPM_COUNTER:inst\|cntr_g2i:auto_generated " "Elaborating entity \"cntr_g2i\" for hierarchy \"divisor_de_clock:inst11\|LPM_COUNTER:inst\|cntr_g2i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624323446655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dic " "Found entity 1: cmpr_dic" {  } { { "db/cmpr_dic.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/db/cmpr_dic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624323446771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323446771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dic divisor_de_clock:inst11\|LPM_COUNTER:inst\|cntr_g2i:auto_generated\|cmpr_dic:cmpr1 " "Elaborating entity \"cmpr_dic\" for hierarchy \"divisor_de_clock:inst11\|LPM_COUNTER:inst\|cntr_g2i:auto_generated\|cmpr_dic:cmpr1\"" {  } { { "db/cntr_g2i.tdf" "cmpr1" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/db/cntr_g2i.tdf" 160 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624323446772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce3 debounce3:inst3 " "Elaborating entity \"debounce3\" for hierarchy \"debounce3:inst3\"" {  } { { "projeto.bdf" "inst3" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 16 328 424 112 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624323446777 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "inst63~0 " "Found clock multiplexer inst63~0" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 104 1136 1200 152 "inst63" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1624323447612 "|projeto|inst63~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1624323447612 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "7seg_g VCC " "Pin \"7seg_g\" is stuck at VCC" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 1304 1048 1224 1320 "7seg_g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624323448235 "|projeto|7seg_g"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED4 GND " "Pin \"LED4\" is stuck at GND" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 1088 400 576 1104 "LED4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624323448235 "|projeto|LED4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 GND " "Pin \"LED1\" is stuck at GND" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 1016 400 576 1032 "LED1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624323448235 "|projeto|LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Pin \"LED2\" is stuck at GND" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 1040 400 576 1056 "LED2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624323448235 "|projeto|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Pin \"LED3\" is stuck at GND" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 1064 400 576 1080 "LED3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624323448235 "|projeto|LED3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624323448235 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624323448452 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624323449232 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624323449616 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624323449616 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_MODO " "No output dependent on input pin \"SW_MODO\"" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 216 800 968 232 "SW_MODO" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624323449787 "|projeto|SW_MODO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Botao_de_reset " "No output dependent on input pin \"Botao_de_reset\"" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 192 160 336 208 "Botao_de_reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624323449787 "|projeto|Botao_de_reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Botao_de_parada " "No output dependent on input pin \"Botao_de_parada\"" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 40 120 304 56 "Botao_de_parada" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624323449787 "|projeto|Botao_de_parada"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624323449787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624323449793 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624323449793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624323449793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624323449793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624323449851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 21 21:57:29 2021 " "Processing ended: Mon Jun 21 21:57:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624323449851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624323449851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624323449851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624323449851 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1624323452932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624323452934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 21 21:57:31 2021 " "Processing started: Mon Jun 21 21:57:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624323452934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1624323452934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1624323452935 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1624323453423 ""}
{ "Info" "0" "" "Project  = Projeto1" {  } {  } 0 0 "Project  = Projeto1" 0 0 "Fitter" 0 0 1624323453425 ""}
{ "Info" "0" "" "Revision = Projeto1" {  } {  } 0 0 "Revision = Projeto1" 0 0 "Fitter" 0 0 1624323453426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1624323453650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1624323453651 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Projeto1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1624323453667 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624323453805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624323453805 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1624323454226 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1624323454241 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624323454752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624323454752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624323454752 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1624323454752 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624323454759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624323454759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624323454759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624323454759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624323454759 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1624323454759 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1624323454766 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto1.sdc " "Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1624323456670 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1624323456674 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323456682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323456682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323456682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323456682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323456682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323456682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323456682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323456682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323456682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323456682 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1624323456682 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1624323456687 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1624323456689 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1624323456692 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1624323457561 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624323457562 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624323457562 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624323457565 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624323457566 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1624323457567 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1624323457567 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1624323457568 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1624323457568 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1624323457569 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1624323457569 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624323457648 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1624323457661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1624323460012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624323460167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1624323460249 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1624323461269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624323461269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1624323461823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1624323463283 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1624323463283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1624323463417 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1624323463417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624323463422 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1624323463781 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624323463791 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624323464200 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624323464201 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624323464821 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624323465908 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/output_files/Projeto1.fit.smsg " "Generated suppressed messages file C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/output_files/Projeto1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1624323466521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5220 " "Peak virtual memory: 5220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624323467346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 21 21:57:47 2021 " "Processing ended: Mon Jun 21 21:57:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624323467346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624323467346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624323467346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1624323467346 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1624323470974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624323470975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 21 21:57:50 2021 " "Processing started: Mon Jun 21 21:57:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624323470975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1624323470975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1624323470975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1624323471885 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1624323472981 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1624323473027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624323473926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 21 21:57:53 2021 " "Processing ended: Mon Jun 21 21:57:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624323473926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624323473926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624323473926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1624323473926 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1624323474975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1624323477348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624323477350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 21 21:57:56 2021 " "Processing started: Mon Jun 21 21:57:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624323477350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1624323477350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto1 -c Projeto1 " "Command: quartus_sta Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1624323477350 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1624323477703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1624323478394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1624323478394 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624323478520 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624323478521 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto1.sdc " "Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1624323478945 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1624323478946 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624323478967 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_de_clock2:inst\|inst2 Divisor_de_clock2:inst\|inst2 " "create_clock -period 1.000 -name Divisor_de_clock2:inst\|inst2 Divisor_de_clock2:inst\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624323478967 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\] Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\] Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624323478967 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seletor_display:inst5\|inst2 seletor_display:inst5\|inst2 " "create_clock -period 1.000 -name seletor_display:inst5\|inst2 seletor_display:inst5\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624323478967 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624323478967 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323478970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323478970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323478970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323478970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323478970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323478970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323478970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323478970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323478970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323478970 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1624323478970 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1624323478972 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624323478973 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1624323478976 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1624323479011 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1624323479105 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624323479105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.413 " "Worst-case setup slack is -1.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323479136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323479136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.413             -10.889 CLK  " "   -1.413             -10.889 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323479136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.052              -1.052 Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\]  " "   -1.052              -1.052 Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323479136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.969              -0.969 Divisor_de_clock2:inst\|inst2  " "   -0.969              -0.969 Divisor_de_clock2:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323479136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 seletor_display:inst5\|inst2  " "    0.114               0.000 seletor_display:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323479136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624323479136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.935 " "Worst-case hold slack is -0.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323479154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323479154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.935              -6.139 CLK  " "   -0.935              -6.139 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323479154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 seletor_display:inst5\|inst2  " "    0.497               0.000 seletor_display:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323479154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.758               0.000 Divisor_de_clock2:inst\|inst2  " "    0.758               0.000 Divisor_de_clock2:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323479154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\]  " "    0.808               0.000 Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323479154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624323479154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624323479166 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624323479315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323479343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323479343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.870 CLK  " "   -3.000             -17.870 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323479343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 Divisor_de_clock2:inst\|inst2  " "   -1.487              -1.487 Divisor_de_clock2:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323479343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\]  " "   -1.487              -1.487 Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323479343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 seletor_display:inst5\|inst2  " "   -1.487              -1.487 seletor_display:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323479343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624323479343 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1624323479669 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1624323479755 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1624323480358 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323480538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323480538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323480538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323480538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323480538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323480538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323480538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323480538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323480538 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323480538 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1624323480538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624323480540 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1624323480557 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624323480557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.151 " "Worst-case setup slack is -1.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323480575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323480575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.151              -8.789 CLK  " "   -1.151              -8.789 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323480575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.968              -0.968 Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\]  " "   -0.968              -0.968 Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323480575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.796              -0.796 Divisor_de_clock2:inst\|inst2  " "   -0.796              -0.796 Divisor_de_clock2:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323480575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 seletor_display:inst5\|inst2  " "    0.208               0.000 seletor_display:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323480575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624323480575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.894 " "Worst-case hold slack is -0.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323480603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323480603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.894              -6.034 CLK  " "   -0.894              -6.034 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323480603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 seletor_display:inst5\|inst2  " "    0.445               0.000 seletor_display:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323480603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.625               0.000 Divisor_de_clock2:inst\|inst2  " "    0.625               0.000 Divisor_de_clock2:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323480603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.852               0.000 Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\]  " "    0.852               0.000 Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323480603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624323480603 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624323480646 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624323480652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323480659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323480659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.870 CLK  " "   -3.000             -17.870 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323480659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.547 Divisor_de_clock2:inst\|inst2  " "   -1.487              -1.547 Divisor_de_clock2:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323480659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\]  " "   -1.487              -1.487 Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323480659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 seletor_display:inst5\|inst2  " "   -1.487              -1.487 seletor_display:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323480659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624323480659 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1624323480930 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323481527 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323481527 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323481527 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323481527 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323481527 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323481527 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323481527 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323481527 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323481527 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624323481527 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1624323481527 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624323481528 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1624323481539 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624323481539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.351 " "Worst-case setup slack is -0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323481548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323481548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351              -0.447 CLK  " "   -0.351              -0.447 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323481548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186              -0.186 Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\]  " "   -0.186              -0.186 Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323481548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152              -0.152 Divisor_de_clock2:inst\|inst2  " "   -0.152              -0.152 Divisor_de_clock2:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323481548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 seletor_display:inst5\|inst2  " "    0.626               0.000 seletor_display:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323481548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624323481548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.436 " "Worst-case hold slack is -0.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323481614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323481614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.436              -2.856 CLK  " "   -0.436              -2.856 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323481614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 seletor_display:inst5\|inst2  " "    0.208               0.000 seletor_display:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323481614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\]  " "    0.363               0.000 Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323481614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 Divisor_de_clock2:inst\|inst2  " "    0.366               0.000 Divisor_de_clock2:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323481614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624323481614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624323481628 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624323481794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323481802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323481802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.550 CLK  " "   -3.000             -13.550 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323481802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Divisor_de_clock2:inst\|inst2  " "   -1.000              -1.000 Divisor_de_clock2:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323481802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\]  " "   -1.000              -1.000 Divisor_de_clock2:inst\|lpm_counter:inst\|cntr_idg:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323481802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 seletor_display:inst5\|inst2  " "   -1.000              -1.000 seletor_display:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624323481802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624323481802 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1624323483227 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1624323483227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624323483504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 21 21:58:03 2021 " "Processing ended: Mon Jun 21 21:58:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624323483504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624323483504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624323483504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1624323483504 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus Prime Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1624323484421 ""}
