Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 24 22:04:56 2025
| Host         : DESKTOP-1ASGVND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Car_Simulator_Top_control_sets_placed.rpt
| Design       : Car_Simulator_Top
| Device       : xc7s75
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |             106 |           35 |
| No           | Yes                   | No                     |              48 |           16 |
| Yes          | No                    | No                     |               9 |            4 |
| Yes          | No                    | Yes                    |             141 |           45 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+---------------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+---------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | u_lcd/lcd_e0_out                   | u_lcd/global_safe_rst           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | u_adc/spi_mosi                     | u_lcd/global_safe_rst           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | u_adc/spi_sck                      | u_lcd/global_safe_rst           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | gear_reg[3]_i_1_n_0                | u_lcd/global_safe_rst           |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | u_lcd/char_idx[3]_i_1_n_0          | u_lcd/global_safe_rst           |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG | u_adc/bit_cnt[4]_i_1_n_0           | u_lcd/global_safe_rst           |                1 |              5 |         5.00 |
|  CLK_IBUF_BUFG | u_adc/adc_cds                      | u_lcd/global_safe_rst           |                1 |              6 |         6.00 |
|  CLK_IBUF_BUFG |                                    |                                 |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | u_logic/fuel[7]_i_1_n_0            | u_lcd/global_safe_rst           |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | u_logic/temp[7]_i_1_n_0            | u_lcd/global_safe_rst           |                5 |              8 |         1.60 |
|  CLK_IBUF_BUFG | u_adc/adc_accel                    | u_lcd/global_safe_rst           |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | u_lcd/lcd_rs_i_1_n_0               | u_lcd/global_safe_rst           |                6 |              9 |         1.50 |
|  CLK_IBUF_BUFG | u_adc/shift_reg[11]_i_1_n_0        |                                 |                4 |             10 |         2.50 |
|  CLK_IBUF_BUFG |                                    | DIP_SW_IBUF[6]                  |                7 |             12 |         1.71 |
|  CLK_IBUF_BUFG |                                    | u_snd/click_tone_cnt[0]_i_1_n_0 |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG | u_logic/engine_cnt[19]_i_8_0[0]    | u_lcd/global_safe_rst           |                2 |             16 |         8.00 |
|  CLK_IBUF_BUFG |                                    | u_snd/horn_cnt[0]_i_1_n_0       |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG | u_logic/E[0]                       | u_lcd/global_safe_rst           |                4 |             20 |         5.00 |
|  CLK_IBUF_BUFG | u_snd/click_cnt[0]_i_1_n_0         | u_lcd/global_safe_rst           |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG | u_lcd/FSM_onehot_state[13]_i_1_n_0 | u_lcd/global_safe_rst           |                9 |             30 |         3.33 |
|  CLK_IBUF_BUFG |                                    | u_lcd/global_safe_rst           |               35 |            106 |         3.03 |
+----------------+------------------------------------+---------------------------------+------------------+----------------+--------------+


