# Reading pref.tcl
# do lab4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Aadharsh\ K\ Xavier/Documents/Quartus\ Prime/lab4 {C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab4/divide4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:39:11 on Nov 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab4" C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab4/divide4.v 
# -- Compiling module divide4
# 
# Top level modules:
# 	divide4
# End time: 17:39:11 on Nov 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Aadharsh\ K\ Xavier/Documents/Quartus\ Prime/lab4 {C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab4/divide4_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:39:11 on Nov 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab4" C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab4/divide4_tb.v 
# -- Compiling module divide4_tb
# 
# Top level modules:
# 	divide4_tb
# End time: 17:39:11 on Nov 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  divide4_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" divide4_tb 
# Start time: 17:39:11 on Nov 15,2021
# Loading work.divide4_tb
# Loading work.divide4
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0in = 1010, out = 0010
#                   10in = 1000, out = 0010
#                   20in = 0100, out = 0001
# ** Note: $stop    : C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab4/divide4_tb.v(13)
#    Time: 30 ps  Iteration: 0  Instance: /divide4_tb
# Break in Module divide4_tb at C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/lab4/divide4_tb.v line 13
# End time: 21:19:29 on Nov 15,2021, Elapsed time: 3:40:18
# Errors: 0, Warnings: 0
