{
  "Top": "sha512_verify",
  "RtlTop": "sha512_verify",
  "RtlPrefix": "",
  "RtlSubPrefix": "sha512_verify_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu280",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<axisIntf, 0>&",
      "srcSize": "592",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_uint<1>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top sha512_verify -name sha512_verify"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sha512_verify"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sha512_verify",
    "Version": "1.0",
    "DisplayName": "Sha512_verify",
    "Revision": "2113147335",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sha512_verify_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/SHA512CODE\/sha512.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sha512_verify_dup_strm_128u_Pipeline_LOOP_DUP_STREAM.vhd",
      "impl\/vhdl\/sha512_verify_dup_strm_128u_s.vhd",
      "impl\/vhdl\/sha512_verify_fifo_w1_d32_D.vhd",
      "impl\/vhdl\/sha512_verify_fifo_w6_d32_D.vhd",
      "impl\/vhdl\/sha512_verify_fifo_w64_d32_D.vhd",
      "impl\/vhdl\/sha512_verify_fifo_w583_d32_D.vhd",
      "impl\/vhdl\/sha512_verify_fifo_w1024_d32_D.vhd",
      "impl\/vhdl\/sha512_verify_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/sha512_verify_generateMsgSchedule.vhd",
      "impl\/vhdl\/sha512_verify_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64.vhd",
      "impl\/vhdl\/sha512_verify_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16.vhd",
      "impl\/vhdl\/sha512_verify_mux_165_64_1_1.vhd",
      "impl\/vhdl\/sha512_verify_mux_807_64_1_1.vhd",
      "impl\/vhdl\/sha512_verify_preProcessing.vhd",
      "impl\/vhdl\/sha512_verify_preProcessing_inputBuffer_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha512_verify_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1.vhd",
      "impl\/vhdl\/sha512_verify_regslice_both.vhd",
      "impl\/vhdl\/sha512_verify_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS.vhd",
      "impl\/vhdl\/sha512_verify_SHA512Digest_64u_512u_s.vhd",
      "impl\/vhdl\/sha512_verify_sha512Top_512u_512u_s.vhd",
      "impl\/vhdl\/sha512_verify_start_for_dup_strm_128u_U0.vhd",
      "impl\/vhdl\/sha512_verify_start_for_generateMsgSchedule_U0.vhd",
      "impl\/vhdl\/sha512_verify_start_for_SHA512Digest_64u_512u_U0.vhd",
      "impl\/vhdl\/sha512_verify.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sha512_verify_dup_strm_128u_Pipeline_LOOP_DUP_STREAM.v",
      "impl\/verilog\/sha512_verify_dup_strm_128u_s.v",
      "impl\/verilog\/sha512_verify_fifo_w1_d32_D.v",
      "impl\/verilog\/sha512_verify_fifo_w6_d32_D.v",
      "impl\/verilog\/sha512_verify_fifo_w64_d32_D.v",
      "impl\/verilog\/sha512_verify_fifo_w583_d32_D.v",
      "impl\/verilog\/sha512_verify_fifo_w1024_d32_D.v",
      "impl\/verilog\/sha512_verify_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/sha512_verify_generateMsgSchedule.v",
      "impl\/verilog\/sha512_verify_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64.v",
      "impl\/verilog\/sha512_verify_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16.v",
      "impl\/verilog\/sha512_verify_mux_165_64_1_1.v",
      "impl\/verilog\/sha512_verify_mux_807_64_1_1.v",
      "impl\/verilog\/sha512_verify_preProcessing.v",
      "impl\/verilog\/sha512_verify_preProcessing_inputBuffer_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sha512_verify_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1.v",
      "impl\/verilog\/sha512_verify_regslice_both.v",
      "impl\/verilog\/sha512_verify_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS.v",
      "impl\/verilog\/sha512_verify_SHA512Digest_64u_512u_s.v",
      "impl\/verilog\/sha512_verify_sha512Top_512u_512u_s.v",
      "impl\/verilog\/sha512_verify_start_for_dup_strm_128u_U0.v",
      "impl\/verilog\/sha512_verify_start_for_generateMsgSchedule_U0.v",
      "impl\/verilog\/sha512_verify_start_for_SHA512Digest_64u_512u_U0.v",
      "impl\/verilog\/sha512_verify.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sha512_verify.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "input_r:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "584",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TREADY",
        "input_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TREADY",
        "output_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "584"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sha512_verify",
      "Instances": [{
          "ModuleName": "sha512Top_512u_512u_s",
          "InstanceName": "grp_sha512Top_512u_512u_s_fu_74",
          "Instances": [
            {
              "ModuleName": "preProcessing",
              "InstanceName": "preProcessing_U0",
              "Instances": [{
                  "ModuleName": "preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1",
                  "InstanceName": "grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278"
                }]
            },
            {
              "ModuleName": "dup_strm_128u_s",
              "InstanceName": "dup_strm_128u_U0",
              "Instances": [{
                  "ModuleName": "dup_strm_128u_Pipeline_LOOP_DUP_STREAM",
                  "InstanceName": "grp_dup_strm_128u_Pipeline_LOOP_DUP_STREAM_fu_56"
                }]
            },
            {
              "ModuleName": "generateMsgSchedule",
              "InstanceName": "generateMsgSchedule_U0",
              "Instances": [
                {
                  "ModuleName": "generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16",
                  "InstanceName": "grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180"
                },
                {
                  "ModuleName": "generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64",
                  "InstanceName": "grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218"
                }
              ]
            },
            {
              "ModuleName": "SHA512Digest_64u_512u_s",
              "InstanceName": "SHA512Digest_64u_512u_U0",
              "Instances": [{
                  "ModuleName": "SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS",
                  "InstanceName": "grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159"
                }]
            }
          ]
        }]
    },
    "Info": {
      "preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "preProcessing": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dup_strm_128u_Pipeline_LOOP_DUP_STREAM": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dup_strm_128u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generateMsgSchedule": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SHA512Digest_64u_512u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha512Top_512u_512u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha512_verify": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "16",
          "LatencyWorst": "16",
          "PipelineII": "16",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.898"
        },
        "Loops": [{
            "Name": "LOOP_COPY_TAIL_AND_PAD_1",
            "TripCount": "14",
            "Latency": "14",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "518",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "5433",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "preProcessing": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.898"
        },
        "Loops": [{
            "Name": "LOOP_PREPROCESSING_MAIN",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "22",
            "PipelineDepth": "2 ~ 22"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "FF": "2708",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "6128",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0"
        }
      },
      "dup_strm_128u_Pipeline_LOOP_DUP_STREAM": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.746"
        },
        "Loops": [{
            "Name": "LOOP_DUP_STREAM",
            "TripCount": "1",
            "Latency": "1",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "75",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dup_strm_128u_s": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.746"
        },
        "Area": {
          "FF": "12",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "201",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.094"
        },
        "Loops": [{
            "Name": "LOOP_SHA512_GEN_WT16",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "1096",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "136",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.377"
        },
        "Loops": [{
            "Name": "LOOP_SHA1_GEN_WT64",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "1099",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "672",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "generateMsgSchedule": {
        "Latency": {
          "LatencyBest": "91",
          "LatencyAvg": "91",
          "LatencyWorst": "91",
          "PipelineII": "91",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.819"
        },
        "Loops": [{
            "Name": "LOOP_GEN_W_NBLK",
            "TripCount": "1",
            "Latency": "90",
            "PipelineII": "",
            "PipelineDepth": "90"
          }],
        "Area": {
          "FF": "3229",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "905",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS": {
        "Latency": {
          "LatencyBest": "163",
          "LatencyAvg": "163",
          "LatencyWorst": "163",
          "PipelineII": "163",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.548"
        },
        "Loops": [{
            "Name": "LOOP_SHA1_UPDATE_80_ROUNDS",
            "TripCount": "80",
            "Latency": "161",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "724",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1770",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "SHA512Digest_64u_512u_s": {
        "Latency": {
          "LatencyBest": "168",
          "LatencyAvg": "168",
          "LatencyWorst": "168",
          "PipelineII": "168",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.869"
        },
        "Loops": [{
            "Name": "LOOP_SHA1_DIGEST_NBLK",
            "TripCount": "1",
            "Latency": "166",
            "PipelineII": "",
            "PipelineDepth": "166"
          }],
        "Area": {
          "FF": "1755",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "2499",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "sha512Top_512u_512u_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.898"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "FF": "11341",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "11793",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0"
        }
      },
      "sha512_verify": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.898"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "FF": "14958",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "13691",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-08-03 21:15:18 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
