Warning (10268): Verilog HDL information at fsm.sv(56): always construct contains both blocking and non-blocking assignments File: C:/Users/Minh/Documents/Advanced Digital Design/Final Project/fsm.sv Line: 56
