Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
engine_0 (smtbmc) returned pass
cover trace: engine_0/trace0.vcd
  reached cover statement counter_64_bit_formal._witness_.check_cover_counter_64_bit_formal_v_59_55 at counter_64_bit_formal.v:59.9-59.47 in step 1
