# Transistor level Placement and Routing



## 볼만한 자료들
- [Transistor Level Micro Placement and Routing for Two-Dimensional Digital VLSI Cell Synthesis] https://apps.dtic.mil/sti/tr/pdf/ADA364419.pdf
    - 1999년에 Michael A. Riepe의 박사 논문 (미시간대학교)
    - 좀 더 요약된 자료: https://web.eecs.umich.edu/techreports/cse/1998/CSE-TR-364-98.pdf

## 주요 저널들
- 전통 EDA 분야: TCAD
- AI 분야: NeurIPS, AAAI


### AI 분야에서의 논문들
- [[NeurIPS '21] On Joint Learning for Solving Placement and Routing in Chip Design](https://proceedings.neurips.cc/paper/2021/file/898aef0932f6aaecda27aba8e9903991-Paper.pdf)
    - Tags: Inter-Cell, Placement, Routing
- [[NeurIPS '23] MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning](https://proceedings.neurips.cc/paper_files/paper/2022/file/97c8a8eb0e5231d107d0da51b79e09cb-Paper-Conference.pdf)
    - Tags: Inter-Cell, Placement, Routing
- [[Neurips '22] The Policy-gradient Placement and Generative Routing Neural Networks for Chip Design](https://proceedings.neurips.cc/paper_files/paper/2022/file/a8b8c1ad51df1b93d9e3d1fca75debbf-Paper-Conference.pdf)
    - Tags: Inter-Cell, Placement, Routing
- [[NeurIPS '22] Versatile Multi-stage Graph Neural Network for Circuit Representation](https://proceedings.neurips.cc/paper_files/paper/2022/file/7fa548155f40c014372146be387c4f6a-Paper-Conference.pdf)
    - Tags: Inter-Cell, Placement, Routing
- [[NeurIPS '23] Macro Placement by Wire-Mask-Guided Black-Box Optimization](https://proceedings.neurips.cc/paper_files/paper/2023/file/15d6717f8bb33b3a74df26ce1eee0b9a-Paper-Conference.pdf)
    - Tags: Inter-Cell, Placement, Routing
- [[NeurIPS '23] HubRouter: Learning Global Routing via Hub Generation and Pin-hub Connection](https://proceedings.neurips.cc/paper_files/paper/2023/file/f7f98663c516fceb582354ee2d9d274d-Paper-Conference.pdf)
    - Tags: Inter-Cell, Placement, Routing
- [[SC '26]Graph Neural Networks for Integrated Circuit Design, Reliability, and Security: Survey and Tool](https://dl.acm.org/doi/pdf/10.1145/3769081)
    - Tags: Inter-Cell, Placement, Routing
- [[NeurIPS '24] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs](https://proceedings.neurips.cc/paper_files/paper/2024/file/fb23cf87a9e04d7677b73c47acd060ef-Paper-Conference.pdf)
    - Tags: Intra-Cell, Placement, Routing


    





