ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB247:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "AML_MPUSensor.h"
  25:Core/Src/main.c **** #include "AML_LaserSensor.h"
  26:Core/Src/main.c **** #include "AML_Keyboard.h"
  27:Core/Src/main.c **** #include "AML_Encoder.h"
  28:Core/Src/main.c **** #include "AML_MotorControl.h"
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 2


  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  52:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  53:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** UART_HandleTypeDef huart3;
  56:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart3_rx;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE BEGIN PV */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** // uint8_t data[33];
  61:Core/Src/main.c **** // uint8_t buffer = 100;
  62:Core/Src/main.c **** int16_t debug[100];
  63:Core/Src/main.c **** uint8_t checkWorking[] = {0xFF, 0xAA, 0x52};
  64:Core/Src/main.c **** // double angle, out, SetPoint = 0, Kp = 1.5, Ki = 0, Kd = 0;
  65:Core/Src/main.c **** double testAngle;
  66:Core/Src/main.c **** int16_t LeftEncoderValue, RightEncoderValue;
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* USER CODE END PV */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  71:Core/Src/main.c **** void SystemClock_Config(void);
  72:Core/Src/main.c **** static void MX_GPIO_Init(void);
  73:Core/Src/main.c **** static void MX_DMA_Init(void);
  74:Core/Src/main.c **** static void MX_I2C1_Init(void);
  75:Core/Src/main.c **** static void MX_ADC1_Init(void);
  76:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  77:Core/Src/main.c **** static void MX_TIM1_Init(void);
  78:Core/Src/main.c **** static void MX_TIM2_Init(void);
  79:Core/Src/main.c **** static void MX_TIM4_Init(void);
  80:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* USER CODE END PFP */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  85:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** /* USER CODE END 0 */
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 3


  89:Core/Src/main.c **** /**
  90:Core/Src/main.c ****   * @brief  The application entry point.
  91:Core/Src/main.c ****   * @retval int
  92:Core/Src/main.c ****   */
  93:Core/Src/main.c **** int main(void)
  94:Core/Src/main.c **** {
  95:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE END 1 */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 102:Core/Src/main.c ****   HAL_Init();
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* USER CODE END Init */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* Configure the system clock */
 109:Core/Src/main.c ****   SystemClock_Config();
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* USER CODE END SysInit */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* Initialize all configured peripherals */
 116:Core/Src/main.c ****   MX_GPIO_Init();
 117:Core/Src/main.c ****   MX_DMA_Init();
 118:Core/Src/main.c ****   MX_I2C1_Init();
 119:Core/Src/main.c ****   MX_ADC1_Init();
 120:Core/Src/main.c ****   MX_USART3_UART_Init();
 121:Core/Src/main.c ****   MX_TIM1_Init();
 122:Core/Src/main.c ****   MX_TIM2_Init();
 123:Core/Src/main.c ****   MX_TIM4_Init();
 124:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   AML_MPUSensor_Setup();
 127:Core/Src/main.c ****   AML_LaserSensor_Setup();
 128:Core/Src/main.c ****   AML_Keyboard_Setup();
 129:Core/Src/main.c ****   AML_Encoder_Setup();
 130:Core/Src/main.c ****   AML_MotorControl_Setup();
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   // AML_Keyboard_WaitStartKey();
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   // AML_LaserSensor_ScanI2CDevice(&hi2c1);
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   /* USER CODE END 2 */
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* Infinite loop */
 139:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 140:Core/Src/main.c ****   while (1)
 141:Core/Src/main.c ****   {
 142:Core/Src/main.c ****   
 143:Core/Src/main.c ****     // AML_MPUSensor_ResetAngle();
 144:Core/Src/main.c ****      AML_LaserSensor_ReadAll();
 145:Core/Src/main.c ****     // AML_LaserSensor_ReadSingle(FL);
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****     LeftEncoderValue = AML_Encoder_GetLeftValue();
 148:Core/Src/main.c ****     RightEncoderValue = AML_Encoder_GetRightValue();
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****       // AML_MotorControl_SetLeftSpeed(10);
 151:Core/Src/main.c ****       // AML_MotorControl_SetRightSpeed(10);
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****     testAngle = AML_MPUSensor_GetAngle();
 154:Core/Src/main.c ****     debug[7] = AML_Keyboard_GetKey();
 155:Core/Src/main.c ****     if (AML_Keyboard_GetKey() == 2)
 156:Core/Src/main.c ****     {
 157:Core/Src/main.c ****       // debug[5] = AML_MPUSensor_ResetAngle();
 158:Core/Src/main.c ****       // AML_MotorControl_SetLeftSpeed(10);
 159:Core/Src/main.c ****       // AML_MotorControl_SetRightSpeed(10);
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****       Motor_PWM(1, 20);
 162:Core/Src/main.c ****       Motor_PWM(2, 0);
 163:Core/Src/main.c ****     }
 164:Core/Src/main.c ****     if (AML_Keyboard_GetKey() == 3)
 165:Core/Src/main.c ****     {
 166:Core/Src/main.c ****       AML_MotorControl_SetLeftSpeed(0);
 167:Core/Src/main.c ****       AML_MotorControl_SetRightSpeed(0);
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****     }
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****     /* USER CODE END WHILE */
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 174:Core/Src/main.c ****   }
 175:Core/Src/main.c ****   /* USER CODE END 3 */
 176:Core/Src/main.c **** }
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** /**
 179:Core/Src/main.c ****   * @brief System Clock Configuration
 180:Core/Src/main.c ****   * @retval None
 181:Core/Src/main.c ****   */
 182:Core/Src/main.c **** void SystemClock_Config(void)
 183:Core/Src/main.c **** {
 184:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 185:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 188:Core/Src/main.c ****   */
 189:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 190:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 193:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 194:Core/Src/main.c ****   */
 195:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 196:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 5


 203:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 204:Core/Src/main.c ****   {
 205:Core/Src/main.c ****     Error_Handler();
 206:Core/Src/main.c ****   }
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 209:Core/Src/main.c ****   */
 210:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 211:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 212:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 213:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 214:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 215:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 216:Core/Src/main.c **** 
 217:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 218:Core/Src/main.c ****   {
 219:Core/Src/main.c ****     Error_Handler();
 220:Core/Src/main.c ****   }
 221:Core/Src/main.c **** }
 222:Core/Src/main.c **** 
 223:Core/Src/main.c **** /**
 224:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 225:Core/Src/main.c ****   * @param None
 226:Core/Src/main.c ****   * @retval None
 227:Core/Src/main.c ****   */
 228:Core/Src/main.c **** static void MX_ADC1_Init(void)
 229:Core/Src/main.c **** {
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 236:Core/Src/main.c **** 
 237:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 242:Core/Src/main.c ****   */
 243:Core/Src/main.c ****   hadc1.Instance = ADC1;
 244:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 245:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 246:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 247:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 248:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 249:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 250:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 251:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 252:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 253:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 254:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 255:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 256:Core/Src/main.c ****   {
 257:Core/Src/main.c ****     Error_Handler();
 258:Core/Src/main.c ****   }
 259:Core/Src/main.c **** 
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 6


 260:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 261:Core/Src/main.c ****   */
 262:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_0;
 263:Core/Src/main.c ****   sConfig.Rank = 1;
 264:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 265:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 266:Core/Src/main.c ****   {
 267:Core/Src/main.c ****     Error_Handler();
 268:Core/Src/main.c ****   }
 269:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 272:Core/Src/main.c **** 
 273:Core/Src/main.c **** }
 274:Core/Src/main.c **** 
 275:Core/Src/main.c **** /**
 276:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 277:Core/Src/main.c ****   * @param None
 278:Core/Src/main.c ****   * @retval None
 279:Core/Src/main.c ****   */
 280:Core/Src/main.c **** static void MX_I2C1_Init(void)
 281:Core/Src/main.c **** {
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 284:Core/Src/main.c **** 
 285:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 290:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 291:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 292:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 293:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 294:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 295:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 296:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 297:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 298:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 299:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 300:Core/Src/main.c ****   {
 301:Core/Src/main.c ****     Error_Handler();
 302:Core/Src/main.c ****   }
 303:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 306:Core/Src/main.c **** 
 307:Core/Src/main.c **** }
 308:Core/Src/main.c **** 
 309:Core/Src/main.c **** /**
 310:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 311:Core/Src/main.c ****   * @param None
 312:Core/Src/main.c ****   * @retval None
 313:Core/Src/main.c ****   */
 314:Core/Src/main.c **** static void MX_TIM1_Init(void)
 315:Core/Src/main.c **** {
 316:Core/Src/main.c **** 
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 7


 317:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 318:Core/Src/main.c **** 
 319:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 322:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 327:Core/Src/main.c ****   htim1.Instance = TIM1;
 328:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 329:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 330:Core/Src/main.c ****   htim1.Init.Period = 65535;
 331:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 332:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 333:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 334:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 335:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 336:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 337:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 338:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 339:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 340:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 341:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 342:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 343:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 344:Core/Src/main.c ****   {
 345:Core/Src/main.c ****     Error_Handler();
 346:Core/Src/main.c ****   }
 347:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 348:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 349:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 350:Core/Src/main.c ****   {
 351:Core/Src/main.c ****     Error_Handler();
 352:Core/Src/main.c ****   }
 353:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 354:Core/Src/main.c **** 
 355:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 356:Core/Src/main.c **** 
 357:Core/Src/main.c **** }
 358:Core/Src/main.c **** 
 359:Core/Src/main.c **** /**
 360:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 361:Core/Src/main.c ****   * @param None
 362:Core/Src/main.c ****   * @retval None
 363:Core/Src/main.c ****   */
 364:Core/Src/main.c **** static void MX_TIM2_Init(void)
 365:Core/Src/main.c **** {
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 372:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 373:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 8


 374:Core/Src/main.c **** 
 375:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 376:Core/Src/main.c **** 
 377:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 378:Core/Src/main.c ****   htim2.Instance = TIM2;
 379:Core/Src/main.c ****   htim2.Init.Prescaler = 8400;
 380:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 381:Core/Src/main.c ****   htim2.Init.Period = 9;
 382:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 383:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 384:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 385:Core/Src/main.c ****   {
 386:Core/Src/main.c ****     Error_Handler();
 387:Core/Src/main.c ****   }
 388:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 389:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 390:Core/Src/main.c ****   {
 391:Core/Src/main.c ****     Error_Handler();
 392:Core/Src/main.c ****   }
 393:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 394:Core/Src/main.c ****   {
 395:Core/Src/main.c ****     Error_Handler();
 396:Core/Src/main.c ****   }
 397:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 398:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 399:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 400:Core/Src/main.c ****   {
 401:Core/Src/main.c ****     Error_Handler();
 402:Core/Src/main.c ****   }
 403:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 404:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 405:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 406:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 407:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 408:Core/Src/main.c ****   {
 409:Core/Src/main.c ****     Error_Handler();
 410:Core/Src/main.c ****   }
 411:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 412:Core/Src/main.c ****   {
 413:Core/Src/main.c ****     Error_Handler();
 414:Core/Src/main.c ****   }
 415:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 416:Core/Src/main.c **** 
 417:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 418:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
 419:Core/Src/main.c **** 
 420:Core/Src/main.c **** }
 421:Core/Src/main.c **** 
 422:Core/Src/main.c **** /**
 423:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 424:Core/Src/main.c ****   * @param None
 425:Core/Src/main.c ****   * @retval None
 426:Core/Src/main.c ****   */
 427:Core/Src/main.c **** static void MX_TIM4_Init(void)
 428:Core/Src/main.c **** {
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 9


 431:Core/Src/main.c **** 
 432:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 435:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 436:Core/Src/main.c **** 
 437:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 438:Core/Src/main.c **** 
 439:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 440:Core/Src/main.c ****   htim4.Instance = TIM4;
 441:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 442:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 443:Core/Src/main.c ****   htim4.Init.Period = 65535;
 444:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 445:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 446:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 447:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 448:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 449:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 450:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 451:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 452:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 453:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 454:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 455:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 456:Core/Src/main.c ****   {
 457:Core/Src/main.c ****     Error_Handler();
 458:Core/Src/main.c ****   }
 459:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 460:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 461:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 462:Core/Src/main.c ****   {
 463:Core/Src/main.c ****     Error_Handler();
 464:Core/Src/main.c ****   }
 465:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 466:Core/Src/main.c **** 
 467:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 468:Core/Src/main.c **** 
 469:Core/Src/main.c **** }
 470:Core/Src/main.c **** 
 471:Core/Src/main.c **** /**
 472:Core/Src/main.c ****   * @brief USART3 Initialization Function
 473:Core/Src/main.c ****   * @param None
 474:Core/Src/main.c ****   * @retval None
 475:Core/Src/main.c ****   */
 476:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 477:Core/Src/main.c **** {
 478:Core/Src/main.c **** 
 479:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 480:Core/Src/main.c **** 
 481:Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 482:Core/Src/main.c **** 
 483:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 484:Core/Src/main.c **** 
 485:Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 486:Core/Src/main.c ****   huart3.Instance = USART3;
 487:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 10


 488:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 489:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 490:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 491:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 492:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 493:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 494:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 495:Core/Src/main.c ****   {
 496:Core/Src/main.c ****     Error_Handler();
 497:Core/Src/main.c ****   }
 498:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 499:Core/Src/main.c **** 
 500:Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 501:Core/Src/main.c **** 
 502:Core/Src/main.c **** }
 503:Core/Src/main.c **** 
 504:Core/Src/main.c **** /**
 505:Core/Src/main.c ****   * Enable DMA controller clock
 506:Core/Src/main.c ****   */
 507:Core/Src/main.c **** static void MX_DMA_Init(void)
 508:Core/Src/main.c **** {
 509:Core/Src/main.c **** 
 510:Core/Src/main.c ****   /* DMA controller clock enable */
 511:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 512:Core/Src/main.c **** 
 513:Core/Src/main.c ****   /* DMA interrupt init */
 514:Core/Src/main.c ****   /* DMA1_Stream1_IRQn interrupt configuration */
 515:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 1, 0);
 516:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 517:Core/Src/main.c **** 
 518:Core/Src/main.c **** }
 519:Core/Src/main.c **** 
 520:Core/Src/main.c **** /**
 521:Core/Src/main.c ****   * @brief GPIO Initialization Function
 522:Core/Src/main.c ****   * @param None
 523:Core/Src/main.c ****   * @retval None
 524:Core/Src/main.c ****   */
 525:Core/Src/main.c **** static void MX_GPIO_Init(void)
 526:Core/Src/main.c **** {
  28              		.loc 1 526 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  33              		.cfi_def_cfa_offset 24
  34              		.cfi_offset 4, -24
  35              		.cfi_offset 5, -20
  36              		.cfi_offset 6, -16
  37              		.cfi_offset 7, -12
  38              		.cfi_offset 8, -8
  39              		.cfi_offset 14, -4
  40 0004 8CB0     		sub	sp, sp, #48
  41              		.cfi_def_cfa_offset 72
 527:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 527 3 view .LVU1
  43              		.loc 1 527 20 is_stmt 0 view .LVU2
  44 0006 0024     		movs	r4, #0
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 11


  45 0008 0794     		str	r4, [sp, #28]
  46 000a 0894     		str	r4, [sp, #32]
  47 000c 0994     		str	r4, [sp, #36]
  48 000e 0A94     		str	r4, [sp, #40]
  49 0010 0B94     		str	r4, [sp, #44]
 528:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 529:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 530:Core/Src/main.c **** 
 531:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 532:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  50              		.loc 1 532 3 is_stmt 1 view .LVU3
  51              	.LBB4:
  52              		.loc 1 532 3 view .LVU4
  53 0012 0194     		str	r4, [sp, #4]
  54              		.loc 1 532 3 view .LVU5
  55 0014 384B     		ldr	r3, .L3
  56 0016 1A6B     		ldr	r2, [r3, #48]
  57 0018 42F00402 		orr	r2, r2, #4
  58 001c 1A63     		str	r2, [r3, #48]
  59              		.loc 1 532 3 view .LVU6
  60 001e 1A6B     		ldr	r2, [r3, #48]
  61 0020 02F00402 		and	r2, r2, #4
  62 0024 0192     		str	r2, [sp, #4]
  63              		.loc 1 532 3 view .LVU7
  64 0026 019A     		ldr	r2, [sp, #4]
  65              	.LBE4:
  66              		.loc 1 532 3 view .LVU8
 533:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  67              		.loc 1 533 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 533 3 view .LVU10
  70 0028 0294     		str	r4, [sp, #8]
  71              		.loc 1 533 3 view .LVU11
  72 002a 1A6B     		ldr	r2, [r3, #48]
  73 002c 42F08002 		orr	r2, r2, #128
  74 0030 1A63     		str	r2, [r3, #48]
  75              		.loc 1 533 3 view .LVU12
  76 0032 1A6B     		ldr	r2, [r3, #48]
  77 0034 02F08002 		and	r2, r2, #128
  78 0038 0292     		str	r2, [sp, #8]
  79              		.loc 1 533 3 view .LVU13
  80 003a 029A     		ldr	r2, [sp, #8]
  81              	.LBE5:
  82              		.loc 1 533 3 view .LVU14
 534:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  83              		.loc 1 534 3 view .LVU15
  84              	.LBB6:
  85              		.loc 1 534 3 view .LVU16
  86 003c 0394     		str	r4, [sp, #12]
  87              		.loc 1 534 3 view .LVU17
  88 003e 1A6B     		ldr	r2, [r3, #48]
  89 0040 42F00102 		orr	r2, r2, #1
  90 0044 1A63     		str	r2, [r3, #48]
  91              		.loc 1 534 3 view .LVU18
  92 0046 1A6B     		ldr	r2, [r3, #48]
  93 0048 02F00102 		and	r2, r2, #1
  94 004c 0392     		str	r2, [sp, #12]
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 12


  95              		.loc 1 534 3 view .LVU19
  96 004e 039A     		ldr	r2, [sp, #12]
  97              	.LBE6:
  98              		.loc 1 534 3 view .LVU20
 535:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  99              		.loc 1 535 3 view .LVU21
 100              	.LBB7:
 101              		.loc 1 535 3 view .LVU22
 102 0050 0494     		str	r4, [sp, #16]
 103              		.loc 1 535 3 view .LVU23
 104 0052 1A6B     		ldr	r2, [r3, #48]
 105 0054 42F01002 		orr	r2, r2, #16
 106 0058 1A63     		str	r2, [r3, #48]
 107              		.loc 1 535 3 view .LVU24
 108 005a 1A6B     		ldr	r2, [r3, #48]
 109 005c 02F01002 		and	r2, r2, #16
 110 0060 0492     		str	r2, [sp, #16]
 111              		.loc 1 535 3 view .LVU25
 112 0062 049A     		ldr	r2, [sp, #16]
 113              	.LBE7:
 114              		.loc 1 535 3 view .LVU26
 536:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 115              		.loc 1 536 3 view .LVU27
 116              	.LBB8:
 117              		.loc 1 536 3 view .LVU28
 118 0064 0594     		str	r4, [sp, #20]
 119              		.loc 1 536 3 view .LVU29
 120 0066 1A6B     		ldr	r2, [r3, #48]
 121 0068 42F00202 		orr	r2, r2, #2
 122 006c 1A63     		str	r2, [r3, #48]
 123              		.loc 1 536 3 view .LVU30
 124 006e 1A6B     		ldr	r2, [r3, #48]
 125 0070 02F00202 		and	r2, r2, #2
 126 0074 0592     		str	r2, [sp, #20]
 127              		.loc 1 536 3 view .LVU31
 128 0076 059A     		ldr	r2, [sp, #20]
 129              	.LBE8:
 130              		.loc 1 536 3 view .LVU32
 537:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 131              		.loc 1 537 3 view .LVU33
 132              	.LBB9:
 133              		.loc 1 537 3 view .LVU34
 134 0078 0694     		str	r4, [sp, #24]
 135              		.loc 1 537 3 view .LVU35
 136 007a 1A6B     		ldr	r2, [r3, #48]
 137 007c 42F00802 		orr	r2, r2, #8
 138 0080 1A63     		str	r2, [r3, #48]
 139              		.loc 1 537 3 view .LVU36
 140 0082 1B6B     		ldr	r3, [r3, #48]
 141 0084 03F00803 		and	r3, r3, #8
 142 0088 0693     		str	r3, [sp, #24]
 143              		.loc 1 537 3 view .LVU37
 144 008a 069B     		ldr	r3, [sp, #24]
 145              	.LBE9:
 146              		.loc 1 537 3 view .LVU38
 538:Core/Src/main.c **** 
 539:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 13


 540:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13|XSHUT_BL_Pin|BIN2_Pin|XSHUT_BR_Pin
 147              		.loc 1 540 3 view .LVU39
 148 008c DFF87480 		ldr	r8, .L3+12
 149 0090 2246     		mov	r2, r4
 150 0092 42F2FF01 		movw	r1, #8447
 151 0096 4046     		mov	r0, r8
 152 0098 FFF7FEFF 		bl	HAL_GPIO_WritePin
 153              	.LVL0:
 541:Core/Src/main.c ****                           |BIN1_Pin|XSHUT_FR_Pin|AIN2_Pin|XSHUT_FF_Pin
 542:Core/Src/main.c ****                           |AIN1_Pin, GPIO_PIN_RESET);
 543:Core/Src/main.c **** 
 544:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 545:Core/Src/main.c ****   HAL_GPIO_WritePin(STBY_GPIO_Port, STBY_Pin, GPIO_PIN_RESET);
 154              		.loc 1 545 3 view .LVU40
 155 009c 174F     		ldr	r7, .L3+4
 156 009e 2246     		mov	r2, r4
 157 00a0 4FF48051 		mov	r1, #4096
 158 00a4 3846     		mov	r0, r7
 159 00a6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 160              	.LVL1:
 546:Core/Src/main.c **** 
 547:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 548:Core/Src/main.c ****   HAL_GPIO_WritePin(XSHUT_FL_GPIO_Port, XSHUT_FL_Pin, GPIO_PIN_RESET);
 161              		.loc 1 548 3 view .LVU41
 162 00aa 154E     		ldr	r6, .L3+8
 163 00ac 2246     		mov	r2, r4
 164 00ae 0821     		movs	r1, #8
 165 00b0 3046     		mov	r0, r6
 166 00b2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 167              	.LVL2:
 549:Core/Src/main.c **** 
 550:Core/Src/main.c ****   /*Configure GPIO pins : PD13 XSHUT_BL_Pin BIN2_Pin XSHUT_BR_Pin
 551:Core/Src/main.c ****                            BIN1_Pin XSHUT_FR_Pin AIN2_Pin XSHUT_FF_Pin
 552:Core/Src/main.c ****                            AIN1_Pin */
 553:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13|XSHUT_BL_Pin|BIN2_Pin|XSHUT_BR_Pin
 168              		.loc 1 553 3 view .LVU42
 169              		.loc 1 553 23 is_stmt 0 view .LVU43
 170 00b6 42F2FF03 		movw	r3, #8447
 171 00ba 0793     		str	r3, [sp, #28]
 554:Core/Src/main.c ****                           |BIN1_Pin|XSHUT_FR_Pin|AIN2_Pin|XSHUT_FF_Pin
 555:Core/Src/main.c ****                           |AIN1_Pin;
 556:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 172              		.loc 1 556 3 is_stmt 1 view .LVU44
 173              		.loc 1 556 24 is_stmt 0 view .LVU45
 174 00bc 0125     		movs	r5, #1
 175 00be 0895     		str	r5, [sp, #32]
 557:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 176              		.loc 1 557 3 is_stmt 1 view .LVU46
 177              		.loc 1 557 24 is_stmt 0 view .LVU47
 178 00c0 0994     		str	r4, [sp, #36]
 558:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 179              		.loc 1 558 3 is_stmt 1 view .LVU48
 180              		.loc 1 558 25 is_stmt 0 view .LVU49
 181 00c2 0A94     		str	r4, [sp, #40]
 559:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 182              		.loc 1 559 3 is_stmt 1 view .LVU50
 183 00c4 07A9     		add	r1, sp, #28
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 14


 184 00c6 4046     		mov	r0, r8
 185 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 186              	.LVL3:
 560:Core/Src/main.c **** 
 561:Core/Src/main.c ****   /*Configure GPIO pin : STBY_Pin */
 562:Core/Src/main.c ****   GPIO_InitStruct.Pin = STBY_Pin;
 187              		.loc 1 562 3 view .LVU51
 188              		.loc 1 562 23 is_stmt 0 view .LVU52
 189 00cc 4FF48053 		mov	r3, #4096
 190 00d0 0793     		str	r3, [sp, #28]
 563:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 191              		.loc 1 563 3 is_stmt 1 view .LVU53
 192              		.loc 1 563 24 is_stmt 0 view .LVU54
 193 00d2 0895     		str	r5, [sp, #32]
 564:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 194              		.loc 1 564 3 is_stmt 1 view .LVU55
 195              		.loc 1 564 24 is_stmt 0 view .LVU56
 196 00d4 0994     		str	r4, [sp, #36]
 565:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 197              		.loc 1 565 3 is_stmt 1 view .LVU57
 198              		.loc 1 565 25 is_stmt 0 view .LVU58
 199 00d6 0A94     		str	r4, [sp, #40]
 566:Core/Src/main.c ****   HAL_GPIO_Init(STBY_GPIO_Port, &GPIO_InitStruct);
 200              		.loc 1 566 3 is_stmt 1 view .LVU59
 201 00d8 07A9     		add	r1, sp, #28
 202 00da 3846     		mov	r0, r7
 203 00dc FFF7FEFF 		bl	HAL_GPIO_Init
 204              	.LVL4:
 567:Core/Src/main.c **** 
 568:Core/Src/main.c ****   /*Configure GPIO pin : XSHUT_FL_Pin */
 569:Core/Src/main.c ****   GPIO_InitStruct.Pin = XSHUT_FL_Pin;
 205              		.loc 1 569 3 view .LVU60
 206              		.loc 1 569 23 is_stmt 0 view .LVU61
 207 00e0 0823     		movs	r3, #8
 208 00e2 0793     		str	r3, [sp, #28]
 570:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 209              		.loc 1 570 3 is_stmt 1 view .LVU62
 210              		.loc 1 570 24 is_stmt 0 view .LVU63
 211 00e4 0895     		str	r5, [sp, #32]
 571:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 212              		.loc 1 571 3 is_stmt 1 view .LVU64
 213              		.loc 1 571 24 is_stmt 0 view .LVU65
 214 00e6 0994     		str	r4, [sp, #36]
 572:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 215              		.loc 1 572 3 is_stmt 1 view .LVU66
 216              		.loc 1 572 25 is_stmt 0 view .LVU67
 217 00e8 0A94     		str	r4, [sp, #40]
 573:Core/Src/main.c ****   HAL_GPIO_Init(XSHUT_FL_GPIO_Port, &GPIO_InitStruct);
 218              		.loc 1 573 3 is_stmt 1 view .LVU68
 219 00ea 07A9     		add	r1, sp, #28
 220 00ec 3046     		mov	r0, r6
 221 00ee FFF7FEFF 		bl	HAL_GPIO_Init
 222              	.LVL5:
 574:Core/Src/main.c **** 
 575:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 576:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 577:Core/Src/main.c **** }
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 15


 223              		.loc 1 577 1 is_stmt 0 view .LVU69
 224 00f2 0CB0     		add	sp, sp, #48
 225              		.cfi_def_cfa_offset 24
 226              		@ sp needed
 227 00f4 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 228              	.L4:
 229              		.align	2
 230              	.L3:
 231 00f8 00380240 		.word	1073887232
 232 00fc 00080240 		.word	1073874944
 233 0100 00040240 		.word	1073873920
 234 0104 000C0240 		.word	1073875968
 235              		.cfi_endproc
 236              	.LFE247:
 238              		.section	.text.MX_DMA_Init,"ax",%progbits
 239              		.align	1
 240              		.syntax unified
 241              		.thumb
 242              		.thumb_func
 243              		.fpu fpv4-sp-d16
 245              	MX_DMA_Init:
 246              	.LFB246:
 508:Core/Src/main.c **** 
 247              		.loc 1 508 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 8
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 251 0000 00B5     		push	{lr}
 252              		.cfi_def_cfa_offset 4
 253              		.cfi_offset 14, -4
 254 0002 83B0     		sub	sp, sp, #12
 255              		.cfi_def_cfa_offset 16
 511:Core/Src/main.c **** 
 256              		.loc 1 511 3 view .LVU71
 257              	.LBB10:
 511:Core/Src/main.c **** 
 258              		.loc 1 511 3 view .LVU72
 259 0004 0022     		movs	r2, #0
 260 0006 0192     		str	r2, [sp, #4]
 511:Core/Src/main.c **** 
 261              		.loc 1 511 3 view .LVU73
 262 0008 094B     		ldr	r3, .L7
 263 000a 196B     		ldr	r1, [r3, #48]
 264 000c 41F40011 		orr	r1, r1, #2097152
 265 0010 1963     		str	r1, [r3, #48]
 511:Core/Src/main.c **** 
 266              		.loc 1 511 3 view .LVU74
 267 0012 1B6B     		ldr	r3, [r3, #48]
 268 0014 03F40013 		and	r3, r3, #2097152
 269 0018 0193     		str	r3, [sp, #4]
 511:Core/Src/main.c **** 
 270              		.loc 1 511 3 view .LVU75
 271 001a 019B     		ldr	r3, [sp, #4]
 272              	.LBE10:
 511:Core/Src/main.c **** 
 273              		.loc 1 511 3 view .LVU76
 515:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 16


 274              		.loc 1 515 3 view .LVU77
 275 001c 0121     		movs	r1, #1
 276 001e 0C20     		movs	r0, #12
 277 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 278              	.LVL6:
 516:Core/Src/main.c **** 
 279              		.loc 1 516 3 view .LVU78
 280 0024 0C20     		movs	r0, #12
 281 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 282              	.LVL7:
 518:Core/Src/main.c **** 
 283              		.loc 1 518 1 is_stmt 0 view .LVU79
 284 002a 03B0     		add	sp, sp, #12
 285              		.cfi_def_cfa_offset 4
 286              		@ sp needed
 287 002c 5DF804FB 		ldr	pc, [sp], #4
 288              	.L8:
 289              		.align	2
 290              	.L7:
 291 0030 00380240 		.word	1073887232
 292              		.cfi_endproc
 293              	.LFE246:
 295              		.section	.text.Error_Handler,"ax",%progbits
 296              		.align	1
 297              		.global	Error_Handler
 298              		.syntax unified
 299              		.thumb
 300              		.thumb_func
 301              		.fpu fpv4-sp-d16
 303              	Error_Handler:
 304              	.LFB248:
 578:Core/Src/main.c **** 
 579:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 580:Core/Src/main.c **** 
 581:Core/Src/main.c **** /* USER CODE END 4 */
 582:Core/Src/main.c **** 
 583:Core/Src/main.c **** /**
 584:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 585:Core/Src/main.c ****   * @retval None
 586:Core/Src/main.c ****   */
 587:Core/Src/main.c **** void Error_Handler(void)
 588:Core/Src/main.c **** {
 305              		.loc 1 588 1 is_stmt 1 view -0
 306              		.cfi_startproc
 307              		@ Volatile: function does not return.
 308              		@ args = 0, pretend = 0, frame = 0
 309              		@ frame_needed = 0, uses_anonymous_args = 0
 310              		@ link register save eliminated.
 589:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 590:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 591:Core/Src/main.c ****   __disable_irq();
 311              		.loc 1 591 3 view .LVU81
 312              	.LBB11:
 313              	.LBI11:
 314              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 17


   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 18


  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 19


 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 315              		.loc 2 140 27 view .LVU82
 316              	.LBB12:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 317              		.loc 2 142 3 view .LVU83
 318              		.syntax unified
 319              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 320 0000 72B6     		cpsid i
 321              	@ 0 "" 2
 322              		.thumb
 323              		.syntax unified
 324              	.L10:
 325              	.LBE12:
 326              	.LBE11:
 592:Core/Src/main.c ****   while (1)
 327              		.loc 1 592 3 discriminator 1 view .LVU84
 593:Core/Src/main.c ****   {
 594:Core/Src/main.c ****   }
 328              		.loc 1 594 3 discriminator 1 view .LVU85
 592:Core/Src/main.c ****   while (1)
 329              		.loc 1 592 9 discriminator 1 view .LVU86
 330 0002 FEE7     		b	.L10
 331              		.cfi_endproc
 332              	.LFE248:
 334              		.section	.text.MX_I2C1_Init,"ax",%progbits
 335              		.align	1
 336              		.syntax unified
 337              		.thumb
 338              		.thumb_func
 339              		.fpu fpv4-sp-d16
 341              	MX_I2C1_Init:
 342              	.LFB241:
 281:Core/Src/main.c **** 
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 20


 343              		.loc 1 281 1 view -0
 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 0
 346              		@ frame_needed = 0, uses_anonymous_args = 0
 347 0000 08B5     		push	{r3, lr}
 348              		.cfi_def_cfa_offset 8
 349              		.cfi_offset 3, -8
 350              		.cfi_offset 14, -4
 290:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 351              		.loc 1 290 3 view .LVU88
 290:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 352              		.loc 1 290 18 is_stmt 0 view .LVU89
 353 0002 0A48     		ldr	r0, .L15
 354 0004 0A4B     		ldr	r3, .L15+4
 355 0006 0360     		str	r3, [r0]
 291:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 356              		.loc 1 291 3 is_stmt 1 view .LVU90
 291:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 357              		.loc 1 291 25 is_stmt 0 view .LVU91
 358 0008 0A4B     		ldr	r3, .L15+8
 359 000a 4360     		str	r3, [r0, #4]
 292:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 360              		.loc 1 292 3 is_stmt 1 view .LVU92
 292:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 361              		.loc 1 292 24 is_stmt 0 view .LVU93
 362 000c 0023     		movs	r3, #0
 363 000e 8360     		str	r3, [r0, #8]
 293:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 364              		.loc 1 293 3 is_stmt 1 view .LVU94
 293:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 365              		.loc 1 293 26 is_stmt 0 view .LVU95
 366 0010 C360     		str	r3, [r0, #12]
 294:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 367              		.loc 1 294 3 is_stmt 1 view .LVU96
 294:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 368              		.loc 1 294 29 is_stmt 0 view .LVU97
 369 0012 4FF48042 		mov	r2, #16384
 370 0016 0261     		str	r2, [r0, #16]
 295:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 371              		.loc 1 295 3 is_stmt 1 view .LVU98
 295:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 372              		.loc 1 295 30 is_stmt 0 view .LVU99
 373 0018 4361     		str	r3, [r0, #20]
 296:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 374              		.loc 1 296 3 is_stmt 1 view .LVU100
 296:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 375              		.loc 1 296 26 is_stmt 0 view .LVU101
 376 001a 8361     		str	r3, [r0, #24]
 297:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 377              		.loc 1 297 3 is_stmt 1 view .LVU102
 297:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 378              		.loc 1 297 30 is_stmt 0 view .LVU103
 379 001c C361     		str	r3, [r0, #28]
 298:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 380              		.loc 1 298 3 is_stmt 1 view .LVU104
 298:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 381              		.loc 1 298 28 is_stmt 0 view .LVU105
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 21


 382 001e 0362     		str	r3, [r0, #32]
 299:Core/Src/main.c ****   {
 383              		.loc 1 299 3 is_stmt 1 view .LVU106
 299:Core/Src/main.c ****   {
 384              		.loc 1 299 7 is_stmt 0 view .LVU107
 385 0020 FFF7FEFF 		bl	HAL_I2C_Init
 386              	.LVL8:
 299:Core/Src/main.c ****   {
 387              		.loc 1 299 6 view .LVU108
 388 0024 00B9     		cbnz	r0, .L14
 307:Core/Src/main.c **** 
 389              		.loc 1 307 1 view .LVU109
 390 0026 08BD     		pop	{r3, pc}
 391              	.L14:
 301:Core/Src/main.c ****   }
 392              		.loc 1 301 5 is_stmt 1 view .LVU110
 393 0028 FFF7FEFF 		bl	Error_Handler
 394              	.LVL9:
 395              	.L16:
 396              		.align	2
 397              	.L15:
 398 002c 00000000 		.word	hi2c1
 399 0030 00540040 		.word	1073763328
 400 0034 801A0600 		.word	400000
 401              		.cfi_endproc
 402              	.LFE241:
 404              		.section	.text.MX_ADC1_Init,"ax",%progbits
 405              		.align	1
 406              		.syntax unified
 407              		.thumb
 408              		.thumb_func
 409              		.fpu fpv4-sp-d16
 411              	MX_ADC1_Init:
 412              	.LFB240:
 229:Core/Src/main.c **** 
 413              		.loc 1 229 1 view -0
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 16
 416              		@ frame_needed = 0, uses_anonymous_args = 0
 417 0000 00B5     		push	{lr}
 418              		.cfi_def_cfa_offset 4
 419              		.cfi_offset 14, -4
 420 0002 85B0     		sub	sp, sp, #20
 421              		.cfi_def_cfa_offset 24
 235:Core/Src/main.c **** 
 422              		.loc 1 235 3 view .LVU112
 235:Core/Src/main.c **** 
 423              		.loc 1 235 26 is_stmt 0 view .LVU113
 424 0004 0023     		movs	r3, #0
 425 0006 0093     		str	r3, [sp]
 426 0008 0193     		str	r3, [sp, #4]
 427 000a 0293     		str	r3, [sp, #8]
 428 000c 0393     		str	r3, [sp, #12]
 243:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 429              		.loc 1 243 3 is_stmt 1 view .LVU114
 243:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 430              		.loc 1 243 18 is_stmt 0 view .LVU115
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 22


 431 000e 1448     		ldr	r0, .L23
 432 0010 144A     		ldr	r2, .L23+4
 433 0012 0260     		str	r2, [r0]
 244:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 434              		.loc 1 244 3 is_stmt 1 view .LVU116
 244:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 435              		.loc 1 244 29 is_stmt 0 view .LVU117
 436 0014 4FF48032 		mov	r2, #65536
 437 0018 4260     		str	r2, [r0, #4]
 245:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 438              		.loc 1 245 3 is_stmt 1 view .LVU118
 245:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 439              		.loc 1 245 25 is_stmt 0 view .LVU119
 440 001a 8360     		str	r3, [r0, #8]
 246:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 441              		.loc 1 246 3 is_stmt 1 view .LVU120
 246:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 442              		.loc 1 246 27 is_stmt 0 view .LVU121
 443 001c 0361     		str	r3, [r0, #16]
 247:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 444              		.loc 1 247 3 is_stmt 1 view .LVU122
 247:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 445              		.loc 1 247 33 is_stmt 0 view .LVU123
 446 001e 0122     		movs	r2, #1
 447 0020 0276     		strb	r2, [r0, #24]
 248:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 448              		.loc 1 248 3 is_stmt 1 view .LVU124
 248:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 449              		.loc 1 248 36 is_stmt 0 view .LVU125
 450 0022 80F82030 		strb	r3, [r0, #32]
 249:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 451              		.loc 1 249 3 is_stmt 1 view .LVU126
 249:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 452              		.loc 1 249 35 is_stmt 0 view .LVU127
 453 0026 C362     		str	r3, [r0, #44]
 250:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 454              		.loc 1 250 3 is_stmt 1 view .LVU128
 250:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 455              		.loc 1 250 31 is_stmt 0 view .LVU129
 456 0028 0F49     		ldr	r1, .L23+8
 457 002a 8162     		str	r1, [r0, #40]
 251:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 458              		.loc 1 251 3 is_stmt 1 view .LVU130
 251:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 459              		.loc 1 251 24 is_stmt 0 view .LVU131
 460 002c C360     		str	r3, [r0, #12]
 252:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 461              		.loc 1 252 3 is_stmt 1 view .LVU132
 252:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 462              		.loc 1 252 30 is_stmt 0 view .LVU133
 463 002e C261     		str	r2, [r0, #28]
 253:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 464              		.loc 1 253 3 is_stmt 1 view .LVU134
 253:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 465              		.loc 1 253 36 is_stmt 0 view .LVU135
 466 0030 80F83030 		strb	r3, [r0, #48]
 254:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 23


 467              		.loc 1 254 3 is_stmt 1 view .LVU136
 254:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 468              		.loc 1 254 27 is_stmt 0 view .LVU137
 469 0034 4261     		str	r2, [r0, #20]
 255:Core/Src/main.c ****   {
 470              		.loc 1 255 3 is_stmt 1 view .LVU138
 255:Core/Src/main.c ****   {
 471              		.loc 1 255 7 is_stmt 0 view .LVU139
 472 0036 FFF7FEFF 		bl	HAL_ADC_Init
 473              	.LVL10:
 255:Core/Src/main.c ****   {
 474              		.loc 1 255 6 view .LVU140
 475 003a 68B9     		cbnz	r0, .L21
 262:Core/Src/main.c ****   sConfig.Rank = 1;
 476              		.loc 1 262 3 is_stmt 1 view .LVU141
 262:Core/Src/main.c ****   sConfig.Rank = 1;
 477              		.loc 1 262 19 is_stmt 0 view .LVU142
 478 003c 0023     		movs	r3, #0
 479 003e 0093     		str	r3, [sp]
 263:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 480              		.loc 1 263 3 is_stmt 1 view .LVU143
 263:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 481              		.loc 1 263 16 is_stmt 0 view .LVU144
 482 0040 0123     		movs	r3, #1
 483 0042 0193     		str	r3, [sp, #4]
 264:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 484              		.loc 1 264 3 is_stmt 1 view .LVU145
 264:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 485              		.loc 1 264 24 is_stmt 0 view .LVU146
 486 0044 0623     		movs	r3, #6
 487 0046 0293     		str	r3, [sp, #8]
 265:Core/Src/main.c ****   {
 488              		.loc 1 265 3 is_stmt 1 view .LVU147
 265:Core/Src/main.c ****   {
 489              		.loc 1 265 7 is_stmt 0 view .LVU148
 490 0048 6946     		mov	r1, sp
 491 004a 0548     		ldr	r0, .L23
 492 004c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 493              	.LVL11:
 265:Core/Src/main.c ****   {
 494              		.loc 1 265 6 view .LVU149
 495 0050 20B9     		cbnz	r0, .L22
 273:Core/Src/main.c **** 
 496              		.loc 1 273 1 view .LVU150
 497 0052 05B0     		add	sp, sp, #20
 498              		.cfi_remember_state
 499              		.cfi_def_cfa_offset 4
 500              		@ sp needed
 501 0054 5DF804FB 		ldr	pc, [sp], #4
 502              	.L21:
 503              		.cfi_restore_state
 257:Core/Src/main.c ****   }
 504              		.loc 1 257 5 is_stmt 1 view .LVU151
 505 0058 FFF7FEFF 		bl	Error_Handler
 506              	.LVL12:
 507              	.L22:
 267:Core/Src/main.c ****   }
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 24


 508              		.loc 1 267 5 view .LVU152
 509 005c FFF7FEFF 		bl	Error_Handler
 510              	.LVL13:
 511              	.L24:
 512              		.align	2
 513              	.L23:
 514 0060 00000000 		.word	hadc1
 515 0064 00200140 		.word	1073815552
 516 0068 0100000F 		.word	251658241
 517              		.cfi_endproc
 518              	.LFE240:
 520              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 521              		.align	1
 522              		.syntax unified
 523              		.thumb
 524              		.thumb_func
 525              		.fpu fpv4-sp-d16
 527              	MX_USART3_UART_Init:
 528              	.LFB245:
 477:Core/Src/main.c **** 
 529              		.loc 1 477 1 view -0
 530              		.cfi_startproc
 531              		@ args = 0, pretend = 0, frame = 0
 532              		@ frame_needed = 0, uses_anonymous_args = 0
 533 0000 08B5     		push	{r3, lr}
 534              		.cfi_def_cfa_offset 8
 535              		.cfi_offset 3, -8
 536              		.cfi_offset 14, -4
 486:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 537              		.loc 1 486 3 view .LVU154
 486:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 538              		.loc 1 486 19 is_stmt 0 view .LVU155
 539 0002 0A48     		ldr	r0, .L29
 540 0004 0A4B     		ldr	r3, .L29+4
 541 0006 0360     		str	r3, [r0]
 487:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 542              		.loc 1 487 3 is_stmt 1 view .LVU156
 487:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 543              		.loc 1 487 24 is_stmt 0 view .LVU157
 544 0008 4FF4E133 		mov	r3, #115200
 545 000c 4360     		str	r3, [r0, #4]
 488:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 546              		.loc 1 488 3 is_stmt 1 view .LVU158
 488:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 547              		.loc 1 488 26 is_stmt 0 view .LVU159
 548 000e 0023     		movs	r3, #0
 549 0010 8360     		str	r3, [r0, #8]
 489:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 550              		.loc 1 489 3 is_stmt 1 view .LVU160
 489:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 551              		.loc 1 489 24 is_stmt 0 view .LVU161
 552 0012 C360     		str	r3, [r0, #12]
 490:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 553              		.loc 1 490 3 is_stmt 1 view .LVU162
 490:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 554              		.loc 1 490 22 is_stmt 0 view .LVU163
 555 0014 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 25


 491:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 556              		.loc 1 491 3 is_stmt 1 view .LVU164
 491:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 557              		.loc 1 491 20 is_stmt 0 view .LVU165
 558 0016 0C22     		movs	r2, #12
 559 0018 4261     		str	r2, [r0, #20]
 492:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 560              		.loc 1 492 3 is_stmt 1 view .LVU166
 492:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 561              		.loc 1 492 25 is_stmt 0 view .LVU167
 562 001a 8361     		str	r3, [r0, #24]
 493:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 563              		.loc 1 493 3 is_stmt 1 view .LVU168
 493:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 564              		.loc 1 493 28 is_stmt 0 view .LVU169
 565 001c C361     		str	r3, [r0, #28]
 494:Core/Src/main.c ****   {
 566              		.loc 1 494 3 is_stmt 1 view .LVU170
 494:Core/Src/main.c ****   {
 567              		.loc 1 494 7 is_stmt 0 view .LVU171
 568 001e FFF7FEFF 		bl	HAL_UART_Init
 569              	.LVL14:
 494:Core/Src/main.c ****   {
 570              		.loc 1 494 6 view .LVU172
 571 0022 00B9     		cbnz	r0, .L28
 502:Core/Src/main.c **** 
 572              		.loc 1 502 1 view .LVU173
 573 0024 08BD     		pop	{r3, pc}
 574              	.L28:
 496:Core/Src/main.c ****   }
 575              		.loc 1 496 5 is_stmt 1 view .LVU174
 576 0026 FFF7FEFF 		bl	Error_Handler
 577              	.LVL15:
 578              	.L30:
 579 002a 00BF     		.align	2
 580              	.L29:
 581 002c 00000000 		.word	huart3
 582 0030 00480040 		.word	1073760256
 583              		.cfi_endproc
 584              	.LFE245:
 586              		.section	.text.MX_TIM1_Init,"ax",%progbits
 587              		.align	1
 588              		.syntax unified
 589              		.thumb
 590              		.thumb_func
 591              		.fpu fpv4-sp-d16
 593              	MX_TIM1_Init:
 594              	.LFB242:
 315:Core/Src/main.c **** 
 595              		.loc 1 315 1 view -0
 596              		.cfi_startproc
 597              		@ args = 0, pretend = 0, frame = 48
 598              		@ frame_needed = 0, uses_anonymous_args = 0
 599 0000 00B5     		push	{lr}
 600              		.cfi_def_cfa_offset 4
 601              		.cfi_offset 14, -4
 602 0002 8DB0     		sub	sp, sp, #52
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 26


 603              		.cfi_def_cfa_offset 56
 321:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 604              		.loc 1 321 3 view .LVU176
 322:Core/Src/main.c **** 
 605              		.loc 1 322 3 view .LVU177
 322:Core/Src/main.c **** 
 606              		.loc 1 322 27 is_stmt 0 view .LVU178
 607 0004 0023     		movs	r3, #0
 608 0006 0193     		str	r3, [sp, #4]
 609 0008 0293     		str	r3, [sp, #8]
 327:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 610              		.loc 1 327 3 is_stmt 1 view .LVU179
 327:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 611              		.loc 1 327 18 is_stmt 0 view .LVU180
 612 000a 1448     		ldr	r0, .L37
 613 000c 144A     		ldr	r2, .L37+4
 614 000e 0260     		str	r2, [r0]
 328:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 615              		.loc 1 328 3 is_stmt 1 view .LVU181
 328:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 616              		.loc 1 328 24 is_stmt 0 view .LVU182
 617 0010 4360     		str	r3, [r0, #4]
 329:Core/Src/main.c ****   htim1.Init.Period = 65535;
 618              		.loc 1 329 3 is_stmt 1 view .LVU183
 329:Core/Src/main.c ****   htim1.Init.Period = 65535;
 619              		.loc 1 329 26 is_stmt 0 view .LVU184
 620 0012 8360     		str	r3, [r0, #8]
 330:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 621              		.loc 1 330 3 is_stmt 1 view .LVU185
 330:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 622              		.loc 1 330 21 is_stmt 0 view .LVU186
 623 0014 4FF6FF72 		movw	r2, #65535
 624 0018 C260     		str	r2, [r0, #12]
 331:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 625              		.loc 1 331 3 is_stmt 1 view .LVU187
 331:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 626              		.loc 1 331 28 is_stmt 0 view .LVU188
 627 001a 0361     		str	r3, [r0, #16]
 332:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 628              		.loc 1 332 3 is_stmt 1 view .LVU189
 332:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 629              		.loc 1 332 32 is_stmt 0 view .LVU190
 630 001c 4361     		str	r3, [r0, #20]
 333:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 631              		.loc 1 333 3 is_stmt 1 view .LVU191
 333:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 632              		.loc 1 333 32 is_stmt 0 view .LVU192
 633 001e 8361     		str	r3, [r0, #24]
 334:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 634              		.loc 1 334 3 is_stmt 1 view .LVU193
 334:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 635              		.loc 1 334 23 is_stmt 0 view .LVU194
 636 0020 0322     		movs	r2, #3
 637 0022 0392     		str	r2, [sp, #12]
 335:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 638              		.loc 1 335 3 is_stmt 1 view .LVU195
 335:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 27


 639              		.loc 1 335 23 is_stmt 0 view .LVU196
 640 0024 0493     		str	r3, [sp, #16]
 336:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 641              		.loc 1 336 3 is_stmt 1 view .LVU197
 336:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 642              		.loc 1 336 24 is_stmt 0 view .LVU198
 643 0026 0122     		movs	r2, #1
 644 0028 0592     		str	r2, [sp, #20]
 337:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 645              		.loc 1 337 3 is_stmt 1 view .LVU199
 337:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 646              		.loc 1 337 24 is_stmt 0 view .LVU200
 647 002a 0693     		str	r3, [sp, #24]
 338:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 648              		.loc 1 338 3 is_stmt 1 view .LVU201
 338:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 649              		.loc 1 338 21 is_stmt 0 view .LVU202
 650 002c 0793     		str	r3, [sp, #28]
 339:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 651              		.loc 1 339 3 is_stmt 1 view .LVU203
 339:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 652              		.loc 1 339 23 is_stmt 0 view .LVU204
 653 002e 0893     		str	r3, [sp, #32]
 340:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 654              		.loc 1 340 3 is_stmt 1 view .LVU205
 340:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 655              		.loc 1 340 24 is_stmt 0 view .LVU206
 656 0030 0992     		str	r2, [sp, #36]
 341:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 657              		.loc 1 341 3 is_stmt 1 view .LVU207
 341:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 658              		.loc 1 341 24 is_stmt 0 view .LVU208
 659 0032 0A93     		str	r3, [sp, #40]
 342:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 660              		.loc 1 342 3 is_stmt 1 view .LVU209
 342:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 661              		.loc 1 342 21 is_stmt 0 view .LVU210
 662 0034 0B93     		str	r3, [sp, #44]
 343:Core/Src/main.c ****   {
 663              		.loc 1 343 3 is_stmt 1 view .LVU211
 343:Core/Src/main.c ****   {
 664              		.loc 1 343 7 is_stmt 0 view .LVU212
 665 0036 03A9     		add	r1, sp, #12
 666 0038 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 667              	.LVL16:
 343:Core/Src/main.c ****   {
 668              		.loc 1 343 6 view .LVU213
 669 003c 50B9     		cbnz	r0, .L35
 347:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 670              		.loc 1 347 3 is_stmt 1 view .LVU214
 347:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 671              		.loc 1 347 37 is_stmt 0 view .LVU215
 672 003e 0023     		movs	r3, #0
 673 0040 0193     		str	r3, [sp, #4]
 348:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 674              		.loc 1 348 3 is_stmt 1 view .LVU216
 348:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 28


 675              		.loc 1 348 33 is_stmt 0 view .LVU217
 676 0042 0293     		str	r3, [sp, #8]
 349:Core/Src/main.c ****   {
 677              		.loc 1 349 3 is_stmt 1 view .LVU218
 349:Core/Src/main.c ****   {
 678              		.loc 1 349 7 is_stmt 0 view .LVU219
 679 0044 01A9     		add	r1, sp, #4
 680 0046 0548     		ldr	r0, .L37
 681 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 682              	.LVL17:
 349:Core/Src/main.c ****   {
 683              		.loc 1 349 6 view .LVU220
 684 004c 20B9     		cbnz	r0, .L36
 357:Core/Src/main.c **** 
 685              		.loc 1 357 1 view .LVU221
 686 004e 0DB0     		add	sp, sp, #52
 687              		.cfi_remember_state
 688              		.cfi_def_cfa_offset 4
 689              		@ sp needed
 690 0050 5DF804FB 		ldr	pc, [sp], #4
 691              	.L35:
 692              		.cfi_restore_state
 345:Core/Src/main.c ****   }
 693              		.loc 1 345 5 is_stmt 1 view .LVU222
 694 0054 FFF7FEFF 		bl	Error_Handler
 695              	.LVL18:
 696              	.L36:
 351:Core/Src/main.c ****   }
 697              		.loc 1 351 5 view .LVU223
 698 0058 FFF7FEFF 		bl	Error_Handler
 699              	.LVL19:
 700              	.L38:
 701              		.align	2
 702              	.L37:
 703 005c 00000000 		.word	htim1
 704 0060 00000140 		.word	1073807360
 705              		.cfi_endproc
 706              	.LFE242:
 708              		.section	.text.MX_TIM2_Init,"ax",%progbits
 709              		.align	1
 710              		.syntax unified
 711              		.thumb
 712              		.thumb_func
 713              		.fpu fpv4-sp-d16
 715              	MX_TIM2_Init:
 716              	.LFB243:
 365:Core/Src/main.c **** 
 717              		.loc 1 365 1 view -0
 718              		.cfi_startproc
 719              		@ args = 0, pretend = 0, frame = 56
 720              		@ frame_needed = 0, uses_anonymous_args = 0
 721 0000 00B5     		push	{lr}
 722              		.cfi_def_cfa_offset 4
 723              		.cfi_offset 14, -4
 724 0002 8FB0     		sub	sp, sp, #60
 725              		.cfi_def_cfa_offset 64
 371:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 29


 726              		.loc 1 371 3 view .LVU225
 371:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 727              		.loc 1 371 26 is_stmt 0 view .LVU226
 728 0004 0023     		movs	r3, #0
 729 0006 0A93     		str	r3, [sp, #40]
 730 0008 0B93     		str	r3, [sp, #44]
 731 000a 0C93     		str	r3, [sp, #48]
 732 000c 0D93     		str	r3, [sp, #52]
 372:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 733              		.loc 1 372 3 is_stmt 1 view .LVU227
 372:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 734              		.loc 1 372 27 is_stmt 0 view .LVU228
 735 000e 0893     		str	r3, [sp, #32]
 736 0010 0993     		str	r3, [sp, #36]
 373:Core/Src/main.c **** 
 737              		.loc 1 373 3 is_stmt 1 view .LVU229
 373:Core/Src/main.c **** 
 738              		.loc 1 373 22 is_stmt 0 view .LVU230
 739 0012 0193     		str	r3, [sp, #4]
 740 0014 0293     		str	r3, [sp, #8]
 741 0016 0393     		str	r3, [sp, #12]
 742 0018 0493     		str	r3, [sp, #16]
 743 001a 0593     		str	r3, [sp, #20]
 744 001c 0693     		str	r3, [sp, #24]
 745 001e 0793     		str	r3, [sp, #28]
 378:Core/Src/main.c ****   htim2.Init.Prescaler = 8400;
 746              		.loc 1 378 3 is_stmt 1 view .LVU231
 378:Core/Src/main.c ****   htim2.Init.Prescaler = 8400;
 747              		.loc 1 378 18 is_stmt 0 view .LVU232
 748 0020 2348     		ldr	r0, .L53
 749 0022 4FF08042 		mov	r2, #1073741824
 750 0026 0260     		str	r2, [r0]
 379:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 751              		.loc 1 379 3 is_stmt 1 view .LVU233
 379:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 752              		.loc 1 379 24 is_stmt 0 view .LVU234
 753 0028 42F2D002 		movw	r2, #8400
 754 002c 4260     		str	r2, [r0, #4]
 380:Core/Src/main.c ****   htim2.Init.Period = 9;
 755              		.loc 1 380 3 is_stmt 1 view .LVU235
 380:Core/Src/main.c ****   htim2.Init.Period = 9;
 756              		.loc 1 380 26 is_stmt 0 view .LVU236
 757 002e 8360     		str	r3, [r0, #8]
 381:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 758              		.loc 1 381 3 is_stmt 1 view .LVU237
 381:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 759              		.loc 1 381 21 is_stmt 0 view .LVU238
 760 0030 0922     		movs	r2, #9
 761 0032 C260     		str	r2, [r0, #12]
 382:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 762              		.loc 1 382 3 is_stmt 1 view .LVU239
 382:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 763              		.loc 1 382 28 is_stmt 0 view .LVU240
 764 0034 0361     		str	r3, [r0, #16]
 383:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 765              		.loc 1 383 3 is_stmt 1 view .LVU241
 383:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 30


 766              		.loc 1 383 32 is_stmt 0 view .LVU242
 767 0036 8023     		movs	r3, #128
 768 0038 8361     		str	r3, [r0, #24]
 384:Core/Src/main.c ****   {
 769              		.loc 1 384 3 is_stmt 1 view .LVU243
 384:Core/Src/main.c ****   {
 770              		.loc 1 384 7 is_stmt 0 view .LVU244
 771 003a FFF7FEFF 		bl	HAL_TIM_Base_Init
 772              	.LVL20:
 384:Core/Src/main.c ****   {
 773              		.loc 1 384 6 view .LVU245
 774 003e 58BB     		cbnz	r0, .L47
 388:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 775              		.loc 1 388 3 is_stmt 1 view .LVU246
 388:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 776              		.loc 1 388 34 is_stmt 0 view .LVU247
 777 0040 4FF48053 		mov	r3, #4096
 778 0044 0A93     		str	r3, [sp, #40]
 389:Core/Src/main.c ****   {
 779              		.loc 1 389 3 is_stmt 1 view .LVU248
 389:Core/Src/main.c ****   {
 780              		.loc 1 389 7 is_stmt 0 view .LVU249
 781 0046 0AA9     		add	r1, sp, #40
 782 0048 1948     		ldr	r0, .L53
 783 004a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 784              	.LVL21:
 389:Core/Src/main.c ****   {
 785              		.loc 1 389 6 view .LVU250
 786 004e 28BB     		cbnz	r0, .L48
 393:Core/Src/main.c ****   {
 787              		.loc 1 393 3 is_stmt 1 view .LVU251
 393:Core/Src/main.c ****   {
 788              		.loc 1 393 7 is_stmt 0 view .LVU252
 789 0050 1748     		ldr	r0, .L53
 790 0052 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 791              	.LVL22:
 393:Core/Src/main.c ****   {
 792              		.loc 1 393 6 view .LVU253
 793 0056 18BB     		cbnz	r0, .L49
 397:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 794              		.loc 1 397 3 is_stmt 1 view .LVU254
 397:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 795              		.loc 1 397 37 is_stmt 0 view .LVU255
 796 0058 0023     		movs	r3, #0
 797 005a 0893     		str	r3, [sp, #32]
 398:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 798              		.loc 1 398 3 is_stmt 1 view .LVU256
 398:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 799              		.loc 1 398 33 is_stmt 0 view .LVU257
 800 005c 0993     		str	r3, [sp, #36]
 399:Core/Src/main.c ****   {
 801              		.loc 1 399 3 is_stmt 1 view .LVU258
 399:Core/Src/main.c ****   {
 802              		.loc 1 399 7 is_stmt 0 view .LVU259
 803 005e 08A9     		add	r1, sp, #32
 804 0060 1348     		ldr	r0, .L53
 805 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 31


 806              	.LVL23:
 399:Core/Src/main.c ****   {
 807              		.loc 1 399 6 view .LVU260
 808 0066 E8B9     		cbnz	r0, .L50
 403:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 809              		.loc 1 403 3 is_stmt 1 view .LVU261
 403:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 810              		.loc 1 403 20 is_stmt 0 view .LVU262
 811 0068 6023     		movs	r3, #96
 812 006a 0193     		str	r3, [sp, #4]
 404:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 813              		.loc 1 404 3 is_stmt 1 view .LVU263
 404:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 814              		.loc 1 404 19 is_stmt 0 view .LVU264
 815 006c 0022     		movs	r2, #0
 816 006e 0292     		str	r2, [sp, #8]
 405:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 817              		.loc 1 405 3 is_stmt 1 view .LVU265
 405:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 818              		.loc 1 405 24 is_stmt 0 view .LVU266
 819 0070 0392     		str	r2, [sp, #12]
 406:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 820              		.loc 1 406 3 is_stmt 1 view .LVU267
 406:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 821              		.loc 1 406 24 is_stmt 0 view .LVU268
 822 0072 0592     		str	r2, [sp, #20]
 407:Core/Src/main.c ****   {
 823              		.loc 1 407 3 is_stmt 1 view .LVU269
 407:Core/Src/main.c ****   {
 824              		.loc 1 407 7 is_stmt 0 view .LVU270
 825 0074 01A9     		add	r1, sp, #4
 826 0076 0E48     		ldr	r0, .L53
 827 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 828              	.LVL24:
 407:Core/Src/main.c ****   {
 829              		.loc 1 407 6 view .LVU271
 830 007c A0B9     		cbnz	r0, .L51
 411:Core/Src/main.c ****   {
 831              		.loc 1 411 3 is_stmt 1 view .LVU272
 411:Core/Src/main.c ****   {
 832              		.loc 1 411 7 is_stmt 0 view .LVU273
 833 007e 0422     		movs	r2, #4
 834 0080 0DEB0201 		add	r1, sp, r2
 835 0084 0A48     		ldr	r0, .L53
 836 0086 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 837              	.LVL25:
 411:Core/Src/main.c ****   {
 838              		.loc 1 411 6 view .LVU274
 839 008a 78B9     		cbnz	r0, .L52
 418:Core/Src/main.c **** 
 840              		.loc 1 418 3 is_stmt 1 view .LVU275
 841 008c 0848     		ldr	r0, .L53
 842 008e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 843              	.LVL26:
 420:Core/Src/main.c **** 
 844              		.loc 1 420 1 is_stmt 0 view .LVU276
 845 0092 0FB0     		add	sp, sp, #60
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 32


 846              		.cfi_remember_state
 847              		.cfi_def_cfa_offset 4
 848              		@ sp needed
 849 0094 5DF804FB 		ldr	pc, [sp], #4
 850              	.L47:
 851              		.cfi_restore_state
 386:Core/Src/main.c ****   }
 852              		.loc 1 386 5 is_stmt 1 view .LVU277
 853 0098 FFF7FEFF 		bl	Error_Handler
 854              	.LVL27:
 855              	.L48:
 391:Core/Src/main.c ****   }
 856              		.loc 1 391 5 view .LVU278
 857 009c FFF7FEFF 		bl	Error_Handler
 858              	.LVL28:
 859              	.L49:
 395:Core/Src/main.c ****   }
 860              		.loc 1 395 5 view .LVU279
 861 00a0 FFF7FEFF 		bl	Error_Handler
 862              	.LVL29:
 863              	.L50:
 401:Core/Src/main.c ****   }
 864              		.loc 1 401 5 view .LVU280
 865 00a4 FFF7FEFF 		bl	Error_Handler
 866              	.LVL30:
 867              	.L51:
 409:Core/Src/main.c ****   }
 868              		.loc 1 409 5 view .LVU281
 869 00a8 FFF7FEFF 		bl	Error_Handler
 870              	.LVL31:
 871              	.L52:
 413:Core/Src/main.c ****   }
 872              		.loc 1 413 5 view .LVU282
 873 00ac FFF7FEFF 		bl	Error_Handler
 874              	.LVL32:
 875              	.L54:
 876              		.align	2
 877              	.L53:
 878 00b0 00000000 		.word	htim2
 879              		.cfi_endproc
 880              	.LFE243:
 882              		.section	.text.MX_TIM4_Init,"ax",%progbits
 883              		.align	1
 884              		.syntax unified
 885              		.thumb
 886              		.thumb_func
 887              		.fpu fpv4-sp-d16
 889              	MX_TIM4_Init:
 890              	.LFB244:
 428:Core/Src/main.c **** 
 891              		.loc 1 428 1 view -0
 892              		.cfi_startproc
 893              		@ args = 0, pretend = 0, frame = 48
 894              		@ frame_needed = 0, uses_anonymous_args = 0
 895 0000 00B5     		push	{lr}
 896              		.cfi_def_cfa_offset 4
 897              		.cfi_offset 14, -4
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 33


 898 0002 8DB0     		sub	sp, sp, #52
 899              		.cfi_def_cfa_offset 56
 434:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 900              		.loc 1 434 3 view .LVU284
 435:Core/Src/main.c **** 
 901              		.loc 1 435 3 view .LVU285
 435:Core/Src/main.c **** 
 902              		.loc 1 435 27 is_stmt 0 view .LVU286
 903 0004 0023     		movs	r3, #0
 904 0006 0193     		str	r3, [sp, #4]
 905 0008 0293     		str	r3, [sp, #8]
 440:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 906              		.loc 1 440 3 is_stmt 1 view .LVU287
 440:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 907              		.loc 1 440 18 is_stmt 0 view .LVU288
 908 000a 1448     		ldr	r0, .L61
 909 000c 144A     		ldr	r2, .L61+4
 910 000e 0260     		str	r2, [r0]
 441:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 911              		.loc 1 441 3 is_stmt 1 view .LVU289
 441:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 912              		.loc 1 441 24 is_stmt 0 view .LVU290
 913 0010 4360     		str	r3, [r0, #4]
 442:Core/Src/main.c ****   htim4.Init.Period = 65535;
 914              		.loc 1 442 3 is_stmt 1 view .LVU291
 442:Core/Src/main.c ****   htim4.Init.Period = 65535;
 915              		.loc 1 442 26 is_stmt 0 view .LVU292
 916 0012 8360     		str	r3, [r0, #8]
 443:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 917              		.loc 1 443 3 is_stmt 1 view .LVU293
 443:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 918              		.loc 1 443 21 is_stmt 0 view .LVU294
 919 0014 4FF6FF72 		movw	r2, #65535
 920 0018 C260     		str	r2, [r0, #12]
 444:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 921              		.loc 1 444 3 is_stmt 1 view .LVU295
 444:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 922              		.loc 1 444 28 is_stmt 0 view .LVU296
 923 001a 0361     		str	r3, [r0, #16]
 445:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 924              		.loc 1 445 3 is_stmt 1 view .LVU297
 445:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 925              		.loc 1 445 32 is_stmt 0 view .LVU298
 926 001c 8361     		str	r3, [r0, #24]
 446:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 927              		.loc 1 446 3 is_stmt 1 view .LVU299
 446:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 928              		.loc 1 446 23 is_stmt 0 view .LVU300
 929 001e 0322     		movs	r2, #3
 930 0020 0392     		str	r2, [sp, #12]
 447:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 931              		.loc 1 447 3 is_stmt 1 view .LVU301
 447:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 932              		.loc 1 447 23 is_stmt 0 view .LVU302
 933 0022 0493     		str	r3, [sp, #16]
 448:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 934              		.loc 1 448 3 is_stmt 1 view .LVU303
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 34


 448:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 935              		.loc 1 448 24 is_stmt 0 view .LVU304
 936 0024 0122     		movs	r2, #1
 937 0026 0592     		str	r2, [sp, #20]
 449:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 938              		.loc 1 449 3 is_stmt 1 view .LVU305
 449:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 939              		.loc 1 449 24 is_stmt 0 view .LVU306
 940 0028 0693     		str	r3, [sp, #24]
 450:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 941              		.loc 1 450 3 is_stmt 1 view .LVU307
 450:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 942              		.loc 1 450 21 is_stmt 0 view .LVU308
 943 002a 0793     		str	r3, [sp, #28]
 451:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 944              		.loc 1 451 3 is_stmt 1 view .LVU309
 451:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 945              		.loc 1 451 23 is_stmt 0 view .LVU310
 946 002c 0893     		str	r3, [sp, #32]
 452:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 947              		.loc 1 452 3 is_stmt 1 view .LVU311
 452:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 948              		.loc 1 452 24 is_stmt 0 view .LVU312
 949 002e 0992     		str	r2, [sp, #36]
 453:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 950              		.loc 1 453 3 is_stmt 1 view .LVU313
 453:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 951              		.loc 1 453 24 is_stmt 0 view .LVU314
 952 0030 0A93     		str	r3, [sp, #40]
 454:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 953              		.loc 1 454 3 is_stmt 1 view .LVU315
 454:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 954              		.loc 1 454 21 is_stmt 0 view .LVU316
 955 0032 0B93     		str	r3, [sp, #44]
 455:Core/Src/main.c ****   {
 956              		.loc 1 455 3 is_stmt 1 view .LVU317
 455:Core/Src/main.c ****   {
 957              		.loc 1 455 7 is_stmt 0 view .LVU318
 958 0034 03A9     		add	r1, sp, #12
 959 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 960              	.LVL33:
 455:Core/Src/main.c ****   {
 961              		.loc 1 455 6 view .LVU319
 962 003a 50B9     		cbnz	r0, .L59
 459:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 963              		.loc 1 459 3 is_stmt 1 view .LVU320
 459:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 964              		.loc 1 459 37 is_stmt 0 view .LVU321
 965 003c 0023     		movs	r3, #0
 966 003e 0193     		str	r3, [sp, #4]
 460:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 967              		.loc 1 460 3 is_stmt 1 view .LVU322
 460:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 968              		.loc 1 460 33 is_stmt 0 view .LVU323
 969 0040 0293     		str	r3, [sp, #8]
 461:Core/Src/main.c ****   {
 970              		.loc 1 461 3 is_stmt 1 view .LVU324
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 35


 461:Core/Src/main.c ****   {
 971              		.loc 1 461 7 is_stmt 0 view .LVU325
 972 0042 01A9     		add	r1, sp, #4
 973 0044 0548     		ldr	r0, .L61
 974 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 975              	.LVL34:
 461:Core/Src/main.c ****   {
 976              		.loc 1 461 6 view .LVU326
 977 004a 20B9     		cbnz	r0, .L60
 469:Core/Src/main.c **** 
 978              		.loc 1 469 1 view .LVU327
 979 004c 0DB0     		add	sp, sp, #52
 980              		.cfi_remember_state
 981              		.cfi_def_cfa_offset 4
 982              		@ sp needed
 983 004e 5DF804FB 		ldr	pc, [sp], #4
 984              	.L59:
 985              		.cfi_restore_state
 457:Core/Src/main.c ****   }
 986              		.loc 1 457 5 is_stmt 1 view .LVU328
 987 0052 FFF7FEFF 		bl	Error_Handler
 988              	.LVL35:
 989              	.L60:
 463:Core/Src/main.c ****   }
 990              		.loc 1 463 5 view .LVU329
 991 0056 FFF7FEFF 		bl	Error_Handler
 992              	.LVL36:
 993              	.L62:
 994 005a 00BF     		.align	2
 995              	.L61:
 996 005c 00000000 		.word	htim4
 997 0060 00080040 		.word	1073743872
 998              		.cfi_endproc
 999              	.LFE244:
 1001              		.section	.text.SystemClock_Config,"ax",%progbits
 1002              		.align	1
 1003              		.global	SystemClock_Config
 1004              		.syntax unified
 1005              		.thumb
 1006              		.thumb_func
 1007              		.fpu fpv4-sp-d16
 1009              	SystemClock_Config:
 1010              	.LFB239:
 183:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1011              		.loc 1 183 1 view -0
 1012              		.cfi_startproc
 1013              		@ args = 0, pretend = 0, frame = 80
 1014              		@ frame_needed = 0, uses_anonymous_args = 0
 1015 0000 00B5     		push	{lr}
 1016              		.cfi_def_cfa_offset 4
 1017              		.cfi_offset 14, -4
 1018 0002 95B0     		sub	sp, sp, #84
 1019              		.cfi_def_cfa_offset 88
 184:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1020              		.loc 1 184 3 view .LVU331
 184:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1021              		.loc 1 184 22 is_stmt 0 view .LVU332
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 36


 1022 0004 3022     		movs	r2, #48
 1023 0006 0021     		movs	r1, #0
 1024 0008 08A8     		add	r0, sp, #32
 1025 000a FFF7FEFF 		bl	memset
 1026              	.LVL37:
 185:Core/Src/main.c **** 
 1027              		.loc 1 185 3 is_stmt 1 view .LVU333
 185:Core/Src/main.c **** 
 1028              		.loc 1 185 22 is_stmt 0 view .LVU334
 1029 000e 0023     		movs	r3, #0
 1030 0010 0393     		str	r3, [sp, #12]
 1031 0012 0493     		str	r3, [sp, #16]
 1032 0014 0593     		str	r3, [sp, #20]
 1033 0016 0693     		str	r3, [sp, #24]
 1034 0018 0793     		str	r3, [sp, #28]
 189:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1035              		.loc 1 189 3 is_stmt 1 view .LVU335
 1036              	.LBB13:
 189:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1037              		.loc 1 189 3 view .LVU336
 1038 001a 0193     		str	r3, [sp, #4]
 189:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1039              		.loc 1 189 3 view .LVU337
 1040 001c 204A     		ldr	r2, .L69
 1041 001e 116C     		ldr	r1, [r2, #64]
 1042 0020 41F08051 		orr	r1, r1, #268435456
 1043 0024 1164     		str	r1, [r2, #64]
 189:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1044              		.loc 1 189 3 view .LVU338
 1045 0026 126C     		ldr	r2, [r2, #64]
 1046 0028 02F08052 		and	r2, r2, #268435456
 1047 002c 0192     		str	r2, [sp, #4]
 189:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1048              		.loc 1 189 3 view .LVU339
 1049 002e 019A     		ldr	r2, [sp, #4]
 1050              	.LBE13:
 189:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1051              		.loc 1 189 3 view .LVU340
 190:Core/Src/main.c **** 
 1052              		.loc 1 190 3 view .LVU341
 1053              	.LBB14:
 190:Core/Src/main.c **** 
 1054              		.loc 1 190 3 view .LVU342
 1055 0030 0293     		str	r3, [sp, #8]
 190:Core/Src/main.c **** 
 1056              		.loc 1 190 3 view .LVU343
 1057 0032 1C4B     		ldr	r3, .L69+4
 1058 0034 1A68     		ldr	r2, [r3]
 1059 0036 42F48042 		orr	r2, r2, #16384
 1060 003a 1A60     		str	r2, [r3]
 190:Core/Src/main.c **** 
 1061              		.loc 1 190 3 view .LVU344
 1062 003c 1B68     		ldr	r3, [r3]
 1063 003e 03F48043 		and	r3, r3, #16384
 1064 0042 0293     		str	r3, [sp, #8]
 190:Core/Src/main.c **** 
 1065              		.loc 1 190 3 view .LVU345
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 37


 1066 0044 029B     		ldr	r3, [sp, #8]
 1067              	.LBE14:
 190:Core/Src/main.c **** 
 1068              		.loc 1 190 3 view .LVU346
 195:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1069              		.loc 1 195 3 view .LVU347
 195:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1070              		.loc 1 195 36 is_stmt 0 view .LVU348
 1071 0046 0123     		movs	r3, #1
 1072 0048 0893     		str	r3, [sp, #32]
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1073              		.loc 1 196 3 is_stmt 1 view .LVU349
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1074              		.loc 1 196 30 is_stmt 0 view .LVU350
 1075 004a 4FF48033 		mov	r3, #65536
 1076 004e 0993     		str	r3, [sp, #36]
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1077              		.loc 1 197 3 is_stmt 1 view .LVU351
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1078              		.loc 1 197 34 is_stmt 0 view .LVU352
 1079 0050 0222     		movs	r2, #2
 1080 0052 0E92     		str	r2, [sp, #56]
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1081              		.loc 1 198 3 is_stmt 1 view .LVU353
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1082              		.loc 1 198 35 is_stmt 0 view .LVU354
 1083 0054 4FF48003 		mov	r3, #4194304
 1084 0058 0F93     		str	r3, [sp, #60]
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 1085              		.loc 1 199 3 is_stmt 1 view .LVU355
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 1086              		.loc 1 199 30 is_stmt 0 view .LVU356
 1087 005a 0423     		movs	r3, #4
 1088 005c 1093     		str	r3, [sp, #64]
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1089              		.loc 1 200 3 is_stmt 1 view .LVU357
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1090              		.loc 1 200 30 is_stmt 0 view .LVU358
 1091 005e A821     		movs	r1, #168
 1092 0060 1191     		str	r1, [sp, #68]
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1093              		.loc 1 201 3 is_stmt 1 view .LVU359
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1094              		.loc 1 201 30 is_stmt 0 view .LVU360
 1095 0062 1292     		str	r2, [sp, #72]
 202:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1096              		.loc 1 202 3 is_stmt 1 view .LVU361
 202:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1097              		.loc 1 202 30 is_stmt 0 view .LVU362
 1098 0064 1393     		str	r3, [sp, #76]
 203:Core/Src/main.c ****   {
 1099              		.loc 1 203 3 is_stmt 1 view .LVU363
 203:Core/Src/main.c ****   {
 1100              		.loc 1 203 7 is_stmt 0 view .LVU364
 1101 0066 08A8     		add	r0, sp, #32
 1102 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1103              	.LVL38:
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 38


 203:Core/Src/main.c ****   {
 1104              		.loc 1 203 6 view .LVU365
 1105 006c 98B9     		cbnz	r0, .L67
 210:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1106              		.loc 1 210 3 is_stmt 1 view .LVU366
 210:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1107              		.loc 1 210 31 is_stmt 0 view .LVU367
 1108 006e 0F23     		movs	r3, #15
 1109 0070 0393     		str	r3, [sp, #12]
 212:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1110              		.loc 1 212 3 is_stmt 1 view .LVU368
 212:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1111              		.loc 1 212 34 is_stmt 0 view .LVU369
 1112 0072 0223     		movs	r3, #2
 1113 0074 0493     		str	r3, [sp, #16]
 213:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1114              		.loc 1 213 3 is_stmt 1 view .LVU370
 213:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1115              		.loc 1 213 35 is_stmt 0 view .LVU371
 1116 0076 0023     		movs	r3, #0
 1117 0078 0593     		str	r3, [sp, #20]
 214:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1118              		.loc 1 214 3 is_stmt 1 view .LVU372
 214:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1119              		.loc 1 214 36 is_stmt 0 view .LVU373
 1120 007a 4FF4A053 		mov	r3, #5120
 1121 007e 0693     		str	r3, [sp, #24]
 215:Core/Src/main.c **** 
 1122              		.loc 1 215 3 is_stmt 1 view .LVU374
 215:Core/Src/main.c **** 
 1123              		.loc 1 215 36 is_stmt 0 view .LVU375
 1124 0080 4FF48053 		mov	r3, #4096
 1125 0084 0793     		str	r3, [sp, #28]
 217:Core/Src/main.c ****   {
 1126              		.loc 1 217 3 is_stmt 1 view .LVU376
 217:Core/Src/main.c ****   {
 1127              		.loc 1 217 7 is_stmt 0 view .LVU377
 1128 0086 0521     		movs	r1, #5
 1129 0088 03A8     		add	r0, sp, #12
 1130 008a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1131              	.LVL39:
 217:Core/Src/main.c ****   {
 1132              		.loc 1 217 6 view .LVU378
 1133 008e 20B9     		cbnz	r0, .L68
 221:Core/Src/main.c **** 
 1134              		.loc 1 221 1 view .LVU379
 1135 0090 15B0     		add	sp, sp, #84
 1136              		.cfi_remember_state
 1137              		.cfi_def_cfa_offset 4
 1138              		@ sp needed
 1139 0092 5DF804FB 		ldr	pc, [sp], #4
 1140              	.L67:
 1141              		.cfi_restore_state
 205:Core/Src/main.c ****   }
 1142              		.loc 1 205 5 is_stmt 1 view .LVU380
 1143 0096 FFF7FEFF 		bl	Error_Handler
 1144              	.LVL40:
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 39


 1145              	.L68:
 219:Core/Src/main.c ****   }
 1146              		.loc 1 219 5 view .LVU381
 1147 009a FFF7FEFF 		bl	Error_Handler
 1148              	.LVL41:
 1149              	.L70:
 1150 009e 00BF     		.align	2
 1151              	.L69:
 1152 00a0 00380240 		.word	1073887232
 1153 00a4 00700040 		.word	1073770496
 1154              		.cfi_endproc
 1155              	.LFE239:
 1157              		.section	.text.main,"ax",%progbits
 1158              		.align	1
 1159              		.global	main
 1160              		.syntax unified
 1161              		.thumb
 1162              		.thumb_func
 1163              		.fpu fpv4-sp-d16
 1165              	main:
 1166              	.LFB238:
  94:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1167              		.loc 1 94 1 view -0
 1168              		.cfi_startproc
 1169              		@ Volatile: function does not return.
 1170              		@ args = 0, pretend = 0, frame = 0
 1171              		@ frame_needed = 0, uses_anonymous_args = 0
 1172 0000 08B5     		push	{r3, lr}
 1173              		.cfi_def_cfa_offset 8
 1174              		.cfi_offset 3, -8
 1175              		.cfi_offset 14, -4
 102:Core/Src/main.c **** 
 1176              		.loc 1 102 3 view .LVU383
 1177 0002 FFF7FEFF 		bl	HAL_Init
 1178              	.LVL42:
 109:Core/Src/main.c **** 
 1179              		.loc 1 109 3 view .LVU384
 1180 0006 FFF7FEFF 		bl	SystemClock_Config
 1181              	.LVL43:
 116:Core/Src/main.c ****   MX_DMA_Init();
 1182              		.loc 1 116 3 view .LVU385
 1183 000a FFF7FEFF 		bl	MX_GPIO_Init
 1184              	.LVL44:
 117:Core/Src/main.c ****   MX_I2C1_Init();
 1185              		.loc 1 117 3 view .LVU386
 1186 000e FFF7FEFF 		bl	MX_DMA_Init
 1187              	.LVL45:
 118:Core/Src/main.c ****   MX_ADC1_Init();
 1188              		.loc 1 118 3 view .LVU387
 1189 0012 FFF7FEFF 		bl	MX_I2C1_Init
 1190              	.LVL46:
 119:Core/Src/main.c ****   MX_USART3_UART_Init();
 1191              		.loc 1 119 3 view .LVU388
 1192 0016 FFF7FEFF 		bl	MX_ADC1_Init
 1193              	.LVL47:
 120:Core/Src/main.c ****   MX_TIM1_Init();
 1194              		.loc 1 120 3 view .LVU389
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 40


 1195 001a FFF7FEFF 		bl	MX_USART3_UART_Init
 1196              	.LVL48:
 121:Core/Src/main.c ****   MX_TIM2_Init();
 1197              		.loc 1 121 3 view .LVU390
 1198 001e FFF7FEFF 		bl	MX_TIM1_Init
 1199              	.LVL49:
 122:Core/Src/main.c ****   MX_TIM4_Init();
 1200              		.loc 1 122 3 view .LVU391
 1201 0022 FFF7FEFF 		bl	MX_TIM2_Init
 1202              	.LVL50:
 123:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1203              		.loc 1 123 3 view .LVU392
 1204 0026 FFF7FEFF 		bl	MX_TIM4_Init
 1205              	.LVL51:
 126:Core/Src/main.c ****   AML_LaserSensor_Setup();
 1206              		.loc 1 126 3 view .LVU393
 1207 002a FFF7FEFF 		bl	AML_MPUSensor_Setup
 1208              	.LVL52:
 127:Core/Src/main.c ****   AML_Keyboard_Setup();
 1209              		.loc 1 127 3 view .LVU394
 1210 002e FFF7FEFF 		bl	AML_LaserSensor_Setup
 1211              	.LVL53:
 128:Core/Src/main.c ****   AML_Encoder_Setup();
 1212              		.loc 1 128 3 view .LVU395
 1213 0032 FFF7FEFF 		bl	AML_Keyboard_Setup
 1214              	.LVL54:
 129:Core/Src/main.c ****   AML_MotorControl_Setup();
 1215              		.loc 1 129 3 view .LVU396
 1216 0036 FFF7FEFF 		bl	AML_Encoder_Setup
 1217              	.LVL55:
 130:Core/Src/main.c **** 
 1218              		.loc 1 130 3 view .LVU397
 1219 003a FFF7FEFF 		bl	AML_MotorControl_Setup
 1220              	.LVL56:
 1221 003e 0EE0     		b	.L73
 1222              	.L76:
 161:Core/Src/main.c ****       Motor_PWM(2, 0);
 1223              		.loc 1 161 7 view .LVU398
 1224 0040 1421     		movs	r1, #20
 1225 0042 0120     		movs	r0, #1
 1226 0044 FFF7FEFF 		bl	Motor_PWM
 1227              	.LVL57:
 162:Core/Src/main.c ****     }
 1228              		.loc 1 162 7 view .LVU399
 1229 0048 0021     		movs	r1, #0
 1230 004a 0220     		movs	r0, #2
 1231 004c FFF7FEFF 		bl	Motor_PWM
 1232              	.LVL58:
 1233 0050 1CE0     		b	.L72
 1234              	.L77:
 166:Core/Src/main.c ****       AML_MotorControl_SetRightSpeed(0);
 1235              		.loc 1 166 7 view .LVU400
 1236 0052 0020     		movs	r0, #0
 1237 0054 FFF7FEFF 		bl	AML_MotorControl_SetLeftSpeed
 1238              	.LVL59:
 167:Core/Src/main.c **** 
 1239              		.loc 1 167 7 view .LVU401
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 41


 1240 0058 0020     		movs	r0, #0
 1241 005a FFF7FEFF 		bl	AML_MotorControl_SetRightSpeed
 1242              	.LVL60:
 1243              	.L73:
 140:Core/Src/main.c ****   {
 1244              		.loc 1 140 3 view .LVU402
 144:Core/Src/main.c ****     // AML_LaserSensor_ReadSingle(FL);
 1245              		.loc 1 144 6 view .LVU403
 1246 005e FFF7FEFF 		bl	AML_LaserSensor_ReadAll
 1247              	.LVL61:
 147:Core/Src/main.c ****     RightEncoderValue = AML_Encoder_GetRightValue();
 1248              		.loc 1 147 5 view .LVU404
 147:Core/Src/main.c ****     RightEncoderValue = AML_Encoder_GetRightValue();
 1249              		.loc 1 147 24 is_stmt 0 view .LVU405
 1250 0062 FFF7FEFF 		bl	AML_Encoder_GetLeftValue
 1251              	.LVL62:
 147:Core/Src/main.c ****     RightEncoderValue = AML_Encoder_GetRightValue();
 1252              		.loc 1 147 22 view .LVU406
 1253 0066 0C4B     		ldr	r3, .L78
 1254 0068 1880     		strh	r0, [r3]	@ movhi
 148:Core/Src/main.c **** 
 1255              		.loc 1 148 5 is_stmt 1 view .LVU407
 148:Core/Src/main.c **** 
 1256              		.loc 1 148 25 is_stmt 0 view .LVU408
 1257 006a FFF7FEFF 		bl	AML_Encoder_GetRightValue
 1258              	.LVL63:
 148:Core/Src/main.c **** 
 1259              		.loc 1 148 23 view .LVU409
 1260 006e 0B4B     		ldr	r3, .L78+4
 1261 0070 1880     		strh	r0, [r3]	@ movhi
 153:Core/Src/main.c ****     debug[7] = AML_Keyboard_GetKey();
 1262              		.loc 1 153 5 is_stmt 1 view .LVU410
 153:Core/Src/main.c ****     debug[7] = AML_Keyboard_GetKey();
 1263              		.loc 1 153 17 is_stmt 0 view .LVU411
 1264 0072 FFF7FEFF 		bl	AML_MPUSensor_GetAngle
 1265              	.LVL64:
 153:Core/Src/main.c ****     debug[7] = AML_Keyboard_GetKey();
 1266              		.loc 1 153 15 view .LVU412
 1267 0076 0A4B     		ldr	r3, .L78+8
 1268 0078 83ED000B 		vstr.64	d0, [r3]
 154:Core/Src/main.c ****     if (AML_Keyboard_GetKey() == 2)
 1269              		.loc 1 154 5 is_stmt 1 view .LVU413
 154:Core/Src/main.c ****     if (AML_Keyboard_GetKey() == 2)
 1270              		.loc 1 154 16 is_stmt 0 view .LVU414
 1271 007c FFF7FEFF 		bl	AML_Keyboard_GetKey
 1272              	.LVL65:
 154:Core/Src/main.c ****     if (AML_Keyboard_GetKey() == 2)
 1273              		.loc 1 154 14 view .LVU415
 1274 0080 084B     		ldr	r3, .L78+12
 1275 0082 D881     		strh	r0, [r3, #14]	@ movhi
 155:Core/Src/main.c ****     {
 1276              		.loc 1 155 5 is_stmt 1 view .LVU416
 155:Core/Src/main.c ****     {
 1277              		.loc 1 155 9 is_stmt 0 view .LVU417
 1278 0084 FFF7FEFF 		bl	AML_Keyboard_GetKey
 1279              	.LVL66:
 155:Core/Src/main.c ****     {
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 42


 1280              		.loc 1 155 8 view .LVU418
 1281 0088 0228     		cmp	r0, #2
 1282 008a D9D0     		beq	.L76
 1283              	.L72:
 164:Core/Src/main.c ****     {
 1284              		.loc 1 164 5 is_stmt 1 view .LVU419
 164:Core/Src/main.c ****     {
 1285              		.loc 1 164 9 is_stmt 0 view .LVU420
 1286 008c FFF7FEFF 		bl	AML_Keyboard_GetKey
 1287              	.LVL67:
 164:Core/Src/main.c ****     {
 1288              		.loc 1 164 8 view .LVU421
 1289 0090 0328     		cmp	r0, #3
 1290 0092 E4D1     		bne	.L73
 1291 0094 DDE7     		b	.L77
 1292              	.L79:
 1293 0096 00BF     		.align	2
 1294              	.L78:
 1295 0098 00000000 		.word	LeftEncoderValue
 1296 009c 00000000 		.word	RightEncoderValue
 1297 00a0 00000000 		.word	testAngle
 1298 00a4 00000000 		.word	debug
 1299              		.cfi_endproc
 1300              	.LFE238:
 1302              		.comm	RightEncoderValue,2,2
 1303              		.comm	LeftEncoderValue,2,2
 1304              		.comm	testAngle,8,8
 1305              		.global	checkWorking
 1306              		.comm	debug,200,4
 1307              		.comm	hdma_usart3_rx,96,4
 1308              		.comm	huart3,68,4
 1309              		.comm	htim4,72,4
 1310              		.comm	htim2,72,4
 1311              		.comm	htim1,72,4
 1312              		.comm	hi2c1,84,4
 1313              		.comm	hadc1,72,4
 1314              		.section	.data.checkWorking,"aw"
 1315              		.align	2
 1318              	checkWorking:
 1319 0000 FFAA52   		.ascii	"\377\252R"
 1320              		.text
 1321              	.Letext0:
 1322              		.file 3 "c:\\make\\test\\gcc-arm-none-eabi-9-2019-q4-major-win32\\arm-none-eabi\\include\\machine\
 1323              		.file 4 "c:\\make\\test\\gcc-arm-none-eabi-9-2019-q4-major-win32\\arm-none-eabi\\include\\sys\\_st
 1324              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 1325              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1326              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1327              		.file 8 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1328              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1329              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1330              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1331              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1332              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1333              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1334              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1335              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1336              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 43


 1337              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1338              		.file 19 "c:\\make\\test\\gcc-arm-none-eabi-9-2019-q4-major-win32\\arm-none-eabi\\include\\sys\\lo
 1339              		.file 20 "c:\\make\\test\\gcc-arm-none-eabi-9-2019-q4-major-win32\\arm-none-eabi\\include\\sys\\_t
 1340              		.file 21 "c:\\make\\test\\gcc-arm-none-eabi-9-2019-q4-major-win32\\lib\\gcc\\arm-none-eabi\\9.2.1\
 1341              		.file 22 "c:\\make\\test\\gcc-arm-none-eabi-9-2019-q4-major-win32\\arm-none-eabi\\include\\sys\\re
 1342              		.file 23 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1343              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1344              		.file 25 "Core/Inc/main.h"
 1345              		.file 26 "Core/Inc/AML_MPUSensor.h"
 1346              		.file 27 "Core/Inc/AML_LaserSensor.h"
 1347              		.file 28 "Core/Inc/AML_Keyboard.h"
 1348              		.file 29 "Core/Inc/AML_Encoder.h"
 1349              		.file 30 "Core/Inc/AML_MotorControl.h"
 1350              		.file 31 "<built-in>"
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 44


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:231    .text.MX_GPIO_Init:000000f8 $d
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:239    .text.MX_DMA_Init:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:245    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:291    .text.MX_DMA_Init:00000030 $d
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:296    .text.Error_Handler:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:303    .text.Error_Handler:00000000 Error_Handler
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:335    .text.MX_I2C1_Init:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:341    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:398    .text.MX_I2C1_Init:0000002c $d
                            *COM*:00000054 hi2c1
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:405    .text.MX_ADC1_Init:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:411    .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:514    .text.MX_ADC1_Init:00000060 $d
                            *COM*:00000048 hadc1
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:521    .text.MX_USART3_UART_Init:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:527    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:581    .text.MX_USART3_UART_Init:0000002c $d
                            *COM*:00000044 huart3
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:587    .text.MX_TIM1_Init:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:593    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:703    .text.MX_TIM1_Init:0000005c $d
                            *COM*:00000048 htim1
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:709    .text.MX_TIM2_Init:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:715    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:878    .text.MX_TIM2_Init:000000b0 $d
                            *COM*:00000048 htim2
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:883    .text.MX_TIM4_Init:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:889    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:996    .text.MX_TIM4_Init:0000005c $d
                            *COM*:00000048 htim4
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:1002   .text.SystemClock_Config:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:1009   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:1152   .text.SystemClock_Config:000000a0 $d
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:1158   .text.main:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:1165   .text.main:00000000 main
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:1295   .text.main:00000098 $d
                            *COM*:00000002 LeftEncoderValue
                            *COM*:00000002 RightEncoderValue
                            *COM*:00000008 testAngle
                            *COM*:000000c8 debug
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:1318   .data.checkWorking:00000000 checkWorking
                            *COM*:00000060 hdma_usart3_rx
C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s:1315   .data.checkWorking:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_I2C_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_UART_Init
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccT3QAqb.s 			page 45


HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
AML_MPUSensor_Setup
AML_LaserSensor_Setup
AML_Keyboard_Setup
AML_Encoder_Setup
AML_MotorControl_Setup
Motor_PWM
AML_MotorControl_SetLeftSpeed
AML_MotorControl_SetRightSpeed
AML_LaserSensor_ReadAll
AML_Encoder_GetLeftValue
AML_Encoder_GetRightValue
AML_MPUSensor_GetAngle
AML_Keyboard_GetKey
