C:/Users/a11721BCC031/Documents/VHDL/pr/work/EqA.vhd {0 {vcom -work work -2002 -explicit C:/Users/a11721BCC031/Documents/VHDL/pr/work/EqA.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity EqC
-- Compiling architecture ArchEqC of EqC
** Error: C:/Users/a11721BCC031/Documents/VHDL/pr/work/EqA.vhd(16): near "signal": syntax error
** Error: C:/Users/a11721BCC031/Documents/VHDL/pr/work/EqA.vhd(17): Illegal target for signal assignment.
** Error: C:/Users/a11721BCC031/Documents/VHDL/pr/work/EqA.vhd(17): (vcom-1136) Unknown identifier "i1".

** Error: C:/Users/a11721BCC031/Documents/VHDL/pr/work/EqA.vhd(18): Illegal target for signal assignment.
** Error: C:/Users/a11721BCC031/Documents/VHDL/pr/work/EqA.vhd(18): (vcom-1136) Unknown identifier "i2".

** Error: C:/Users/a11721BCC031/Documents/VHDL/pr/work/EqA.vhd(19): Illegal target for signal assignment.
** Error: C:/Users/a11721BCC031/Documents/VHDL/pr/work/EqA.vhd(19): (vcom-1136) Unknown identifier "i3".

** Error: C:/Users/a11721BCC031/Documents/VHDL/pr/work/EqA.vhd(20): (vcom-1136) Unknown identifier "i1".

** Error: C:/Users/a11721BCC031/Documents/VHDL/pr/work/EqA.vhd(20): (vcom-1136) Unknown identifier "i2".

** Error: C:/Users/a11721BCC031/Documents/VHDL/pr/work/EqA.vhd(20): Bad expression in left operand of infix expression "or".
** Error: C:/Users/a11721BCC031/Documents/VHDL/pr/work/EqA.vhd(20): (vcom-1136) Unknown identifier "i3".

** Error: C:/Users/a11721BCC031/Documents/VHDL/pr/work/EqA.vhd(20): Type error resolving infix expression "or" as type std.STANDARD.BIT.
** Error: C:/Users/a11721BCC031/Documents/VHDL/pr/work/EqA.vhd(22): VHDL Compiler exiting

} {8.0 11.0 12.0 14.0 15.0 17.0 18.0 19.0 20.0 21.0 22.0 24.0 25.0 27.0} {}}
