//Testbench 
module PA_test; 
 reg[3:0]a,b; 
 reg c; 
 wire [3:0]sum; 
 wire carry; 
 parallel_adder_df PA(sum,carry,a,b,c); 
 initial 
 begin 
 a = 4'b0000; b = 4'b0000; c = 0; 
 #10 a = 4'b0001; b = 4'b0010; c = 0; 
 #10 a = 4'b0101; b = 4'b0110; c = 1; 
 #10 a = 4'b1111; b = 4'b1111; c = 1; 
 #10 $finish; 
 end 
initial begin 
 $monitor("a=%b, b=%b, c=%b, sum=%b, carry=%b", a, b, c, sum, carry); 
 end 
endmodule 
