/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] _00_;
  reg [4:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [23:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [36:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~((celloutsig_1_1z | celloutsig_1_1z) & (celloutsig_1_2z[7] | celloutsig_1_2z[7]));
  assign celloutsig_1_18z = ~((celloutsig_1_9z[2] | celloutsig_1_7z) & (celloutsig_1_2z[2] | in_data[143]));
  assign celloutsig_0_8z = ~((celloutsig_0_0z[2] | celloutsig_0_6z) & (celloutsig_0_1z[5] | celloutsig_0_6z));
  assign celloutsig_1_0z = ~((in_data[141] | in_data[126]) & (in_data[164] | in_data[133]));
  assign celloutsig_0_9z = celloutsig_0_4z[2] | ~(celloutsig_0_6z);
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[3])
    if (!celloutsig_1_19z[3]) _00_ <= 16'h0000;
    else _00_ <= { celloutsig_0_1z[4:3], celloutsig_0_1z, celloutsig_0_1z };
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_1_4z[5:2], celloutsig_1_7z };
  assign celloutsig_0_25z = { celloutsig_0_24z[4:3], celloutsig_0_19z, celloutsig_0_12z } & { celloutsig_0_24z[6:1], celloutsig_0_19z };
  assign celloutsig_0_0z = in_data[74:71] / { 1'h1, in_data[10:8] };
  assign celloutsig_1_2z = in_data[123:116] / { 1'h1, in_data[177:171] };
  assign celloutsig_1_15z = celloutsig_1_2z[7:5] / { 1'h1, celloutsig_1_11z[4:3] };
  assign celloutsig_0_5z = _00_[6:1] / { 1'h1, in_data[14:10] };
  assign celloutsig_0_12z = celloutsig_0_11z[7:4] / { 1'h1, celloutsig_0_11z[15:13] };
  assign celloutsig_1_7z = { celloutsig_1_4z[4:1], celloutsig_1_5z } >= celloutsig_1_6z[11:7];
  assign celloutsig_0_7z = _00_[3:1] >= { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_14z = { celloutsig_0_5z[4], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z } >= { celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_2z = celloutsig_0_1z[6:1] >= { celloutsig_0_1z[4:3], celloutsig_0_0z };
  assign celloutsig_1_16z = { celloutsig_1_6z[13], celloutsig_1_15z, celloutsig_1_11z } <= { celloutsig_1_11z[6:3], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z[5:1], celloutsig_1_3z };
  assign celloutsig_1_11z = celloutsig_1_6z[9:2] % { 1'h1, in_data[131:128], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_10z = _00_[6:0] % { 1'h1, celloutsig_0_4z };
  assign celloutsig_1_9z = { in_data[116], celloutsig_1_0z, celloutsig_1_7z } % { 1'h1, in_data[155], in_data[96] };
  assign celloutsig_0_1z = { celloutsig_0_0z[2:0], celloutsig_0_0z } % { 1'h1, in_data[5:4], celloutsig_0_0z[3:1], in_data[0] };
  assign celloutsig_1_10z = { celloutsig_1_9z[2:1], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_0z } * { celloutsig_1_4z[4:1], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_24z = _00_[12:5] * { celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_14z };
  assign celloutsig_1_4z[5:1] = celloutsig_1_0z ? in_data[125:121] : in_data[122:118];
  assign celloutsig_1_8z[2] = celloutsig_1_2z[0] ? celloutsig_1_0z : celloutsig_1_2z[2];
  assign celloutsig_1_6z = { in_data[172:162], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } >> { in_data[161:156], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_3z, celloutsig_1_10z } >> { _01_, celloutsig_1_9z };
  assign celloutsig_1_19z = { celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_4z[5:1], celloutsig_1_3z, celloutsig_1_1z } - { in_data[123:98], celloutsig_1_8z[2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_4z = celloutsig_0_1z[5:0] ~^ _00_[5:0];
  assign celloutsig_0_11z = { celloutsig_0_1z[4:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_6z } ~^ { _00_[12:8], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_5z = ~((in_data[130] & in_data[127]) | celloutsig_1_1z);
  assign celloutsig_0_6z = ~((celloutsig_0_1z[3] & _00_[5]) | celloutsig_0_5z[5]);
  assign celloutsig_0_13z = ~((celloutsig_0_5z[2] & celloutsig_0_0z[3]) | celloutsig_0_10z[1]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | in_data[149]);
  assign celloutsig_0_19z = ~((celloutsig_0_13z & in_data[92]) | (celloutsig_0_1z[3] & celloutsig_0_10z[3]));
  assign celloutsig_1_4z[0] = celloutsig_1_3z;
  assign celloutsig_1_8z[1:0] = { celloutsig_1_0z, celloutsig_1_1z };
  assign { out_data[128:96], out_data[39:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z[34:3], celloutsig_0_24z, celloutsig_0_25z };
endmodule
