`timescale 1ns/1ns
module mynor(input a,b , output w);
wire j;
supply0 gnd;
supply1 vdd;
pmos #(5,6,7)(j,vdd,a);
pmos #(5,6,7)(w,j,b);
nmos #(3,4,5)(w,gnd,a);
nmos #(3,4,5)(w,gnd,b);
endmodule

