\hypertarget{a00558}{
\section{gsn\_\-reg\_\-i2c\_\-spec.h File Reference}
\label{a00558}\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
}
This graph shows which files directly or indirectly include this file:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=400pt]{a00794}
\end{center}
\end{figure}
\subsection*{Defines}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{a00558_a6314807e922d0da7c37bc8441607a868}{COMMON\_\-I2C}~0x40090000
\item 
\#define \hyperlink{a00558_acb6be668f1ee4393562a6dc25e2e293e}{I2C\_\-I2CSLAD0\_\-OFFSETADDRESS}~0x00000000
\item 
\#define \hyperlink{a00558_ac112a9407cb305ad60d5abf648a3effe}{I2C\_\-I2CSLAD0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_aa7c527f9286485d4a2162c2907c4386d}{I2C\_\-I2CSLAD0\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_a3fdc43d203d00fa8135356b8c8799496}{I2C\_\-I2CSLAD0\_\-BITMASK}~0xFF
\item 
\#define \hyperlink{a00558_a610cadb277ae3856ef9e98bcaf0a828f}{I2C\_\-I2CSLAD0\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00558_a09a45b2e139e03c96e3e89c0362d4ca3}{I2C\_\-SLAD0\_\-OFFSETADDRESS}~I2C\_\-I2CSLAD0\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a3fb2ad3a29bb48a9b94931ba57b246b1}{I2C\_\-SLAD0\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_a372ff75ba44c1a558e3cd8ce94592bdd}{I2C\_\-SLAD0\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_af413bb1776ed7b569c86d0b775ff57ec}{I2C\_\-SLAD0\_\-BITMASK}~0xff
\item 
\#define \hyperlink{a00558_ab97cdd139517bdc8b6dac090c354ead5}{I2C\_\-SLAD0\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_a8f4ac9a844f60b127ba3feccd036f260}{I2C\_\-I2CSLAD1\_\-OFFSETADDRESS}~0x00000004
\item 
\#define \hyperlink{a00558_a1f1b7194fe852224475768162fda21f1}{I2C\_\-I2CSLAD1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_ac8fba42c860195f031fa9e7fe9b1728c}{I2C\_\-I2CSLAD1\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_a4723244e82ce8c8eeae3907dbee0b0c8}{I2C\_\-I2CSLAD1\_\-BITMASK}~0xFF
\item 
\#define \hyperlink{a00558_a7974bec8b07391581991a473a3151ddc}{I2C\_\-I2CSLAD1\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00558_ab82ab6cd3ba1f49a8244ae11ab263222}{I2C\_\-SLAD1\_\-OFFSETADDRESS}~I2C\_\-I2CSLAD1\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a930605870b0410b9281973215222dcf1}{I2C\_\-SLAD1\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_a62ec92680167acf2a29a0c655f445aef}{I2C\_\-SLAD1\_\-BITFIELDSIZE}~2
\item 
\#define \hyperlink{a00558_a8b67d75013594f5217ea239b66dba3e5}{I2C\_\-SLAD1\_\-BITMASK}~0x00000011
\item 
\#define \hyperlink{a00558_a3c0fafeb95e1ef3fa29f84ee802186da}{I2C\_\-SLAD1\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_a075d33d29fac97a63794946ac5dc468e}{I2C\_\-ADMOD\_\-OFFSETADDRESS}~I2C\_\-I2CSLAD1\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_ad465e667f372d3abb491c85bf2de61fc}{I2C\_\-ADMOD\_\-BITOFFSET}~2
\item 
\#define \hyperlink{a00558_ae3ecf6672c93accfe0e62c927e91d19a}{I2C\_\-ADMOD\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_ae33b3604e87610271228bfe4e2e17f51}{I2C\_\-ADMOD\_\-BITMASK}~0x00000004
\item 
\#define \hyperlink{a00558_add5821383f488bbee780c322033f1930}{I2C\_\-ADMOD\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_a0406fc3fbcec4185b8b23409b1afdb57}{I2C\_\-MNS\_\-OFFSETADDRESS}~I2C\_\-I2CSLAD1\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a9a7286e83417c9f6a0d1173b140e4af6}{I2C\_\-MNS\_\-BITOFFSET}~3
\item 
\#define \hyperlink{a00558_a04a6edbd066ec38abbc10af5d5d0a8b8}{I2C\_\-MNS\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_a7228d938b84af17d2d41624ec7139d2e}{I2C\_\-MNS\_\-BITMASK}~0x00000008
\item 
\#define \hyperlink{a00558_a96d0655a4cb1eb8f742ae868fbd8e0f0}{I2C\_\-MNS\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_abb6821dbb196351a15b597d25d0def0d}{I2C\_\-HSE\_\-OFFSETADDRESS}~I2C\_\-I2CSLAD1\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_acaf102d531786d1f4ae31649c5fbe717}{I2C\_\-HSE\_\-BITOFFSET}~4
\item 
\#define \hyperlink{a00558_a9cb5cd68d84649e9c4c1282f166ed884}{I2C\_\-HSE\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_a3bbd37beba21f6ed0274d3bbb8153eb7}{I2C\_\-HSE\_\-BITMASK}~0x00000010
\item 
\#define \hyperlink{a00558_a5ae08d0372c0890677613c3b3ac5e213}{I2C\_\-HSE\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_ad352c904e03a40b2a8af5c8ef71272d9}{I2C\_\-I2CIER\_\-OFFSETADDRESS}~0x00000008
\item 
\#define \hyperlink{a00558_a96de71e67c22007f3f7396fbdd63275b}{I2C\_\-I2CIER\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_aa64cd29d70af25686170c391c33d97ab}{I2C\_\-I2CIER\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_a85aee0be9ab351c1c4b7132f709fc346}{I2C\_\-I2CIER\_\-BITMASK}~0x000000FF
\item 
\#define \hyperlink{a00558_a1c937f500862380674ae1cce4ec04917}{I2C\_\-I2CIER\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00558_a7ec20287609ad91f90af5f21c8203257}{I2C\_\-EFEI\_\-OFFSETADDRESS}~I2C\_\-I2CIER\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a7841b90d672b820a8d871ed68157786d}{I2C\_\-EFEI\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_a52046e9efd7265a136b9980a370cf649}{I2C\_\-EFEI\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_a2aae738d3bec36e1dc2cae3ea35f94f6}{I2C\_\-EFEI\_\-BITMASK}~0x00000001
\item 
\#define \hyperlink{a00558_aba537e1b8257355baccdaed35b040557}{I2C\_\-EFEI\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_a09ab6175f520e3faa44612a7b44c8d03}{I2C\_\-EBI\_\-OFFSETADDRESS}~I2C\_\-I2CIER\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a7af79be0ee7d90fe784546a459cac734}{I2C\_\-EBI\_\-BITOFFSET}~1
\item 
\#define \hyperlink{a00558_a6e1f892aa617f719cbc7ed50339ff4d4}{I2C\_\-EBI\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_aca503434f53718ea2884ac687fa31817}{I2C\_\-EBI\_\-BITMASK}~0x00000002
\item 
\#define \hyperlink{a00558_a0f86739c5e48834a500e521008ed64ed}{I2C\_\-EBI\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_af16c70bd3731b6bc43cedf9e073f8984}{I2C\_\-EFFI\_\-OFFSETADDRESS}~I2C\_\-I2CIER\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_ae60a6b235b3e7d91c7787ed281d21d46}{I2C\_\-EFFI\_\-BITOFFSET}~2
\item 
\#define \hyperlink{a00558_a4fa3075376bc13ec626373017a05135c}{I2C\_\-EFFI\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_ae0d5a25d624ce240e748e8b4c77d2a16}{I2C\_\-EFFI\_\-BITMASK}~0x00000004
\item 
\#define \hyperlink{a00558_a523d8e245b682ed4619458c9cb382e27}{I2C\_\-EFFI\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_a11311c70f2bc69a3df2dd2cee9990fc7}{I2C\_\-EOCI\_\-OFFSETADDRESS}~I2C\_\-I2CIER\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a330c6a378967322aed43829dc329f35a}{I2C\_\-EOCI\_\-BITOFFSET}~4
\item 
\#define \hyperlink{a00558_ab301a0b2dc92a81343fea1e2f8626458}{I2C\_\-EOCI\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_a2d1dd1631dc699869258dd3a2b32e9fd}{I2C\_\-EOCI\_\-BITMASK}~0x00000010
\item 
\#define \hyperlink{a00558_a797028ebef32b67f958100f5e99a3d23}{I2C\_\-EOCI\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_a8474ae0e4921e167cc86d66b3b7861bb}{I2C\_\-ENAEI\_\-OFFSETADDRESS}~I2C\_\-I2CIER\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_afda4cbe5bbbb98cdc8306a1b61bfdcd8}{I2C\_\-ENAEI\_\-BITOFFSET}~5
\item 
\#define \hyperlink{a00558_a3d55b163359e649ff9ff5f940227727b}{I2C\_\-ENAEI\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_a9fa7ed9a4761a9a6eeabfdfdc6071e4d}{I2C\_\-ENAEI\_\-BITMASK}~0x00000020
\item 
\#define \hyperlink{a00558_a0d4a32de34add75352d9bb49eda6dfc9}{I2C\_\-ENAEI\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_a3d23db967c6d3739ada21a39d1ff5fac}{I2C\_\-EAFI\_\-OFFSETADDRESS}~I2C\_\-I2CIER\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a154cf7ce1bf53e2d8830e12f296ed738}{I2C\_\-EAFI\_\-BITOFFSET}~6
\item 
\#define \hyperlink{a00558_aa1feb4f38f53a6368e830ce20d696fa7}{I2C\_\-EAFI\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_a5be2e10eb9ee8cc18f300279e139a695}{I2C\_\-EAFI\_\-BITMASK}~0x00000040
\item 
\#define \hyperlink{a00558_a3dea330274846425ce62f8f8fef61329}{I2C\_\-EAFI\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_a25ab6eec51f63cc743a9e75a0993bea5}{I2C\_\-I2CISR\_\-OFFSETADDRESS}~0x0000000c
\item 
\#define \hyperlink{a00558_a0e2c77ccfccd6d7e9c617cc868c12c23}{I2C\_\-I2CISR\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_a488de08445809b9a505618173219c6d7}{I2C\_\-I2CISR\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_aedea73401ef26408a227607b854309ce}{I2C\_\-I2CISR\_\-BITMASK}~0xFF
\item 
\#define \hyperlink{a00558_a284d29d73a13300383717e8333a71cd0}{I2C\_\-I2CISR\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00558_ad2731c220555c15d73aa57cfead6bac7}{I2C\_\-FEI\_\-OFFSETADDRESS}~I2C\_\-I2CISR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_afeb33abd8f316d77f5e182815019877b}{I2C\_\-FEI\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_a08430c3a9c0e3acf882b942bd2dc0a44}{I2C\_\-FEI\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_a826bcc0dbd1ca1ab559ed81876a020fd}{I2C\_\-FEI\_\-BITMASK}~0x00000001
\item 
\#define \hyperlink{a00558_a74e1bb2b9eabe13cf6d7d108f71e6a1b}{I2C\_\-FEI\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_aff3b8a6a65e0e531fd4ebe376b1fed84}{I2C\_\-BI\_\-OFFSETADDRESS}~I2C\_\-I2CISR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a4349b39bdf8b905eb7a83d14004a33fc}{I2C\_\-BI\_\-BITOFFSET}~1
\item 
\#define \hyperlink{a00558_a3c770f04796e15aad73e7b9a4c3d6a32}{I2C\_\-BI\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_af2b392a3c09233c07cabf05a082ef0ea}{I2C\_\-BI\_\-BITMASK}~0x00000002
\item 
\#define \hyperlink{a00558_acb78c07404e9d15d281c95c99b40d4f4}{I2C\_\-BI\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_acad7fae52d1312ade243d8cf25820b5a}{I2C\_\-FFI\_\-OFFSETADDRESS}~I2C\_\-I2CISR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_aa67256b0e79f47bda31688c7c59dc25c}{I2C\_\-FFI\_\-BITOFFSET}~2
\item 
\#define \hyperlink{a00558_a215ce7e108aa687b63c4815c915b7e15}{I2C\_\-FFI\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_a54ef419f95a50c65ae4c453bf53c07d4}{I2C\_\-FFI\_\-BITMASK}~0x00000004
\item 
\#define \hyperlink{a00558_ad3b44ec095f515d4ac4ff798cca62457}{I2C\_\-FFI\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_a07eeaa62355d88b241d6d9c0b26c7e51}{I2C\_\-OCI\_\-OFFSETADDRESS}~I2C\_\-I2CISR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a7600ab560fbcc1f54603e4e7a7a0eef3}{I2C\_\-OCI\_\-BITOFFSET}~4
\item 
\#define \hyperlink{a00558_a54b769402e2a2277531507e6509c8d4a}{I2C\_\-OCI\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_aadcc94e4e98b3760c0fed26c2c7d1907}{I2C\_\-OCI\_\-BITMASK}~0x00000010
\item 
\#define \hyperlink{a00558_a47114cbce4cc3c2b557c42b686a20337}{I2C\_\-OCI\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_a9b86c5bdfaa6716519e71fd9c95aed99}{I2C\_\-NAEI\_\-OFFSETADDRESS}~I2C\_\-I2CISR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a69d8f81fc886c422d8d8a4cf5985a5c4}{I2C\_\-NAEI\_\-BITOFFSET}~5
\item 
\#define \hyperlink{a00558_a16a4029d2be924da5b0bb3e13500e727}{I2C\_\-NAEI\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_a001c8ca8e454a95222b230795b93d984}{I2C\_\-NAEI\_\-BITMASK}~0x00000020
\item 
\#define \hyperlink{a00558_a4fe4d9da3233b3332c110cfa9616f55a}{I2C\_\-NAEI\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_ab95593af0244945884376d1e24489df0}{I2C\_\-AFI\_\-OFFSETADDRESS}~I2C\_\-I2CISR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a0ab883af6618163f1b0298c83cef5d44}{I2C\_\-AFI\_\-BITOFFSET}~6
\item 
\#define \hyperlink{a00558_a316c7cd44acf0ab5bd69b1252fb6b531}{I2C\_\-AFI\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_a613693e037f3e581be188774a57de38d}{I2C\_\-AFI\_\-BITMASK}~0x00000040
\item 
\#define \hyperlink{a00558_a474eaae345f458884e975ae797f1c9da}{I2C\_\-AFI\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_acd82e4d5cc8d095a80eacc163baf5efb}{I2C\_\-I2CAPBADDRLSB\_\-OFFSETADDRESS}~0x000000010
\item 
\#define \hyperlink{a00558_a32d7f38449c86c3a97136ea2218b9111}{I2C\_\-I2CAPBADDRLSB\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_a2255c0a80a071541bb5eab1777decad0}{I2C\_\-I2CAPBADDRLSB\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_a38f47cb474d1294b5d8adf7825e8b7a5}{I2C\_\-I2CAPBADDRLSB\_\-BITMASK}~0xFF
\item 
\#define \hyperlink{a00558_afb2b59f44c28d89f83308eeebad263b9}{I2C\_\-I2CAPBADDRLSB\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00558_a8c3824488b6c53e3d9dd5ff856d79649}{I2C\_\-APBADDRLSB\_\-OFFSETADDRESS}~I2C\_\-I2CAPBADDRLSB\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_abb423f5773ddc2920b6ea4fe5b3b8a0b}{I2C\_\-APBADDRLSB\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_a4e392cedc6e73a7439c99ae5bc1fc448}{I2C\_\-APBADDRLSB\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_a88cb2efffaff031e3be69fe5ba08837b}{I2C\_\-APBADDRLSB\_\-BITMASK}~0xFF
\item 
\#define \hyperlink{a00558_a03eda352901f56bf7d34337af8d0fe56}{I2C\_\-APBADDRLSB\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00558_a5777253e1faa622ad5ad42402fc4a0e5}{I2C\_\-I2CAPBADDRMSB\_\-OFFSETADDRESS}~0x00000014
\item 
\#define \hyperlink{a00558_a0c0b1ce60c58ece15403fce1ec15518a}{I2C\_\-I2CAPBADDRMSB\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_a522b2c6386aacb5354b44273609daa6e}{I2C\_\-I2CAPBADDRMSB\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_af7653d84caf2269a9347d83d6e3b4166}{I2C\_\-I2CAPBADDRMSB\_\-BITMASK}~0xFF
\item 
\#define \hyperlink{a00558_a0f2f1cebf888bd0d6d2f5d0b76259af5}{I2C\_\-I2CAPBADDRMSB\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00558_aed5b730cb37ca4aa5e44da65e4d84583}{I2C\_\-APBADDRMSB\_\-OFFSETADDRESS}~I2C\_\-I2CAPBADDRMSB\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a1f0f55d8d9e2506cc3837fd36485c96f}{I2C\_\-APBADDRMSB\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_aa06b5941a59937fb82f4c5680a0d85ae}{I2C\_\-APBADDRMSB\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_afcf3211df6cf01368db2a03999d90d26}{I2C\_\-APBADDRMSB\_\-BITMASK}~0xFF
\item 
\#define \hyperlink{a00558_ae0f0508ac02059e3b48eecbb622f059d}{I2C\_\-APBADDRMSB\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00558_acb72fef5f6cdc6410270736171b4b242}{I2C\_\-I2CDACNTLSB\_\-OFFSETADDRESS}~0x00000018
\item 
\#define \hyperlink{a00558_aaf98189dc8844d96948a2a10667a6237}{I2C\_\-I2CDACNTLSB\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_a787b1fba1a769c9b4e374185371c5ff3}{I2C\_\-I2CDACNTLSB\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_a3502600842755c9d2be4dd556b753d4a}{I2C\_\-I2CDACNTLSB\_\-BITMASK}~0xFF
\item 
\#define \hyperlink{a00558_a9789fbd6189dbc9d32ec3b46e7800f02}{I2C\_\-I2CDACNTLSB\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00558_ae600b2a76b934955c324f82b35fa805b}{I2C\_\-DACNTLSB\_\-OFFSETADDRESS}~I2C\_\-I2CDACNTLSB\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a0f0e4555e0da2f09ab5696bef3bd4dac}{I2C\_\-DACNTLSB\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_a5ca80e350f9d22248a4aad421b39c1d4}{I2C\_\-DACNTLSB\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_ac62a5e25cf8f2c123d2544e679b0aa93}{I2C\_\-DACNTLSB\_\-BITMASK}~0xFF
\item 
\#define \hyperlink{a00558_afaea3c3b604960847f3d3da0dd2708e6}{I2C\_\-DACNTLSB\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00558_ae7a3d0cf7765c1864dce99ab990914ed}{I2C\_\-I2CDATA\_\-OFFSETADDRESS}~0x00000020
\item 
\#define \hyperlink{a00558_ac6e18e4f3fde7f113689d9be992e1bec}{I2C\_\-I2CDATA\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_aa6480fdd06a972513e81833de23028e1}{I2C\_\-I2CDATA\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_ab0854e83366d5b74d0180c2e655d40ce}{I2C\_\-I2CDATA\_\-BITMASK}~0xFF
\item 
\#define \hyperlink{a00558_a32b2804d53d739e56599c5c47f075f83}{I2C\_\-I2CDATA\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00558_ac1901b75b0d0f56a95e66ff7e9622b51}{I2C\_\-DATA\_\-OFFSETADDRESS}~I2C\_\-I2CDATA\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_ae541003460940c1afc89be6675f78185}{I2C\_\-DATA\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_ac2d18646ada8e52aa14a7a637e2a5b0a}{I2C\_\-DATA\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_af2b064c86fc0a754a497a2eb7ef47b7c}{I2C\_\-DATA\_\-BITMASK}~0xFF
\item 
\#define \hyperlink{a00558_a28bf02f9cb53f0558cdaf6de566fca64}{I2C\_\-DATA\_\-INIT}~0x00
\item 
\#define \hyperlink{a00558_a6c2fd3bb081f7b3ff4ef584f1a1c085e}{I2C\_\-I2CCR\_\-OFFSETADDRESS}~0x00000024
\item 
\#define \hyperlink{a00558_a5c6ecafa02f586a1bd1fe8c34f74cc4b}{I2C\_\-I2CCR\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_ad4c3103d48702ae4c190be876772b27c}{I2C\_\-I2CCR\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_abc30e516bb763d42f659631a6b7d9b9f}{I2C\_\-I2CCR\_\-BITMASK}~0xFF
\item 
\#define \hyperlink{a00558_a71e31a2372cedd463e3bb11ff4807403}{I2C\_\-I2CCR\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00558_afdbb6692c323d59cfc35da6aae8dbc47}{I2C\_\-RWOP\_\-OFFSETADDRESS}~I2C\_\-I2CCR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a1ca93b2ce3091343a23a8bf786c30e3f}{I2C\_\-RWOP\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_abe2e481dff55ba68056cc3bd68b83f52}{I2C\_\-RWOP\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_a52e598b16c770284a6de2f90dd2ea820}{I2C\_\-RWOP\_\-BITMASK}~0x00000001
\item 
\#define \hyperlink{a00558_a9438958b1b121391484e9cec6dfa0a8b}{I2C\_\-RWOP\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_ad87d5d020a0afe3c5bbe526adea1c467}{I2C\_\-AOP\_\-OFFSETADDRESS}~I2C\_\-I2CCR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_afc6f37f25e42af36c0cfcc0bad383a9e}{I2C\_\-AOP\_\-BITOFFSET}~1
\item 
\#define \hyperlink{a00558_abcd3ada0fb9e296e674e9387a32d9d8a}{I2C\_\-AOP\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_a37fb7dbbd7b8620bb4fadd1933b4ae75}{I2C\_\-AOP\_\-BITMASK}~0x00000002
\item 
\#define \hyperlink{a00558_af46babcc5a5168e3a87d0e429e909200}{I2C\_\-AOP\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_a0b7d915d21c6c29c146a2510d5cf4de4}{I2C\_\-BCO\_\-OFFSETADDRESS}~I2C\_\-I2CCR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a23c3d41334b19dd969a55e5d36249ae3}{I2C\_\-BCO\_\-BITOFFSET}~2
\item 
\#define \hyperlink{a00558_a28ed47f7496b12cc10f64a1077732ab0}{I2C\_\-BCO\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_a1c9cd4a20ad45146bf755c2ff23c0932}{I2C\_\-BCO\_\-BITMASK}~0x00000004
\item 
\#define \hyperlink{a00558_a8e787068429f40f48510ded243374798}{I2C\_\-BCO\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_a7bf10faba963abf321f4394fe0d1ca8a}{I2C\_\-RCAS\_\-OFFSETADDRESS}~I2C\_\-I2CCR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a51984dce8b149e95f198ac0480dd6b58}{I2C\_\-RCAS\_\-BITOFFSET}~3
\item 
\#define \hyperlink{a00558_a7c50810f0b7080927725dd2c87b46c7c}{I2C\_\-RCAS\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_a7eceaae599c8b900a45c3f8d1aa21705}{I2C\_\-RCAS\_\-BITMASK}~0x00000008
\item 
\#define \hyperlink{a00558_ab09d09b71faf04ac627a5a04a7a2b7ea}{I2C\_\-RCAS\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_acb32e8093c8b2f4235ca3982531ec79a}{I2C\_\-MAS\_\-OFFSETADDRESS}~I2C\_\-I2CCR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_ab0d92e3eb194bc2b5a7e7aa192b97047}{I2C\_\-MAS\_\-BITOFFSET}~4
\item 
\#define \hyperlink{a00558_a398c17b70171c09d9a049195df5c21bd}{I2C\_\-MAS\_\-BITFIELDSIZE}~1
\item 
\#define \hyperlink{a00558_a8e267a560fb2b29dfae0923345e8458b}{I2C\_\-MAS\_\-BITMASK}~0x00000010
\item 
\#define \hyperlink{a00558_a60afd7872b40ef319ad1041fea20c194}{I2C\_\-MAS\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_a309191450332e4103bf64d7a4f1ad1dc}{I2C\_\-I2CADDRLSB\_\-OFFSETADDRESS}~0x00000028
\item 
\#define \hyperlink{a00558_af690d9325b3db66d4719431ea4a0a6e0}{I2C\_\-I2CADDRLSB\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_a915cabe3cabf53d48c266b4a51ecae6c}{I2C\_\-I2CADDRLSB\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_aa6d87c8f028825d61b900c0173e3258f}{I2C\_\-I2CADDRLSB\_\-BITMASK}~0xFF
\item 
\#define \hyperlink{a00558_a0102dd5fc9475784743c5d387cd23674}{I2C\_\-I2CADDRLSB\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00558_abe808ef4b9bafe94833885f7ec15d731}{I2C\_\-SADDRLSB\_\-OFFSETADDRESS}~I2C\_\-I2CADDRLSB\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a48fb6df5ede5f01b1d6163e7284fe678}{I2C\_\-SADDRLSB\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_a2d6dba1eb00fbf75207498c4c10f5630}{I2C\_\-SADDRLSB\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_a1ddb8da00e54b366483b6517cc51daf5}{I2C\_\-SADDRLSB\_\-BITMASK}~0xff
\item 
\#define \hyperlink{a00558_a46e66a82cf6769b26a5df0131a9329af}{I2C\_\-SADDRLSB\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_aedb5f0cabb0e28667024bf455f21aaf6}{I2C\_\-I2CADDRMSB\_\-OFFSETADDRESS}~0x0000002c
\item 
\#define \hyperlink{a00558_a6c750eedbf25a8e2f62e928956160349}{I2C\_\-I2CADDRMSB\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_ac4b5182d5d9d1d9feb6fc4badf94cdf5}{I2C\_\-I2CADDRMSB\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_a118e241677d9c64bfd867c65b9f466b9}{I2C\_\-I2CADDRMSB\_\-BITMASK}~0xFF
\item 
\#define \hyperlink{a00558_a70389a1f27094754e4a394feaeb04371}{I2C\_\-I2CADDRMSB\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00558_a096049abd13309f06e39d53741cd8c53}{I2C\_\-SADDRMSB\_\-OFFSETADDRESS}~I2C\_\-I2CADDRMSB\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_ad2b146b17cc4beb07a3abeb973e2ba82}{I2C\_\-SADDRMSB\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_a37670e88f72b7a2adc059f464ce1daca}{I2C\_\-SADDRMSB\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_a7ac576e2bbf84d1555618cca46619b0d}{I2C\_\-SADDRMSB\_\-BITMASK}~0xff
\item 
\#define \hyperlink{a00558_a33ca88d59412594c6c915e0a58e7c358}{I2C\_\-SADDRMSB\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_ac9b397b71b0b64bf13372c7a5272c514}{I2C\_\-I2CDACNTR\_\-OFFSETADDRESS}~0x00000030
\item 
\#define \hyperlink{a00558_a8a699129a4ad89c14f2ce6a05f9e5fd4}{I2C\_\-I2CDACNTR\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_aacf79a0093235b7f25a673b39eb489b7}{I2C\_\-I2CDACNTR\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_a78691e1166babd1c5ba9faa2f7f2a881}{I2C\_\-I2CDACNTR\_\-BITMASK}~0xFF
\item 
\#define \hyperlink{a00558_a2796c4156e07d98303c68dce6646f043}{I2C\_\-I2CDACNTR\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00558_a52ed411f47eddd567b59b586f53f5baf}{I2C\_\-SDACNT\_\-OFFSETADDRESS}~I2C\_\-I2CDACNTR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a779505c1b224579dc95d705c41ffa468}{I2C\_\-SDACNT\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_acf0200b09d20b7746674e7951f0fa3d8}{I2C\_\-SDACNT\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_aab1926caecb04bb69a177f0e4c88cf61}{I2C\_\-SDACNT\_\-BITMASK}~0xff
\item 
\#define \hyperlink{a00558_a5be27e9e2ebe7802057c8b0e3a545a0e}{I2C\_\-SDACNT\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_a7c8d88c13df3cf38f1ce4a66bae7abb4}{I2C\_\-I2CMCR\_\-OFFSETADDRESS}~0x00000038
\item 
\#define \hyperlink{a00558_ad2fc1819bbd098e1ed0b428feb503939}{I2C\_\-I2CMCR\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_a4adb9cde9ded51c176368ce5b38a4d69}{I2C\_\-I2CMCR\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_aa4c89c242e87e88061e58f6a9aa5d545}{I2C\_\-I2CMCR\_\-BITMASK}~0xFF
\item 
\#define \hyperlink{a00558_a619479ba7fc7ed7ca7f09d41a08fec86}{I2C\_\-I2CMCR\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00558_ad32b34f7cf59bd26528948fa6e0b004c}{I2C\_\-MCODE\_\-OFFSETADDRESS}~I2C\_\-I2CMCR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a9b32763594e0035825f8a261bb29482d}{I2C\_\-MCODE\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_ae88d185c49c342a7afd4f34ebbf85e66}{I2C\_\-MCODE\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_acbfaaee85e30a86dfaa72842b8e4f54a}{I2C\_\-MCODE\_\-BITMASK}~0xff
\item 
\#define \hyperlink{a00558_ab9511a7c6cf9c37f6f753bd7f33ab966}{I2C\_\-MCODE\_\-INIT}~0x0
\item 
\#define \hyperlink{a00558_a26ec2c9f9b5e9e0de8f02017e3fcf845}{I2C\_\-I2CHCCR\_\-OFFSETADDRESS}~0x0000003c
\item 
\#define \hyperlink{a00558_a6bcb89e6e880c0b0b650457e29f7a1df}{I2C\_\-I2CHCCR\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_aec9dff7425ac731dde79158928955bd5}{I2C\_\-I2CHCCR\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_af0f236970ad913e5edb3ffd4962f2ddc}{I2C\_\-I2CHCCR\_\-BITMASK}~0xFF
\item 
\#define \hyperlink{a00558_abcebfae28ba4bb045cdc7d624bc89019}{I2C\_\-I2CHCCR\_\-INIT}~0x00000000
\item 
\#define \hyperlink{a00558_adc7b5d6827dd7a61f8a384af4e0efa2b}{I2C\_\-CCOUNT\_\-OFFSETADDRESS}~I2C\_\-I2CHCCR\_\-OFFSETADDRESS
\item 
\#define \hyperlink{a00558_a24dc1fbcfd5227e6bf53e9902149a065}{I2C\_\-CCOUNT\_\-BITOFFSET}~0
\item 
\#define \hyperlink{a00558_a6af3a20aab2e1911c5984390e37e9063}{I2C\_\-CCOUNT\_\-BITFIELDSIZE}~8
\item 
\#define \hyperlink{a00558_a8ab61e97ce14317b4f30cc745ad834a4}{I2C\_\-CCOUNT\_\-BITMASK}~0xff
\item 
\#define \hyperlink{a00558_a60573ffe8dacd89636a89dc2c17181d9}{I2C\_\-CCOUNT\_\-INIT}~0x0
\end{DoxyCompactItemize}


\subsection{Define Documentation}
\hypertarget{a00558_a6314807e922d0da7c37bc8441607a868}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!COMMON\_\-I2C@{COMMON\_\-I2C}}
\index{COMMON\_\-I2C@{COMMON\_\-I2C}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{COMMON\_\-I2C}]{\setlength{\rightskip}{0pt plus 5cm}\#define COMMON\_\-I2C~0x40090000}}
\label{a00558_a6314807e922d0da7c37bc8441607a868}


Definition at line 34 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ae3ecf6672c93accfe0e62c927e91d19a}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-ADMOD\_\-BITFIELDSIZE@{I2C\_\-ADMOD\_\-BITFIELDSIZE}}
\index{I2C\_\-ADMOD\_\-BITFIELDSIZE@{I2C\_\-ADMOD\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-ADMOD\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-ADMOD\_\-BITFIELDSIZE~1}}
\label{a00558_ae3ecf6672c93accfe0e62c927e91d19a}


Definition at line 79 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ae33b3604e87610271228bfe4e2e17f51}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-ADMOD\_\-BITMASK@{I2C\_\-ADMOD\_\-BITMASK}}
\index{I2C\_\-ADMOD\_\-BITMASK@{I2C\_\-ADMOD\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-ADMOD\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-ADMOD\_\-BITMASK~0x00000004}}
\label{a00558_ae33b3604e87610271228bfe4e2e17f51}


Definition at line 80 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ad465e667f372d3abb491c85bf2de61fc}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-ADMOD\_\-BITOFFSET@{I2C\_\-ADMOD\_\-BITOFFSET}}
\index{I2C\_\-ADMOD\_\-BITOFFSET@{I2C\_\-ADMOD\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-ADMOD\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-ADMOD\_\-BITOFFSET~2}}
\label{a00558_ad465e667f372d3abb491c85bf2de61fc}


Definition at line 78 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_add5821383f488bbee780c322033f1930}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-ADMOD\_\-INIT@{I2C\_\-ADMOD\_\-INIT}}
\index{I2C\_\-ADMOD\_\-INIT@{I2C\_\-ADMOD\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-ADMOD\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-ADMOD\_\-INIT~0x0}}
\label{a00558_add5821383f488bbee780c322033f1930}


Definition at line 81 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a075d33d29fac97a63794946ac5dc468e}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-ADMOD\_\-OFFSETADDRESS@{I2C\_\-ADMOD\_\-OFFSETADDRESS}}
\index{I2C\_\-ADMOD\_\-OFFSETADDRESS@{I2C\_\-ADMOD\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-ADMOD\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-ADMOD\_\-OFFSETADDRESS~I2C\_\-I2CSLAD1\_\-OFFSETADDRESS}}
\label{a00558_a075d33d29fac97a63794946ac5dc468e}


Definition at line 77 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a316c7cd44acf0ab5bd69b1252fb6b531}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-AFI\_\-BITFIELDSIZE@{I2C\_\-AFI\_\-BITFIELDSIZE}}
\index{I2C\_\-AFI\_\-BITFIELDSIZE@{I2C\_\-AFI\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-AFI\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-AFI\_\-BITFIELDSIZE~1}}
\label{a00558_a316c7cd44acf0ab5bd69b1252fb6b531}


Definition at line 225 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a613693e037f3e581be188774a57de38d}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-AFI\_\-BITMASK@{I2C\_\-AFI\_\-BITMASK}}
\index{I2C\_\-AFI\_\-BITMASK@{I2C\_\-AFI\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-AFI\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-AFI\_\-BITMASK~0x00000040}}
\label{a00558_a613693e037f3e581be188774a57de38d}


Definition at line 226 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a0ab883af6618163f1b0298c83cef5d44}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-AFI\_\-BITOFFSET@{I2C\_\-AFI\_\-BITOFFSET}}
\index{I2C\_\-AFI\_\-BITOFFSET@{I2C\_\-AFI\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-AFI\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-AFI\_\-BITOFFSET~6}}
\label{a00558_a0ab883af6618163f1b0298c83cef5d44}


Definition at line 224 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a474eaae345f458884e975ae797f1c9da}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-AFI\_\-INIT@{I2C\_\-AFI\_\-INIT}}
\index{I2C\_\-AFI\_\-INIT@{I2C\_\-AFI\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-AFI\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-AFI\_\-INIT~0x0}}
\label{a00558_a474eaae345f458884e975ae797f1c9da}


Definition at line 227 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ab95593af0244945884376d1e24489df0}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-AFI\_\-OFFSETADDRESS@{I2C\_\-AFI\_\-OFFSETADDRESS}}
\index{I2C\_\-AFI\_\-OFFSETADDRESS@{I2C\_\-AFI\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-AFI\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-AFI\_\-OFFSETADDRESS~I2C\_\-I2CISR\_\-OFFSETADDRESS}}
\label{a00558_ab95593af0244945884376d1e24489df0}


Definition at line 223 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_abcd3ada0fb9e296e674e9387a32d9d8a}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-AOP\_\-BITFIELDSIZE@{I2C\_\-AOP\_\-BITFIELDSIZE}}
\index{I2C\_\-AOP\_\-BITFIELDSIZE@{I2C\_\-AOP\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-AOP\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-AOP\_\-BITFIELDSIZE~1}}
\label{a00558_abcd3ada0fb9e296e674e9387a32d9d8a}


Definition at line 329 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a37fb7dbbd7b8620bb4fadd1933b4ae75}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-AOP\_\-BITMASK@{I2C\_\-AOP\_\-BITMASK}}
\index{I2C\_\-AOP\_\-BITMASK@{I2C\_\-AOP\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-AOP\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-AOP\_\-BITMASK~0x00000002}}
\label{a00558_a37fb7dbbd7b8620bb4fadd1933b4ae75}


Definition at line 330 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_afc6f37f25e42af36c0cfcc0bad383a9e}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-AOP\_\-BITOFFSET@{I2C\_\-AOP\_\-BITOFFSET}}
\index{I2C\_\-AOP\_\-BITOFFSET@{I2C\_\-AOP\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-AOP\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-AOP\_\-BITOFFSET~1}}
\label{a00558_afc6f37f25e42af36c0cfcc0bad383a9e}


Definition at line 328 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_af46babcc5a5168e3a87d0e429e909200}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-AOP\_\-INIT@{I2C\_\-AOP\_\-INIT}}
\index{I2C\_\-AOP\_\-INIT@{I2C\_\-AOP\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-AOP\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-AOP\_\-INIT~0x0}}
\label{a00558_af46babcc5a5168e3a87d0e429e909200}


Definition at line 331 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ad87d5d020a0afe3c5bbe526adea1c467}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-AOP\_\-OFFSETADDRESS@{I2C\_\-AOP\_\-OFFSETADDRESS}}
\index{I2C\_\-AOP\_\-OFFSETADDRESS@{I2C\_\-AOP\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-AOP\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-AOP\_\-OFFSETADDRESS~I2C\_\-I2CCR\_\-OFFSETADDRESS}}
\label{a00558_ad87d5d020a0afe3c5bbe526adea1c467}


Definition at line 327 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a4e392cedc6e73a7439c99ae5bc1fc448}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-APBADDRLSB\_\-BITFIELDSIZE@{I2C\_\-APBADDRLSB\_\-BITFIELDSIZE}}
\index{I2C\_\-APBADDRLSB\_\-BITFIELDSIZE@{I2C\_\-APBADDRLSB\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-APBADDRLSB\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-APBADDRLSB\_\-BITFIELDSIZE~8}}
\label{a00558_a4e392cedc6e73a7439c99ae5bc1fc448}


Definition at line 244 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a88cb2efffaff031e3be69fe5ba08837b}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-APBADDRLSB\_\-BITMASK@{I2C\_\-APBADDRLSB\_\-BITMASK}}
\index{I2C\_\-APBADDRLSB\_\-BITMASK@{I2C\_\-APBADDRLSB\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-APBADDRLSB\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-APBADDRLSB\_\-BITMASK~0xFF}}
\label{a00558_a88cb2efffaff031e3be69fe5ba08837b}


Definition at line 245 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_abb423f5773ddc2920b6ea4fe5b3b8a0b}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-APBADDRLSB\_\-BITOFFSET@{I2C\_\-APBADDRLSB\_\-BITOFFSET}}
\index{I2C\_\-APBADDRLSB\_\-BITOFFSET@{I2C\_\-APBADDRLSB\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-APBADDRLSB\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-APBADDRLSB\_\-BITOFFSET~0}}
\label{a00558_abb423f5773ddc2920b6ea4fe5b3b8a0b}


Definition at line 243 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a03eda352901f56bf7d34337af8d0fe56}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-APBADDRLSB\_\-INIT@{I2C\_\-APBADDRLSB\_\-INIT}}
\index{I2C\_\-APBADDRLSB\_\-INIT@{I2C\_\-APBADDRLSB\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-APBADDRLSB\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-APBADDRLSB\_\-INIT~0x00000000}}
\label{a00558_a03eda352901f56bf7d34337af8d0fe56}


Definition at line 246 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a8c3824488b6c53e3d9dd5ff856d79649}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-APBADDRLSB\_\-OFFSETADDRESS@{I2C\_\-APBADDRLSB\_\-OFFSETADDRESS}}
\index{I2C\_\-APBADDRLSB\_\-OFFSETADDRESS@{I2C\_\-APBADDRLSB\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-APBADDRLSB\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-APBADDRLSB\_\-OFFSETADDRESS~I2C\_\-I2CAPBADDRLSB\_\-OFFSETADDRESS}}
\label{a00558_a8c3824488b6c53e3d9dd5ff856d79649}


Definition at line 242 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_aa06b5941a59937fb82f4c5680a0d85ae}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-APBADDRMSB\_\-BITFIELDSIZE@{I2C\_\-APBADDRMSB\_\-BITFIELDSIZE}}
\index{I2C\_\-APBADDRMSB\_\-BITFIELDSIZE@{I2C\_\-APBADDRMSB\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-APBADDRMSB\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-APBADDRMSB\_\-BITFIELDSIZE~8}}
\label{a00558_aa06b5941a59937fb82f4c5680a0d85ae}


Definition at line 263 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_afcf3211df6cf01368db2a03999d90d26}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-APBADDRMSB\_\-BITMASK@{I2C\_\-APBADDRMSB\_\-BITMASK}}
\index{I2C\_\-APBADDRMSB\_\-BITMASK@{I2C\_\-APBADDRMSB\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-APBADDRMSB\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-APBADDRMSB\_\-BITMASK~0xFF}}
\label{a00558_afcf3211df6cf01368db2a03999d90d26}


Definition at line 264 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a1f0f55d8d9e2506cc3837fd36485c96f}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-APBADDRMSB\_\-BITOFFSET@{I2C\_\-APBADDRMSB\_\-BITOFFSET}}
\index{I2C\_\-APBADDRMSB\_\-BITOFFSET@{I2C\_\-APBADDRMSB\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-APBADDRMSB\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-APBADDRMSB\_\-BITOFFSET~0}}
\label{a00558_a1f0f55d8d9e2506cc3837fd36485c96f}


Definition at line 262 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ae0f0508ac02059e3b48eecbb622f059d}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-APBADDRMSB\_\-INIT@{I2C\_\-APBADDRMSB\_\-INIT}}
\index{I2C\_\-APBADDRMSB\_\-INIT@{I2C\_\-APBADDRMSB\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-APBADDRMSB\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-APBADDRMSB\_\-INIT~0x00000000}}
\label{a00558_ae0f0508ac02059e3b48eecbb622f059d}


Definition at line 265 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_aed5b730cb37ca4aa5e44da65e4d84583}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-APBADDRMSB\_\-OFFSETADDRESS@{I2C\_\-APBADDRMSB\_\-OFFSETADDRESS}}
\index{I2C\_\-APBADDRMSB\_\-OFFSETADDRESS@{I2C\_\-APBADDRMSB\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-APBADDRMSB\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-APBADDRMSB\_\-OFFSETADDRESS~I2C\_\-I2CAPBADDRMSB\_\-OFFSETADDRESS}}
\label{a00558_aed5b730cb37ca4aa5e44da65e4d84583}


Definition at line 261 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a28ed47f7496b12cc10f64a1077732ab0}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-BCO\_\-BITFIELDSIZE@{I2C\_\-BCO\_\-BITFIELDSIZE}}
\index{I2C\_\-BCO\_\-BITFIELDSIZE@{I2C\_\-BCO\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-BCO\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-BCO\_\-BITFIELDSIZE~1}}
\label{a00558_a28ed47f7496b12cc10f64a1077732ab0}


Definition at line 338 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a1c9cd4a20ad45146bf755c2ff23c0932}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-BCO\_\-BITMASK@{I2C\_\-BCO\_\-BITMASK}}
\index{I2C\_\-BCO\_\-BITMASK@{I2C\_\-BCO\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-BCO\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-BCO\_\-BITMASK~0x00000004}}
\label{a00558_a1c9cd4a20ad45146bf755c2ff23c0932}


Definition at line 339 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a23c3d41334b19dd969a55e5d36249ae3}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-BCO\_\-BITOFFSET@{I2C\_\-BCO\_\-BITOFFSET}}
\index{I2C\_\-BCO\_\-BITOFFSET@{I2C\_\-BCO\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-BCO\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-BCO\_\-BITOFFSET~2}}
\label{a00558_a23c3d41334b19dd969a55e5d36249ae3}


Definition at line 337 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a8e787068429f40f48510ded243374798}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-BCO\_\-INIT@{I2C\_\-BCO\_\-INIT}}
\index{I2C\_\-BCO\_\-INIT@{I2C\_\-BCO\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-BCO\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-BCO\_\-INIT~0x0}}
\label{a00558_a8e787068429f40f48510ded243374798}


Definition at line 340 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a0b7d915d21c6c29c146a2510d5cf4de4}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-BCO\_\-OFFSETADDRESS@{I2C\_\-BCO\_\-OFFSETADDRESS}}
\index{I2C\_\-BCO\_\-OFFSETADDRESS@{I2C\_\-BCO\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-BCO\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-BCO\_\-OFFSETADDRESS~I2C\_\-I2CCR\_\-OFFSETADDRESS}}
\label{a00558_a0b7d915d21c6c29c146a2510d5cf4de4}


Definition at line 336 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a3c770f04796e15aad73e7b9a4c3d6a32}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-BI\_\-BITFIELDSIZE@{I2C\_\-BI\_\-BITFIELDSIZE}}
\index{I2C\_\-BI\_\-BITFIELDSIZE@{I2C\_\-BI\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-BI\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-BI\_\-BITFIELDSIZE~1}}
\label{a00558_a3c770f04796e15aad73e7b9a4c3d6a32}


Definition at line 189 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_af2b392a3c09233c07cabf05a082ef0ea}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-BI\_\-BITMASK@{I2C\_\-BI\_\-BITMASK}}
\index{I2C\_\-BI\_\-BITMASK@{I2C\_\-BI\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-BI\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-BI\_\-BITMASK~0x00000002}}
\label{a00558_af2b392a3c09233c07cabf05a082ef0ea}


Definition at line 190 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a4349b39bdf8b905eb7a83d14004a33fc}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-BI\_\-BITOFFSET@{I2C\_\-BI\_\-BITOFFSET}}
\index{I2C\_\-BI\_\-BITOFFSET@{I2C\_\-BI\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-BI\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-BI\_\-BITOFFSET~1}}
\label{a00558_a4349b39bdf8b905eb7a83d14004a33fc}


Definition at line 188 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_acb78c07404e9d15d281c95c99b40d4f4}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-BI\_\-INIT@{I2C\_\-BI\_\-INIT}}
\index{I2C\_\-BI\_\-INIT@{I2C\_\-BI\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-BI\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-BI\_\-INIT~0x0}}
\label{a00558_acb78c07404e9d15d281c95c99b40d4f4}


Definition at line 191 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_aff3b8a6a65e0e531fd4ebe376b1fed84}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-BI\_\-OFFSETADDRESS@{I2C\_\-BI\_\-OFFSETADDRESS}}
\index{I2C\_\-BI\_\-OFFSETADDRESS@{I2C\_\-BI\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-BI\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-BI\_\-OFFSETADDRESS~I2C\_\-I2CISR\_\-OFFSETADDRESS}}
\label{a00558_aff3b8a6a65e0e531fd4ebe376b1fed84}


Definition at line 187 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a6af3a20aab2e1911c5984390e37e9063}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-CCOUNT\_\-BITFIELDSIZE@{I2C\_\-CCOUNT\_\-BITFIELDSIZE}}
\index{I2C\_\-CCOUNT\_\-BITFIELDSIZE@{I2C\_\-CCOUNT\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-CCOUNT\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-CCOUNT\_\-BITFIELDSIZE~8}}
\label{a00558_a6af3a20aab2e1911c5984390e37e9063}


Definition at line 451 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a8ab61e97ce14317b4f30cc745ad834a4}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-CCOUNT\_\-BITMASK@{I2C\_\-CCOUNT\_\-BITMASK}}
\index{I2C\_\-CCOUNT\_\-BITMASK@{I2C\_\-CCOUNT\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-CCOUNT\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-CCOUNT\_\-BITMASK~0xff}}
\label{a00558_a8ab61e97ce14317b4f30cc745ad834a4}


Definition at line 452 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a24dc1fbcfd5227e6bf53e9902149a065}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-CCOUNT\_\-BITOFFSET@{I2C\_\-CCOUNT\_\-BITOFFSET}}
\index{I2C\_\-CCOUNT\_\-BITOFFSET@{I2C\_\-CCOUNT\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-CCOUNT\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-CCOUNT\_\-BITOFFSET~0}}
\label{a00558_a24dc1fbcfd5227e6bf53e9902149a065}


Definition at line 450 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a60573ffe8dacd89636a89dc2c17181d9}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-CCOUNT\_\-INIT@{I2C\_\-CCOUNT\_\-INIT}}
\index{I2C\_\-CCOUNT\_\-INIT@{I2C\_\-CCOUNT\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-CCOUNT\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-CCOUNT\_\-INIT~0x0}}
\label{a00558_a60573ffe8dacd89636a89dc2c17181d9}


Definition at line 453 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_adc7b5d6827dd7a61f8a384af4e0efa2b}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-CCOUNT\_\-OFFSETADDRESS@{I2C\_\-CCOUNT\_\-OFFSETADDRESS}}
\index{I2C\_\-CCOUNT\_\-OFFSETADDRESS@{I2C\_\-CCOUNT\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-CCOUNT\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-CCOUNT\_\-OFFSETADDRESS~I2C\_\-I2CHCCR\_\-OFFSETADDRESS}}
\label{a00558_adc7b5d6827dd7a61f8a384af4e0efa2b}


Definition at line 449 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a5ca80e350f9d22248a4aad421b39c1d4}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-DACNTLSB\_\-BITFIELDSIZE@{I2C\_\-DACNTLSB\_\-BITFIELDSIZE}}
\index{I2C\_\-DACNTLSB\_\-BITFIELDSIZE@{I2C\_\-DACNTLSB\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-DACNTLSB\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-DACNTLSB\_\-BITFIELDSIZE~8}}
\label{a00558_a5ca80e350f9d22248a4aad421b39c1d4}


Definition at line 282 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ac62a5e25cf8f2c123d2544e679b0aa93}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-DACNTLSB\_\-BITMASK@{I2C\_\-DACNTLSB\_\-BITMASK}}
\index{I2C\_\-DACNTLSB\_\-BITMASK@{I2C\_\-DACNTLSB\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-DACNTLSB\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-DACNTLSB\_\-BITMASK~0xFF}}
\label{a00558_ac62a5e25cf8f2c123d2544e679b0aa93}


Definition at line 283 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a0f0e4555e0da2f09ab5696bef3bd4dac}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-DACNTLSB\_\-BITOFFSET@{I2C\_\-DACNTLSB\_\-BITOFFSET}}
\index{I2C\_\-DACNTLSB\_\-BITOFFSET@{I2C\_\-DACNTLSB\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-DACNTLSB\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-DACNTLSB\_\-BITOFFSET~0}}
\label{a00558_a0f0e4555e0da2f09ab5696bef3bd4dac}


Definition at line 281 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_afaea3c3b604960847f3d3da0dd2708e6}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-DACNTLSB\_\-INIT@{I2C\_\-DACNTLSB\_\-INIT}}
\index{I2C\_\-DACNTLSB\_\-INIT@{I2C\_\-DACNTLSB\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-DACNTLSB\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-DACNTLSB\_\-INIT~0x00000000}}
\label{a00558_afaea3c3b604960847f3d3da0dd2708e6}


Definition at line 284 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ae600b2a76b934955c324f82b35fa805b}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-DACNTLSB\_\-OFFSETADDRESS@{I2C\_\-DACNTLSB\_\-OFFSETADDRESS}}
\index{I2C\_\-DACNTLSB\_\-OFFSETADDRESS@{I2C\_\-DACNTLSB\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-DACNTLSB\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-DACNTLSB\_\-OFFSETADDRESS~I2C\_\-I2CDACNTLSB\_\-OFFSETADDRESS}}
\label{a00558_ae600b2a76b934955c324f82b35fa805b}


Definition at line 280 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ac2d18646ada8e52aa14a7a637e2a5b0a}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-DATA\_\-BITFIELDSIZE@{I2C\_\-DATA\_\-BITFIELDSIZE}}
\index{I2C\_\-DATA\_\-BITFIELDSIZE@{I2C\_\-DATA\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-DATA\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-DATA\_\-BITFIELDSIZE~8}}
\label{a00558_ac2d18646ada8e52aa14a7a637e2a5b0a}


Definition at line 301 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_af2b064c86fc0a754a497a2eb7ef47b7c}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-DATA\_\-BITMASK@{I2C\_\-DATA\_\-BITMASK}}
\index{I2C\_\-DATA\_\-BITMASK@{I2C\_\-DATA\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-DATA\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-DATA\_\-BITMASK~0xFF}}
\label{a00558_af2b064c86fc0a754a497a2eb7ef47b7c}


Definition at line 302 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ae541003460940c1afc89be6675f78185}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-DATA\_\-BITOFFSET@{I2C\_\-DATA\_\-BITOFFSET}}
\index{I2C\_\-DATA\_\-BITOFFSET@{I2C\_\-DATA\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-DATA\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-DATA\_\-BITOFFSET~0}}
\label{a00558_ae541003460940c1afc89be6675f78185}


Definition at line 300 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a28bf02f9cb53f0558cdaf6de566fca64}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-DATA\_\-INIT@{I2C\_\-DATA\_\-INIT}}
\index{I2C\_\-DATA\_\-INIT@{I2C\_\-DATA\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-DATA\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-DATA\_\-INIT~0x00}}
\label{a00558_a28bf02f9cb53f0558cdaf6de566fca64}


Definition at line 303 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ac1901b75b0d0f56a95e66ff7e9622b51}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-DATA\_\-OFFSETADDRESS@{I2C\_\-DATA\_\-OFFSETADDRESS}}
\index{I2C\_\-DATA\_\-OFFSETADDRESS@{I2C\_\-DATA\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-DATA\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-DATA\_\-OFFSETADDRESS~I2C\_\-I2CDATA\_\-OFFSETADDRESS}}
\label{a00558_ac1901b75b0d0f56a95e66ff7e9622b51}


Definition at line 299 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_aa1feb4f38f53a6368e830ce20d696fa7}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EAFI\_\-BITFIELDSIZE@{I2C\_\-EAFI\_\-BITFIELDSIZE}}
\index{I2C\_\-EAFI\_\-BITFIELDSIZE@{I2C\_\-EAFI\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EAFI\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EAFI\_\-BITFIELDSIZE~1}}
\label{a00558_aa1feb4f38f53a6368e830ce20d696fa7}


Definition at line 161 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a5be2e10eb9ee8cc18f300279e139a695}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EAFI\_\-BITMASK@{I2C\_\-EAFI\_\-BITMASK}}
\index{I2C\_\-EAFI\_\-BITMASK@{I2C\_\-EAFI\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EAFI\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EAFI\_\-BITMASK~0x00000040}}
\label{a00558_a5be2e10eb9ee8cc18f300279e139a695}


Definition at line 162 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a154cf7ce1bf53e2d8830e12f296ed738}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EAFI\_\-BITOFFSET@{I2C\_\-EAFI\_\-BITOFFSET}}
\index{I2C\_\-EAFI\_\-BITOFFSET@{I2C\_\-EAFI\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EAFI\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EAFI\_\-BITOFFSET~6}}
\label{a00558_a154cf7ce1bf53e2d8830e12f296ed738}


Definition at line 160 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a3dea330274846425ce62f8f8fef61329}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EAFI\_\-INIT@{I2C\_\-EAFI\_\-INIT}}
\index{I2C\_\-EAFI\_\-INIT@{I2C\_\-EAFI\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EAFI\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EAFI\_\-INIT~0x0}}
\label{a00558_a3dea330274846425ce62f8f8fef61329}


Definition at line 163 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a3d23db967c6d3739ada21a39d1ff5fac}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EAFI\_\-OFFSETADDRESS@{I2C\_\-EAFI\_\-OFFSETADDRESS}}
\index{I2C\_\-EAFI\_\-OFFSETADDRESS@{I2C\_\-EAFI\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EAFI\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EAFI\_\-OFFSETADDRESS~I2C\_\-I2CIER\_\-OFFSETADDRESS}}
\label{a00558_a3d23db967c6d3739ada21a39d1ff5fac}


Definition at line 159 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a6e1f892aa617f719cbc7ed50339ff4d4}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EBI\_\-BITFIELDSIZE@{I2C\_\-EBI\_\-BITFIELDSIZE}}
\index{I2C\_\-EBI\_\-BITFIELDSIZE@{I2C\_\-EBI\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EBI\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EBI\_\-BITFIELDSIZE~1}}
\label{a00558_a6e1f892aa617f719cbc7ed50339ff4d4}


Definition at line 125 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_aca503434f53718ea2884ac687fa31817}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EBI\_\-BITMASK@{I2C\_\-EBI\_\-BITMASK}}
\index{I2C\_\-EBI\_\-BITMASK@{I2C\_\-EBI\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EBI\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EBI\_\-BITMASK~0x00000002}}
\label{a00558_aca503434f53718ea2884ac687fa31817}


Definition at line 126 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a7af79be0ee7d90fe784546a459cac734}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EBI\_\-BITOFFSET@{I2C\_\-EBI\_\-BITOFFSET}}
\index{I2C\_\-EBI\_\-BITOFFSET@{I2C\_\-EBI\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EBI\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EBI\_\-BITOFFSET~1}}
\label{a00558_a7af79be0ee7d90fe784546a459cac734}


Definition at line 124 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a0f86739c5e48834a500e521008ed64ed}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EBI\_\-INIT@{I2C\_\-EBI\_\-INIT}}
\index{I2C\_\-EBI\_\-INIT@{I2C\_\-EBI\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EBI\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EBI\_\-INIT~0x0}}
\label{a00558_a0f86739c5e48834a500e521008ed64ed}


Definition at line 127 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a09ab6175f520e3faa44612a7b44c8d03}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EBI\_\-OFFSETADDRESS@{I2C\_\-EBI\_\-OFFSETADDRESS}}
\index{I2C\_\-EBI\_\-OFFSETADDRESS@{I2C\_\-EBI\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EBI\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EBI\_\-OFFSETADDRESS~I2C\_\-I2CIER\_\-OFFSETADDRESS}}
\label{a00558_a09ab6175f520e3faa44612a7b44c8d03}


Definition at line 123 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a52046e9efd7265a136b9980a370cf649}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EFEI\_\-BITFIELDSIZE@{I2C\_\-EFEI\_\-BITFIELDSIZE}}
\index{I2C\_\-EFEI\_\-BITFIELDSIZE@{I2C\_\-EFEI\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EFEI\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EFEI\_\-BITFIELDSIZE~1}}
\label{a00558_a52046e9efd7265a136b9980a370cf649}


Definition at line 116 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a2aae738d3bec36e1dc2cae3ea35f94f6}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EFEI\_\-BITMASK@{I2C\_\-EFEI\_\-BITMASK}}
\index{I2C\_\-EFEI\_\-BITMASK@{I2C\_\-EFEI\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EFEI\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EFEI\_\-BITMASK~0x00000001}}
\label{a00558_a2aae738d3bec36e1dc2cae3ea35f94f6}


Definition at line 117 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a7841b90d672b820a8d871ed68157786d}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EFEI\_\-BITOFFSET@{I2C\_\-EFEI\_\-BITOFFSET}}
\index{I2C\_\-EFEI\_\-BITOFFSET@{I2C\_\-EFEI\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EFEI\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EFEI\_\-BITOFFSET~0}}
\label{a00558_a7841b90d672b820a8d871ed68157786d}


Definition at line 115 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_aba537e1b8257355baccdaed35b040557}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EFEI\_\-INIT@{I2C\_\-EFEI\_\-INIT}}
\index{I2C\_\-EFEI\_\-INIT@{I2C\_\-EFEI\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EFEI\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EFEI\_\-INIT~0x0}}
\label{a00558_aba537e1b8257355baccdaed35b040557}


Definition at line 118 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a7ec20287609ad91f90af5f21c8203257}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EFEI\_\-OFFSETADDRESS@{I2C\_\-EFEI\_\-OFFSETADDRESS}}
\index{I2C\_\-EFEI\_\-OFFSETADDRESS@{I2C\_\-EFEI\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EFEI\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EFEI\_\-OFFSETADDRESS~I2C\_\-I2CIER\_\-OFFSETADDRESS}}
\label{a00558_a7ec20287609ad91f90af5f21c8203257}


Definition at line 114 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a4fa3075376bc13ec626373017a05135c}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EFFI\_\-BITFIELDSIZE@{I2C\_\-EFFI\_\-BITFIELDSIZE}}
\index{I2C\_\-EFFI\_\-BITFIELDSIZE@{I2C\_\-EFFI\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EFFI\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EFFI\_\-BITFIELDSIZE~1}}
\label{a00558_a4fa3075376bc13ec626373017a05135c}


Definition at line 134 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ae0d5a25d624ce240e748e8b4c77d2a16}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EFFI\_\-BITMASK@{I2C\_\-EFFI\_\-BITMASK}}
\index{I2C\_\-EFFI\_\-BITMASK@{I2C\_\-EFFI\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EFFI\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EFFI\_\-BITMASK~0x00000004}}
\label{a00558_ae0d5a25d624ce240e748e8b4c77d2a16}


Definition at line 135 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ae60a6b235b3e7d91c7787ed281d21d46}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EFFI\_\-BITOFFSET@{I2C\_\-EFFI\_\-BITOFFSET}}
\index{I2C\_\-EFFI\_\-BITOFFSET@{I2C\_\-EFFI\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EFFI\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EFFI\_\-BITOFFSET~2}}
\label{a00558_ae60a6b235b3e7d91c7787ed281d21d46}


Definition at line 133 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a523d8e245b682ed4619458c9cb382e27}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EFFI\_\-INIT@{I2C\_\-EFFI\_\-INIT}}
\index{I2C\_\-EFFI\_\-INIT@{I2C\_\-EFFI\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EFFI\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EFFI\_\-INIT~0x0}}
\label{a00558_a523d8e245b682ed4619458c9cb382e27}


Definition at line 136 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_af16c70bd3731b6bc43cedf9e073f8984}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EFFI\_\-OFFSETADDRESS@{I2C\_\-EFFI\_\-OFFSETADDRESS}}
\index{I2C\_\-EFFI\_\-OFFSETADDRESS@{I2C\_\-EFFI\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EFFI\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EFFI\_\-OFFSETADDRESS~I2C\_\-I2CIER\_\-OFFSETADDRESS}}
\label{a00558_af16c70bd3731b6bc43cedf9e073f8984}


Definition at line 132 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a3d55b163359e649ff9ff5f940227727b}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-ENAEI\_\-BITFIELDSIZE@{I2C\_\-ENAEI\_\-BITFIELDSIZE}}
\index{I2C\_\-ENAEI\_\-BITFIELDSIZE@{I2C\_\-ENAEI\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-ENAEI\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-ENAEI\_\-BITFIELDSIZE~1}}
\label{a00558_a3d55b163359e649ff9ff5f940227727b}


Definition at line 152 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a9fa7ed9a4761a9a6eeabfdfdc6071e4d}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-ENAEI\_\-BITMASK@{I2C\_\-ENAEI\_\-BITMASK}}
\index{I2C\_\-ENAEI\_\-BITMASK@{I2C\_\-ENAEI\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-ENAEI\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-ENAEI\_\-BITMASK~0x00000020}}
\label{a00558_a9fa7ed9a4761a9a6eeabfdfdc6071e4d}


Definition at line 153 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_afda4cbe5bbbb98cdc8306a1b61bfdcd8}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-ENAEI\_\-BITOFFSET@{I2C\_\-ENAEI\_\-BITOFFSET}}
\index{I2C\_\-ENAEI\_\-BITOFFSET@{I2C\_\-ENAEI\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-ENAEI\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-ENAEI\_\-BITOFFSET~5}}
\label{a00558_afda4cbe5bbbb98cdc8306a1b61bfdcd8}


Definition at line 151 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a0d4a32de34add75352d9bb49eda6dfc9}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-ENAEI\_\-INIT@{I2C\_\-ENAEI\_\-INIT}}
\index{I2C\_\-ENAEI\_\-INIT@{I2C\_\-ENAEI\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-ENAEI\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-ENAEI\_\-INIT~0x0}}
\label{a00558_a0d4a32de34add75352d9bb49eda6dfc9}


Definition at line 154 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a8474ae0e4921e167cc86d66b3b7861bb}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-ENAEI\_\-OFFSETADDRESS@{I2C\_\-ENAEI\_\-OFFSETADDRESS}}
\index{I2C\_\-ENAEI\_\-OFFSETADDRESS@{I2C\_\-ENAEI\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-ENAEI\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-ENAEI\_\-OFFSETADDRESS~I2C\_\-I2CIER\_\-OFFSETADDRESS}}
\label{a00558_a8474ae0e4921e167cc86d66b3b7861bb}


Definition at line 150 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ab301a0b2dc92a81343fea1e2f8626458}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EOCI\_\-BITFIELDSIZE@{I2C\_\-EOCI\_\-BITFIELDSIZE}}
\index{I2C\_\-EOCI\_\-BITFIELDSIZE@{I2C\_\-EOCI\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EOCI\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EOCI\_\-BITFIELDSIZE~1}}
\label{a00558_ab301a0b2dc92a81343fea1e2f8626458}


Definition at line 143 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a2d1dd1631dc699869258dd3a2b32e9fd}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EOCI\_\-BITMASK@{I2C\_\-EOCI\_\-BITMASK}}
\index{I2C\_\-EOCI\_\-BITMASK@{I2C\_\-EOCI\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EOCI\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EOCI\_\-BITMASK~0x00000010}}
\label{a00558_a2d1dd1631dc699869258dd3a2b32e9fd}


Definition at line 144 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a330c6a378967322aed43829dc329f35a}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EOCI\_\-BITOFFSET@{I2C\_\-EOCI\_\-BITOFFSET}}
\index{I2C\_\-EOCI\_\-BITOFFSET@{I2C\_\-EOCI\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EOCI\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EOCI\_\-BITOFFSET~4}}
\label{a00558_a330c6a378967322aed43829dc329f35a}


Definition at line 142 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a797028ebef32b67f958100f5e99a3d23}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EOCI\_\-INIT@{I2C\_\-EOCI\_\-INIT}}
\index{I2C\_\-EOCI\_\-INIT@{I2C\_\-EOCI\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EOCI\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EOCI\_\-INIT~0x0}}
\label{a00558_a797028ebef32b67f958100f5e99a3d23}


Definition at line 145 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a11311c70f2bc69a3df2dd2cee9990fc7}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-EOCI\_\-OFFSETADDRESS@{I2C\_\-EOCI\_\-OFFSETADDRESS}}
\index{I2C\_\-EOCI\_\-OFFSETADDRESS@{I2C\_\-EOCI\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-EOCI\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-EOCI\_\-OFFSETADDRESS~I2C\_\-I2CIER\_\-OFFSETADDRESS}}
\label{a00558_a11311c70f2bc69a3df2dd2cee9990fc7}


Definition at line 141 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a08430c3a9c0e3acf882b942bd2dc0a44}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-FEI\_\-BITFIELDSIZE@{I2C\_\-FEI\_\-BITFIELDSIZE}}
\index{I2C\_\-FEI\_\-BITFIELDSIZE@{I2C\_\-FEI\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-FEI\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-FEI\_\-BITFIELDSIZE~1}}
\label{a00558_a08430c3a9c0e3acf882b942bd2dc0a44}


Definition at line 180 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a826bcc0dbd1ca1ab559ed81876a020fd}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-FEI\_\-BITMASK@{I2C\_\-FEI\_\-BITMASK}}
\index{I2C\_\-FEI\_\-BITMASK@{I2C\_\-FEI\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-FEI\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-FEI\_\-BITMASK~0x00000001}}
\label{a00558_a826bcc0dbd1ca1ab559ed81876a020fd}


Definition at line 181 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_afeb33abd8f316d77f5e182815019877b}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-FEI\_\-BITOFFSET@{I2C\_\-FEI\_\-BITOFFSET}}
\index{I2C\_\-FEI\_\-BITOFFSET@{I2C\_\-FEI\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-FEI\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-FEI\_\-BITOFFSET~0}}
\label{a00558_afeb33abd8f316d77f5e182815019877b}


Definition at line 179 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a74e1bb2b9eabe13cf6d7d108f71e6a1b}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-FEI\_\-INIT@{I2C\_\-FEI\_\-INIT}}
\index{I2C\_\-FEI\_\-INIT@{I2C\_\-FEI\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-FEI\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-FEI\_\-INIT~0x0}}
\label{a00558_a74e1bb2b9eabe13cf6d7d108f71e6a1b}


Definition at line 182 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ad2731c220555c15d73aa57cfead6bac7}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-FEI\_\-OFFSETADDRESS@{I2C\_\-FEI\_\-OFFSETADDRESS}}
\index{I2C\_\-FEI\_\-OFFSETADDRESS@{I2C\_\-FEI\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-FEI\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-FEI\_\-OFFSETADDRESS~I2C\_\-I2CISR\_\-OFFSETADDRESS}}
\label{a00558_ad2731c220555c15d73aa57cfead6bac7}


Definition at line 178 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a215ce7e108aa687b63c4815c915b7e15}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-FFI\_\-BITFIELDSIZE@{I2C\_\-FFI\_\-BITFIELDSIZE}}
\index{I2C\_\-FFI\_\-BITFIELDSIZE@{I2C\_\-FFI\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-FFI\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-FFI\_\-BITFIELDSIZE~1}}
\label{a00558_a215ce7e108aa687b63c4815c915b7e15}


Definition at line 198 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a54ef419f95a50c65ae4c453bf53c07d4}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-FFI\_\-BITMASK@{I2C\_\-FFI\_\-BITMASK}}
\index{I2C\_\-FFI\_\-BITMASK@{I2C\_\-FFI\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-FFI\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-FFI\_\-BITMASK~0x00000004}}
\label{a00558_a54ef419f95a50c65ae4c453bf53c07d4}


Definition at line 199 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_aa67256b0e79f47bda31688c7c59dc25c}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-FFI\_\-BITOFFSET@{I2C\_\-FFI\_\-BITOFFSET}}
\index{I2C\_\-FFI\_\-BITOFFSET@{I2C\_\-FFI\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-FFI\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-FFI\_\-BITOFFSET~2}}
\label{a00558_aa67256b0e79f47bda31688c7c59dc25c}


Definition at line 197 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ad3b44ec095f515d4ac4ff798cca62457}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-FFI\_\-INIT@{I2C\_\-FFI\_\-INIT}}
\index{I2C\_\-FFI\_\-INIT@{I2C\_\-FFI\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-FFI\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-FFI\_\-INIT~0x0}}
\label{a00558_ad3b44ec095f515d4ac4ff798cca62457}


Definition at line 200 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_acad7fae52d1312ade243d8cf25820b5a}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-FFI\_\-OFFSETADDRESS@{I2C\_\-FFI\_\-OFFSETADDRESS}}
\index{I2C\_\-FFI\_\-OFFSETADDRESS@{I2C\_\-FFI\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-FFI\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-FFI\_\-OFFSETADDRESS~I2C\_\-I2CISR\_\-OFFSETADDRESS}}
\label{a00558_acad7fae52d1312ade243d8cf25820b5a}


Definition at line 196 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a9cb5cd68d84649e9c4c1282f166ed884}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-HSE\_\-BITFIELDSIZE@{I2C\_\-HSE\_\-BITFIELDSIZE}}
\index{I2C\_\-HSE\_\-BITFIELDSIZE@{I2C\_\-HSE\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-HSE\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-HSE\_\-BITFIELDSIZE~1}}
\label{a00558_a9cb5cd68d84649e9c4c1282f166ed884}


Definition at line 97 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a3bbd37beba21f6ed0274d3bbb8153eb7}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-HSE\_\-BITMASK@{I2C\_\-HSE\_\-BITMASK}}
\index{I2C\_\-HSE\_\-BITMASK@{I2C\_\-HSE\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-HSE\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-HSE\_\-BITMASK~0x00000010}}
\label{a00558_a3bbd37beba21f6ed0274d3bbb8153eb7}


Definition at line 98 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_acaf102d531786d1f4ae31649c5fbe717}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-HSE\_\-BITOFFSET@{I2C\_\-HSE\_\-BITOFFSET}}
\index{I2C\_\-HSE\_\-BITOFFSET@{I2C\_\-HSE\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-HSE\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-HSE\_\-BITOFFSET~4}}
\label{a00558_acaf102d531786d1f4ae31649c5fbe717}


Definition at line 96 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a5ae08d0372c0890677613c3b3ac5e213}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-HSE\_\-INIT@{I2C\_\-HSE\_\-INIT}}
\index{I2C\_\-HSE\_\-INIT@{I2C\_\-HSE\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-HSE\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-HSE\_\-INIT~0x0}}
\label{a00558_a5ae08d0372c0890677613c3b3ac5e213}


Definition at line 99 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_abb6821dbb196351a15b597d25d0def0d}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-HSE\_\-OFFSETADDRESS@{I2C\_\-HSE\_\-OFFSETADDRESS}}
\index{I2C\_\-HSE\_\-OFFSETADDRESS@{I2C\_\-HSE\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-HSE\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-HSE\_\-OFFSETADDRESS~I2C\_\-I2CSLAD1\_\-OFFSETADDRESS}}
\label{a00558_abb6821dbb196351a15b597d25d0def0d}


Definition at line 95 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a915cabe3cabf53d48c266b4a51ecae6c}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CADDRLSB\_\-BITFIELDSIZE@{I2C\_\-I2CADDRLSB\_\-BITFIELDSIZE}}
\index{I2C\_\-I2CADDRLSB\_\-BITFIELDSIZE@{I2C\_\-I2CADDRLSB\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CADDRLSB\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CADDRLSB\_\-BITFIELDSIZE~8}}
\label{a00558_a915cabe3cabf53d48c266b4a51ecae6c}


Definition at line 366 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_aa6d87c8f028825d61b900c0173e3258f}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CADDRLSB\_\-BITMASK@{I2C\_\-I2CADDRLSB\_\-BITMASK}}
\index{I2C\_\-I2CADDRLSB\_\-BITMASK@{I2C\_\-I2CADDRLSB\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CADDRLSB\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CADDRLSB\_\-BITMASK~0xFF}}
\label{a00558_aa6d87c8f028825d61b900c0173e3258f}


Definition at line 367 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_af690d9325b3db66d4719431ea4a0a6e0}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CADDRLSB\_\-BITOFFSET@{I2C\_\-I2CADDRLSB\_\-BITOFFSET}}
\index{I2C\_\-I2CADDRLSB\_\-BITOFFSET@{I2C\_\-I2CADDRLSB\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CADDRLSB\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CADDRLSB\_\-BITOFFSET~0}}
\label{a00558_af690d9325b3db66d4719431ea4a0a6e0}


Definition at line 365 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a0102dd5fc9475784743c5d387cd23674}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CADDRLSB\_\-INIT@{I2C\_\-I2CADDRLSB\_\-INIT}}
\index{I2C\_\-I2CADDRLSB\_\-INIT@{I2C\_\-I2CADDRLSB\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CADDRLSB\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CADDRLSB\_\-INIT~0x00000000}}
\label{a00558_a0102dd5fc9475784743c5d387cd23674}


Definition at line 368 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a309191450332e4103bf64d7a4f1ad1dc}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CADDRLSB\_\-OFFSETADDRESS@{I2C\_\-I2CADDRLSB\_\-OFFSETADDRESS}}
\index{I2C\_\-I2CADDRLSB\_\-OFFSETADDRESS@{I2C\_\-I2CADDRLSB\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CADDRLSB\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CADDRLSB\_\-OFFSETADDRESS~0x00000028}}
\label{a00558_a309191450332e4103bf64d7a4f1ad1dc}


Definition at line 364 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ac4b5182d5d9d1d9feb6fc4badf94cdf5}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CADDRMSB\_\-BITFIELDSIZE@{I2C\_\-I2CADDRMSB\_\-BITFIELDSIZE}}
\index{I2C\_\-I2CADDRMSB\_\-BITFIELDSIZE@{I2C\_\-I2CADDRMSB\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CADDRMSB\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CADDRMSB\_\-BITFIELDSIZE~8}}
\label{a00558_ac4b5182d5d9d1d9feb6fc4badf94cdf5}


Definition at line 385 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a118e241677d9c64bfd867c65b9f466b9}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CADDRMSB\_\-BITMASK@{I2C\_\-I2CADDRMSB\_\-BITMASK}}
\index{I2C\_\-I2CADDRMSB\_\-BITMASK@{I2C\_\-I2CADDRMSB\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CADDRMSB\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CADDRMSB\_\-BITMASK~0xFF}}
\label{a00558_a118e241677d9c64bfd867c65b9f466b9}


Definition at line 386 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a6c750eedbf25a8e2f62e928956160349}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CADDRMSB\_\-BITOFFSET@{I2C\_\-I2CADDRMSB\_\-BITOFFSET}}
\index{I2C\_\-I2CADDRMSB\_\-BITOFFSET@{I2C\_\-I2CADDRMSB\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CADDRMSB\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CADDRMSB\_\-BITOFFSET~0}}
\label{a00558_a6c750eedbf25a8e2f62e928956160349}


Definition at line 384 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a70389a1f27094754e4a394feaeb04371}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CADDRMSB\_\-INIT@{I2C\_\-I2CADDRMSB\_\-INIT}}
\index{I2C\_\-I2CADDRMSB\_\-INIT@{I2C\_\-I2CADDRMSB\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CADDRMSB\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CADDRMSB\_\-INIT~0x00000000}}
\label{a00558_a70389a1f27094754e4a394feaeb04371}


Definition at line 387 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_aedb5f0cabb0e28667024bf455f21aaf6}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CADDRMSB\_\-OFFSETADDRESS@{I2C\_\-I2CADDRMSB\_\-OFFSETADDRESS}}
\index{I2C\_\-I2CADDRMSB\_\-OFFSETADDRESS@{I2C\_\-I2CADDRMSB\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CADDRMSB\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CADDRMSB\_\-OFFSETADDRESS~0x0000002c}}
\label{a00558_aedb5f0cabb0e28667024bf455f21aaf6}


Definition at line 383 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a2255c0a80a071541bb5eab1777decad0}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CAPBADDRLSB\_\-BITFIELDSIZE@{I2C\_\-I2CAPBADDRLSB\_\-BITFIELDSIZE}}
\index{I2C\_\-I2CAPBADDRLSB\_\-BITFIELDSIZE@{I2C\_\-I2CAPBADDRLSB\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CAPBADDRLSB\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CAPBADDRLSB\_\-BITFIELDSIZE~8}}
\label{a00558_a2255c0a80a071541bb5eab1777decad0}


Definition at line 235 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a38f47cb474d1294b5d8adf7825e8b7a5}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CAPBADDRLSB\_\-BITMASK@{I2C\_\-I2CAPBADDRLSB\_\-BITMASK}}
\index{I2C\_\-I2CAPBADDRLSB\_\-BITMASK@{I2C\_\-I2CAPBADDRLSB\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CAPBADDRLSB\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CAPBADDRLSB\_\-BITMASK~0xFF}}
\label{a00558_a38f47cb474d1294b5d8adf7825e8b7a5}


Definition at line 236 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a32d7f38449c86c3a97136ea2218b9111}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CAPBADDRLSB\_\-BITOFFSET@{I2C\_\-I2CAPBADDRLSB\_\-BITOFFSET}}
\index{I2C\_\-I2CAPBADDRLSB\_\-BITOFFSET@{I2C\_\-I2CAPBADDRLSB\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CAPBADDRLSB\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CAPBADDRLSB\_\-BITOFFSET~0}}
\label{a00558_a32d7f38449c86c3a97136ea2218b9111}


Definition at line 234 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_afb2b59f44c28d89f83308eeebad263b9}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CAPBADDRLSB\_\-INIT@{I2C\_\-I2CAPBADDRLSB\_\-INIT}}
\index{I2C\_\-I2CAPBADDRLSB\_\-INIT@{I2C\_\-I2CAPBADDRLSB\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CAPBADDRLSB\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CAPBADDRLSB\_\-INIT~0x00000000}}
\label{a00558_afb2b59f44c28d89f83308eeebad263b9}


Definition at line 237 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_acd82e4d5cc8d095a80eacc163baf5efb}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CAPBADDRLSB\_\-OFFSETADDRESS@{I2C\_\-I2CAPBADDRLSB\_\-OFFSETADDRESS}}
\index{I2C\_\-I2CAPBADDRLSB\_\-OFFSETADDRESS@{I2C\_\-I2CAPBADDRLSB\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CAPBADDRLSB\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CAPBADDRLSB\_\-OFFSETADDRESS~0x000000010}}
\label{a00558_acd82e4d5cc8d095a80eacc163baf5efb}


Definition at line 233 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a522b2c6386aacb5354b44273609daa6e}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CAPBADDRMSB\_\-BITFIELDSIZE@{I2C\_\-I2CAPBADDRMSB\_\-BITFIELDSIZE}}
\index{I2C\_\-I2CAPBADDRMSB\_\-BITFIELDSIZE@{I2C\_\-I2CAPBADDRMSB\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CAPBADDRMSB\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CAPBADDRMSB\_\-BITFIELDSIZE~8}}
\label{a00558_a522b2c6386aacb5354b44273609daa6e}


Definition at line 254 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_af7653d84caf2269a9347d83d6e3b4166}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CAPBADDRMSB\_\-BITMASK@{I2C\_\-I2CAPBADDRMSB\_\-BITMASK}}
\index{I2C\_\-I2CAPBADDRMSB\_\-BITMASK@{I2C\_\-I2CAPBADDRMSB\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CAPBADDRMSB\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CAPBADDRMSB\_\-BITMASK~0xFF}}
\label{a00558_af7653d84caf2269a9347d83d6e3b4166}


Definition at line 255 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a0c0b1ce60c58ece15403fce1ec15518a}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CAPBADDRMSB\_\-BITOFFSET@{I2C\_\-I2CAPBADDRMSB\_\-BITOFFSET}}
\index{I2C\_\-I2CAPBADDRMSB\_\-BITOFFSET@{I2C\_\-I2CAPBADDRMSB\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CAPBADDRMSB\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CAPBADDRMSB\_\-BITOFFSET~0}}
\label{a00558_a0c0b1ce60c58ece15403fce1ec15518a}


Definition at line 253 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a0f2f1cebf888bd0d6d2f5d0b76259af5}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CAPBADDRMSB\_\-INIT@{I2C\_\-I2CAPBADDRMSB\_\-INIT}}
\index{I2C\_\-I2CAPBADDRMSB\_\-INIT@{I2C\_\-I2CAPBADDRMSB\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CAPBADDRMSB\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CAPBADDRMSB\_\-INIT~0x00000000}}
\label{a00558_a0f2f1cebf888bd0d6d2f5d0b76259af5}


Definition at line 256 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a5777253e1faa622ad5ad42402fc4a0e5}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CAPBADDRMSB\_\-OFFSETADDRESS@{I2C\_\-I2CAPBADDRMSB\_\-OFFSETADDRESS}}
\index{I2C\_\-I2CAPBADDRMSB\_\-OFFSETADDRESS@{I2C\_\-I2CAPBADDRMSB\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CAPBADDRMSB\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CAPBADDRMSB\_\-OFFSETADDRESS~0x00000014}}
\label{a00558_a5777253e1faa622ad5ad42402fc4a0e5}


Definition at line 252 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ad4c3103d48702ae4c190be876772b27c}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CCR\_\-BITFIELDSIZE@{I2C\_\-I2CCR\_\-BITFIELDSIZE}}
\index{I2C\_\-I2CCR\_\-BITFIELDSIZE@{I2C\_\-I2CCR\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CCR\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CCR\_\-BITFIELDSIZE~8}}
\label{a00558_ad4c3103d48702ae4c190be876772b27c}


Definition at line 311 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_abc30e516bb763d42f659631a6b7d9b9f}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CCR\_\-BITMASK@{I2C\_\-I2CCR\_\-BITMASK}}
\index{I2C\_\-I2CCR\_\-BITMASK@{I2C\_\-I2CCR\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CCR\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CCR\_\-BITMASK~0xFF}}
\label{a00558_abc30e516bb763d42f659631a6b7d9b9f}


Definition at line 312 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a5c6ecafa02f586a1bd1fe8c34f74cc4b}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CCR\_\-BITOFFSET@{I2C\_\-I2CCR\_\-BITOFFSET}}
\index{I2C\_\-I2CCR\_\-BITOFFSET@{I2C\_\-I2CCR\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CCR\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CCR\_\-BITOFFSET~0}}
\label{a00558_a5c6ecafa02f586a1bd1fe8c34f74cc4b}


Definition at line 310 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a71e31a2372cedd463e3bb11ff4807403}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CCR\_\-INIT@{I2C\_\-I2CCR\_\-INIT}}
\index{I2C\_\-I2CCR\_\-INIT@{I2C\_\-I2CCR\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CCR\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CCR\_\-INIT~0x00000000}}
\label{a00558_a71e31a2372cedd463e3bb11ff4807403}


Definition at line 313 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a6c2fd3bb081f7b3ff4ef584f1a1c085e}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CCR\_\-OFFSETADDRESS@{I2C\_\-I2CCR\_\-OFFSETADDRESS}}
\index{I2C\_\-I2CCR\_\-OFFSETADDRESS@{I2C\_\-I2CCR\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CCR\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CCR\_\-OFFSETADDRESS~0x00000024}}
\label{a00558_a6c2fd3bb081f7b3ff4ef584f1a1c085e}


Definition at line 309 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a787b1fba1a769c9b4e374185371c5ff3}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CDACNTLSB\_\-BITFIELDSIZE@{I2C\_\-I2CDACNTLSB\_\-BITFIELDSIZE}}
\index{I2C\_\-I2CDACNTLSB\_\-BITFIELDSIZE@{I2C\_\-I2CDACNTLSB\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CDACNTLSB\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CDACNTLSB\_\-BITFIELDSIZE~8}}
\label{a00558_a787b1fba1a769c9b4e374185371c5ff3}


Definition at line 273 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a3502600842755c9d2be4dd556b753d4a}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CDACNTLSB\_\-BITMASK@{I2C\_\-I2CDACNTLSB\_\-BITMASK}}
\index{I2C\_\-I2CDACNTLSB\_\-BITMASK@{I2C\_\-I2CDACNTLSB\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CDACNTLSB\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CDACNTLSB\_\-BITMASK~0xFF}}
\label{a00558_a3502600842755c9d2be4dd556b753d4a}


Definition at line 274 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_aaf98189dc8844d96948a2a10667a6237}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CDACNTLSB\_\-BITOFFSET@{I2C\_\-I2CDACNTLSB\_\-BITOFFSET}}
\index{I2C\_\-I2CDACNTLSB\_\-BITOFFSET@{I2C\_\-I2CDACNTLSB\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CDACNTLSB\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CDACNTLSB\_\-BITOFFSET~0}}
\label{a00558_aaf98189dc8844d96948a2a10667a6237}


Definition at line 272 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a9789fbd6189dbc9d32ec3b46e7800f02}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CDACNTLSB\_\-INIT@{I2C\_\-I2CDACNTLSB\_\-INIT}}
\index{I2C\_\-I2CDACNTLSB\_\-INIT@{I2C\_\-I2CDACNTLSB\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CDACNTLSB\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CDACNTLSB\_\-INIT~0x00000000}}
\label{a00558_a9789fbd6189dbc9d32ec3b46e7800f02}


Definition at line 275 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_acb72fef5f6cdc6410270736171b4b242}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CDACNTLSB\_\-OFFSETADDRESS@{I2C\_\-I2CDACNTLSB\_\-OFFSETADDRESS}}
\index{I2C\_\-I2CDACNTLSB\_\-OFFSETADDRESS@{I2C\_\-I2CDACNTLSB\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CDACNTLSB\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CDACNTLSB\_\-OFFSETADDRESS~0x00000018}}
\label{a00558_acb72fef5f6cdc6410270736171b4b242}


Definition at line 271 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_aacf79a0093235b7f25a673b39eb489b7}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CDACNTR\_\-BITFIELDSIZE@{I2C\_\-I2CDACNTR\_\-BITFIELDSIZE}}
\index{I2C\_\-I2CDACNTR\_\-BITFIELDSIZE@{I2C\_\-I2CDACNTR\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CDACNTR\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CDACNTR\_\-BITFIELDSIZE~8}}
\label{a00558_aacf79a0093235b7f25a673b39eb489b7}


Definition at line 404 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a78691e1166babd1c5ba9faa2f7f2a881}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CDACNTR\_\-BITMASK@{I2C\_\-I2CDACNTR\_\-BITMASK}}
\index{I2C\_\-I2CDACNTR\_\-BITMASK@{I2C\_\-I2CDACNTR\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CDACNTR\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CDACNTR\_\-BITMASK~0xFF}}
\label{a00558_a78691e1166babd1c5ba9faa2f7f2a881}


Definition at line 405 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a8a699129a4ad89c14f2ce6a05f9e5fd4}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CDACNTR\_\-BITOFFSET@{I2C\_\-I2CDACNTR\_\-BITOFFSET}}
\index{I2C\_\-I2CDACNTR\_\-BITOFFSET@{I2C\_\-I2CDACNTR\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CDACNTR\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CDACNTR\_\-BITOFFSET~0}}
\label{a00558_a8a699129a4ad89c14f2ce6a05f9e5fd4}


Definition at line 403 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a2796c4156e07d98303c68dce6646f043}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CDACNTR\_\-INIT@{I2C\_\-I2CDACNTR\_\-INIT}}
\index{I2C\_\-I2CDACNTR\_\-INIT@{I2C\_\-I2CDACNTR\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CDACNTR\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CDACNTR\_\-INIT~0x00000000}}
\label{a00558_a2796c4156e07d98303c68dce6646f043}


Definition at line 406 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ac9b397b71b0b64bf13372c7a5272c514}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CDACNTR\_\-OFFSETADDRESS@{I2C\_\-I2CDACNTR\_\-OFFSETADDRESS}}
\index{I2C\_\-I2CDACNTR\_\-OFFSETADDRESS@{I2C\_\-I2CDACNTR\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CDACNTR\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CDACNTR\_\-OFFSETADDRESS~0x00000030}}
\label{a00558_ac9b397b71b0b64bf13372c7a5272c514}


Definition at line 402 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_aa6480fdd06a972513e81833de23028e1}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CDATA\_\-BITFIELDSIZE@{I2C\_\-I2CDATA\_\-BITFIELDSIZE}}
\index{I2C\_\-I2CDATA\_\-BITFIELDSIZE@{I2C\_\-I2CDATA\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CDATA\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CDATA\_\-BITFIELDSIZE~8}}
\label{a00558_aa6480fdd06a972513e81833de23028e1}


Definition at line 292 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ab0854e83366d5b74d0180c2e655d40ce}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CDATA\_\-BITMASK@{I2C\_\-I2CDATA\_\-BITMASK}}
\index{I2C\_\-I2CDATA\_\-BITMASK@{I2C\_\-I2CDATA\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CDATA\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CDATA\_\-BITMASK~0xFF}}
\label{a00558_ab0854e83366d5b74d0180c2e655d40ce}


Definition at line 293 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ac6e18e4f3fde7f113689d9be992e1bec}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CDATA\_\-BITOFFSET@{I2C\_\-I2CDATA\_\-BITOFFSET}}
\index{I2C\_\-I2CDATA\_\-BITOFFSET@{I2C\_\-I2CDATA\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CDATA\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CDATA\_\-BITOFFSET~0}}
\label{a00558_ac6e18e4f3fde7f113689d9be992e1bec}


Definition at line 291 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a32b2804d53d739e56599c5c47f075f83}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CDATA\_\-INIT@{I2C\_\-I2CDATA\_\-INIT}}
\index{I2C\_\-I2CDATA\_\-INIT@{I2C\_\-I2CDATA\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CDATA\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CDATA\_\-INIT~0x00000000}}
\label{a00558_a32b2804d53d739e56599c5c47f075f83}


Definition at line 294 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ae7a3d0cf7765c1864dce99ab990914ed}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CDATA\_\-OFFSETADDRESS@{I2C\_\-I2CDATA\_\-OFFSETADDRESS}}
\index{I2C\_\-I2CDATA\_\-OFFSETADDRESS@{I2C\_\-I2CDATA\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CDATA\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CDATA\_\-OFFSETADDRESS~0x00000020}}
\label{a00558_ae7a3d0cf7765c1864dce99ab990914ed}


Definition at line 290 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_aec9dff7425ac731dde79158928955bd5}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CHCCR\_\-BITFIELDSIZE@{I2C\_\-I2CHCCR\_\-BITFIELDSIZE}}
\index{I2C\_\-I2CHCCR\_\-BITFIELDSIZE@{I2C\_\-I2CHCCR\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CHCCR\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CHCCR\_\-BITFIELDSIZE~8}}
\label{a00558_aec9dff7425ac731dde79158928955bd5}


Definition at line 442 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_af0f236970ad913e5edb3ffd4962f2ddc}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CHCCR\_\-BITMASK@{I2C\_\-I2CHCCR\_\-BITMASK}}
\index{I2C\_\-I2CHCCR\_\-BITMASK@{I2C\_\-I2CHCCR\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CHCCR\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CHCCR\_\-BITMASK~0xFF}}
\label{a00558_af0f236970ad913e5edb3ffd4962f2ddc}


Definition at line 443 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a6bcb89e6e880c0b0b650457e29f7a1df}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CHCCR\_\-BITOFFSET@{I2C\_\-I2CHCCR\_\-BITOFFSET}}
\index{I2C\_\-I2CHCCR\_\-BITOFFSET@{I2C\_\-I2CHCCR\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CHCCR\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CHCCR\_\-BITOFFSET~0}}
\label{a00558_a6bcb89e6e880c0b0b650457e29f7a1df}


Definition at line 441 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_abcebfae28ba4bb045cdc7d624bc89019}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CHCCR\_\-INIT@{I2C\_\-I2CHCCR\_\-INIT}}
\index{I2C\_\-I2CHCCR\_\-INIT@{I2C\_\-I2CHCCR\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CHCCR\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CHCCR\_\-INIT~0x00000000}}
\label{a00558_abcebfae28ba4bb045cdc7d624bc89019}


Definition at line 444 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a26ec2c9f9b5e9e0de8f02017e3fcf845}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CHCCR\_\-OFFSETADDRESS@{I2C\_\-I2CHCCR\_\-OFFSETADDRESS}}
\index{I2C\_\-I2CHCCR\_\-OFFSETADDRESS@{I2C\_\-I2CHCCR\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CHCCR\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CHCCR\_\-OFFSETADDRESS~0x0000003c}}
\label{a00558_a26ec2c9f9b5e9e0de8f02017e3fcf845}


Definition at line 440 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_aa64cd29d70af25686170c391c33d97ab}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CIER\_\-BITFIELDSIZE@{I2C\_\-I2CIER\_\-BITFIELDSIZE}}
\index{I2C\_\-I2CIER\_\-BITFIELDSIZE@{I2C\_\-I2CIER\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CIER\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CIER\_\-BITFIELDSIZE~8}}
\label{a00558_aa64cd29d70af25686170c391c33d97ab}


Definition at line 107 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a85aee0be9ab351c1c4b7132f709fc346}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CIER\_\-BITMASK@{I2C\_\-I2CIER\_\-BITMASK}}
\index{I2C\_\-I2CIER\_\-BITMASK@{I2C\_\-I2CIER\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CIER\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CIER\_\-BITMASK~0x000000FF}}
\label{a00558_a85aee0be9ab351c1c4b7132f709fc346}


Definition at line 108 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a96de71e67c22007f3f7396fbdd63275b}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CIER\_\-BITOFFSET@{I2C\_\-I2CIER\_\-BITOFFSET}}
\index{I2C\_\-I2CIER\_\-BITOFFSET@{I2C\_\-I2CIER\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CIER\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CIER\_\-BITOFFSET~0}}
\label{a00558_a96de71e67c22007f3f7396fbdd63275b}


Definition at line 106 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a1c937f500862380674ae1cce4ec04917}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CIER\_\-INIT@{I2C\_\-I2CIER\_\-INIT}}
\index{I2C\_\-I2CIER\_\-INIT@{I2C\_\-I2CIER\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CIER\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CIER\_\-INIT~0x00000000}}
\label{a00558_a1c937f500862380674ae1cce4ec04917}


Definition at line 109 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ad352c904e03a40b2a8af5c8ef71272d9}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CIER\_\-OFFSETADDRESS@{I2C\_\-I2CIER\_\-OFFSETADDRESS}}
\index{I2C\_\-I2CIER\_\-OFFSETADDRESS@{I2C\_\-I2CIER\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CIER\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CIER\_\-OFFSETADDRESS~0x00000008}}
\label{a00558_ad352c904e03a40b2a8af5c8ef71272d9}


Definition at line 105 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a488de08445809b9a505618173219c6d7}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CISR\_\-BITFIELDSIZE@{I2C\_\-I2CISR\_\-BITFIELDSIZE}}
\index{I2C\_\-I2CISR\_\-BITFIELDSIZE@{I2C\_\-I2CISR\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CISR\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CISR\_\-BITFIELDSIZE~8}}
\label{a00558_a488de08445809b9a505618173219c6d7}


Definition at line 171 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_aedea73401ef26408a227607b854309ce}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CISR\_\-BITMASK@{I2C\_\-I2CISR\_\-BITMASK}}
\index{I2C\_\-I2CISR\_\-BITMASK@{I2C\_\-I2CISR\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CISR\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CISR\_\-BITMASK~0xFF}}
\label{a00558_aedea73401ef26408a227607b854309ce}


Definition at line 172 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a0e2c77ccfccd6d7e9c617cc868c12c23}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CISR\_\-BITOFFSET@{I2C\_\-I2CISR\_\-BITOFFSET}}
\index{I2C\_\-I2CISR\_\-BITOFFSET@{I2C\_\-I2CISR\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CISR\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CISR\_\-BITOFFSET~0}}
\label{a00558_a0e2c77ccfccd6d7e9c617cc868c12c23}


Definition at line 170 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a284d29d73a13300383717e8333a71cd0}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CISR\_\-INIT@{I2C\_\-I2CISR\_\-INIT}}
\index{I2C\_\-I2CISR\_\-INIT@{I2C\_\-I2CISR\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CISR\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CISR\_\-INIT~0x00000000}}
\label{a00558_a284d29d73a13300383717e8333a71cd0}


Definition at line 173 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a25ab6eec51f63cc743a9e75a0993bea5}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CISR\_\-OFFSETADDRESS@{I2C\_\-I2CISR\_\-OFFSETADDRESS}}
\index{I2C\_\-I2CISR\_\-OFFSETADDRESS@{I2C\_\-I2CISR\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CISR\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CISR\_\-OFFSETADDRESS~0x0000000c}}
\label{a00558_a25ab6eec51f63cc743a9e75a0993bea5}


Definition at line 169 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a4adb9cde9ded51c176368ce5b38a4d69}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CMCR\_\-BITFIELDSIZE@{I2C\_\-I2CMCR\_\-BITFIELDSIZE}}
\index{I2C\_\-I2CMCR\_\-BITFIELDSIZE@{I2C\_\-I2CMCR\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CMCR\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CMCR\_\-BITFIELDSIZE~8}}
\label{a00558_a4adb9cde9ded51c176368ce5b38a4d69}


Definition at line 423 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_aa4c89c242e87e88061e58f6a9aa5d545}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CMCR\_\-BITMASK@{I2C\_\-I2CMCR\_\-BITMASK}}
\index{I2C\_\-I2CMCR\_\-BITMASK@{I2C\_\-I2CMCR\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CMCR\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CMCR\_\-BITMASK~0xFF}}
\label{a00558_aa4c89c242e87e88061e58f6a9aa5d545}


Definition at line 424 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ad2fc1819bbd098e1ed0b428feb503939}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CMCR\_\-BITOFFSET@{I2C\_\-I2CMCR\_\-BITOFFSET}}
\index{I2C\_\-I2CMCR\_\-BITOFFSET@{I2C\_\-I2CMCR\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CMCR\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CMCR\_\-BITOFFSET~0}}
\label{a00558_ad2fc1819bbd098e1ed0b428feb503939}


Definition at line 422 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a619479ba7fc7ed7ca7f09d41a08fec86}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CMCR\_\-INIT@{I2C\_\-I2CMCR\_\-INIT}}
\index{I2C\_\-I2CMCR\_\-INIT@{I2C\_\-I2CMCR\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CMCR\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CMCR\_\-INIT~0x00000000}}
\label{a00558_a619479ba7fc7ed7ca7f09d41a08fec86}


Definition at line 425 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a7c8d88c13df3cf38f1ce4a66bae7abb4}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CMCR\_\-OFFSETADDRESS@{I2C\_\-I2CMCR\_\-OFFSETADDRESS}}
\index{I2C\_\-I2CMCR\_\-OFFSETADDRESS@{I2C\_\-I2CMCR\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CMCR\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CMCR\_\-OFFSETADDRESS~0x00000038}}
\label{a00558_a7c8d88c13df3cf38f1ce4a66bae7abb4}


Definition at line 421 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_aa7c527f9286485d4a2162c2907c4386d}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CSLAD0\_\-BITFIELDSIZE@{I2C\_\-I2CSLAD0\_\-BITFIELDSIZE}}
\index{I2C\_\-I2CSLAD0\_\-BITFIELDSIZE@{I2C\_\-I2CSLAD0\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CSLAD0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CSLAD0\_\-BITFIELDSIZE~8}}
\label{a00558_aa7c527f9286485d4a2162c2907c4386d}


Definition at line 42 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a3fdc43d203d00fa8135356b8c8799496}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CSLAD0\_\-BITMASK@{I2C\_\-I2CSLAD0\_\-BITMASK}}
\index{I2C\_\-I2CSLAD0\_\-BITMASK@{I2C\_\-I2CSLAD0\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CSLAD0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CSLAD0\_\-BITMASK~0xFF}}
\label{a00558_a3fdc43d203d00fa8135356b8c8799496}


Definition at line 43 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ac112a9407cb305ad60d5abf648a3effe}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CSLAD0\_\-BITOFFSET@{I2C\_\-I2CSLAD0\_\-BITOFFSET}}
\index{I2C\_\-I2CSLAD0\_\-BITOFFSET@{I2C\_\-I2CSLAD0\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CSLAD0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CSLAD0\_\-BITOFFSET~0}}
\label{a00558_ac112a9407cb305ad60d5abf648a3effe}


Definition at line 41 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a610cadb277ae3856ef9e98bcaf0a828f}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CSLAD0\_\-INIT@{I2C\_\-I2CSLAD0\_\-INIT}}
\index{I2C\_\-I2CSLAD0\_\-INIT@{I2C\_\-I2CSLAD0\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CSLAD0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CSLAD0\_\-INIT~0x00000000}}
\label{a00558_a610cadb277ae3856ef9e98bcaf0a828f}


Definition at line 44 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_acb6be668f1ee4393562a6dc25e2e293e}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CSLAD0\_\-OFFSETADDRESS@{I2C\_\-I2CSLAD0\_\-OFFSETADDRESS}}
\index{I2C\_\-I2CSLAD0\_\-OFFSETADDRESS@{I2C\_\-I2CSLAD0\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CSLAD0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CSLAD0\_\-OFFSETADDRESS~0x00000000}}
\label{a00558_acb6be668f1ee4393562a6dc25e2e293e}


Definition at line 40 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ac8fba42c860195f031fa9e7fe9b1728c}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CSLAD1\_\-BITFIELDSIZE@{I2C\_\-I2CSLAD1\_\-BITFIELDSIZE}}
\index{I2C\_\-I2CSLAD1\_\-BITFIELDSIZE@{I2C\_\-I2CSLAD1\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CSLAD1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CSLAD1\_\-BITFIELDSIZE~8}}
\label{a00558_ac8fba42c860195f031fa9e7fe9b1728c}


Definition at line 61 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a4723244e82ce8c8eeae3907dbee0b0c8}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CSLAD1\_\-BITMASK@{I2C\_\-I2CSLAD1\_\-BITMASK}}
\index{I2C\_\-I2CSLAD1\_\-BITMASK@{I2C\_\-I2CSLAD1\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CSLAD1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CSLAD1\_\-BITMASK~0xFF}}
\label{a00558_a4723244e82ce8c8eeae3907dbee0b0c8}


Definition at line 62 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a1f1b7194fe852224475768162fda21f1}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CSLAD1\_\-BITOFFSET@{I2C\_\-I2CSLAD1\_\-BITOFFSET}}
\index{I2C\_\-I2CSLAD1\_\-BITOFFSET@{I2C\_\-I2CSLAD1\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CSLAD1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CSLAD1\_\-BITOFFSET~0}}
\label{a00558_a1f1b7194fe852224475768162fda21f1}


Definition at line 60 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a7974bec8b07391581991a473a3151ddc}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CSLAD1\_\-INIT@{I2C\_\-I2CSLAD1\_\-INIT}}
\index{I2C\_\-I2CSLAD1\_\-INIT@{I2C\_\-I2CSLAD1\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CSLAD1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CSLAD1\_\-INIT~0x00000000}}
\label{a00558_a7974bec8b07391581991a473a3151ddc}


Definition at line 63 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a8f4ac9a844f60b127ba3feccd036f260}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-I2CSLAD1\_\-OFFSETADDRESS@{I2C\_\-I2CSLAD1\_\-OFFSETADDRESS}}
\index{I2C\_\-I2CSLAD1\_\-OFFSETADDRESS@{I2C\_\-I2CSLAD1\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-I2CSLAD1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-I2CSLAD1\_\-OFFSETADDRESS~0x00000004}}
\label{a00558_a8f4ac9a844f60b127ba3feccd036f260}


Definition at line 59 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a398c17b70171c09d9a049195df5c21bd}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-MAS\_\-BITFIELDSIZE@{I2C\_\-MAS\_\-BITFIELDSIZE}}
\index{I2C\_\-MAS\_\-BITFIELDSIZE@{I2C\_\-MAS\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-MAS\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-MAS\_\-BITFIELDSIZE~1}}
\label{a00558_a398c17b70171c09d9a049195df5c21bd}


Definition at line 356 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a8e267a560fb2b29dfae0923345e8458b}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-MAS\_\-BITMASK@{I2C\_\-MAS\_\-BITMASK}}
\index{I2C\_\-MAS\_\-BITMASK@{I2C\_\-MAS\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-MAS\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-MAS\_\-BITMASK~0x00000010}}
\label{a00558_a8e267a560fb2b29dfae0923345e8458b}


Definition at line 357 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ab0d92e3eb194bc2b5a7e7aa192b97047}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-MAS\_\-BITOFFSET@{I2C\_\-MAS\_\-BITOFFSET}}
\index{I2C\_\-MAS\_\-BITOFFSET@{I2C\_\-MAS\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-MAS\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-MAS\_\-BITOFFSET~4}}
\label{a00558_ab0d92e3eb194bc2b5a7e7aa192b97047}


Definition at line 355 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a60afd7872b40ef319ad1041fea20c194}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-MAS\_\-INIT@{I2C\_\-MAS\_\-INIT}}
\index{I2C\_\-MAS\_\-INIT@{I2C\_\-MAS\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-MAS\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-MAS\_\-INIT~0x0}}
\label{a00558_a60afd7872b40ef319ad1041fea20c194}


Definition at line 358 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_acb32e8093c8b2f4235ca3982531ec79a}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-MAS\_\-OFFSETADDRESS@{I2C\_\-MAS\_\-OFFSETADDRESS}}
\index{I2C\_\-MAS\_\-OFFSETADDRESS@{I2C\_\-MAS\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-MAS\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-MAS\_\-OFFSETADDRESS~I2C\_\-I2CCR\_\-OFFSETADDRESS}}
\label{a00558_acb32e8093c8b2f4235ca3982531ec79a}


Definition at line 354 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ae88d185c49c342a7afd4f34ebbf85e66}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-MCODE\_\-BITFIELDSIZE@{I2C\_\-MCODE\_\-BITFIELDSIZE}}
\index{I2C\_\-MCODE\_\-BITFIELDSIZE@{I2C\_\-MCODE\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-MCODE\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-MCODE\_\-BITFIELDSIZE~8}}
\label{a00558_ae88d185c49c342a7afd4f34ebbf85e66}


Definition at line 432 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_acbfaaee85e30a86dfaa72842b8e4f54a}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-MCODE\_\-BITMASK@{I2C\_\-MCODE\_\-BITMASK}}
\index{I2C\_\-MCODE\_\-BITMASK@{I2C\_\-MCODE\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-MCODE\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-MCODE\_\-BITMASK~0xff}}
\label{a00558_acbfaaee85e30a86dfaa72842b8e4f54a}


Definition at line 433 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a9b32763594e0035825f8a261bb29482d}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-MCODE\_\-BITOFFSET@{I2C\_\-MCODE\_\-BITOFFSET}}
\index{I2C\_\-MCODE\_\-BITOFFSET@{I2C\_\-MCODE\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-MCODE\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-MCODE\_\-BITOFFSET~0}}
\label{a00558_a9b32763594e0035825f8a261bb29482d}


Definition at line 431 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ab9511a7c6cf9c37f6f753bd7f33ab966}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-MCODE\_\-INIT@{I2C\_\-MCODE\_\-INIT}}
\index{I2C\_\-MCODE\_\-INIT@{I2C\_\-MCODE\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-MCODE\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-MCODE\_\-INIT~0x0}}
\label{a00558_ab9511a7c6cf9c37f6f753bd7f33ab966}


Definition at line 434 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ad32b34f7cf59bd26528948fa6e0b004c}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-MCODE\_\-OFFSETADDRESS@{I2C\_\-MCODE\_\-OFFSETADDRESS}}
\index{I2C\_\-MCODE\_\-OFFSETADDRESS@{I2C\_\-MCODE\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-MCODE\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-MCODE\_\-OFFSETADDRESS~I2C\_\-I2CMCR\_\-OFFSETADDRESS}}
\label{a00558_ad32b34f7cf59bd26528948fa6e0b004c}


Definition at line 430 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a04a6edbd066ec38abbc10af5d5d0a8b8}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-MNS\_\-BITFIELDSIZE@{I2C\_\-MNS\_\-BITFIELDSIZE}}
\index{I2C\_\-MNS\_\-BITFIELDSIZE@{I2C\_\-MNS\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-MNS\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-MNS\_\-BITFIELDSIZE~1}}
\label{a00558_a04a6edbd066ec38abbc10af5d5d0a8b8}


Definition at line 88 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a7228d938b84af17d2d41624ec7139d2e}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-MNS\_\-BITMASK@{I2C\_\-MNS\_\-BITMASK}}
\index{I2C\_\-MNS\_\-BITMASK@{I2C\_\-MNS\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-MNS\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-MNS\_\-BITMASK~0x00000008}}
\label{a00558_a7228d938b84af17d2d41624ec7139d2e}


Definition at line 89 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a9a7286e83417c9f6a0d1173b140e4af6}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-MNS\_\-BITOFFSET@{I2C\_\-MNS\_\-BITOFFSET}}
\index{I2C\_\-MNS\_\-BITOFFSET@{I2C\_\-MNS\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-MNS\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-MNS\_\-BITOFFSET~3}}
\label{a00558_a9a7286e83417c9f6a0d1173b140e4af6}


Definition at line 87 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a96d0655a4cb1eb8f742ae868fbd8e0f0}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-MNS\_\-INIT@{I2C\_\-MNS\_\-INIT}}
\index{I2C\_\-MNS\_\-INIT@{I2C\_\-MNS\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-MNS\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-MNS\_\-INIT~0x0}}
\label{a00558_a96d0655a4cb1eb8f742ae868fbd8e0f0}


Definition at line 90 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a0406fc3fbcec4185b8b23409b1afdb57}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-MNS\_\-OFFSETADDRESS@{I2C\_\-MNS\_\-OFFSETADDRESS}}
\index{I2C\_\-MNS\_\-OFFSETADDRESS@{I2C\_\-MNS\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-MNS\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-MNS\_\-OFFSETADDRESS~I2C\_\-I2CSLAD1\_\-OFFSETADDRESS}}
\label{a00558_a0406fc3fbcec4185b8b23409b1afdb57}


Definition at line 86 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a16a4029d2be924da5b0bb3e13500e727}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-NAEI\_\-BITFIELDSIZE@{I2C\_\-NAEI\_\-BITFIELDSIZE}}
\index{I2C\_\-NAEI\_\-BITFIELDSIZE@{I2C\_\-NAEI\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-NAEI\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-NAEI\_\-BITFIELDSIZE~1}}
\label{a00558_a16a4029d2be924da5b0bb3e13500e727}


Definition at line 216 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a001c8ca8e454a95222b230795b93d984}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-NAEI\_\-BITMASK@{I2C\_\-NAEI\_\-BITMASK}}
\index{I2C\_\-NAEI\_\-BITMASK@{I2C\_\-NAEI\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-NAEI\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-NAEI\_\-BITMASK~0x00000020}}
\label{a00558_a001c8ca8e454a95222b230795b93d984}


Definition at line 217 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a69d8f81fc886c422d8d8a4cf5985a5c4}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-NAEI\_\-BITOFFSET@{I2C\_\-NAEI\_\-BITOFFSET}}
\index{I2C\_\-NAEI\_\-BITOFFSET@{I2C\_\-NAEI\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-NAEI\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-NAEI\_\-BITOFFSET~5}}
\label{a00558_a69d8f81fc886c422d8d8a4cf5985a5c4}


Definition at line 215 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a4fe4d9da3233b3332c110cfa9616f55a}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-NAEI\_\-INIT@{I2C\_\-NAEI\_\-INIT}}
\index{I2C\_\-NAEI\_\-INIT@{I2C\_\-NAEI\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-NAEI\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-NAEI\_\-INIT~0x0}}
\label{a00558_a4fe4d9da3233b3332c110cfa9616f55a}


Definition at line 218 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a9b86c5bdfaa6716519e71fd9c95aed99}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-NAEI\_\-OFFSETADDRESS@{I2C\_\-NAEI\_\-OFFSETADDRESS}}
\index{I2C\_\-NAEI\_\-OFFSETADDRESS@{I2C\_\-NAEI\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-NAEI\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-NAEI\_\-OFFSETADDRESS~I2C\_\-I2CISR\_\-OFFSETADDRESS}}
\label{a00558_a9b86c5bdfaa6716519e71fd9c95aed99}


Definition at line 214 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a54b769402e2a2277531507e6509c8d4a}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-OCI\_\-BITFIELDSIZE@{I2C\_\-OCI\_\-BITFIELDSIZE}}
\index{I2C\_\-OCI\_\-BITFIELDSIZE@{I2C\_\-OCI\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-OCI\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-OCI\_\-BITFIELDSIZE~1}}
\label{a00558_a54b769402e2a2277531507e6509c8d4a}


Definition at line 207 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_aadcc94e4e98b3760c0fed26c2c7d1907}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-OCI\_\-BITMASK@{I2C\_\-OCI\_\-BITMASK}}
\index{I2C\_\-OCI\_\-BITMASK@{I2C\_\-OCI\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-OCI\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-OCI\_\-BITMASK~0x00000010}}
\label{a00558_aadcc94e4e98b3760c0fed26c2c7d1907}


Definition at line 208 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a7600ab560fbcc1f54603e4e7a7a0eef3}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-OCI\_\-BITOFFSET@{I2C\_\-OCI\_\-BITOFFSET}}
\index{I2C\_\-OCI\_\-BITOFFSET@{I2C\_\-OCI\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-OCI\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-OCI\_\-BITOFFSET~4}}
\label{a00558_a7600ab560fbcc1f54603e4e7a7a0eef3}


Definition at line 206 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a47114cbce4cc3c2b557c42b686a20337}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-OCI\_\-INIT@{I2C\_\-OCI\_\-INIT}}
\index{I2C\_\-OCI\_\-INIT@{I2C\_\-OCI\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-OCI\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-OCI\_\-INIT~0x0}}
\label{a00558_a47114cbce4cc3c2b557c42b686a20337}


Definition at line 209 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a07eeaa62355d88b241d6d9c0b26c7e51}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-OCI\_\-OFFSETADDRESS@{I2C\_\-OCI\_\-OFFSETADDRESS}}
\index{I2C\_\-OCI\_\-OFFSETADDRESS@{I2C\_\-OCI\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-OCI\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-OCI\_\-OFFSETADDRESS~I2C\_\-I2CISR\_\-OFFSETADDRESS}}
\label{a00558_a07eeaa62355d88b241d6d9c0b26c7e51}


Definition at line 205 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a7c50810f0b7080927725dd2c87b46c7c}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-RCAS\_\-BITFIELDSIZE@{I2C\_\-RCAS\_\-BITFIELDSIZE}}
\index{I2C\_\-RCAS\_\-BITFIELDSIZE@{I2C\_\-RCAS\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-RCAS\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-RCAS\_\-BITFIELDSIZE~1}}
\label{a00558_a7c50810f0b7080927725dd2c87b46c7c}


Definition at line 347 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a7eceaae599c8b900a45c3f8d1aa21705}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-RCAS\_\-BITMASK@{I2C\_\-RCAS\_\-BITMASK}}
\index{I2C\_\-RCAS\_\-BITMASK@{I2C\_\-RCAS\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-RCAS\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-RCAS\_\-BITMASK~0x00000008}}
\label{a00558_a7eceaae599c8b900a45c3f8d1aa21705}


Definition at line 348 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a51984dce8b149e95f198ac0480dd6b58}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-RCAS\_\-BITOFFSET@{I2C\_\-RCAS\_\-BITOFFSET}}
\index{I2C\_\-RCAS\_\-BITOFFSET@{I2C\_\-RCAS\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-RCAS\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-RCAS\_\-BITOFFSET~3}}
\label{a00558_a51984dce8b149e95f198ac0480dd6b58}


Definition at line 346 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ab09d09b71faf04ac627a5a04a7a2b7ea}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-RCAS\_\-INIT@{I2C\_\-RCAS\_\-INIT}}
\index{I2C\_\-RCAS\_\-INIT@{I2C\_\-RCAS\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-RCAS\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-RCAS\_\-INIT~0x0}}
\label{a00558_ab09d09b71faf04ac627a5a04a7a2b7ea}


Definition at line 349 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a7bf10faba963abf321f4394fe0d1ca8a}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-RCAS\_\-OFFSETADDRESS@{I2C\_\-RCAS\_\-OFFSETADDRESS}}
\index{I2C\_\-RCAS\_\-OFFSETADDRESS@{I2C\_\-RCAS\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-RCAS\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-RCAS\_\-OFFSETADDRESS~I2C\_\-I2CCR\_\-OFFSETADDRESS}}
\label{a00558_a7bf10faba963abf321f4394fe0d1ca8a}


Definition at line 345 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_abe2e481dff55ba68056cc3bd68b83f52}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-RWOP\_\-BITFIELDSIZE@{I2C\_\-RWOP\_\-BITFIELDSIZE}}
\index{I2C\_\-RWOP\_\-BITFIELDSIZE@{I2C\_\-RWOP\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-RWOP\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-RWOP\_\-BITFIELDSIZE~1}}
\label{a00558_abe2e481dff55ba68056cc3bd68b83f52}


Definition at line 320 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a52e598b16c770284a6de2f90dd2ea820}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-RWOP\_\-BITMASK@{I2C\_\-RWOP\_\-BITMASK}}
\index{I2C\_\-RWOP\_\-BITMASK@{I2C\_\-RWOP\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-RWOP\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-RWOP\_\-BITMASK~0x00000001}}
\label{a00558_a52e598b16c770284a6de2f90dd2ea820}


Definition at line 321 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a1ca93b2ce3091343a23a8bf786c30e3f}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-RWOP\_\-BITOFFSET@{I2C\_\-RWOP\_\-BITOFFSET}}
\index{I2C\_\-RWOP\_\-BITOFFSET@{I2C\_\-RWOP\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-RWOP\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-RWOP\_\-BITOFFSET~0}}
\label{a00558_a1ca93b2ce3091343a23a8bf786c30e3f}


Definition at line 319 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a9438958b1b121391484e9cec6dfa0a8b}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-RWOP\_\-INIT@{I2C\_\-RWOP\_\-INIT}}
\index{I2C\_\-RWOP\_\-INIT@{I2C\_\-RWOP\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-RWOP\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-RWOP\_\-INIT~0x0}}
\label{a00558_a9438958b1b121391484e9cec6dfa0a8b}


Definition at line 322 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_afdbb6692c323d59cfc35da6aae8dbc47}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-RWOP\_\-OFFSETADDRESS@{I2C\_\-RWOP\_\-OFFSETADDRESS}}
\index{I2C\_\-RWOP\_\-OFFSETADDRESS@{I2C\_\-RWOP\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-RWOP\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-RWOP\_\-OFFSETADDRESS~I2C\_\-I2CCR\_\-OFFSETADDRESS}}
\label{a00558_afdbb6692c323d59cfc35da6aae8dbc47}


Definition at line 318 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a2d6dba1eb00fbf75207498c4c10f5630}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SADDRLSB\_\-BITFIELDSIZE@{I2C\_\-SADDRLSB\_\-BITFIELDSIZE}}
\index{I2C\_\-SADDRLSB\_\-BITFIELDSIZE@{I2C\_\-SADDRLSB\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SADDRLSB\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SADDRLSB\_\-BITFIELDSIZE~8}}
\label{a00558_a2d6dba1eb00fbf75207498c4c10f5630}


Definition at line 375 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a1ddb8da00e54b366483b6517cc51daf5}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SADDRLSB\_\-BITMASK@{I2C\_\-SADDRLSB\_\-BITMASK}}
\index{I2C\_\-SADDRLSB\_\-BITMASK@{I2C\_\-SADDRLSB\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SADDRLSB\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SADDRLSB\_\-BITMASK~0xff}}
\label{a00558_a1ddb8da00e54b366483b6517cc51daf5}


Definition at line 376 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a48fb6df5ede5f01b1d6163e7284fe678}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SADDRLSB\_\-BITOFFSET@{I2C\_\-SADDRLSB\_\-BITOFFSET}}
\index{I2C\_\-SADDRLSB\_\-BITOFFSET@{I2C\_\-SADDRLSB\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SADDRLSB\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SADDRLSB\_\-BITOFFSET~0}}
\label{a00558_a48fb6df5ede5f01b1d6163e7284fe678}


Definition at line 374 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a46e66a82cf6769b26a5df0131a9329af}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SADDRLSB\_\-INIT@{I2C\_\-SADDRLSB\_\-INIT}}
\index{I2C\_\-SADDRLSB\_\-INIT@{I2C\_\-SADDRLSB\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SADDRLSB\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SADDRLSB\_\-INIT~0x0}}
\label{a00558_a46e66a82cf6769b26a5df0131a9329af}


Definition at line 377 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_abe808ef4b9bafe94833885f7ec15d731}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SADDRLSB\_\-OFFSETADDRESS@{I2C\_\-SADDRLSB\_\-OFFSETADDRESS}}
\index{I2C\_\-SADDRLSB\_\-OFFSETADDRESS@{I2C\_\-SADDRLSB\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SADDRLSB\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SADDRLSB\_\-OFFSETADDRESS~I2C\_\-I2CADDRLSB\_\-OFFSETADDRESS}}
\label{a00558_abe808ef4b9bafe94833885f7ec15d731}


Definition at line 373 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a37670e88f72b7a2adc059f464ce1daca}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SADDRMSB\_\-BITFIELDSIZE@{I2C\_\-SADDRMSB\_\-BITFIELDSIZE}}
\index{I2C\_\-SADDRMSB\_\-BITFIELDSIZE@{I2C\_\-SADDRMSB\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SADDRMSB\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SADDRMSB\_\-BITFIELDSIZE~8}}
\label{a00558_a37670e88f72b7a2adc059f464ce1daca}


Definition at line 394 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a7ac576e2bbf84d1555618cca46619b0d}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SADDRMSB\_\-BITMASK@{I2C\_\-SADDRMSB\_\-BITMASK}}
\index{I2C\_\-SADDRMSB\_\-BITMASK@{I2C\_\-SADDRMSB\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SADDRMSB\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SADDRMSB\_\-BITMASK~0xff}}
\label{a00558_a7ac576e2bbf84d1555618cca46619b0d}


Definition at line 395 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ad2b146b17cc4beb07a3abeb973e2ba82}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SADDRMSB\_\-BITOFFSET@{I2C\_\-SADDRMSB\_\-BITOFFSET}}
\index{I2C\_\-SADDRMSB\_\-BITOFFSET@{I2C\_\-SADDRMSB\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SADDRMSB\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SADDRMSB\_\-BITOFFSET~0}}
\label{a00558_ad2b146b17cc4beb07a3abeb973e2ba82}


Definition at line 393 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a33ca88d59412594c6c915e0a58e7c358}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SADDRMSB\_\-INIT@{I2C\_\-SADDRMSB\_\-INIT}}
\index{I2C\_\-SADDRMSB\_\-INIT@{I2C\_\-SADDRMSB\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SADDRMSB\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SADDRMSB\_\-INIT~0x0}}
\label{a00558_a33ca88d59412594c6c915e0a58e7c358}


Definition at line 396 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a096049abd13309f06e39d53741cd8c53}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SADDRMSB\_\-OFFSETADDRESS@{I2C\_\-SADDRMSB\_\-OFFSETADDRESS}}
\index{I2C\_\-SADDRMSB\_\-OFFSETADDRESS@{I2C\_\-SADDRMSB\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SADDRMSB\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SADDRMSB\_\-OFFSETADDRESS~I2C\_\-I2CADDRMSB\_\-OFFSETADDRESS}}
\label{a00558_a096049abd13309f06e39d53741cd8c53}


Definition at line 392 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_acf0200b09d20b7746674e7951f0fa3d8}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SDACNT\_\-BITFIELDSIZE@{I2C\_\-SDACNT\_\-BITFIELDSIZE}}
\index{I2C\_\-SDACNT\_\-BITFIELDSIZE@{I2C\_\-SDACNT\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SDACNT\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SDACNT\_\-BITFIELDSIZE~8}}
\label{a00558_acf0200b09d20b7746674e7951f0fa3d8}


Definition at line 413 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_aab1926caecb04bb69a177f0e4c88cf61}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SDACNT\_\-BITMASK@{I2C\_\-SDACNT\_\-BITMASK}}
\index{I2C\_\-SDACNT\_\-BITMASK@{I2C\_\-SDACNT\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SDACNT\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SDACNT\_\-BITMASK~0xff}}
\label{a00558_aab1926caecb04bb69a177f0e4c88cf61}


Definition at line 414 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a779505c1b224579dc95d705c41ffa468}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SDACNT\_\-BITOFFSET@{I2C\_\-SDACNT\_\-BITOFFSET}}
\index{I2C\_\-SDACNT\_\-BITOFFSET@{I2C\_\-SDACNT\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SDACNT\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SDACNT\_\-BITOFFSET~0}}
\label{a00558_a779505c1b224579dc95d705c41ffa468}


Definition at line 412 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a5be27e9e2ebe7802057c8b0e3a545a0e}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SDACNT\_\-INIT@{I2C\_\-SDACNT\_\-INIT}}
\index{I2C\_\-SDACNT\_\-INIT@{I2C\_\-SDACNT\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SDACNT\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SDACNT\_\-INIT~0x0}}
\label{a00558_a5be27e9e2ebe7802057c8b0e3a545a0e}


Definition at line 415 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a52ed411f47eddd567b59b586f53f5baf}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SDACNT\_\-OFFSETADDRESS@{I2C\_\-SDACNT\_\-OFFSETADDRESS}}
\index{I2C\_\-SDACNT\_\-OFFSETADDRESS@{I2C\_\-SDACNT\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SDACNT\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SDACNT\_\-OFFSETADDRESS~I2C\_\-I2CDACNTR\_\-OFFSETADDRESS}}
\label{a00558_a52ed411f47eddd567b59b586f53f5baf}


Definition at line 411 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a372ff75ba44c1a558e3cd8ce94592bdd}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SLAD0\_\-BITFIELDSIZE@{I2C\_\-SLAD0\_\-BITFIELDSIZE}}
\index{I2C\_\-SLAD0\_\-BITFIELDSIZE@{I2C\_\-SLAD0\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SLAD0\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SLAD0\_\-BITFIELDSIZE~8}}
\label{a00558_a372ff75ba44c1a558e3cd8ce94592bdd}


Definition at line 51 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_af413bb1776ed7b569c86d0b775ff57ec}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SLAD0\_\-BITMASK@{I2C\_\-SLAD0\_\-BITMASK}}
\index{I2C\_\-SLAD0\_\-BITMASK@{I2C\_\-SLAD0\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SLAD0\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SLAD0\_\-BITMASK~0xff}}
\label{a00558_af413bb1776ed7b569c86d0b775ff57ec}


Definition at line 52 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a3fb2ad3a29bb48a9b94931ba57b246b1}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SLAD0\_\-BITOFFSET@{I2C\_\-SLAD0\_\-BITOFFSET}}
\index{I2C\_\-SLAD0\_\-BITOFFSET@{I2C\_\-SLAD0\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SLAD0\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SLAD0\_\-BITOFFSET~0}}
\label{a00558_a3fb2ad3a29bb48a9b94931ba57b246b1}


Definition at line 50 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ab97cdd139517bdc8b6dac090c354ead5}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SLAD0\_\-INIT@{I2C\_\-SLAD0\_\-INIT}}
\index{I2C\_\-SLAD0\_\-INIT@{I2C\_\-SLAD0\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SLAD0\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SLAD0\_\-INIT~0x0}}
\label{a00558_ab97cdd139517bdc8b6dac090c354ead5}


Definition at line 53 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a09a45b2e139e03c96e3e89c0362d4ca3}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SLAD0\_\-OFFSETADDRESS@{I2C\_\-SLAD0\_\-OFFSETADDRESS}}
\index{I2C\_\-SLAD0\_\-OFFSETADDRESS@{I2C\_\-SLAD0\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SLAD0\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SLAD0\_\-OFFSETADDRESS~I2C\_\-I2CSLAD0\_\-OFFSETADDRESS}}
\label{a00558_a09a45b2e139e03c96e3e89c0362d4ca3}


Definition at line 49 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a62ec92680167acf2a29a0c655f445aef}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SLAD1\_\-BITFIELDSIZE@{I2C\_\-SLAD1\_\-BITFIELDSIZE}}
\index{I2C\_\-SLAD1\_\-BITFIELDSIZE@{I2C\_\-SLAD1\_\-BITFIELDSIZE}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SLAD1\_\-BITFIELDSIZE}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SLAD1\_\-BITFIELDSIZE~2}}
\label{a00558_a62ec92680167acf2a29a0c655f445aef}


Definition at line 70 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a8b67d75013594f5217ea239b66dba3e5}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SLAD1\_\-BITMASK@{I2C\_\-SLAD1\_\-BITMASK}}
\index{I2C\_\-SLAD1\_\-BITMASK@{I2C\_\-SLAD1\_\-BITMASK}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SLAD1\_\-BITMASK}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SLAD1\_\-BITMASK~0x00000011}}
\label{a00558_a8b67d75013594f5217ea239b66dba3e5}


Definition at line 71 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a930605870b0410b9281973215222dcf1}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SLAD1\_\-BITOFFSET@{I2C\_\-SLAD1\_\-BITOFFSET}}
\index{I2C\_\-SLAD1\_\-BITOFFSET@{I2C\_\-SLAD1\_\-BITOFFSET}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SLAD1\_\-BITOFFSET}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SLAD1\_\-BITOFFSET~0}}
\label{a00558_a930605870b0410b9281973215222dcf1}


Definition at line 69 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_a3c0fafeb95e1ef3fa29f84ee802186da}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SLAD1\_\-INIT@{I2C\_\-SLAD1\_\-INIT}}
\index{I2C\_\-SLAD1\_\-INIT@{I2C\_\-SLAD1\_\-INIT}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SLAD1\_\-INIT}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SLAD1\_\-INIT~0x0}}
\label{a00558_a3c0fafeb95e1ef3fa29f84ee802186da}


Definition at line 72 of file gsn\_\-reg\_\-i2c\_\-spec.h.

\hypertarget{a00558_ab82ab6cd3ba1f49a8244ae11ab263222}{
\index{gsn\_\-reg\_\-i2c\_\-spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}!I2C\_\-SLAD1\_\-OFFSETADDRESS@{I2C\_\-SLAD1\_\-OFFSETADDRESS}}
\index{I2C\_\-SLAD1\_\-OFFSETADDRESS@{I2C\_\-SLAD1\_\-OFFSETADDRESS}!gsn_reg_i2c_spec.h@{gsn\_\-reg\_\-i2c\_\-spec.h}}
\subsubsection[{I2C\_\-SLAD1\_\-OFFSETADDRESS}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2C\_\-SLAD1\_\-OFFSETADDRESS~I2C\_\-I2CSLAD1\_\-OFFSETADDRESS}}
\label{a00558_ab82ab6cd3ba1f49a8244ae11ab263222}


Definition at line 68 of file gsn\_\-reg\_\-i2c\_\-spec.h.

