{"definition":["scaler"],"pinyin":["ding4 biao1 qi4"],"simplified":["\u5b9a\u6807\u5668"],"rank":-1.0,"normalized_rank":-1.0,"fraction":-1.0,"cumulative_fraction":-1.0,"word":"\u5b9a\u6a19\u5668","characters":[{"definition":["to set\/to fix\/to determine\/to decide\/to order"],"pinyin":["ding4"],"word":"\u5b9a"},{"definition":["mark\/sign\/label\/to mark with a symbol, label, lettering etc\/to bear (a brand name, registration number etc)\/prize\/award\/bid\/target\/quota\/(old) the topmost branches of a tree\/visible symptom\/classifier for military units"],"pinyin":["biao1"],"word":"\u6a19"},{"definition":["device\/tool\/utensil\/CL:\u81fa|\u53f0[tai2]"],"pinyin":["qi4"],"word":"\u5668"}],"containing_words":[],"sentences":[{"english":"In fact, the focus of this paper is the logic verification of the Scaler chip.","chinese":"\u672c\u6587\u7684\u91cd\u9ede\u7232\u5b9a\u6a19\u5668\u82af\u7247\u7684\u908f\u8f2f\u9a57\u8b49\u3002"},{"english":"FPGA synthesis is employed to perform the logic verification for the front-end design of the Scaler.","chinese":"\u5b9a\u6a19\u5668\u82af\u7247\u524d\u7aef\u8a2d\u8a08\u901a\u904eFPGA\u5be6\u73fe\u9032\u884c\u908f\u8f2f\u9a57\u8b49\u3002"}],"related":[]}