Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec 12 13:09:35 2024
| Host         : DESKTOP-BTCAB43 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topp_timing_summary_routed.rpt -pb topp_timing_summary_routed.pb -rpx topp_timing_summary_routed.rpx -warn_on_violation
| Design       : topp
| Device       : 7a50t-csg325
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.663        0.000                      0                24319        0.018        0.000                      0                24319        4.500        0.000                       0                 16265  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.663        0.000                      0                24319        0.018        0.000                      0                24319        4.500        0.000                       0                 16265  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 shake/kp/round_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/kp4/temp_in_reg[2][1][59]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 0.642ns (6.981%)  route 8.554ns (93.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.568     4.575    shake/kp/clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  shake/kp/round_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.518     5.093 r  shake/kp/round_done_reg/Q
                         net (fo=1605, routed)        8.554    13.647    shake/kp4/don
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.771 r  shake/kp4/temp_in[2][1][59]_i_1__0/O
                         net (fo=1, routed)           0.000    13.771    shake/kp4/temp_in[2][1][59]_i_1__0_n_0
    SLICE_X57Y70         FDCE                                         r  shake/kp4/temp_in_reg[2][1][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.806    10.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.674    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.765 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.432    14.196    shake/kp4/clk_IBUF_BUFG
    SLICE_X57Y70         FDCE                                         r  shake/kp4/temp_in_reg[2][1][59]/C
                         clock pessimism              0.242    14.438    
                         clock uncertainty           -0.035    14.403    
    SLICE_X57Y70         FDCE (Setup_fdce_C_D)        0.031    14.434    shake/kp4/temp_in_reg[2][1][59]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                         -13.771    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 shake/kp2/round_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/h_reg[2202]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.185ns  (logic 0.580ns (6.315%)  route 8.605ns (93.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 14.375 - 10.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.791     4.798    shake/kp2/clk_IBUF_BUFG
    SLICE_X3Y126         FDCE                                         r  shake/kp2/round_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDCE (Prop_fdce_C_Q)         0.456     5.254 r  shake/kp2/round_done_reg/Q
                         net (fo=1093, routed)        8.605    13.859    shake/kp2/don2
    SLICE_X50Y110        LUT2 (Prop_lut2_I1_O)        0.124    13.983 r  shake/kp2/h[2202]_i_1/O
                         net (fo=1, routed)           0.000    13.983    shake/kp2_n_90
    SLICE_X50Y110        FDCE                                         r  shake/h_reg[2202]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.806    10.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.674    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.765 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.610    14.375    shake/clk_IBUF_BUFG
    SLICE_X50Y110        FDCE                                         r  shake/h_reg[2202]/C
                         clock pessimism              0.258    14.632    
                         clock uncertainty           -0.035    14.597    
    SLICE_X50Y110        FDCE (Setup_fdce_C_D)        0.081    14.678    shake/h_reg[2202]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 shake/kp2/round_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/h_reg[2200]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 0.580ns (6.356%)  route 8.545ns (93.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 14.375 - 10.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.791     4.798    shake/kp2/clk_IBUF_BUFG
    SLICE_X3Y126         FDCE                                         r  shake/kp2/round_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDCE (Prop_fdce_C_Q)         0.456     5.254 r  shake/kp2/round_done_reg/Q
                         net (fo=1093, routed)        8.545    13.799    shake/kp2/don2
    SLICE_X53Y109        LUT2 (Prop_lut2_I1_O)        0.124    13.923 r  shake/kp2/h[2200]_i_1/O
                         net (fo=1, routed)           0.000    13.923    shake/kp2_n_88
    SLICE_X53Y109        FDCE                                         r  shake/h_reg[2200]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.806    10.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.674    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.765 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.610    14.375    shake/clk_IBUF_BUFG
    SLICE_X53Y109        FDCE                                         r  shake/h_reg[2200]/C
                         clock pessimism              0.258    14.632    
                         clock uncertainty           -0.035    14.597    
    SLICE_X53Y109        FDCE (Setup_fdce_C_D)        0.029    14.626    shake/h_reg[2200]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -13.923    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 shake/kp2/round_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/h_reg[2204]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.144ns  (logic 0.580ns (6.343%)  route 8.564ns (93.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 14.375 - 10.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.791     4.798    shake/kp2/clk_IBUF_BUFG
    SLICE_X3Y126         FDCE                                         r  shake/kp2/round_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDCE (Prop_fdce_C_Q)         0.456     5.254 r  shake/kp2/round_done_reg/Q
                         net (fo=1093, routed)        8.564    13.818    shake/kp2/don2
    SLICE_X52Y109        LUT2 (Prop_lut2_I1_O)        0.124    13.942 r  shake/kp2/h[2204]_i_1/O
                         net (fo=1, routed)           0.000    13.942    shake/kp2_n_92
    SLICE_X52Y109        FDCE                                         r  shake/h_reg[2204]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.806    10.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.674    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.765 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.610    14.375    shake/clk_IBUF_BUFG
    SLICE_X52Y109        FDCE                                         r  shake/h_reg[2204]/C
                         clock pessimism              0.258    14.632    
                         clock uncertainty           -0.035    14.597    
    SLICE_X52Y109        FDCE (Setup_fdce_C_D)        0.077    14.674    shake/h_reg[2204]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -13.942    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 shake/kp/round_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/kp4/temp_in_reg[0][1][21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 0.642ns (7.043%)  route 8.474ns (92.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 14.187 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.568     4.575    shake/kp/clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  shake/kp/round_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.518     5.093 r  shake/kp/round_done_reg/Q
                         net (fo=1605, routed)        8.474    13.567    shake/kp4/don
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124    13.691 r  shake/kp4/temp_in[0][1][21]_i_1__0/O
                         net (fo=1, routed)           0.000    13.691    shake/kp4/temp_in[0][1][21]_i_1__0_n_0
    SLICE_X38Y71         FDCE                                         r  shake/kp4/temp_in_reg[0][1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.806    10.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.674    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.765 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.423    14.187    shake/kp4/clk_IBUF_BUFG
    SLICE_X38Y71         FDCE                                         r  shake/kp4/temp_in_reg[0][1][21]/C
                         clock pessimism              0.242    14.429    
                         clock uncertainty           -0.035    14.394    
    SLICE_X38Y71         FDCE (Setup_fdce_C_D)        0.077    14.471    shake/kp4/temp_in_reg[0][1][21]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 shake/kp/round_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/kp4/temp_in_reg[1][4][19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 0.642ns (7.049%)  route 8.466ns (92.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 14.187 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.568     4.575    shake/kp/clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  shake/kp/round_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.518     5.093 r  shake/kp/round_done_reg/Q
                         net (fo=1605, routed)        8.466    13.559    shake/kp4/don
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124    13.683 r  shake/kp4/temp_in[1][4][19]_i_1__0/O
                         net (fo=1, routed)           0.000    13.683    shake/kp4/temp_in[1][4][19]_i_1__0_n_0
    SLICE_X38Y71         FDCE                                         r  shake/kp4/temp_in_reg[1][4][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.806    10.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.674    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.765 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.423    14.187    shake/kp4/clk_IBUF_BUFG
    SLICE_X38Y71         FDCE                                         r  shake/kp4/temp_in_reg[1][4][19]/C
                         clock pessimism              0.242    14.429    
                         clock uncertainty           -0.035    14.394    
    SLICE_X38Y71         FDCE (Setup_fdce_C_D)        0.081    14.475    shake/kp4/temp_in_reg[1][4][19]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 shake/kp2/round_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/h_reg[2208]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 0.580ns (6.423%)  route 8.450ns (93.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 14.374 - 10.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.791     4.798    shake/kp2/clk_IBUF_BUFG
    SLICE_X3Y126         FDCE                                         r  shake/kp2/round_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDCE (Prop_fdce_C_Q)         0.456     5.254 r  shake/kp2/round_done_reg/Q
                         net (fo=1093, routed)        8.450    13.704    shake/kp2/don2
    SLICE_X53Y111        LUT2 (Prop_lut2_I1_O)        0.124    13.828 r  shake/kp2/h[2208]_i_1/O
                         net (fo=1, routed)           0.000    13.828    shake/kp2_n_96
    SLICE_X53Y111        FDCE                                         r  shake/h_reg[2208]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.806    10.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.674    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.765 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.609    14.374    shake/clk_IBUF_BUFG
    SLICE_X53Y111        FDCE                                         r  shake/h_reg[2208]/C
                         clock pessimism              0.258    14.631    
                         clock uncertainty           -0.035    14.596    
    SLICE_X53Y111        FDCE (Setup_fdce_C_D)        0.029    14.625    shake/h_reg[2208]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -13.828    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 shake/kp2/round_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/h_reg[2231]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 0.580ns (6.423%)  route 8.450ns (93.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 14.374 - 10.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.791     4.798    shake/kp2/clk_IBUF_BUFG
    SLICE_X3Y126         FDCE                                         r  shake/kp2/round_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDCE (Prop_fdce_C_Q)         0.456     5.254 r  shake/kp2/round_done_reg/Q
                         net (fo=1093, routed)        8.450    13.704    shake/kp2/don2
    SLICE_X53Y111        LUT2 (Prop_lut2_I1_O)        0.124    13.828 r  shake/kp2/h[2231]_i_1/O
                         net (fo=1, routed)           0.000    13.828    shake/kp2_n_119
    SLICE_X53Y111        FDCE                                         r  shake/h_reg[2231]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.806    10.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.674    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.765 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.609    14.374    shake/clk_IBUF_BUFG
    SLICE_X53Y111        FDCE                                         r  shake/h_reg[2231]/C
                         clock pessimism              0.258    14.631    
                         clock uncertainty           -0.035    14.596    
    SLICE_X53Y111        FDCE (Setup_fdce_C_D)        0.031    14.627    shake/h_reg[2231]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -13.828    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 shake/kp2/round_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/h_reg[2221]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 0.580ns (6.423%)  route 8.449ns (93.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 14.374 - 10.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.791     4.798    shake/kp2/clk_IBUF_BUFG
    SLICE_X3Y126         FDCE                                         r  shake/kp2/round_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDCE (Prop_fdce_C_Q)         0.456     5.254 r  shake/kp2/round_done_reg/Q
                         net (fo=1093, routed)        8.449    13.703    shake/kp2/don2
    SLICE_X53Y111        LUT2 (Prop_lut2_I1_O)        0.124    13.827 r  shake/kp2/h[2221]_i_1/O
                         net (fo=1, routed)           0.000    13.827    shake/kp2_n_109
    SLICE_X53Y111        FDCE                                         r  shake/h_reg[2221]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.806    10.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.674    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.765 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.609    14.374    shake/clk_IBUF_BUFG
    SLICE_X53Y111        FDCE                                         r  shake/h_reg[2221]/C
                         clock pessimism              0.258    14.631    
                         clock uncertainty           -0.035    14.596    
    SLICE_X53Y111        FDCE (Setup_fdce_C_D)        0.031    14.627    shake/h_reg[2221]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -13.827    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 shake/kp4/round_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/h_reg[352]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 0.718ns (7.963%)  route 8.299ns (92.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.620     4.626    shake/kp4/clk_IBUF_BUFG
    SLICE_X59Y63         FDCE                                         r  shake/kp4/round_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.419     5.045 r  shake/kp4/round_done_reg/Q
                         net (fo=1093, routed)        8.299    13.344    shake/kp/don5
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.299    13.643 r  shake/kp/h[352]_i_1/O
                         net (fo=1, routed)           0.000    13.643    shake/kp_n_1668
    SLICE_X39Y43         FDCE                                         r  shake/h_reg[352]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.806    10.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.674    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.765 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       1.445    14.210    shake/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  shake/h_reg[352]/C
                         clock pessimism              0.242    14.452    
                         clock uncertainty           -0.035    14.416    
    SLICE_X39Y43         FDCE (Setup_fdce_C_D)        0.029    14.445    shake/h_reg[352]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                  0.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 shake/h_reg[3504]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/z_reg[3504]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.185%)  route 0.210ns (59.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.642     1.470    shake/clk_IBUF_BUFG
    SLICE_X33Y141        FDCE                                         r  shake/h_reg[3504]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y141        FDCE (Prop_fdce_C_Q)         0.141     1.611 r  shake/h_reg[3504]/Q
                         net (fo=1, routed)           0.210     1.821    shake/h_reg_n_0_[3504]
    SLICE_X36Y139        FDCE                                         r  shake/z_reg[3504]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.914     1.988    shake/clk_IBUF_BUFG
    SLICE_X36Y139        FDCE                                         r  shake/z_reg[3504]/C
                         clock pessimism             -0.255     1.733    
    SLICE_X36Y139        FDCE (Hold_fdce_C_D)         0.070     1.803    shake/z_reg[3504]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 shake/h_reg[3920]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/z_reg[3920]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.987%)  route 0.201ns (55.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.638     1.466    shake/clk_IBUF_BUFG
    SLICE_X38Y135        FDCE                                         r  shake/h_reg[3920]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y135        FDCE (Prop_fdce_C_Q)         0.164     1.630 r  shake/h_reg[3920]/Q
                         net (fo=1, routed)           0.201     1.831    shake/h_reg_n_0_[3920]
    SLICE_X35Y136        FDCE                                         r  shake/z_reg[3920]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.911     1.985    shake/clk_IBUF_BUFG
    SLICE_X35Y136        FDCE                                         r  shake/z_reg[3920]/C
                         clock pessimism             -0.255     1.730    
    SLICE_X35Y136        FDCE (Hold_fdce_C_D)         0.071     1.801    shake/z_reg[3920]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 shake/h_reg[2913]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/z_reg[2913]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.069%)  route 0.220ns (60.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.633     1.461    shake/clk_IBUF_BUFG
    SLICE_X40Y122        FDCE                                         r  shake/h_reg[2913]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDCE (Prop_fdce_C_Q)         0.141     1.602 r  shake/h_reg[2913]/Q
                         net (fo=1, routed)           0.220     1.822    shake/h_reg_n_0_[2913]
    SLICE_X35Y122        FDCE                                         r  shake/z_reg[2913]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.903     1.977    shake/clk_IBUF_BUFG
    SLICE_X35Y122        FDCE                                         r  shake/z_reg[2913]/C
                         clock pessimism             -0.255     1.722    
    SLICE_X35Y122        FDCE (Hold_fdce_C_D)         0.070     1.792    shake/z_reg[2913]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 shake/h_reg[437]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/z_reg[437]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.861%)  route 0.242ns (63.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.567     1.395    shake/clk_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  shake/h_reg[437]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.141     1.536 r  shake/h_reg[437]/Q
                         net (fo=1, routed)           0.242     1.777    shake/h_reg_n_0_[437]
    SLICE_X49Y53         FDCE                                         r  shake/z_reg[437]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.833     1.908    shake/clk_IBUF_BUFG
    SLICE_X49Y53         FDCE                                         r  shake/z_reg[437]/C
                         clock pessimism             -0.246     1.662    
    SLICE_X49Y53         FDCE (Hold_fdce_C_D)         0.075     1.737    shake/z_reg[437]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 shake/h_reg[3567]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/z_reg[3567]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (43.057%)  route 0.196ns (56.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.643     1.471    shake/clk_IBUF_BUFG
    SLICE_X30Y143        FDCE                                         r  shake/h_reg[3567]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y143        FDCE (Prop_fdce_C_Q)         0.148     1.619 r  shake/h_reg[3567]/Q
                         net (fo=1, routed)           0.196     1.815    shake/h_reg_n_0_[3567]
    SLICE_X41Y143        FDCE                                         r  shake/z_reg[3567]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.916     1.990    shake/clk_IBUF_BUFG
    SLICE_X41Y143        FDCE                                         r  shake/z_reg[3567]/C
                         clock pessimism             -0.255     1.735    
    SLICE_X41Y143        FDCE (Hold_fdce_C_D)         0.024     1.759    shake/z_reg[3567]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 shake/h_reg[2063]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/z_reg[2063]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.059%)  route 0.179ns (55.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.675     1.503    shake/clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  shake/h_reg[2063]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  shake/h_reg[2063]/Q
                         net (fo=1, routed)           0.179     1.823    shake/h_reg_n_0_[2063]
    SLICE_X3Y99          FDCE                                         r  shake/z_reg[2063]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.864     1.939    shake/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  shake/z_reg[2063]/C
                         clock pessimism             -0.251     1.688    
    SLICE_X3Y99          FDCE (Hold_fdce_C_D)         0.078     1.766    shake/z_reg[2063]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 shake/h_reg[3355]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/z_reg[3355]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.670%)  route 0.233ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.641     1.469    shake/clk_IBUF_BUFG
    SLICE_X35Y140        FDCE                                         r  shake/h_reg[3355]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y140        FDCE (Prop_fdce_C_Q)         0.141     1.610 r  shake/h_reg[3355]/Q
                         net (fo=1, routed)           0.233     1.843    shake/h_reg_n_0_[3355]
    SLICE_X36Y135        FDCE                                         r  shake/z_reg[3355]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.911     1.985    shake/clk_IBUF_BUFG
    SLICE_X36Y135        FDCE                                         r  shake/z_reg[3355]/C
                         clock pessimism             -0.255     1.730    
    SLICE_X36Y135        FDCE (Hold_fdce_C_D)         0.055     1.785    shake/z_reg[3355]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 shake/h_reg[2042]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/z_reg[2042]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.834%)  route 0.114ns (47.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.676     1.504    shake/clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  shake/h_reg[2042]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.128     1.632 r  shake/h_reg[2042]/Q
                         net (fo=1, routed)           0.114     1.746    shake/h_reg_n_0_[2042]
    SLICE_X3Y98          FDCE                                         r  shake/z_reg[2042]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.864     1.939    shake/clk_IBUF_BUFG
    SLICE_X3Y98          FDCE                                         r  shake/z_reg[2042]/C
                         clock pessimism             -0.251     1.688    
    SLICE_X3Y98          FDCE (Hold_fdce_C_D)        -0.007     1.681    shake/z_reg[2042]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 shake/kp/temp_in_reg[0][0][51]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/kp/temp_in_reg[3][0][51]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.963%)  route 0.268ns (59.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.561     1.389    shake/kp/clk_IBUF_BUFG
    SLICE_X32Y55         FDCE                                         r  shake/kp/temp_in_reg[0][0][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDCE (Prop_fdce_C_Q)         0.141     1.530 r  shake/kp/temp_in_reg[0][0][51]/Q
                         net (fo=6, routed)           0.268     1.798    shake/kp/temp_in_reg_n_0_[0][0][51]
    SLICE_X38Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.843 r  shake/kp/temp_in[3][0][51]_i_1/O
                         net (fo=1, routed)           0.000     1.843    shake/kp/temp_in[3][0][51]_i_1_n_0
    SLICE_X38Y51         FDCE                                         r  shake/kp/temp_in_reg[3][0][51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.830     1.905    shake/kp/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  shake/kp/temp_in_reg[3][0][51]/C
                         clock pessimism             -0.251     1.654    
    SLICE_X38Y51         FDCE (Hold_fdce_C_D)         0.120     1.774    shake/kp/temp_in_reg[3][0][51]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 shake/h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shake/z_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.071%)  route 0.245ns (59.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.559     1.387    shake/clk_IBUF_BUFG
    SLICE_X34Y58         FDCE                                         r  shake/h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDCE (Prop_fdce_C_Q)         0.164     1.551 r  shake/h_reg[6]/Q
                         net (fo=1, routed)           0.245     1.796    shake/h_reg_n_0_[6]
    SLICE_X45Y59         FDCE                                         r  shake/z_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16264, routed)       0.831     1.905    shake/clk_IBUF_BUFG
    SLICE_X45Y59         FDCE                                         r  shake/z_reg[6]/C
                         clock pessimism             -0.251     1.654    
    SLICE_X45Y59         FDCE (Hold_fdce_C_D)         0.071     1.725    shake/z_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y113  led_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y56   shake/h_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y59   shake/h_reg[1000]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y59   shake/h_reg[1001]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y57   shake/h_reg[1002]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y59   shake/h_reg[1003]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y60   shake/h_reg[1004]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y54   shake/h_reg[1005]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y54    shake/h_reg[1006]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y80   shake/h_reg[952]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y80   shake/h_reg[954]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y85   shake/kp1/temp_in_reg[4][4][25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y80   shake/kp4/temp_in_reg[3][3][42]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y80   shake/kp4/temp_in_reg[3][3][50]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y117  shake/z_reg[2889]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y117  shake/z_reg[2890]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y85   shake/h_reg[1028]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y80   shake/h_reg[95]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y85   shake/h_reg[974]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y57    shake/h_reg[1007]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   shake/h_reg[1011]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X24Y129  shake/h_reg[2819]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X24Y129  shake/h_reg[2820]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y128  shake/h_reg[2823]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y128  shake/h_reg[2824]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y80   shake/h_reg[946]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y78   shake/h_reg[948]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89    shake/kp1/temp_in_reg[4][4][29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y81    shake/kp1/temp_in_reg[4][4][2]/C



