
IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_11

 (0 3)  (17 179)  (17 179)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0



LogicTile_1_11

 (11 12)  (29 188)  (29 188)  routing T_1_11.sp4_h_l_40 <X> T_1_11.sp4_v_b_11
 (13 12)  (31 188)  (31 188)  routing T_1_11.sp4_h_l_40 <X> T_1_11.sp4_v_b_11
 (12 13)  (30 189)  (30 189)  routing T_1_11.sp4_h_l_40 <X> T_1_11.sp4_v_b_11


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_1_7

 (9 9)  (27 121)  (27 121)  routing T_1_7.sp4_v_t_46 <X> T_1_7.sp4_v_b_7
 (10 9)  (28 121)  (28 121)  routing T_1_7.sp4_v_t_46 <X> T_1_7.sp4_v_b_7


IO_Tile_0_6

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0



LogicTile_1_6

 (17 0)  (35 96)  (35 96)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (44 96)  (44 96)  routing T_1_6.lc_trk_g0_4 <X> T_1_6.wire_logic_cluster/lc_0/in_0
 (29 0)  (47 96)  (47 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 96)  (50 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 96)  (52 96)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (37 0)  (55 96)  (55 96)  LC_0 Logic Functioning bit
 (39 0)  (57 96)  (57 96)  LC_0 Logic Functioning bit
 (40 0)  (58 96)  (58 96)  LC_0 Logic Functioning bit
 (42 0)  (60 96)  (60 96)  LC_0 Logic Functioning bit
 (47 0)  (65 96)  (65 96)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (29 1)  (47 97)  (47 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 97)  (49 97)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (40 1)  (58 97)  (58 97)  LC_0 Logic Functioning bit
 (41 1)  (59 97)  (59 97)  LC_0 Logic Functioning bit
 (42 1)  (60 97)  (60 97)  LC_0 Logic Functioning bit
 (43 1)  (61 97)  (61 97)  LC_0 Logic Functioning bit
 (14 2)  (32 98)  (32 98)  routing T_1_6.lft_op_4 <X> T_1_6.lc_trk_g0_4
 (31 2)  (49 98)  (49 98)  routing T_1_6.lc_trk_g0_4 <X> T_1_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 98)  (50 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (55 98)  (55 98)  LC_1 Logic Functioning bit
 (38 2)  (56 98)  (56 98)  LC_1 Logic Functioning bit
 (40 2)  (58 98)  (58 98)  LC_1 Logic Functioning bit
 (43 2)  (61 98)  (61 98)  LC_1 Logic Functioning bit
 (47 2)  (65 98)  (65 98)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (15 3)  (33 99)  (33 99)  routing T_1_6.lft_op_4 <X> T_1_6.lc_trk_g0_4
 (17 3)  (35 99)  (35 99)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (29 3)  (47 99)  (47 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (50 99)  (50 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (52 99)  (52 99)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.input_2_1
 (35 3)  (53 99)  (53 99)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.input_2_1
 (36 3)  (54 99)  (54 99)  LC_1 Logic Functioning bit
 (39 3)  (57 99)  (57 99)  LC_1 Logic Functioning bit
 (41 3)  (59 99)  (59 99)  LC_1 Logic Functioning bit
 (42 3)  (60 99)  (60 99)  LC_1 Logic Functioning bit
 (22 5)  (40 101)  (40 101)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (41 101)  (41 101)  routing T_1_6.sp4_v_b_18 <X> T_1_6.lc_trk_g1_2
 (24 5)  (42 101)  (42 101)  routing T_1_6.sp4_v_b_18 <X> T_1_6.lc_trk_g1_2


RAM_Tile_8_6

 (3 13)  (399 109)  (399 109)  routing T_8_6.sp12_h_l_22 <X> T_8_6.sp12_h_r_1


LogicTile_9_6

 (3 5)  (441 101)  (441 101)  routing T_9_6.sp12_h_l_23 <X> T_9_6.sp12_h_r_0


LogicTile_20_6

 (3 13)  (1039 109)  (1039 109)  routing T_20_6.sp12_h_l_22 <X> T_20_6.sp12_h_r_1


LogicTile_21_6

 (3 5)  (1093 101)  (1093 101)  routing T_21_6.sp12_h_l_23 <X> T_21_6.sp12_h_r_0


LogicTile_27_6

 (2 4)  (1404 100)  (1404 100)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_30_6

 (8 8)  (1572 104)  (1572 104)  routing T_30_6.sp4_h_l_42 <X> T_30_6.sp4_h_r_7


LogicTile_31_6

 (2 14)  (1620 110)  (1620 110)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (4 2)  (1730 98)  (1730 98)  routing T_33_6.span4_horz_34 <X> T_33_6.lc_trk_g0_2
 (5 3)  (1731 99)  (1731 99)  routing T_33_6.span4_horz_34 <X> T_33_6.lc_trk_g0_2
 (6 3)  (1732 99)  (1732 99)  routing T_33_6.span4_horz_34 <X> T_33_6.lc_trk_g0_2
 (7 3)  (1733 99)  (1733 99)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_34 lc_trk_g0_2
 (13 3)  (1739 99)  (1739 99)  routing T_33_6.span4_horz_31 <X> T_33_6.span4_vert_b_1
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g0_2 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0



IO_Tile_0_4

 (2 1)  (15 65)  (15 65)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0



LogicTile_2_4

 (10 3)  (82 67)  (82 67)  routing T_2_4.sp4_h_l_45 <X> T_2_4.sp4_v_t_36


IO_Tile_33_4

 (5 0)  (1731 64)  (1731 64)  routing T_33_4.span4_vert_b_9 <X> T_33_4.lc_trk_g0_1
 (7 0)  (1733 64)  (1733 64)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 64)  (1734 64)  routing T_33_4.span4_vert_b_9 <X> T_33_4.lc_trk_g0_1
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit

