#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x142e16b30 .scope module, "latchtest" "latchtest" 2 1;
 .timescale 0 0;
v0x142e286d0_0 .var "En", 0 0;
v0x142e28770_0 .net "Q", 0 0, L_0x142e295e0;  1 drivers
v0x142e28810_0 .var "R", 0 0;
v0x142e288a0_0 .var "S", 0 0;
L_0x148078010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x142e28940_0 .net *"_ivl_3", 2 0, L_0x148078010;  1 drivers
L_0x148078058 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x142e28a30_0 .net *"_ivl_8", 2 0, L_0x148078058;  1 drivers
L_0x142e293c0 .concat [ 1 3 0 0], v0x142e288a0_0, L_0x148078010;
L_0x142e294e0 .concat [ 1 3 0 0], v0x142e28810_0, L_0x148078058;
L_0x142e295e0 .part L_0x142e29270, 0, 1;
S_0x142e12420 .scope module, "LAT" "srlatch_4" 2 3, 3 15 0, S_0x142e16b30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "S";
    .port_info 1 /INPUT 4 "R";
    .port_info 2 /INPUT 1 "En";
    .port_info 3 /OUTPUT 4 "Q";
v0x142e28390_0 .net "En", 0 0, v0x142e286d0_0;  1 drivers
v0x142e284b0_0 .net "Q", 3 0, L_0x142e29270;  1 drivers
v0x142e28540_0 .net "R", 3 0, L_0x142e294e0;  1 drivers
v0x142e285d0_0 .net "S", 3 0, L_0x142e293c0;  1 drivers
L_0x142e28ae0 .part L_0x142e293c0, 3, 1;
L_0x142e28ba0 .part L_0x142e294e0, 3, 1;
L_0x142e28c80 .part L_0x142e293c0, 2, 1;
L_0x142e28d80 .part L_0x142e294e0, 2, 1;
L_0x142e28e80 .part L_0x142e293c0, 1, 1;
L_0x142e28f50 .part L_0x142e294e0, 1, 1;
L_0x142e28ff0 .part L_0x142e293c0, 0, 1;
L_0x142e29130 .part L_0x142e294e0, 0, 1;
L_0x142e29270 .concat8 [ 1 1 1 1], v0x142e270b0_0, v0x142e27640_0, v0x142e27bf0_0, v0x142e28140_0;
S_0x142e17300 .scope module, "latch0" "srlatch" 3 23, 3 1 0, S_0x142e12420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "En";
    .port_info 3 /OUTPUT 1 "Q";
v0x142e14e30_0 .net "En", 0 0, v0x142e286d0_0;  alias, 1 drivers
v0x142e270b0_0 .var "Q", 0 0;
v0x142e27150_0 .net "R", 0 0, L_0x142e29130;  1 drivers
v0x142e27200_0 .net "S", 0 0, L_0x142e28ff0;  1 drivers
E_0x142e13690 .event edge, v0x142e14e30_0, v0x142e27200_0, v0x142e27150_0;
S_0x142e27300 .scope module, "latch1" "srlatch" 3 22, 3 1 0, S_0x142e12420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "En";
    .port_info 3 /OUTPUT 1 "Q";
v0x142e27580_0 .net "En", 0 0, v0x142e286d0_0;  alias, 1 drivers
v0x142e27640_0 .var "Q", 0 0;
v0x142e276d0_0 .net "R", 0 0, L_0x142e28f50;  1 drivers
v0x142e27780_0 .net "S", 0 0, L_0x142e28e80;  1 drivers
E_0x142e27530 .event edge, v0x142e14e30_0, v0x142e27780_0, v0x142e276d0_0;
S_0x142e27880 .scope module, "latch2" "srlatch" 3 21, 3 1 0, S_0x142e12420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "En";
    .port_info 3 /OUTPUT 1 "Q";
v0x142e27b10_0 .net "En", 0 0, v0x142e286d0_0;  alias, 1 drivers
v0x142e27bf0_0 .var "Q", 0 0;
v0x142e27c90_0 .net "R", 0 0, L_0x142e28d80;  1 drivers
v0x142e27d20_0 .net "S", 0 0, L_0x142e28c80;  1 drivers
E_0x142e27ac0 .event edge, v0x142e14e30_0, v0x142e27d20_0, v0x142e27c90_0;
S_0x142e27e20 .scope module, "latch3" "srlatch" 3 20, 3 1 0, S_0x142e12420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "En";
    .port_info 3 /OUTPUT 1 "Q";
v0x142e280a0_0 .net "En", 0 0, v0x142e286d0_0;  alias, 1 drivers
v0x142e28140_0 .var "Q", 0 0;
v0x142e281e0_0 .net "R", 0 0, L_0x142e28ba0;  1 drivers
v0x142e28290_0 .net "S", 0 0, L_0x142e28ae0;  1 drivers
E_0x142e28040 .event edge, v0x142e14e30_0, v0x142e28290_0, v0x142e281e0_0;
    .scope S_0x142e27e20;
T_0 ;
    %wait E_0x142e28040;
    %load/vec4 v0x142e280a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x142e28290_0;
    %load/vec4 v0x142e281e0_0;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x142e28290_0;
    %store/vec4 v0x142e28140_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x142e28290_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x142e281e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x142e28140_0, 0, 1;
T_0.4 ;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x142e27880;
T_1 ;
    %wait E_0x142e27ac0;
    %load/vec4 v0x142e27b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x142e27d20_0;
    %load/vec4 v0x142e27c90_0;
    %cmp/ne;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x142e27d20_0;
    %store/vec4 v0x142e27bf0_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x142e27d20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x142e27c90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x142e27bf0_0, 0, 1;
T_1.4 ;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x142e27300;
T_2 ;
    %wait E_0x142e27530;
    %load/vec4 v0x142e27580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x142e27780_0;
    %load/vec4 v0x142e276d0_0;
    %cmp/ne;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x142e27780_0;
    %store/vec4 v0x142e27640_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x142e27780_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x142e276d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x142e27640_0, 0, 1;
T_2.4 ;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x142e17300;
T_3 ;
    %wait E_0x142e13690;
    %load/vec4 v0x142e14e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x142e27200_0;
    %load/vec4 v0x142e27150_0;
    %cmp/ne;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x142e27200_0;
    %store/vec4 v0x142e270b0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x142e27200_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x142e27150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x142e270b0_0, 0, 1;
T_3.4 ;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x142e16b30;
T_4 ;
    %vpi_call 2 6 "$monitor", $time, " En=%b S=%b R=%b, Q=%b", v0x142e286d0_0, v0x142e288a0_0, v0x142e28810_0, v0x142e28770_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e286d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e288a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e28810_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e286d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e288a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e28810_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e286d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e288a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e28810_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e286d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e288a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e28810_0, 0, 1;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "latchtest.v";
    "srlatch.v";
