

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_update_i4_l_j3'
================================================================
* Date:           Mon Sep  4 23:51:30 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.746 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_update_i4_l_j3  |      162|      162|        20|          1|          1|   144|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     85|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     507|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     507|    337|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U2868  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0|  20|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln80_1_fu_221_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln80_fu_233_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln81_fu_275_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln83_fu_327_p2       |         +|   0|  0|   7|           6|           6|
    |sub_ln83_fu_318_p2       |         -|   0|  0|   7|           6|           6|
    |icmp_ln80_fu_215_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln81_fu_239_p2      |      icmp|   0|  0|   9|           4|           4|
    |select_ln80_1_fu_253_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln80_fu_245_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  85|          43|          34|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i4_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten30_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j3_load                |   9|          2|    4|          8|
    |i4_fu_72                                |   9|          2|    4|          8|
    |indvar_flatten30_fu_76                  |   9|          2|    8|         16|
    |j3_fu_68                                |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   34|         68|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i4_fu_72                           |   4|   0|    4|          0|
    |indvar_flatten30_fu_76             |   8|   0|    8|          0|
    |inp_sumRow_load_reg_449            |  32|   0|   32|          0|
    |j3_fu_68                           |   4|   0|    4|          0|
    |p_cast15_mid2_v_reg_398            |   2|   0|    2|          0|
    |select_ln80_1_reg_388              |   4|   0|    4|          0|
    |select_ln80_reg_383                |   4|   0|    4|          0|
    |trunc_ln80_reg_393                 |   2|   0|    2|          0|
    |v51_reg_454                        |  32|   0|   32|          0|
    |v53_reg_459                        |  32|   0|   32|          0|
    |v85_1_addr_reg_434                 |   6|   0|    6|          0|
    |v85_2_addr_reg_439                 |   6|   0|    6|          0|
    |v85_3_addr_reg_444                 |   6|   0|    6|          0|
    |v85_addr_reg_429                   |   6|   0|    6|          0|
    |trunc_ln80_reg_393                 |  64|  32|    2|          0|
    |v85_1_addr_reg_434                 |  64|  32|    6|          0|
    |v85_2_addr_reg_439                 |  64|  32|    6|          0|
    |v85_3_addr_reg_444                 |  64|  32|    6|          0|
    |v85_addr_reg_429                   |  64|  32|    6|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 507| 160|  213|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_641_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_641_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_641_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_641_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|inp_sumRow_address0  |  out|    4|   ap_memory|                                inp_sumRow|         array|
|inp_sumRow_ce0       |  out|    1|   ap_memory|                                inp_sumRow|         array|
|inp_sumRow_q0        |   in|   32|   ap_memory|                                inp_sumRow|         array|
|v84_address0         |  out|    6|   ap_memory|                                       v84|         array|
|v84_ce0              |  out|    1|   ap_memory|                                       v84|         array|
|v84_q0               |   in|   32|   ap_memory|                                       v84|         array|
|v84_1_address0       |  out|    6|   ap_memory|                                     v84_1|         array|
|v84_1_ce0            |  out|    1|   ap_memory|                                     v84_1|         array|
|v84_1_q0             |   in|   32|   ap_memory|                                     v84_1|         array|
|v84_2_address0       |  out|    6|   ap_memory|                                     v84_2|         array|
|v84_2_ce0            |  out|    1|   ap_memory|                                     v84_2|         array|
|v84_2_q0             |   in|   32|   ap_memory|                                     v84_2|         array|
|v84_3_address0       |  out|    6|   ap_memory|                                     v84_3|         array|
|v84_3_ce0            |  out|    1|   ap_memory|                                     v84_3|         array|
|v84_3_q0             |   in|   32|   ap_memory|                                     v84_3|         array|
|v85_address0         |  out|    6|   ap_memory|                                       v85|         array|
|v85_ce0              |  out|    1|   ap_memory|                                       v85|         array|
|v85_we0              |  out|    1|   ap_memory|                                       v85|         array|
|v85_d0               |  out|   32|   ap_memory|                                       v85|         array|
|v85_1_address0       |  out|    6|   ap_memory|                                     v85_1|         array|
|v85_1_ce0            |  out|    1|   ap_memory|                                     v85_1|         array|
|v85_1_we0            |  out|    1|   ap_memory|                                     v85_1|         array|
|v85_1_d0             |  out|   32|   ap_memory|                                     v85_1|         array|
|v85_2_address0       |  out|    6|   ap_memory|                                     v85_2|         array|
|v85_2_ce0            |  out|    1|   ap_memory|                                     v85_2|         array|
|v85_2_we0            |  out|    1|   ap_memory|                                     v85_2|         array|
|v85_2_d0             |  out|   32|   ap_memory|                                     v85_2|         array|
|v85_3_address0       |  out|    6|   ap_memory|                                     v85_3|         array|
|v85_3_ce0            |  out|    1|   ap_memory|                                     v85_3|         array|
|v85_3_we0            |  out|    1|   ap_memory|                                     v85_3|         array|
|v85_3_d0             |  out|   32|   ap_memory|                                     v85_3|         array|
+---------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j3 = alloca i32 1"   --->   Operation 23 'alloca' 'j3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i4 = alloca i32 1"   --->   Operation 24 'alloca' 'i4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten30 = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten30"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i4"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j3"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc49.i"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten30_load = load i8 %indvar_flatten30" [bert_layer.cpp:80]   --->   Operation 30 'load' 'indvar_flatten30_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.55ns)   --->   "%icmp_ln80 = icmp_eq  i8 %indvar_flatten30_load, i8 144" [bert_layer.cpp:80]   --->   Operation 31 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.91ns)   --->   "%add_ln80_1 = add i8 %indvar_flatten30_load, i8 1" [bert_layer.cpp:80]   --->   Operation 32 'add' 'add_ln80_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.inc52.i, void %for.inc.i24.preheader.exitStub" [bert_layer.cpp:80]   --->   Operation 33 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j3_load = load i4 %j3" [bert_layer.cpp:81]   --->   Operation 34 'load' 'j3_load' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i4_load = load i4 %i4" [bert_layer.cpp:80]   --->   Operation 35 'load' 'i4_load' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln80 = add i4 %i4_load, i4 1" [bert_layer.cpp:80]   --->   Operation 36 'add' 'add_ln80' <Predicate = (!icmp_ln80)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.30ns)   --->   "%icmp_ln81 = icmp_eq  i4 %j3_load, i4 12" [bert_layer.cpp:81]   --->   Operation 37 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln80)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.02ns)   --->   "%select_ln80 = select i1 %icmp_ln81, i4 0, i4 %j3_load" [bert_layer.cpp:80]   --->   Operation 38 'select' 'select_ln80' <Predicate = (!icmp_ln80)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.02ns)   --->   "%select_ln80_1 = select i1 %icmp_ln81, i4 %add_ln80, i4 %i4_load" [bert_layer.cpp:80]   --->   Operation 39 'select' 'select_ln80_1' <Predicate = (!icmp_ln80)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i4 %select_ln80_1" [bert_layer.cpp:80]   --->   Operation 40 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_cast15_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln80_1, i32 2, i32 3" [bert_layer.cpp:80]   --->   Operation 41 'partselect' 'p_cast15_mid2_v' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.95ns)   --->   "%switch_ln86 = switch i2 %trunc_ln80, void %arrayidx482.i33.case.3, i2 0, void %arrayidx482.i33.case.0, i2 1, void %arrayidx482.i33.case.1, i2 2, void %arrayidx482.i33.case.2" [bert_layer.cpp:86]   --->   Operation 42 'switch' 'switch_ln86' <Predicate = (!icmp_ln80)> <Delay = 0.95>
ST_1 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln81 = add i4 %select_ln80, i4 1" [bert_layer.cpp:81]   --->   Operation 43 'add' 'add_ln81' <Predicate = (!icmp_ln80)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln81 = store i8 %add_ln80_1, i8 %indvar_flatten30" [bert_layer.cpp:81]   --->   Operation 44 'store' 'store_ln81' <Predicate = (!icmp_ln80)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln81 = store i4 %select_ln80_1, i4 %i4" [bert_layer.cpp:81]   --->   Operation 45 'store' 'store_ln81' <Predicate = (!icmp_ln80)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln81 = store i4 %add_ln81, i4 %j3" [bert_layer.cpp:81]   --->   Operation 46 'store' 'store_ln81' <Predicate = (!icmp_ln80)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc49.i" [bert_layer.cpp:81]   --->   Operation 47 'br' 'br_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.74>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i4 %select_ln80_1" [bert_layer.cpp:80]   --->   Operation 48 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln80" [bert_layer.cpp:80]   --->   Operation 49 'getelementptr' 'inp_sumRow_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:80]   --->   Operation 50 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_cast15_mid2_v, i4 0" [bert_layer.cpp:83]   --->   Operation 51 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast15_mid2_v, i2 0" [bert_layer.cpp:83]   --->   Operation 52 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i4 %tmp_27" [bert_layer.cpp:83]   --->   Operation 53 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln83 = sub i6 %tmp_s, i6 %zext_ln83" [bert_layer.cpp:83]   --->   Operation 54 'sub' 'sub_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i4 %select_ln80" [bert_layer.cpp:83]   --->   Operation 55 'zext' 'zext_ln83_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln83 = add i6 %sub_ln83, i6 %zext_ln83_1" [bert_layer.cpp:83]   --->   Operation 56 'add' 'add_ln83' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i6 %add_ln83" [bert_layer.cpp:83]   --->   Operation 57 'zext' 'zext_ln83_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%v84_addr = getelementptr i32 %v84, i64 0, i64 %zext_ln83_2" [bert_layer.cpp:83]   --->   Operation 58 'getelementptr' 'v84_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%v84_1_addr = getelementptr i32 %v84_1, i64 0, i64 %zext_ln83_2" [bert_layer.cpp:83]   --->   Operation 59 'getelementptr' 'v84_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%v84_2_addr = getelementptr i32 %v84_2, i64 0, i64 %zext_ln83_2" [bert_layer.cpp:83]   --->   Operation 60 'getelementptr' 'v84_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%v84_3_addr = getelementptr i32 %v84_3, i64 0, i64 %zext_ln83_2" [bert_layer.cpp:83]   --->   Operation 61 'getelementptr' 'v84_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%v85_addr = getelementptr i32 %v85, i64 0, i64 %zext_ln83_2" [bert_layer.cpp:86]   --->   Operation 62 'getelementptr' 'v85_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%v85_1_addr = getelementptr i32 %v85_1, i64 0, i64 %zext_ln83_2" [bert_layer.cpp:86]   --->   Operation 63 'getelementptr' 'v85_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%v85_2_addr = getelementptr i32 %v85_2, i64 0, i64 %zext_ln83_2" [bert_layer.cpp:86]   --->   Operation 64 'getelementptr' 'v85_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%v85_3_addr = getelementptr i32 %v85_3, i64 0, i64 %zext_ln83_2" [bert_layer.cpp:86]   --->   Operation 65 'getelementptr' 'v85_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (3.25ns)   --->   "%v84_load = load i6 %v84_addr" [bert_layer.cpp:83]   --->   Operation 66 'load' 'v84_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%v84_1_load = load i6 %v84_1_addr" [bert_layer.cpp:83]   --->   Operation 67 'load' 'v84_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%v84_2_load = load i6 %v84_2_addr" [bert_layer.cpp:83]   --->   Operation 68 'load' 'v84_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%v84_3_load = load i6 %v84_3_addr" [bert_layer.cpp:83]   --->   Operation 69 'load' 'v84_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 3 <SV = 2> <Delay = 5.08>
ST_3 : Operation 70 [1/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:80]   --->   Operation 70 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 71 [1/2] (3.25ns)   --->   "%v84_load = load i6 %v84_addr" [bert_layer.cpp:83]   --->   Operation 71 'load' 'v84_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%v84_1_load = load i6 %v84_1_addr" [bert_layer.cpp:83]   --->   Operation 72 'load' 'v84_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 73 [1/2] (3.25ns)   --->   "%v84_2_load = load i6 %v84_2_addr" [bert_layer.cpp:83]   --->   Operation 73 'load' 'v84_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 74 [1/2] (3.25ns)   --->   "%v84_3_load = load i6 %v84_3_addr" [bert_layer.cpp:83]   --->   Operation 74 'load' 'v84_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 75 [1/1] (1.82ns)   --->   "%v51 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v84_load, i32 %v84_1_load, i32 %v84_2_load, i32 %v84_3_load, i2 %trunc_ln80" [bert_layer.cpp:83]   --->   Operation 75 'mux' 'v51' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 76 [16/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 76 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 77 [15/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 77 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 78 [14/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 78 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 79 [13/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 79 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 80 [12/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 80 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 81 [11/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 81 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 82 [10/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 82 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 83 [9/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 83 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 84 [8/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 84 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 85 [7/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 85 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 86 [6/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 86 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 87 [5/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 87 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 88 [4/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 88 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 89 [3/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 89 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 90 [2/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 90 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_update_i4_l_j3_str"   --->   Operation 91 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 92 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln82 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31" [bert_layer.cpp:82]   --->   Operation 93 'specpipeline' 'specpipeline_ln82' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [bert_layer.cpp:81]   --->   Operation 94 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 95 [1/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 95 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %v53, i6 %v85_2_addr" [bert_layer.cpp:86]   --->   Operation 96 'store' 'store_ln86' <Predicate = (trunc_ln80 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_20 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx482.i33.exit" [bert_layer.cpp:86]   --->   Operation 97 'br' 'br_ln86' <Predicate = (trunc_ln80 == 2)> <Delay = 0.00>
ST_20 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %v53, i6 %v85_1_addr" [bert_layer.cpp:86]   --->   Operation 98 'store' 'store_ln86' <Predicate = (trunc_ln80 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx482.i33.exit" [bert_layer.cpp:86]   --->   Operation 99 'br' 'br_ln86' <Predicate = (trunc_ln80 == 1)> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %v53, i6 %v85_addr" [bert_layer.cpp:86]   --->   Operation 100 'store' 'store_ln86' <Predicate = (trunc_ln80 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx482.i33.exit" [bert_layer.cpp:86]   --->   Operation 101 'br' 'br_ln86' <Predicate = (trunc_ln80 == 0)> <Delay = 0.00>
ST_20 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %v53, i6 %v85_3_addr" [bert_layer.cpp:86]   --->   Operation 102 'store' 'store_ln86' <Predicate = (trunc_ln80 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx482.i33.exit" [bert_layer.cpp:86]   --->   Operation 103 'br' 'br_ln86' <Predicate = (trunc_ln80 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inp_sumRow]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v84]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v84_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v84_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v84_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v85]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v85_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v85_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v85_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j3                    (alloca           ) [ 010000000000000000000]
i4                    (alloca           ) [ 010000000000000000000]
indvar_flatten30      (alloca           ) [ 010000000000000000000]
store_ln0             (store            ) [ 000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000]
indvar_flatten30_load (load             ) [ 000000000000000000000]
icmp_ln80             (icmp             ) [ 011111111111111111110]
add_ln80_1            (add              ) [ 000000000000000000000]
br_ln80               (br               ) [ 000000000000000000000]
j3_load               (load             ) [ 000000000000000000000]
i4_load               (load             ) [ 000000000000000000000]
add_ln80              (add              ) [ 000000000000000000000]
icmp_ln81             (icmp             ) [ 000000000000000000000]
select_ln80           (select           ) [ 011000000000000000000]
select_ln80_1         (select           ) [ 011000000000000000000]
trunc_ln80            (trunc            ) [ 011111111111111111111]
p_cast15_mid2_v       (partselect       ) [ 011000000000000000000]
switch_ln86           (switch           ) [ 000000000000000000000]
add_ln81              (add              ) [ 000000000000000000000]
store_ln81            (store            ) [ 000000000000000000000]
store_ln81            (store            ) [ 000000000000000000000]
store_ln81            (store            ) [ 000000000000000000000]
br_ln81               (br               ) [ 000000000000000000000]
zext_ln80             (zext             ) [ 000000000000000000000]
inp_sumRow_addr       (getelementptr    ) [ 010100000000000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000000000000]
tmp_27                (bitconcatenate   ) [ 000000000000000000000]
zext_ln83             (zext             ) [ 000000000000000000000]
sub_ln83              (sub              ) [ 000000000000000000000]
zext_ln83_1           (zext             ) [ 000000000000000000000]
add_ln83              (add              ) [ 000000000000000000000]
zext_ln83_2           (zext             ) [ 000000000000000000000]
v84_addr              (getelementptr    ) [ 010100000000000000000]
v84_1_addr            (getelementptr    ) [ 010100000000000000000]
v84_2_addr            (getelementptr    ) [ 010100000000000000000]
v84_3_addr            (getelementptr    ) [ 010100000000000000000]
v85_addr              (getelementptr    ) [ 010111111111111111111]
v85_1_addr            (getelementptr    ) [ 010111111111111111111]
v85_2_addr            (getelementptr    ) [ 010111111111111111111]
v85_3_addr            (getelementptr    ) [ 010111111111111111111]
inp_sumRow_load       (load             ) [ 010011111111111111110]
v84_load              (load             ) [ 000000000000000000000]
v84_1_load            (load             ) [ 000000000000000000000]
v84_2_load            (load             ) [ 000000000000000000000]
v84_3_load            (load             ) [ 000000000000000000000]
v51                   (mux              ) [ 010011111111111111110]
specloopname_ln0      (specloopname     ) [ 000000000000000000000]
empty                 (speclooptripcount) [ 000000000000000000000]
specpipeline_ln82     (specpipeline     ) [ 000000000000000000000]
specloopname_ln81     (specloopname     ) [ 000000000000000000000]
v53                   (fdiv             ) [ 010000000000000000001]
store_ln86            (store            ) [ 000000000000000000000]
br_ln86               (br               ) [ 000000000000000000000]
store_ln86            (store            ) [ 000000000000000000000]
br_ln86               (br               ) [ 000000000000000000000]
store_ln86            (store            ) [ 000000000000000000000]
br_ln86               (br               ) [ 000000000000000000000]
store_ln86            (store            ) [ 000000000000000000000]
br_ln86               (br               ) [ 000000000000000000000]
ret_ln0               (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inp_sumRow">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_sumRow"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v84">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v84_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v84_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v84_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v85">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v85"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v85_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v85_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v85_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v85_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v85_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v85_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_update_i4_l_j3_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="j3_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j3/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i4_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i4/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten30_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten30/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="inp_sumRow_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_sumRow_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_sumRow_load/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="v84_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="6" slack="0"/>
<pin id="97" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_addr/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="v84_1_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="6" slack="0"/>
<pin id="104" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_1_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="v84_2_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="6" slack="0"/>
<pin id="111" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_2_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="v84_3_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_3_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="v85_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="6" slack="0"/>
<pin id="125" dir="1" index="3" bw="6" slack="18"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v85_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="v85_1_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="1" index="3" bw="6" slack="18"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v85_1_addr/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="v85_2_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="6" slack="0"/>
<pin id="139" dir="1" index="3" bw="6" slack="18"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v85_2_addr/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="v85_3_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="6" slack="0"/>
<pin id="146" dir="1" index="3" bw="6" slack="18"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v85_3_addr/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v84_load/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="6" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v84_1_load/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v84_2_load/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v84_3_load/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln86_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="18"/>
<pin id="175" dir="0" index="1" bw="32" slack="1"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/20 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln86_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="18"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/20 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln86_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="18"/>
<pin id="185" dir="0" index="1" bw="32" slack="1"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/20 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln86_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="18"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/20 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="0" index="1" bw="32" slack="1"/>
<pin id="196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v53/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln0_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="indvar_flatten30_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten30_load/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln80_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln80_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_1/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="j3_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j3_load/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="i4_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i4_load/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln80_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln81_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="4" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln80_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln80_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln80_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_cast15_mid2_v_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="0" index="2" bw="3" slack="0"/>
<pin id="269" dir="0" index="3" bw="3" slack="0"/>
<pin id="270" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast15_mid2_v/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln81_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln81_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln81_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln81_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln80_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_s_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="0"/>
<pin id="302" dir="0" index="1" bw="2" slack="1"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_27_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="2" slack="1"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln83_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sub_ln83_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln83/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln83_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="1"/>
<pin id="326" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln83_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln83_2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_2/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="v51_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="0" index="2" bw="32" slack="0"/>
<pin id="349" dir="0" index="3" bw="32" slack="0"/>
<pin id="350" dir="0" index="4" bw="32" slack="0"/>
<pin id="351" dir="0" index="5" bw="2" slack="2"/>
<pin id="352" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="v51/3 "/>
</bind>
</comp>

<comp id="358" class="1005" name="j3_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j3 "/>
</bind>
</comp>

<comp id="365" class="1005" name="i4_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i4 "/>
</bind>
</comp>

<comp id="372" class="1005" name="indvar_flatten30_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten30 "/>
</bind>
</comp>

<comp id="379" class="1005" name="icmp_ln80_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="18"/>
<pin id="381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="383" class="1005" name="select_ln80_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="1"/>
<pin id="385" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln80 "/>
</bind>
</comp>

<comp id="388" class="1005" name="select_ln80_1_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="1"/>
<pin id="390" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln80_1 "/>
</bind>
</comp>

<comp id="393" class="1005" name="trunc_ln80_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="2" slack="2"/>
<pin id="395" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln80 "/>
</bind>
</comp>

<comp id="398" class="1005" name="p_cast15_mid2_v_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="1"/>
<pin id="400" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_cast15_mid2_v "/>
</bind>
</comp>

<comp id="404" class="1005" name="inp_sumRow_addr_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="1"/>
<pin id="406" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inp_sumRow_addr "/>
</bind>
</comp>

<comp id="409" class="1005" name="v84_addr_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="1"/>
<pin id="411" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v84_addr "/>
</bind>
</comp>

<comp id="414" class="1005" name="v84_1_addr_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="1"/>
<pin id="416" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v84_1_addr "/>
</bind>
</comp>

<comp id="419" class="1005" name="v84_2_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="6" slack="1"/>
<pin id="421" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v84_2_addr "/>
</bind>
</comp>

<comp id="424" class="1005" name="v84_3_addr_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="1"/>
<pin id="426" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v84_3_addr "/>
</bind>
</comp>

<comp id="429" class="1005" name="v85_addr_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="18"/>
<pin id="431" dir="1" index="1" bw="6" slack="18"/>
</pin_list>
<bind>
<opset="v85_addr "/>
</bind>
</comp>

<comp id="434" class="1005" name="v85_1_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="18"/>
<pin id="436" dir="1" index="1" bw="6" slack="18"/>
</pin_list>
<bind>
<opset="v85_1_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="v85_2_addr_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="18"/>
<pin id="441" dir="1" index="1" bw="6" slack="18"/>
</pin_list>
<bind>
<opset="v85_2_addr "/>
</bind>
</comp>

<comp id="444" class="1005" name="v85_3_addr_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="18"/>
<pin id="446" dir="1" index="1" bw="6" slack="18"/>
</pin_list>
<bind>
<opset="v85_3_addr "/>
</bind>
</comp>

<comp id="449" class="1005" name="inp_sumRow_load_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inp_sumRow_load "/>
</bind>
</comp>

<comp id="454" class="1005" name="v51_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v51 "/>
</bind>
</comp>

<comp id="459" class="1005" name="v53_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v53 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="44" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="44" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="44" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="93" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="100" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="107" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="114" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="219"><net_src comp="212" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="212" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="227" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="227" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="239" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="233" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="230" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="253" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="279"><net_src comp="245" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="221" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="253" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="275" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="22" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="48" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="317"><net_src comp="307" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="300" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="331"><net_src comp="318" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="340"><net_src comp="333" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="344"><net_src comp="333" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="353"><net_src comp="50" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="149" pin="3"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="155" pin="3"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="161" pin="3"/><net_sink comp="345" pin=3"/></net>

<net id="357"><net_src comp="167" pin="3"/><net_sink comp="345" pin=4"/></net>

<net id="361"><net_src comp="68" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="368"><net_src comp="72" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="375"><net_src comp="76" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="382"><net_src comp="215" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="245" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="391"><net_src comp="253" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="396"><net_src comp="261" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="345" pin=5"/></net>

<net id="401"><net_src comp="265" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="407"><net_src comp="80" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="412"><net_src comp="93" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="417"><net_src comp="100" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="422"><net_src comp="107" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="427"><net_src comp="114" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="432"><net_src comp="121" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="437"><net_src comp="128" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="442"><net_src comp="135" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="447"><net_src comp="142" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="452"><net_src comp="87" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="457"><net_src comp="345" pin="6"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="462"><net_src comp="193" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="466"><net_src comp="459" pin="1"/><net_sink comp="188" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v85 | {20 }
	Port: v85_1 | {20 }
	Port: v85_2 | {20 }
	Port: v85_3 | {20 }
 - Input state : 
	Port: Self_attention_Pipeline_l_update_i4_l_j3 : inp_sumRow | {2 3 }
	Port: Self_attention_Pipeline_l_update_i4_l_j3 : v84 | {2 3 }
	Port: Self_attention_Pipeline_l_update_i4_l_j3 : v84_1 | {2 3 }
	Port: Self_attention_Pipeline_l_update_i4_l_j3 : v84_2 | {2 3 }
	Port: Self_attention_Pipeline_l_update_i4_l_j3 : v84_3 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten30_load : 1
		icmp_ln80 : 2
		add_ln80_1 : 2
		br_ln80 : 3
		j3_load : 1
		i4_load : 1
		add_ln80 : 2
		icmp_ln81 : 2
		select_ln80 : 3
		select_ln80_1 : 3
		trunc_ln80 : 4
		p_cast15_mid2_v : 4
		switch_ln86 : 5
		add_ln81 : 4
		store_ln81 : 3
		store_ln81 : 4
		store_ln81 : 5
	State 2
		inp_sumRow_addr : 1
		inp_sumRow_load : 2
		zext_ln83 : 1
		sub_ln83 : 2
		add_ln83 : 3
		zext_ln83_2 : 4
		v84_addr : 5
		v84_1_addr : 5
		v84_2_addr : 5
		v84_3_addr : 5
		v85_addr : 5
		v85_1_addr : 5
		v85_2_addr : 5
		v85_3_addr : 5
		v84_load : 6
		v84_1_load : 6
		v84_2_load : 6
		v84_3_load : 6
	State 3
		v51 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln80_1_fu_221   |    0    |    15   |
|    add   |     add_ln80_fu_233    |    0    |    13   |
|          |     add_ln81_fu_275    |    0    |    13   |
|          |     add_ln83_fu_327    |    0    |    7    |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln80_fu_215    |    0    |    11   |
|          |    icmp_ln81_fu_239    |    0    |    9    |
|----------|------------------------|---------|---------|
|    mux   |       v51_fu_345       |    0    |    20   |
|----------|------------------------|---------|---------|
|  select  |   select_ln80_fu_245   |    0    |    4    |
|          |  select_ln80_1_fu_253  |    0    |    4    |
|----------|------------------------|---------|---------|
|    sub   |     sub_ln83_fu_318    |    0    |    7    |
|----------|------------------------|---------|---------|
|   fdiv   |       grp_fu_193       |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln80_fu_261   |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect| p_cast15_mid2_v_fu_265 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln80_fu_296    |    0    |    0    |
|   zext   |    zext_ln83_fu_314    |    0    |    0    |
|          |   zext_ln83_1_fu_324   |    0    |    0    |
|          |   zext_ln83_2_fu_333   |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_300      |    0    |    0    |
|          |      tmp_27_fu_307     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   103   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i4_reg_365       |    4   |
|    icmp_ln80_reg_379   |    1   |
|indvar_flatten30_reg_372|    8   |
| inp_sumRow_addr_reg_404|    4   |
| inp_sumRow_load_reg_449|   32   |
|       j3_reg_358       |    4   |
| p_cast15_mid2_v_reg_398|    2   |
|  select_ln80_1_reg_388 |    4   |
|   select_ln80_reg_383  |    4   |
|   trunc_ln80_reg_393   |    2   |
|       v51_reg_454      |   32   |
|       v53_reg_459      |   32   |
|   v84_1_addr_reg_414   |    6   |
|   v84_2_addr_reg_419   |    6   |
|   v84_3_addr_reg_424   |    6   |
|    v84_addr_reg_409    |    6   |
|   v85_1_addr_reg_434   |    6   |
|   v85_2_addr_reg_439   |    6   |
|   v85_3_addr_reg_444   |    6   |
|    v85_addr_reg_429    |    6   |
+------------------------+--------+
|          Total         |   177  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_149 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_155 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_161 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_167 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   103  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   45   |
|  Register |    -   |   177  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   177  |   148  |
+-----------+--------+--------+--------+
