# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /MYSTUFF/SV-Independent-Study/sim_build -DCOCOTB_SIM=1 --top-module I2C_main --vpi --public-flat-rw --prefix Vtop -o I2C_main -LDFLAGS -Wl,-rpath,/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -L/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --assert -Wall -Wno-DECLFILENAME --trace-fst --trace-structs -DSIMULATION -I/MYSTUFF/SV-Independent-Study /tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/share/lib/verilator/verilator.cpp /MYSTUFF/SV-Independent-Study/TestVerilogZ.sv"
S     13717 4222124650841600  1744052324   844894100  1744052324   844894100 "/MYSTUFF/SV-Independent-Study/TestVerilogZ.sv"
T      5256 1407374883717401  1744052327   620762500  1744052327   620762500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.cpp"
T      3748 844424930296087  1744052327   620251500  1744052327   620251500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.h"
T      2300 844424930296104  1744052327   668860500  1744052327   668860500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.mk"
T       669 1407374883717398  1744052327   613594500  1744052327   613594500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Dpi.cpp"
T       520 844424930296085  1744052327   613594500  1744052327   613594500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Dpi.h"
T      6170 844424930296083  1744052327   612595300  1744052327   612595300 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Syms.cpp"
T      1293 844424930296084  1744052327   613594500  1744052327   613594500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Syms.h"
T       290 844424930296101  1744052327   652153400  1744052327   652153400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__TraceDecls__0__Slow.cpp"
T      3906 844424930296102  1744052327   655292300  1744052327   655292300 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Trace__0.cpp"
T     11820 844424930296100  1744052327   643577200  1744052327   643577200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Trace__0__Slow.cpp"
T      2517 844424930296091  1744052327   624709900  1744052327   624709900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root.h"
T      1707 1407374883717410  1744052327   630577900  1744052327   630577900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       896 1407374883717408  1744052327   630577900  1744052327   630577900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     23833 844424930296099  1744052327   630577900  1744052327   630577900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      8730 844424930296097  1744052327   630577900  1744052327   630577900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       736 844424930296093  1744052327   624709900  1744052327   624709900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__Slow.cpp"
T       773 844424930296090  1744052327   624709900  1744052327   624709900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__pch.h"
T      1434 844424930296105  1744052327   672515400  1744052327   672515400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__ver.d"
T         0        0  1744052327   675769600  1744052327   675769600 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__verFiles.dat"
T      1758 844424930296103  1744052327   663980000  1744052327   663980000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop_classes.mk"
S  13716000    66948  1737993248   736705071  1736302248           0 "/tools/oss-cad-suite/libexec/verilator_bin"
S      5345    75666  1737993251    46705001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787    75667  1737993251    46705001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
