Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 16 04:53:16 2025
| Host         : ChisaTaki running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.654        0.000                      0                  343        0.096        0.000                      0                  343        4.500        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.654        0.000                      0                  343        0.096        0.000                      0                  343        4.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_low_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.773ns (12.806%)  route 5.263ns (87.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.221    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.699 r  alu_manual/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=646, routed)         4.428    10.127    alu_manual/D_state_q[2]
    SLICE_X50Y40         LUT3 (Prop_lut3_I1_O)        0.295    10.422 r  alu_manual/D_b_low_q[15]_i_1/O
                         net (fo=16, routed)          0.836    11.258    alu_manual/D_b_low_d
    SLICE_X52Y42         FDRE                                         r  alu_manual/D_b_low_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451    14.856    alu_manual/clk_IBUF_BUFG
    SLICE_X52Y42         FDRE                                         r  alu_manual/D_b_low_q_reg[13]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X52Y42         FDRE (Setup_fdre_C_CE)      -0.169    14.911    alu_manual/D_b_low_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/FSM_sequential_D_state_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.086ns (18.174%)  route 4.890ns (81.826%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.638     5.222    alu_manual/clk_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  alu_manual/FSM_sequential_D_state_q_reg[1]_rep__2/Q
                         net (fo=125, routed)         1.998     7.677    alu_manual/FSM_sequential_D_state_q_reg[1]_rep__2_n_0
    SLICE_X58Y39         LUT3 (Prop_lut3_I1_O)        0.150     7.827 r  alu_manual/led_OBUF[7]_inst_i_2/O
                         net (fo=33, routed)          1.355     9.181    alu_manual/forLoop_idx_0_989949942[0].io_button_cond/FSM_sequential_D_state_q_reg[1]_rep__3_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I4_O)        0.326     9.507 r  alu_manual/forLoop_idx_0_989949942[0].io_button_cond/FSM_sequential_D_state_q[2]_i_2/O
                         net (fo=13, routed)          0.890    10.397    alu_manual/forLoop_idx_0_989949942[0].io_button_cond/FSM_sequential_D_state_q[2]_i_2_n_0
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.154    10.551 r  alu_manual/forLoop_idx_0_989949942[0].io_button_cond/FSM_sequential_D_state_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.647    11.198    alu_manual/forLoop_idx_0_989949942[0].io_button_cond_n_10
    SLICE_X63Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.519    14.924    alu_manual/clk_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[1]_rep__1/C
                         clock pessimism              0.298    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X63Y46         FDRE (Setup_fdre_C_D)       -0.284    14.903    alu_manual/FSM_sequential_D_state_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -11.198    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_low_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 0.773ns (13.221%)  route 5.074ns (86.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.221    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.699 r  alu_manual/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=646, routed)         4.428    10.127    alu_manual/D_state_q[2]
    SLICE_X50Y40         LUT3 (Prop_lut3_I1_O)        0.295    10.422 r  alu_manual/D_b_low_q[15]_i_1/O
                         net (fo=16, routed)          0.646    11.068    alu_manual/D_b_low_d
    SLICE_X53Y42         FDRE                                         r  alu_manual/D_b_low_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451    14.856    alu_manual/clk_IBUF_BUFG
    SLICE_X53Y42         FDRE                                         r  alu_manual/D_b_low_q_reg[9]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X53Y42         FDRE (Setup_fdre_C_CE)      -0.205    14.875    alu_manual/D_b_low_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_low_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.773ns (13.477%)  route 4.963ns (86.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.221    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.699 r  alu_manual/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=646, routed)         4.428    10.127    alu_manual/D_state_q[2]
    SLICE_X50Y40         LUT3 (Prop_lut3_I1_O)        0.295    10.422 r  alu_manual/D_b_low_q[15]_i_1/O
                         net (fo=16, routed)          0.535    10.957    alu_manual/D_b_low_d
    SLICE_X53Y40         FDRE                                         r  alu_manual/D_b_low_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.855    alu_manual/clk_IBUF_BUFG
    SLICE_X53Y40         FDRE                                         r  alu_manual/D_b_low_q_reg[1]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X53Y40         FDRE (Setup_fdre_C_CE)      -0.205    14.874    alu_manual/D_b_low_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_low_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.773ns (13.477%)  route 4.963ns (86.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.221    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.699 r  alu_manual/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=646, routed)         4.428    10.127    alu_manual/D_state_q[2]
    SLICE_X50Y40         LUT3 (Prop_lut3_I1_O)        0.295    10.422 r  alu_manual/D_b_low_q[15]_i_1/O
                         net (fo=16, routed)          0.535    10.957    alu_manual/D_b_low_d
    SLICE_X53Y40         FDRE                                         r  alu_manual/D_b_low_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.855    alu_manual/clk_IBUF_BUFG
    SLICE_X53Y40         FDRE                                         r  alu_manual/D_b_low_q_reg[2]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X53Y40         FDRE (Setup_fdre_C_CE)      -0.205    14.874    alu_manual/D_b_low_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_low_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.773ns (13.477%)  route 4.963ns (86.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.221    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.699 r  alu_manual/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=646, routed)         4.428    10.127    alu_manual/D_state_q[2]
    SLICE_X50Y40         LUT3 (Prop_lut3_I1_O)        0.295    10.422 r  alu_manual/D_b_low_q[15]_i_1/O
                         net (fo=16, routed)          0.535    10.957    alu_manual/D_b_low_d
    SLICE_X53Y40         FDRE                                         r  alu_manual/D_b_low_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.855    alu_manual/clk_IBUF_BUFG
    SLICE_X53Y40         FDRE                                         r  alu_manual/D_b_low_q_reg[3]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X53Y40         FDRE (Setup_fdre_C_CE)      -0.205    14.874    alu_manual/D_b_low_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_low_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.773ns (13.477%)  route 4.963ns (86.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.221    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.699 r  alu_manual/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=646, routed)         4.428    10.127    alu_manual/D_state_q[2]
    SLICE_X50Y40         LUT3 (Prop_lut3_I1_O)        0.295    10.422 r  alu_manual/D_b_low_q[15]_i_1/O
                         net (fo=16, routed)          0.535    10.957    alu_manual/D_b_low_d
    SLICE_X53Y40         FDRE                                         r  alu_manual/D_b_low_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.855    alu_manual/clk_IBUF_BUFG
    SLICE_X53Y40         FDRE                                         r  alu_manual/D_b_low_q_reg[4]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X53Y40         FDRE (Setup_fdre_C_CE)      -0.205    14.874    alu_manual/D_b_low_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_low_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 0.773ns (13.549%)  route 4.932ns (86.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.221    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.699 r  alu_manual/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=646, routed)         4.428    10.127    alu_manual/D_state_q[2]
    SLICE_X50Y40         LUT3 (Prop_lut3_I1_O)        0.295    10.422 r  alu_manual/D_b_low_q[15]_i_1/O
                         net (fo=16, routed)          0.505    10.926    alu_manual/D_b_low_d
    SLICE_X50Y42         FDRE                                         r  alu_manual/D_b_low_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451    14.856    alu_manual/clk_IBUF_BUFG
    SLICE_X50Y42         FDRE                                         r  alu_manual/D_b_low_q_reg[10]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X50Y42         FDRE (Setup_fdre_C_CE)      -0.169    14.911    alu_manual/D_b_low_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_low_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 0.773ns (13.699%)  route 4.870ns (86.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.221    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.699 r  alu_manual/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=646, routed)         4.428    10.127    alu_manual/D_state_q[2]
    SLICE_X50Y40         LUT3 (Prop_lut3_I1_O)        0.295    10.422 r  alu_manual/D_b_low_q[15]_i_1/O
                         net (fo=16, routed)          0.442    10.864    alu_manual/D_b_low_d
    SLICE_X51Y40         FDRE                                         r  alu_manual/D_b_low_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.855    alu_manual/clk_IBUF_BUFG
    SLICE_X51Y40         FDRE                                         r  alu_manual/D_b_low_q_reg[11]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X51Y40         FDRE (Setup_fdre_C_CE)      -0.205    14.874    alu_manual/D_b_low_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_low_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 0.773ns (13.699%)  route 4.870ns (86.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.221    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.699 r  alu_manual/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=646, routed)         4.428    10.127    alu_manual/D_state_q[2]
    SLICE_X50Y40         LUT3 (Prop_lut3_I1_O)        0.295    10.422 r  alu_manual/D_b_low_q[15]_i_1/O
                         net (fo=16, routed)          0.442    10.864    alu_manual/D_b_low_d
    SLICE_X51Y40         FDRE                                         r  alu_manual/D_b_low_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.855    alu_manual/clk_IBUF_BUFG
    SLICE_X51Y40         FDRE                                         r  alu_manual/D_b_low_q_reg[12]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X51Y40         FDRE (Setup_fdre_C_CE)      -0.205    14.874    alu_manual/D_b_low_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  4.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_989949942[0].io_button_cond/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_989949942[0].io_button_cond/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.698%)  route 0.126ns (25.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.596     1.540    alu_manual/forLoop_idx_0_989949942[0].io_button_cond/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[0].io_button_cond/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  alu_manual/forLoop_idx_0_989949942[0].io_button_cond/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.829    alu_manual/forLoop_idx_0_989949942[0].io_button_cond/D_ctr_q_reg[14]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  alu_manual/forLoop_idx_0_989949942[0].io_button_cond/D_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    alu_manual/forLoop_idx_0_989949942[0].io_button_cond/D_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.039 r  alu_manual/forLoop_idx_0_989949942[0].io_button_cond/D_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.039    alu_manual/forLoop_idx_0_989949942[0].io_button_cond/D_ctr_q_reg[16]_i_1_n_7
    SLICE_X64Y50         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[0].io_button_cond/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.864     2.054    alu_manual/forLoop_idx_0_989949942[0].io_button_cond/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[0].io_button_cond/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    alu_manual/forLoop_idx_0_989949942[0].io_button_cond/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.595     1.539    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.800    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.961    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.015    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[8]_i_1__1_n_7
    SLICE_X59Y50         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     2.052    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.595     1.539    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.800    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.961    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.026 r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.026    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[8]_i_1__1_n_5
    SLICE_X59Y50         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     2.052    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.596     1.540    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.813    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[6]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.973 r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.974    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.028 r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.028    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[8]_i_1__0_n_7
    SLICE_X62Y50         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.864     2.054    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.596     1.540    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.813    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[6]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.973 r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.974    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.039 r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.039    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X62Y50         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.864     2.054    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.595     1.539    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.800    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.961    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.051 r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.051    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X59Y50         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     2.052    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.595     1.539    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.800    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.961    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.051 r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.051    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[8]_i_1__1_n_6
    SLICE_X59Y50         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     2.052    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.595     1.539    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.800    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.961    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.000 r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.000    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.054 r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.054    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[12]_i_1__1_n_7
    SLICE_X59Y51         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     2.052    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.105     1.912    alu_manual/forLoop_idx_0_989949942[2].io_button_cond/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.596     1.540    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.813    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[6]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.973 r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.974    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.064 r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.064    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X62Y50         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.864     2.054    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.596     1.540    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.813    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[6]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.973 r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.974    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.064 r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.064    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[8]_i_1__0_n_6
    SLICE_X62Y50         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.864     2.054    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y40   alu_manual/D_a_high_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y34   alu_manual/D_a_high_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y34   alu_manual/D_a_high_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y34   alu_manual/D_a_high_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y34   alu_manual/D_a_high_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   alu_manual/D_a_high_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y33   alu_manual/D_a_high_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y40   alu_manual/D_a_high_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y40   alu_manual/D_a_high_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y40   alu_manual/D_a_high_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y40   alu_manual/D_a_high_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   alu_manual/D_a_high_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   alu_manual/D_a_high_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   alu_manual/D_a_high_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   alu_manual/D_a_high_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   alu_manual/D_a_high_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   alu_manual/D_a_high_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   alu_manual/D_a_high_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   alu_manual/D_a_high_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y40   alu_manual/D_a_high_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y40   alu_manual/D_a_high_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   alu_manual/D_a_high_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   alu_manual/D_a_high_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   alu_manual/D_a_high_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   alu_manual/D_a_high_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   alu_manual/D_a_high_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   alu_manual/D_a_high_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   alu_manual/D_a_high_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   alu_manual/D_a_high_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.202ns  (logic 17.869ns (32.370%)  route 37.333ns (67.630%))
  Logic Levels:           46  (CARRY4=2 IBUF=1 LUT2=3 LUT3=1 LUT4=1 LUT5=29 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  i__carry_i_16__0/O
                         net (fo=1, routed)           1.955     3.441    alu_manual/decimal_renderer/led_OBUF[1]_inst_i_6_1
    SLICE_X61Y40         LUT4 (Prop_lut4_I3_O)        0.150     3.591 r  alu_manual/decimal_renderer/i__carry_i_8/O
                         net (fo=126, routed)         1.519     5.110    alu_manual/decimal_renderer/M_alu_alufn[0]
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.326     5.436 r  alu_manual/decimal_renderer/led_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.441     5.877    alu_manual/decimal_renderer/alu/adder/rca_unit/p_1_in
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.001 r  alu_manual/decimal_renderer/led_OBUF[4]_inst_i_7/O
                         net (fo=2, routed)           0.850     6.851    alu_manual/decimal_renderer/alu/adder/rca_unit/p_3_in
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.146     6.997 r  alu_manual/decimal_renderer/led_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.810     7.808    alu_manual/decimal_renderer/alu/adder/rca_unit/p_4_in
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.356     8.164 r  alu_manual/decimal_renderer/led_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.405     8.568    alu_manual/decimal_renderer/alu/adder/rca_unit/p_5_in
    SLICE_X49Y36         LUT5 (Prop_lut5_I4_O)        0.320     8.888 r  alu_manual/decimal_renderer/led_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.454     9.342    alu_manual/decimal_renderer/alu/adder/rca_unit/p_6_in
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.326     9.668 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.402    10.070    alu_manual/decimal_renderer/alu/adder/rca_unit/p_7_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.118    10.188 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.458    10.646    alu_manual/decimal_renderer/alu/adder/rca_unit/p_8_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.321    10.967 r  alu_manual/decimal_renderer/io_led[0][2]_INST_0_i_7/O
                         net (fo=2, routed)           0.816    11.783    alu_manual/decimal_renderer/alu/adder/rca_unit/p_9_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.354    12.137 r  alu_manual/decimal_renderer/io_led[0][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.845    12.982    alu_manual/decimal_renderer/alu/adder/rca_unit/p_10_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.356    13.338 r  alu_manual/decimal_renderer/io_led[0][4]_INST_0_i_7/O
                         net (fo=2, routed)           0.825    14.163    alu_manual/decimal_renderer/alu/adder/rca_unit/p_11_in
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.374    14.537 r  alu_manual/decimal_renderer/io_led[0][5]_INST_0_i_6/O
                         net (fo=2, routed)           0.590    15.127    alu_manual/decimal_renderer/alu/adder/rca_unit/p_12_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I4_O)        0.328    15.455 r  alu_manual/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.493    15.948    alu_manual/decimal_renderer/alu/adder/rca_unit/p_13_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.150    16.098 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_8/O
                         net (fo=2, routed)           0.857    16.955    alu_manual/decimal_renderer/alu/adder/rca_unit/p_14_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.352    17.307 r  alu_manual/decimal_renderer/io_led[1][0]_INST_0_i_13/O
                         net (fo=2, routed)           0.844    18.151    alu_manual/decimal_renderer/alu/adder/rca_unit/p_15_in
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.358    18.509 r  alu_manual/decimal_renderer/io_led[1][1]_INST_0_i_14/O
                         net (fo=2, routed)           0.602    19.111    alu_manual/decimal_renderer/alu/adder/rca_unit/p_16_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.354    19.465 r  alu_manual/decimal_renderer/io_led[1][2]_INST_0_i_16/O
                         net (fo=2, routed)           0.440    19.904    alu_manual/decimal_renderer/alu/adder/rca_unit/p_17_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.321    20.225 r  alu_manual/decimal_renderer/io_led[1][3]_INST_0_i_11/O
                         net (fo=2, routed)           0.407    20.632    alu_manual/decimal_renderer/alu/adder/rca_unit/p_18_in
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.342    20.974 r  alu_manual/decimal_renderer/io_led[1][4]_INST_0_i_20/O
                         net (fo=2, routed)           0.962    21.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_19_in
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.352    22.288 r  alu_manual/decimal_renderer/io_led[1][5]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    22.845    alu_manual/decimal_renderer/alu/adder/rca_unit/p_20_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.320    23.165 r  alu_manual/decimal_renderer/io_led[1][6]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    23.722    alu_manual/decimal_renderer/alu/adder/rca_unit/p_21_in
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.320    24.042 r  alu_manual/decimal_renderer/io_led[1][7]_INST_0_i_16/O
                         net (fo=2, routed)           0.743    24.785    alu_manual/decimal_renderer/alu/adder/rca_unit/p_22_in
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.318    25.103 r  alu_manual/decimal_renderer/io_led[2][0]_INST_0_i_12/O
                         net (fo=2, routed)           0.834    25.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_23_in
    SLICE_X60Y36         LUT5 (Prop_lut5_I4_O)        0.354    26.290 r  alu_manual/decimal_renderer/io_led[2][1]_INST_0_i_16/O
                         net (fo=2, routed)           0.766    27.056    alu_manual/decimal_renderer/alu/adder/rca_unit/p_24_in
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.354    27.410 r  alu_manual/decimal_renderer/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           0.834    28.244    alu_manual/decimal_renderer/alu/adder/rca_unit/p_25_in
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.354    28.598 r  alu_manual/decimal_renderer/io_led[2][3]_INST_0_i_16/O
                         net (fo=2, routed)           0.595    29.193    alu_manual/decimal_renderer/alu/adder/rca_unit/p_26_in
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.322    29.515 r  alu_manual/decimal_renderer/io_led[2][4]_INST_0_i_12/O
                         net (fo=2, routed)           0.954    30.469    alu_manual/decimal_renderer/alu/adder/rca_unit/p_27_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.355    30.824 r  alu_manual/decimal_renderer/io_led[2][5]_INST_0_i_15/O
                         net (fo=2, routed)           0.289    31.114    alu_manual/decimal_renderer/alu/adder/rca_unit/p_28_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.331    31.445 r  alu_manual/decimal_renderer/i__carry_i_15/O
                         net (fo=2, routed)           0.805    32.250    alu_manual/decimal_renderer/alu/adder/rca_unit/p_29_in
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    32.374 f  alu_manual/decimal_renderer/i__carry_i_7/O
                         net (fo=9, routed)           0.905    33.279    alu_manual/decimal_renderer/M_alu_n
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.403 r  alu_manual/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           1.293    34.696    alu_manual/decimal_renderer/i__carry_i_11_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  alu_manual/decimal_renderer/i__carry_i_2/O
                         net (fo=20, routed)          1.057    35.877    alu_manual/decimal_renderer/M_alu_z
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124    36.001 r  alu_manual/decimal_renderer/i__carry_i_5/O
                         net (fo=1, routed)           0.000    36.001    alu_manual/decimal_renderer/i__carry_i_5_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    36.644 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           0.883    37.527    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry_n_4
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.335    37.862 r  alu_manual/decimal_renderer/i__carry__0_i_7/O
                         net (fo=14, routed)          1.311    39.173    alu_manual/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.348    39.521 f  alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.040    40.561    alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2_n_0
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    40.685 f  alu_manual/decimal_renderer/i__carry_i_16/O
                         net (fo=2, routed)           0.988    41.673    alu_manual/decimal_renderer/i__carry_i_16_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    41.797 r  alu_manual/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.848    42.645    alu_manual/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X50Y23         LUT2 (Prop_lut2_I1_O)        0.156    42.801 r  alu_manual/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.193    42.994    alu_manual/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.827    43.821 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.833    44.654    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry_n_4
    SLICE_X50Y24         LUT5 (Prop_lut5_I2_O)        0.306    44.960 f  alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10/O
                         net (fo=5, routed)           0.855    45.815    alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I3_O)        0.124    45.939 f  alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           0.824    46.764    alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_4_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.150    46.914 r  alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.952    47.865    alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X48Y21         LUT5 (Prop_lut5_I1_O)        0.326    48.191 r  alu_manual/decimal_renderer/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.443    51.634    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    55.202 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    55.202    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.099ns  (logic 17.870ns (32.432%)  route 37.229ns (67.568%))
  Logic Levels:           46  (CARRY4=2 IBUF=1 LUT2=3 LUT3=1 LUT4=1 LUT5=28 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  i__carry_i_16__0/O
                         net (fo=1, routed)           1.955     3.441    alu_manual/decimal_renderer/led_OBUF[1]_inst_i_6_1
    SLICE_X61Y40         LUT4 (Prop_lut4_I3_O)        0.150     3.591 r  alu_manual/decimal_renderer/i__carry_i_8/O
                         net (fo=126, routed)         1.519     5.110    alu_manual/decimal_renderer/M_alu_alufn[0]
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.326     5.436 r  alu_manual/decimal_renderer/led_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.441     5.877    alu_manual/decimal_renderer/alu/adder/rca_unit/p_1_in
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.001 r  alu_manual/decimal_renderer/led_OBUF[4]_inst_i_7/O
                         net (fo=2, routed)           0.850     6.851    alu_manual/decimal_renderer/alu/adder/rca_unit/p_3_in
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.146     6.997 r  alu_manual/decimal_renderer/led_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.810     7.808    alu_manual/decimal_renderer/alu/adder/rca_unit/p_4_in
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.356     8.164 r  alu_manual/decimal_renderer/led_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.405     8.568    alu_manual/decimal_renderer/alu/adder/rca_unit/p_5_in
    SLICE_X49Y36         LUT5 (Prop_lut5_I4_O)        0.320     8.888 r  alu_manual/decimal_renderer/led_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.454     9.342    alu_manual/decimal_renderer/alu/adder/rca_unit/p_6_in
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.326     9.668 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.402    10.070    alu_manual/decimal_renderer/alu/adder/rca_unit/p_7_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.118    10.188 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.458    10.646    alu_manual/decimal_renderer/alu/adder/rca_unit/p_8_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.321    10.967 r  alu_manual/decimal_renderer/io_led[0][2]_INST_0_i_7/O
                         net (fo=2, routed)           0.816    11.783    alu_manual/decimal_renderer/alu/adder/rca_unit/p_9_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.354    12.137 r  alu_manual/decimal_renderer/io_led[0][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.845    12.982    alu_manual/decimal_renderer/alu/adder/rca_unit/p_10_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.356    13.338 r  alu_manual/decimal_renderer/io_led[0][4]_INST_0_i_7/O
                         net (fo=2, routed)           0.825    14.163    alu_manual/decimal_renderer/alu/adder/rca_unit/p_11_in
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.374    14.537 r  alu_manual/decimal_renderer/io_led[0][5]_INST_0_i_6/O
                         net (fo=2, routed)           0.590    15.127    alu_manual/decimal_renderer/alu/adder/rca_unit/p_12_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I4_O)        0.328    15.455 r  alu_manual/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.493    15.948    alu_manual/decimal_renderer/alu/adder/rca_unit/p_13_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.150    16.098 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_8/O
                         net (fo=2, routed)           0.857    16.955    alu_manual/decimal_renderer/alu/adder/rca_unit/p_14_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.352    17.307 r  alu_manual/decimal_renderer/io_led[1][0]_INST_0_i_13/O
                         net (fo=2, routed)           0.844    18.151    alu_manual/decimal_renderer/alu/adder/rca_unit/p_15_in
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.358    18.509 r  alu_manual/decimal_renderer/io_led[1][1]_INST_0_i_14/O
                         net (fo=2, routed)           0.602    19.111    alu_manual/decimal_renderer/alu/adder/rca_unit/p_16_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.354    19.465 r  alu_manual/decimal_renderer/io_led[1][2]_INST_0_i_16/O
                         net (fo=2, routed)           0.440    19.904    alu_manual/decimal_renderer/alu/adder/rca_unit/p_17_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.321    20.225 r  alu_manual/decimal_renderer/io_led[1][3]_INST_0_i_11/O
                         net (fo=2, routed)           0.407    20.632    alu_manual/decimal_renderer/alu/adder/rca_unit/p_18_in
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.342    20.974 r  alu_manual/decimal_renderer/io_led[1][4]_INST_0_i_20/O
                         net (fo=2, routed)           0.962    21.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_19_in
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.352    22.288 r  alu_manual/decimal_renderer/io_led[1][5]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    22.845    alu_manual/decimal_renderer/alu/adder/rca_unit/p_20_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.320    23.165 r  alu_manual/decimal_renderer/io_led[1][6]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    23.722    alu_manual/decimal_renderer/alu/adder/rca_unit/p_21_in
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.320    24.042 r  alu_manual/decimal_renderer/io_led[1][7]_INST_0_i_16/O
                         net (fo=2, routed)           0.743    24.785    alu_manual/decimal_renderer/alu/adder/rca_unit/p_22_in
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.318    25.103 r  alu_manual/decimal_renderer/io_led[2][0]_INST_0_i_12/O
                         net (fo=2, routed)           0.834    25.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_23_in
    SLICE_X60Y36         LUT5 (Prop_lut5_I4_O)        0.354    26.290 r  alu_manual/decimal_renderer/io_led[2][1]_INST_0_i_16/O
                         net (fo=2, routed)           0.766    27.056    alu_manual/decimal_renderer/alu/adder/rca_unit/p_24_in
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.354    27.410 r  alu_manual/decimal_renderer/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           0.834    28.244    alu_manual/decimal_renderer/alu/adder/rca_unit/p_25_in
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.354    28.598 r  alu_manual/decimal_renderer/io_led[2][3]_INST_0_i_16/O
                         net (fo=2, routed)           0.595    29.193    alu_manual/decimal_renderer/alu/adder/rca_unit/p_26_in
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.322    29.515 r  alu_manual/decimal_renderer/io_led[2][4]_INST_0_i_12/O
                         net (fo=2, routed)           0.954    30.469    alu_manual/decimal_renderer/alu/adder/rca_unit/p_27_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.355    30.824 r  alu_manual/decimal_renderer/io_led[2][5]_INST_0_i_15/O
                         net (fo=2, routed)           0.289    31.114    alu_manual/decimal_renderer/alu/adder/rca_unit/p_28_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.331    31.445 r  alu_manual/decimal_renderer/i__carry_i_15/O
                         net (fo=2, routed)           0.805    32.250    alu_manual/decimal_renderer/alu/adder/rca_unit/p_29_in
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    32.374 f  alu_manual/decimal_renderer/i__carry_i_7/O
                         net (fo=9, routed)           0.905    33.279    alu_manual/decimal_renderer/M_alu_n
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.403 r  alu_manual/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           1.293    34.696    alu_manual/decimal_renderer/i__carry_i_11_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  alu_manual/decimal_renderer/i__carry_i_2/O
                         net (fo=20, routed)          1.057    35.877    alu_manual/decimal_renderer/M_alu_z
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124    36.001 r  alu_manual/decimal_renderer/i__carry_i_5/O
                         net (fo=1, routed)           0.000    36.001    alu_manual/decimal_renderer/i__carry_i_5_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    36.644 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           0.883    37.527    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry_n_4
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.335    37.862 r  alu_manual/decimal_renderer/i__carry__0_i_7/O
                         net (fo=14, routed)          1.311    39.173    alu_manual/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.348    39.521 f  alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.040    40.561    alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2_n_0
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    40.685 f  alu_manual/decimal_renderer/i__carry_i_16/O
                         net (fo=2, routed)           0.988    41.673    alu_manual/decimal_renderer/i__carry_i_16_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    41.797 r  alu_manual/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.848    42.645    alu_manual/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X50Y23         LUT2 (Prop_lut2_I1_O)        0.156    42.801 r  alu_manual/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.193    42.994    alu_manual/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.827    43.821 f  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.833    44.654    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry_n_4
    SLICE_X50Y24         LUT5 (Prop_lut5_I2_O)        0.306    44.960 r  alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10/O
                         net (fo=5, routed)           0.855    45.815    alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I3_O)        0.124    45.939 r  alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           0.824    46.764    alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_4_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.150    46.914 f  alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.833    47.747    alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.326    48.073 r  alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.458    51.531    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    55.099 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    55.099    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.780ns  (logic 17.652ns (32.223%)  route 37.128ns (67.777%))
  Logic Levels:           46  (CARRY4=2 IBUF=1 LUT2=3 LUT3=1 LUT4=1 LUT5=27 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  i__carry_i_16__0/O
                         net (fo=1, routed)           1.955     3.441    alu_manual/decimal_renderer/led_OBUF[1]_inst_i_6_1
    SLICE_X61Y40         LUT4 (Prop_lut4_I3_O)        0.150     3.591 r  alu_manual/decimal_renderer/i__carry_i_8/O
                         net (fo=126, routed)         1.519     5.110    alu_manual/decimal_renderer/M_alu_alufn[0]
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.326     5.436 r  alu_manual/decimal_renderer/led_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.441     5.877    alu_manual/decimal_renderer/alu/adder/rca_unit/p_1_in
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.001 r  alu_manual/decimal_renderer/led_OBUF[4]_inst_i_7/O
                         net (fo=2, routed)           0.850     6.851    alu_manual/decimal_renderer/alu/adder/rca_unit/p_3_in
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.146     6.997 r  alu_manual/decimal_renderer/led_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.810     7.808    alu_manual/decimal_renderer/alu/adder/rca_unit/p_4_in
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.356     8.164 r  alu_manual/decimal_renderer/led_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.405     8.568    alu_manual/decimal_renderer/alu/adder/rca_unit/p_5_in
    SLICE_X49Y36         LUT5 (Prop_lut5_I4_O)        0.320     8.888 r  alu_manual/decimal_renderer/led_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.454     9.342    alu_manual/decimal_renderer/alu/adder/rca_unit/p_6_in
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.326     9.668 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.402    10.070    alu_manual/decimal_renderer/alu/adder/rca_unit/p_7_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.118    10.188 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.458    10.646    alu_manual/decimal_renderer/alu/adder/rca_unit/p_8_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.321    10.967 r  alu_manual/decimal_renderer/io_led[0][2]_INST_0_i_7/O
                         net (fo=2, routed)           0.816    11.783    alu_manual/decimal_renderer/alu/adder/rca_unit/p_9_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.354    12.137 r  alu_manual/decimal_renderer/io_led[0][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.845    12.982    alu_manual/decimal_renderer/alu/adder/rca_unit/p_10_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.356    13.338 r  alu_manual/decimal_renderer/io_led[0][4]_INST_0_i_7/O
                         net (fo=2, routed)           0.825    14.163    alu_manual/decimal_renderer/alu/adder/rca_unit/p_11_in
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.374    14.537 r  alu_manual/decimal_renderer/io_led[0][5]_INST_0_i_6/O
                         net (fo=2, routed)           0.590    15.127    alu_manual/decimal_renderer/alu/adder/rca_unit/p_12_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I4_O)        0.328    15.455 r  alu_manual/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.493    15.948    alu_manual/decimal_renderer/alu/adder/rca_unit/p_13_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.150    16.098 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_8/O
                         net (fo=2, routed)           0.857    16.955    alu_manual/decimal_renderer/alu/adder/rca_unit/p_14_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.352    17.307 r  alu_manual/decimal_renderer/io_led[1][0]_INST_0_i_13/O
                         net (fo=2, routed)           0.844    18.151    alu_manual/decimal_renderer/alu/adder/rca_unit/p_15_in
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.358    18.509 r  alu_manual/decimal_renderer/io_led[1][1]_INST_0_i_14/O
                         net (fo=2, routed)           0.602    19.111    alu_manual/decimal_renderer/alu/adder/rca_unit/p_16_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.354    19.465 r  alu_manual/decimal_renderer/io_led[1][2]_INST_0_i_16/O
                         net (fo=2, routed)           0.440    19.904    alu_manual/decimal_renderer/alu/adder/rca_unit/p_17_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.321    20.225 r  alu_manual/decimal_renderer/io_led[1][3]_INST_0_i_11/O
                         net (fo=2, routed)           0.407    20.632    alu_manual/decimal_renderer/alu/adder/rca_unit/p_18_in
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.342    20.974 r  alu_manual/decimal_renderer/io_led[1][4]_INST_0_i_20/O
                         net (fo=2, routed)           0.962    21.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_19_in
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.352    22.288 r  alu_manual/decimal_renderer/io_led[1][5]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    22.845    alu_manual/decimal_renderer/alu/adder/rca_unit/p_20_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.320    23.165 r  alu_manual/decimal_renderer/io_led[1][6]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    23.722    alu_manual/decimal_renderer/alu/adder/rca_unit/p_21_in
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.320    24.042 r  alu_manual/decimal_renderer/io_led[1][7]_INST_0_i_16/O
                         net (fo=2, routed)           0.743    24.785    alu_manual/decimal_renderer/alu/adder/rca_unit/p_22_in
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.318    25.103 r  alu_manual/decimal_renderer/io_led[2][0]_INST_0_i_12/O
                         net (fo=2, routed)           0.834    25.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_23_in
    SLICE_X60Y36         LUT5 (Prop_lut5_I4_O)        0.354    26.290 r  alu_manual/decimal_renderer/io_led[2][1]_INST_0_i_16/O
                         net (fo=2, routed)           0.766    27.056    alu_manual/decimal_renderer/alu/adder/rca_unit/p_24_in
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.354    27.410 r  alu_manual/decimal_renderer/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           0.834    28.244    alu_manual/decimal_renderer/alu/adder/rca_unit/p_25_in
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.354    28.598 r  alu_manual/decimal_renderer/io_led[2][3]_INST_0_i_16/O
                         net (fo=2, routed)           0.595    29.193    alu_manual/decimal_renderer/alu/adder/rca_unit/p_26_in
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.322    29.515 r  alu_manual/decimal_renderer/io_led[2][4]_INST_0_i_12/O
                         net (fo=2, routed)           0.954    30.469    alu_manual/decimal_renderer/alu/adder/rca_unit/p_27_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.355    30.824 r  alu_manual/decimal_renderer/io_led[2][5]_INST_0_i_15/O
                         net (fo=2, routed)           0.289    31.114    alu_manual/decimal_renderer/alu/adder/rca_unit/p_28_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.331    31.445 r  alu_manual/decimal_renderer/i__carry_i_15/O
                         net (fo=2, routed)           0.805    32.250    alu_manual/decimal_renderer/alu/adder/rca_unit/p_29_in
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    32.374 f  alu_manual/decimal_renderer/i__carry_i_7/O
                         net (fo=9, routed)           0.905    33.279    alu_manual/decimal_renderer/M_alu_n
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.403 r  alu_manual/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           1.293    34.696    alu_manual/decimal_renderer/i__carry_i_11_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  alu_manual/decimal_renderer/i__carry_i_2/O
                         net (fo=20, routed)          1.057    35.877    alu_manual/decimal_renderer/M_alu_z
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124    36.001 r  alu_manual/decimal_renderer/i__carry_i_5/O
                         net (fo=1, routed)           0.000    36.001    alu_manual/decimal_renderer/i__carry_i_5_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    36.644 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           0.883    37.527    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry_n_4
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.335    37.862 r  alu_manual/decimal_renderer/i__carry__0_i_7/O
                         net (fo=14, routed)          1.311    39.173    alu_manual/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.348    39.521 f  alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.040    40.561    alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2_n_0
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    40.685 f  alu_manual/decimal_renderer/i__carry_i_16/O
                         net (fo=2, routed)           0.988    41.673    alu_manual/decimal_renderer/i__carry_i_16_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    41.797 r  alu_manual/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.848    42.645    alu_manual/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X50Y23         LUT2 (Prop_lut2_I1_O)        0.156    42.801 r  alu_manual/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.193    42.994    alu_manual/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.827    43.821 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.833    44.654    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry_n_4
    SLICE_X50Y24         LUT5 (Prop_lut5_I2_O)        0.306    44.960 f  alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10/O
                         net (fo=5, routed)           0.318    45.278    alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.124    45.402 r  alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           1.043    46.445    alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    46.569 r  alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.876    47.444    alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_5_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.124    47.568 r  alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.633    51.202    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    54.780 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    54.780    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.765ns  (logic 17.768ns (32.444%)  route 36.997ns (67.556%))
  Logic Levels:           47  (CARRY4=2 IBUF=1 LUT2=3 LUT3=1 LUT4=1 LUT5=27 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  i__carry_i_16__0/O
                         net (fo=1, routed)           1.955     3.441    alu_manual/decimal_renderer/led_OBUF[1]_inst_i_6_1
    SLICE_X61Y40         LUT4 (Prop_lut4_I3_O)        0.150     3.591 r  alu_manual/decimal_renderer/i__carry_i_8/O
                         net (fo=126, routed)         1.519     5.110    alu_manual/decimal_renderer/M_alu_alufn[0]
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.326     5.436 r  alu_manual/decimal_renderer/led_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.441     5.877    alu_manual/decimal_renderer/alu/adder/rca_unit/p_1_in
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.001 r  alu_manual/decimal_renderer/led_OBUF[4]_inst_i_7/O
                         net (fo=2, routed)           0.850     6.851    alu_manual/decimal_renderer/alu/adder/rca_unit/p_3_in
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.146     6.997 r  alu_manual/decimal_renderer/led_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.810     7.808    alu_manual/decimal_renderer/alu/adder/rca_unit/p_4_in
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.356     8.164 r  alu_manual/decimal_renderer/led_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.405     8.568    alu_manual/decimal_renderer/alu/adder/rca_unit/p_5_in
    SLICE_X49Y36         LUT5 (Prop_lut5_I4_O)        0.320     8.888 r  alu_manual/decimal_renderer/led_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.454     9.342    alu_manual/decimal_renderer/alu/adder/rca_unit/p_6_in
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.326     9.668 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.402    10.070    alu_manual/decimal_renderer/alu/adder/rca_unit/p_7_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.118    10.188 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.458    10.646    alu_manual/decimal_renderer/alu/adder/rca_unit/p_8_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.321    10.967 r  alu_manual/decimal_renderer/io_led[0][2]_INST_0_i_7/O
                         net (fo=2, routed)           0.816    11.783    alu_manual/decimal_renderer/alu/adder/rca_unit/p_9_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.354    12.137 r  alu_manual/decimal_renderer/io_led[0][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.845    12.982    alu_manual/decimal_renderer/alu/adder/rca_unit/p_10_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.356    13.338 r  alu_manual/decimal_renderer/io_led[0][4]_INST_0_i_7/O
                         net (fo=2, routed)           0.825    14.163    alu_manual/decimal_renderer/alu/adder/rca_unit/p_11_in
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.374    14.537 r  alu_manual/decimal_renderer/io_led[0][5]_INST_0_i_6/O
                         net (fo=2, routed)           0.590    15.127    alu_manual/decimal_renderer/alu/adder/rca_unit/p_12_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I4_O)        0.328    15.455 r  alu_manual/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.493    15.948    alu_manual/decimal_renderer/alu/adder/rca_unit/p_13_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.150    16.098 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_8/O
                         net (fo=2, routed)           0.857    16.955    alu_manual/decimal_renderer/alu/adder/rca_unit/p_14_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.352    17.307 r  alu_manual/decimal_renderer/io_led[1][0]_INST_0_i_13/O
                         net (fo=2, routed)           0.844    18.151    alu_manual/decimal_renderer/alu/adder/rca_unit/p_15_in
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.358    18.509 r  alu_manual/decimal_renderer/io_led[1][1]_INST_0_i_14/O
                         net (fo=2, routed)           0.602    19.111    alu_manual/decimal_renderer/alu/adder/rca_unit/p_16_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.354    19.465 r  alu_manual/decimal_renderer/io_led[1][2]_INST_0_i_16/O
                         net (fo=2, routed)           0.440    19.904    alu_manual/decimal_renderer/alu/adder/rca_unit/p_17_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.321    20.225 r  alu_manual/decimal_renderer/io_led[1][3]_INST_0_i_11/O
                         net (fo=2, routed)           0.407    20.632    alu_manual/decimal_renderer/alu/adder/rca_unit/p_18_in
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.342    20.974 r  alu_manual/decimal_renderer/io_led[1][4]_INST_0_i_20/O
                         net (fo=2, routed)           0.962    21.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_19_in
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.352    22.288 r  alu_manual/decimal_renderer/io_led[1][5]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    22.845    alu_manual/decimal_renderer/alu/adder/rca_unit/p_20_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.320    23.165 r  alu_manual/decimal_renderer/io_led[1][6]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    23.722    alu_manual/decimal_renderer/alu/adder/rca_unit/p_21_in
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.320    24.042 r  alu_manual/decimal_renderer/io_led[1][7]_INST_0_i_16/O
                         net (fo=2, routed)           0.743    24.785    alu_manual/decimal_renderer/alu/adder/rca_unit/p_22_in
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.318    25.103 r  alu_manual/decimal_renderer/io_led[2][0]_INST_0_i_12/O
                         net (fo=2, routed)           0.834    25.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_23_in
    SLICE_X60Y36         LUT5 (Prop_lut5_I4_O)        0.354    26.290 r  alu_manual/decimal_renderer/io_led[2][1]_INST_0_i_16/O
                         net (fo=2, routed)           0.766    27.056    alu_manual/decimal_renderer/alu/adder/rca_unit/p_24_in
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.354    27.410 r  alu_manual/decimal_renderer/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           0.834    28.244    alu_manual/decimal_renderer/alu/adder/rca_unit/p_25_in
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.354    28.598 r  alu_manual/decimal_renderer/io_led[2][3]_INST_0_i_16/O
                         net (fo=2, routed)           0.595    29.193    alu_manual/decimal_renderer/alu/adder/rca_unit/p_26_in
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.322    29.515 r  alu_manual/decimal_renderer/io_led[2][4]_INST_0_i_12/O
                         net (fo=2, routed)           0.954    30.469    alu_manual/decimal_renderer/alu/adder/rca_unit/p_27_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.355    30.824 r  alu_manual/decimal_renderer/io_led[2][5]_INST_0_i_15/O
                         net (fo=2, routed)           0.289    31.114    alu_manual/decimal_renderer/alu/adder/rca_unit/p_28_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.331    31.445 r  alu_manual/decimal_renderer/i__carry_i_15/O
                         net (fo=2, routed)           0.805    32.250    alu_manual/decimal_renderer/alu/adder/rca_unit/p_29_in
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    32.374 f  alu_manual/decimal_renderer/i__carry_i_7/O
                         net (fo=9, routed)           0.905    33.279    alu_manual/decimal_renderer/M_alu_n
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.403 r  alu_manual/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           1.293    34.696    alu_manual/decimal_renderer/i__carry_i_11_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  alu_manual/decimal_renderer/i__carry_i_2/O
                         net (fo=20, routed)          1.057    35.877    alu_manual/decimal_renderer/M_alu_z
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124    36.001 r  alu_manual/decimal_renderer/i__carry_i_5/O
                         net (fo=1, routed)           0.000    36.001    alu_manual/decimal_renderer/i__carry_i_5_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    36.644 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           0.883    37.527    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry_n_4
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.335    37.862 r  alu_manual/decimal_renderer/i__carry__0_i_7/O
                         net (fo=14, routed)          1.311    39.173    alu_manual/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.348    39.521 f  alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.040    40.561    alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2_n_0
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    40.685 f  alu_manual/decimal_renderer/i__carry_i_16/O
                         net (fo=2, routed)           0.988    41.673    alu_manual/decimal_renderer/i__carry_i_16_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    41.797 r  alu_manual/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.848    42.645    alu_manual/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X50Y23         LUT2 (Prop_lut2_I1_O)        0.156    42.801 r  alu_manual/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.193    42.994    alu_manual/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.827    43.821 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.833    44.654    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry_n_4
    SLICE_X50Y24         LUT5 (Prop_lut5_I2_O)        0.306    44.960 f  alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10/O
                         net (fo=5, routed)           0.318    45.278    alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.124    45.402 r  alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           1.043    46.445    alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    46.569 r  alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.648    47.217    alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_5_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I2_O)        0.124    47.341 f  alu_manual/decimal_renderer/io_segment_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.302    47.643    alu_manual/decimal_renderer/io_segment_OBUF[5]_inst_i_4_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I5_O)        0.124    47.767 r  alu_manual/decimal_renderer/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.427    51.194    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    54.765 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    54.765    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.712ns  (logic 17.776ns (32.490%)  route 36.936ns (67.510%))
  Logic Levels:           47  (CARRY4=2 IBUF=1 LUT2=4 LUT3=1 LUT4=1 LUT5=27 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  i__carry_i_16__0/O
                         net (fo=1, routed)           1.955     3.441    alu_manual/decimal_renderer/led_OBUF[1]_inst_i_6_1
    SLICE_X61Y40         LUT4 (Prop_lut4_I3_O)        0.150     3.591 r  alu_manual/decimal_renderer/i__carry_i_8/O
                         net (fo=126, routed)         1.519     5.110    alu_manual/decimal_renderer/M_alu_alufn[0]
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.326     5.436 r  alu_manual/decimal_renderer/led_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.441     5.877    alu_manual/decimal_renderer/alu/adder/rca_unit/p_1_in
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.001 r  alu_manual/decimal_renderer/led_OBUF[4]_inst_i_7/O
                         net (fo=2, routed)           0.850     6.851    alu_manual/decimal_renderer/alu/adder/rca_unit/p_3_in
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.146     6.997 r  alu_manual/decimal_renderer/led_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.810     7.808    alu_manual/decimal_renderer/alu/adder/rca_unit/p_4_in
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.356     8.164 r  alu_manual/decimal_renderer/led_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.405     8.568    alu_manual/decimal_renderer/alu/adder/rca_unit/p_5_in
    SLICE_X49Y36         LUT5 (Prop_lut5_I4_O)        0.320     8.888 r  alu_manual/decimal_renderer/led_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.454     9.342    alu_manual/decimal_renderer/alu/adder/rca_unit/p_6_in
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.326     9.668 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.402    10.070    alu_manual/decimal_renderer/alu/adder/rca_unit/p_7_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.118    10.188 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.458    10.646    alu_manual/decimal_renderer/alu/adder/rca_unit/p_8_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.321    10.967 r  alu_manual/decimal_renderer/io_led[0][2]_INST_0_i_7/O
                         net (fo=2, routed)           0.816    11.783    alu_manual/decimal_renderer/alu/adder/rca_unit/p_9_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.354    12.137 r  alu_manual/decimal_renderer/io_led[0][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.845    12.982    alu_manual/decimal_renderer/alu/adder/rca_unit/p_10_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.356    13.338 r  alu_manual/decimal_renderer/io_led[0][4]_INST_0_i_7/O
                         net (fo=2, routed)           0.825    14.163    alu_manual/decimal_renderer/alu/adder/rca_unit/p_11_in
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.374    14.537 r  alu_manual/decimal_renderer/io_led[0][5]_INST_0_i_6/O
                         net (fo=2, routed)           0.590    15.127    alu_manual/decimal_renderer/alu/adder/rca_unit/p_12_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I4_O)        0.328    15.455 r  alu_manual/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.493    15.948    alu_manual/decimal_renderer/alu/adder/rca_unit/p_13_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.150    16.098 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_8/O
                         net (fo=2, routed)           0.857    16.955    alu_manual/decimal_renderer/alu/adder/rca_unit/p_14_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.352    17.307 r  alu_manual/decimal_renderer/io_led[1][0]_INST_0_i_13/O
                         net (fo=2, routed)           0.844    18.151    alu_manual/decimal_renderer/alu/adder/rca_unit/p_15_in
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.358    18.509 r  alu_manual/decimal_renderer/io_led[1][1]_INST_0_i_14/O
                         net (fo=2, routed)           0.602    19.111    alu_manual/decimal_renderer/alu/adder/rca_unit/p_16_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.354    19.465 r  alu_manual/decimal_renderer/io_led[1][2]_INST_0_i_16/O
                         net (fo=2, routed)           0.440    19.904    alu_manual/decimal_renderer/alu/adder/rca_unit/p_17_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.321    20.225 r  alu_manual/decimal_renderer/io_led[1][3]_INST_0_i_11/O
                         net (fo=2, routed)           0.407    20.632    alu_manual/decimal_renderer/alu/adder/rca_unit/p_18_in
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.342    20.974 r  alu_manual/decimal_renderer/io_led[1][4]_INST_0_i_20/O
                         net (fo=2, routed)           0.962    21.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_19_in
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.352    22.288 r  alu_manual/decimal_renderer/io_led[1][5]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    22.845    alu_manual/decimal_renderer/alu/adder/rca_unit/p_20_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.320    23.165 r  alu_manual/decimal_renderer/io_led[1][6]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    23.722    alu_manual/decimal_renderer/alu/adder/rca_unit/p_21_in
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.320    24.042 r  alu_manual/decimal_renderer/io_led[1][7]_INST_0_i_16/O
                         net (fo=2, routed)           0.743    24.785    alu_manual/decimal_renderer/alu/adder/rca_unit/p_22_in
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.318    25.103 r  alu_manual/decimal_renderer/io_led[2][0]_INST_0_i_12/O
                         net (fo=2, routed)           0.834    25.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_23_in
    SLICE_X60Y36         LUT5 (Prop_lut5_I4_O)        0.354    26.290 r  alu_manual/decimal_renderer/io_led[2][1]_INST_0_i_16/O
                         net (fo=2, routed)           0.766    27.056    alu_manual/decimal_renderer/alu/adder/rca_unit/p_24_in
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.354    27.410 r  alu_manual/decimal_renderer/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           0.834    28.244    alu_manual/decimal_renderer/alu/adder/rca_unit/p_25_in
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.354    28.598 r  alu_manual/decimal_renderer/io_led[2][3]_INST_0_i_16/O
                         net (fo=2, routed)           0.595    29.193    alu_manual/decimal_renderer/alu/adder/rca_unit/p_26_in
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.322    29.515 r  alu_manual/decimal_renderer/io_led[2][4]_INST_0_i_12/O
                         net (fo=2, routed)           0.954    30.469    alu_manual/decimal_renderer/alu/adder/rca_unit/p_27_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.355    30.824 r  alu_manual/decimal_renderer/io_led[2][5]_INST_0_i_15/O
                         net (fo=2, routed)           0.289    31.114    alu_manual/decimal_renderer/alu/adder/rca_unit/p_28_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.331    31.445 r  alu_manual/decimal_renderer/i__carry_i_15/O
                         net (fo=2, routed)           0.805    32.250    alu_manual/decimal_renderer/alu/adder/rca_unit/p_29_in
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    32.374 f  alu_manual/decimal_renderer/i__carry_i_7/O
                         net (fo=9, routed)           0.905    33.279    alu_manual/decimal_renderer/M_alu_n
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.403 r  alu_manual/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           1.293    34.696    alu_manual/decimal_renderer/i__carry_i_11_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  alu_manual/decimal_renderer/i__carry_i_2/O
                         net (fo=20, routed)          1.057    35.877    alu_manual/decimal_renderer/M_alu_z
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124    36.001 r  alu_manual/decimal_renderer/i__carry_i_5/O
                         net (fo=1, routed)           0.000    36.001    alu_manual/decimal_renderer/i__carry_i_5_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    36.644 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           0.883    37.527    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry_n_4
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.335    37.862 r  alu_manual/decimal_renderer/i__carry__0_i_7/O
                         net (fo=14, routed)          1.311    39.173    alu_manual/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.348    39.521 f  alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.040    40.561    alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2_n_0
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    40.685 f  alu_manual/decimal_renderer/i__carry_i_16/O
                         net (fo=2, routed)           0.988    41.673    alu_manual/decimal_renderer/i__carry_i_16_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    41.797 r  alu_manual/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.848    42.645    alu_manual/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X50Y23         LUT2 (Prop_lut2_I1_O)        0.156    42.801 r  alu_manual/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.193    42.994    alu_manual/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.827    43.821 f  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.833    44.654    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry_n_4
    SLICE_X50Y24         LUT5 (Prop_lut5_I2_O)        0.306    44.960 r  alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10/O
                         net (fo=5, routed)           0.318    45.278    alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.124    45.402 f  alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           0.627    46.029    alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.124    46.153 r  alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.415    46.568    alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_6_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I1_O)        0.124    46.692 r  alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.851    47.542    alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_2_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124    47.666 r  alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.467    51.133    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    54.712 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    54.712    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.712ns  (logic 17.637ns (32.237%)  route 37.074ns (67.763%))
  Logic Levels:           46  (CARRY4=2 IBUF=1 LUT2=3 LUT3=1 LUT4=1 LUT5=27 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  i__carry_i_16__0/O
                         net (fo=1, routed)           1.955     3.441    alu_manual/decimal_renderer/led_OBUF[1]_inst_i_6_1
    SLICE_X61Y40         LUT4 (Prop_lut4_I3_O)        0.150     3.591 r  alu_manual/decimal_renderer/i__carry_i_8/O
                         net (fo=126, routed)         1.519     5.110    alu_manual/decimal_renderer/M_alu_alufn[0]
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.326     5.436 r  alu_manual/decimal_renderer/led_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.441     5.877    alu_manual/decimal_renderer/alu/adder/rca_unit/p_1_in
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.001 r  alu_manual/decimal_renderer/led_OBUF[4]_inst_i_7/O
                         net (fo=2, routed)           0.850     6.851    alu_manual/decimal_renderer/alu/adder/rca_unit/p_3_in
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.146     6.997 r  alu_manual/decimal_renderer/led_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.810     7.808    alu_manual/decimal_renderer/alu/adder/rca_unit/p_4_in
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.356     8.164 r  alu_manual/decimal_renderer/led_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.405     8.568    alu_manual/decimal_renderer/alu/adder/rca_unit/p_5_in
    SLICE_X49Y36         LUT5 (Prop_lut5_I4_O)        0.320     8.888 r  alu_manual/decimal_renderer/led_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.454     9.342    alu_manual/decimal_renderer/alu/adder/rca_unit/p_6_in
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.326     9.668 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.402    10.070    alu_manual/decimal_renderer/alu/adder/rca_unit/p_7_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.118    10.188 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.458    10.646    alu_manual/decimal_renderer/alu/adder/rca_unit/p_8_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.321    10.967 r  alu_manual/decimal_renderer/io_led[0][2]_INST_0_i_7/O
                         net (fo=2, routed)           0.816    11.783    alu_manual/decimal_renderer/alu/adder/rca_unit/p_9_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.354    12.137 r  alu_manual/decimal_renderer/io_led[0][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.845    12.982    alu_manual/decimal_renderer/alu/adder/rca_unit/p_10_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.356    13.338 r  alu_manual/decimal_renderer/io_led[0][4]_INST_0_i_7/O
                         net (fo=2, routed)           0.825    14.163    alu_manual/decimal_renderer/alu/adder/rca_unit/p_11_in
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.374    14.537 r  alu_manual/decimal_renderer/io_led[0][5]_INST_0_i_6/O
                         net (fo=2, routed)           0.590    15.127    alu_manual/decimal_renderer/alu/adder/rca_unit/p_12_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I4_O)        0.328    15.455 r  alu_manual/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.493    15.948    alu_manual/decimal_renderer/alu/adder/rca_unit/p_13_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.150    16.098 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_8/O
                         net (fo=2, routed)           0.857    16.955    alu_manual/decimal_renderer/alu/adder/rca_unit/p_14_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.352    17.307 r  alu_manual/decimal_renderer/io_led[1][0]_INST_0_i_13/O
                         net (fo=2, routed)           0.844    18.151    alu_manual/decimal_renderer/alu/adder/rca_unit/p_15_in
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.358    18.509 r  alu_manual/decimal_renderer/io_led[1][1]_INST_0_i_14/O
                         net (fo=2, routed)           0.602    19.111    alu_manual/decimal_renderer/alu/adder/rca_unit/p_16_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.354    19.465 r  alu_manual/decimal_renderer/io_led[1][2]_INST_0_i_16/O
                         net (fo=2, routed)           0.440    19.904    alu_manual/decimal_renderer/alu/adder/rca_unit/p_17_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.321    20.225 r  alu_manual/decimal_renderer/io_led[1][3]_INST_0_i_11/O
                         net (fo=2, routed)           0.407    20.632    alu_manual/decimal_renderer/alu/adder/rca_unit/p_18_in
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.342    20.974 r  alu_manual/decimal_renderer/io_led[1][4]_INST_0_i_20/O
                         net (fo=2, routed)           0.962    21.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_19_in
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.352    22.288 r  alu_manual/decimal_renderer/io_led[1][5]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    22.845    alu_manual/decimal_renderer/alu/adder/rca_unit/p_20_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.320    23.165 r  alu_manual/decimal_renderer/io_led[1][6]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    23.722    alu_manual/decimal_renderer/alu/adder/rca_unit/p_21_in
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.320    24.042 r  alu_manual/decimal_renderer/io_led[1][7]_INST_0_i_16/O
                         net (fo=2, routed)           0.743    24.785    alu_manual/decimal_renderer/alu/adder/rca_unit/p_22_in
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.318    25.103 r  alu_manual/decimal_renderer/io_led[2][0]_INST_0_i_12/O
                         net (fo=2, routed)           0.834    25.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_23_in
    SLICE_X60Y36         LUT5 (Prop_lut5_I4_O)        0.354    26.290 r  alu_manual/decimal_renderer/io_led[2][1]_INST_0_i_16/O
                         net (fo=2, routed)           0.766    27.056    alu_manual/decimal_renderer/alu/adder/rca_unit/p_24_in
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.354    27.410 r  alu_manual/decimal_renderer/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           0.834    28.244    alu_manual/decimal_renderer/alu/adder/rca_unit/p_25_in
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.354    28.598 r  alu_manual/decimal_renderer/io_led[2][3]_INST_0_i_16/O
                         net (fo=2, routed)           0.595    29.193    alu_manual/decimal_renderer/alu/adder/rca_unit/p_26_in
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.322    29.515 r  alu_manual/decimal_renderer/io_led[2][4]_INST_0_i_12/O
                         net (fo=2, routed)           0.954    30.469    alu_manual/decimal_renderer/alu/adder/rca_unit/p_27_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.355    30.824 r  alu_manual/decimal_renderer/io_led[2][5]_INST_0_i_15/O
                         net (fo=2, routed)           0.289    31.114    alu_manual/decimal_renderer/alu/adder/rca_unit/p_28_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.331    31.445 r  alu_manual/decimal_renderer/i__carry_i_15/O
                         net (fo=2, routed)           0.805    32.250    alu_manual/decimal_renderer/alu/adder/rca_unit/p_29_in
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    32.374 f  alu_manual/decimal_renderer/i__carry_i_7/O
                         net (fo=9, routed)           0.905    33.279    alu_manual/decimal_renderer/M_alu_n
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.403 r  alu_manual/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           1.293    34.696    alu_manual/decimal_renderer/i__carry_i_11_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  alu_manual/decimal_renderer/i__carry_i_2/O
                         net (fo=20, routed)          1.057    35.877    alu_manual/decimal_renderer/M_alu_z
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124    36.001 r  alu_manual/decimal_renderer/i__carry_i_5/O
                         net (fo=1, routed)           0.000    36.001    alu_manual/decimal_renderer/i__carry_i_5_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    36.644 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           0.883    37.527    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry_n_4
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.335    37.862 r  alu_manual/decimal_renderer/i__carry__0_i_7/O
                         net (fo=14, routed)          1.311    39.173    alu_manual/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.348    39.521 f  alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.040    40.561    alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2_n_0
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    40.685 f  alu_manual/decimal_renderer/i__carry_i_16/O
                         net (fo=2, routed)           0.988    41.673    alu_manual/decimal_renderer/i__carry_i_16_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    41.797 r  alu_manual/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.848    42.645    alu_manual/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X50Y23         LUT2 (Prop_lut2_I1_O)        0.156    42.801 r  alu_manual/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.193    42.994    alu_manual/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.827    43.821 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.833    44.654    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry_n_4
    SLICE_X50Y24         LUT5 (Prop_lut5_I2_O)        0.306    44.960 f  alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10/O
                         net (fo=5, routed)           0.865    45.825    alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124    45.949 r  alu_manual/decimal_renderer/io_segment_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.828    46.777    alu_manual/decimal_renderer/io_segment_OBUF[1]_inst_i_5_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I2_O)        0.124    46.901 r  alu_manual/decimal_renderer/io_segment_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.650    47.552    alu_manual/decimal_renderer/io_segment_OBUF[1]_inst_i_2_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124    47.676 r  alu_manual/decimal_renderer/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.472    51.148    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    54.712 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    54.712    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.807ns  (logic 17.641ns (32.786%)  route 36.166ns (67.214%))
  Logic Levels:           46  (CARRY4=2 IBUF=1 LUT2=3 LUT3=1 LUT4=1 LUT5=27 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  i__carry_i_16__0/O
                         net (fo=1, routed)           1.955     3.441    alu_manual/decimal_renderer/led_OBUF[1]_inst_i_6_1
    SLICE_X61Y40         LUT4 (Prop_lut4_I3_O)        0.150     3.591 r  alu_manual/decimal_renderer/i__carry_i_8/O
                         net (fo=126, routed)         1.519     5.110    alu_manual/decimal_renderer/M_alu_alufn[0]
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.326     5.436 r  alu_manual/decimal_renderer/led_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.441     5.877    alu_manual/decimal_renderer/alu/adder/rca_unit/p_1_in
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.001 r  alu_manual/decimal_renderer/led_OBUF[4]_inst_i_7/O
                         net (fo=2, routed)           0.850     6.851    alu_manual/decimal_renderer/alu/adder/rca_unit/p_3_in
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.146     6.997 r  alu_manual/decimal_renderer/led_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.810     7.808    alu_manual/decimal_renderer/alu/adder/rca_unit/p_4_in
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.356     8.164 r  alu_manual/decimal_renderer/led_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.405     8.568    alu_manual/decimal_renderer/alu/adder/rca_unit/p_5_in
    SLICE_X49Y36         LUT5 (Prop_lut5_I4_O)        0.320     8.888 r  alu_manual/decimal_renderer/led_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.454     9.342    alu_manual/decimal_renderer/alu/adder/rca_unit/p_6_in
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.326     9.668 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.402    10.070    alu_manual/decimal_renderer/alu/adder/rca_unit/p_7_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.118    10.188 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.458    10.646    alu_manual/decimal_renderer/alu/adder/rca_unit/p_8_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.321    10.967 r  alu_manual/decimal_renderer/io_led[0][2]_INST_0_i_7/O
                         net (fo=2, routed)           0.816    11.783    alu_manual/decimal_renderer/alu/adder/rca_unit/p_9_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.354    12.137 r  alu_manual/decimal_renderer/io_led[0][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.845    12.982    alu_manual/decimal_renderer/alu/adder/rca_unit/p_10_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.356    13.338 r  alu_manual/decimal_renderer/io_led[0][4]_INST_0_i_7/O
                         net (fo=2, routed)           0.825    14.163    alu_manual/decimal_renderer/alu/adder/rca_unit/p_11_in
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.374    14.537 r  alu_manual/decimal_renderer/io_led[0][5]_INST_0_i_6/O
                         net (fo=2, routed)           0.590    15.127    alu_manual/decimal_renderer/alu/adder/rca_unit/p_12_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I4_O)        0.328    15.455 r  alu_manual/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.493    15.948    alu_manual/decimal_renderer/alu/adder/rca_unit/p_13_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.150    16.098 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_8/O
                         net (fo=2, routed)           0.857    16.955    alu_manual/decimal_renderer/alu/adder/rca_unit/p_14_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.352    17.307 r  alu_manual/decimal_renderer/io_led[1][0]_INST_0_i_13/O
                         net (fo=2, routed)           0.844    18.151    alu_manual/decimal_renderer/alu/adder/rca_unit/p_15_in
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.358    18.509 r  alu_manual/decimal_renderer/io_led[1][1]_INST_0_i_14/O
                         net (fo=2, routed)           0.602    19.111    alu_manual/decimal_renderer/alu/adder/rca_unit/p_16_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.354    19.465 r  alu_manual/decimal_renderer/io_led[1][2]_INST_0_i_16/O
                         net (fo=2, routed)           0.440    19.904    alu_manual/decimal_renderer/alu/adder/rca_unit/p_17_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.321    20.225 r  alu_manual/decimal_renderer/io_led[1][3]_INST_0_i_11/O
                         net (fo=2, routed)           0.407    20.632    alu_manual/decimal_renderer/alu/adder/rca_unit/p_18_in
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.342    20.974 r  alu_manual/decimal_renderer/io_led[1][4]_INST_0_i_20/O
                         net (fo=2, routed)           0.962    21.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_19_in
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.352    22.288 r  alu_manual/decimal_renderer/io_led[1][5]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    22.845    alu_manual/decimal_renderer/alu/adder/rca_unit/p_20_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.320    23.165 r  alu_manual/decimal_renderer/io_led[1][6]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    23.722    alu_manual/decimal_renderer/alu/adder/rca_unit/p_21_in
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.320    24.042 r  alu_manual/decimal_renderer/io_led[1][7]_INST_0_i_16/O
                         net (fo=2, routed)           0.743    24.785    alu_manual/decimal_renderer/alu/adder/rca_unit/p_22_in
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.318    25.103 r  alu_manual/decimal_renderer/io_led[2][0]_INST_0_i_12/O
                         net (fo=2, routed)           0.834    25.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_23_in
    SLICE_X60Y36         LUT5 (Prop_lut5_I4_O)        0.354    26.290 r  alu_manual/decimal_renderer/io_led[2][1]_INST_0_i_16/O
                         net (fo=2, routed)           0.766    27.056    alu_manual/decimal_renderer/alu/adder/rca_unit/p_24_in
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.354    27.410 r  alu_manual/decimal_renderer/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           0.834    28.244    alu_manual/decimal_renderer/alu/adder/rca_unit/p_25_in
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.354    28.598 r  alu_manual/decimal_renderer/io_led[2][3]_INST_0_i_16/O
                         net (fo=2, routed)           0.595    29.193    alu_manual/decimal_renderer/alu/adder/rca_unit/p_26_in
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.322    29.515 r  alu_manual/decimal_renderer/io_led[2][4]_INST_0_i_12/O
                         net (fo=2, routed)           0.954    30.469    alu_manual/decimal_renderer/alu/adder/rca_unit/p_27_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.355    30.824 r  alu_manual/decimal_renderer/io_led[2][5]_INST_0_i_15/O
                         net (fo=2, routed)           0.289    31.114    alu_manual/decimal_renderer/alu/adder/rca_unit/p_28_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.331    31.445 r  alu_manual/decimal_renderer/i__carry_i_15/O
                         net (fo=2, routed)           0.805    32.250    alu_manual/decimal_renderer/alu/adder/rca_unit/p_29_in
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    32.374 f  alu_manual/decimal_renderer/i__carry_i_7/O
                         net (fo=9, routed)           0.905    33.279    alu_manual/decimal_renderer/M_alu_n
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.403 r  alu_manual/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           1.293    34.696    alu_manual/decimal_renderer/i__carry_i_11_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  alu_manual/decimal_renderer/i__carry_i_2/O
                         net (fo=20, routed)          1.057    35.877    alu_manual/decimal_renderer/M_alu_z
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124    36.001 r  alu_manual/decimal_renderer/i__carry_i_5/O
                         net (fo=1, routed)           0.000    36.001    alu_manual/decimal_renderer/i__carry_i_5_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    36.644 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           0.883    37.527    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry_n_4
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.335    37.862 r  alu_manual/decimal_renderer/i__carry__0_i_7/O
                         net (fo=14, routed)          1.311    39.173    alu_manual/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.348    39.521 f  alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.040    40.561    alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2_n_0
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    40.685 f  alu_manual/decimal_renderer/i__carry_i_16/O
                         net (fo=2, routed)           0.988    41.673    alu_manual/decimal_renderer/i__carry_i_16_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    41.797 r  alu_manual/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.848    42.645    alu_manual/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X50Y23         LUT2 (Prop_lut2_I1_O)        0.156    42.801 r  alu_manual/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.193    42.994    alu_manual/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.827    43.821 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.833    44.654    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry_n_4
    SLICE_X50Y24         LUT5 (Prop_lut5_I2_O)        0.306    44.960 f  alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10/O
                         net (fo=5, routed)           0.865    45.825    alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124    45.949 r  alu_manual/decimal_renderer/io_segment_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.427    46.376    alu_manual/decimal_renderer/io_segment_OBUF[1]_inst_i_5_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I4_O)        0.124    46.500 f  alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.433    46.933    alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_6_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I4_O)        0.124    47.057 r  alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.182    50.239    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    53.807 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    53.807    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.686ns  (logic 14.475ns (33.135%)  route 29.210ns (66.865%))
  Logic Levels:           36  (IBUF=1 LUT4=1 LUT5=26 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  i__carry_i_16__0/O
                         net (fo=1, routed)           1.955     3.441    alu_manual/decimal_renderer/led_OBUF[1]_inst_i_6_1
    SLICE_X61Y40         LUT4 (Prop_lut4_I3_O)        0.150     3.591 r  alu_manual/decimal_renderer/i__carry_i_8/O
                         net (fo=126, routed)         1.519     5.110    alu_manual/decimal_renderer/M_alu_alufn[0]
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.326     5.436 r  alu_manual/decimal_renderer/led_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.441     5.877    alu_manual/decimal_renderer/alu/adder/rca_unit/p_1_in
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.001 r  alu_manual/decimal_renderer/led_OBUF[4]_inst_i_7/O
                         net (fo=2, routed)           0.850     6.851    alu_manual/decimal_renderer/alu/adder/rca_unit/p_3_in
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.146     6.997 r  alu_manual/decimal_renderer/led_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.810     7.808    alu_manual/decimal_renderer/alu/adder/rca_unit/p_4_in
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.356     8.164 r  alu_manual/decimal_renderer/led_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.405     8.568    alu_manual/decimal_renderer/alu/adder/rca_unit/p_5_in
    SLICE_X49Y36         LUT5 (Prop_lut5_I4_O)        0.320     8.888 r  alu_manual/decimal_renderer/led_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.454     9.342    alu_manual/decimal_renderer/alu/adder/rca_unit/p_6_in
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.326     9.668 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.402    10.070    alu_manual/decimal_renderer/alu/adder/rca_unit/p_7_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.118    10.188 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.458    10.646    alu_manual/decimal_renderer/alu/adder/rca_unit/p_8_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.321    10.967 r  alu_manual/decimal_renderer/io_led[0][2]_INST_0_i_7/O
                         net (fo=2, routed)           0.816    11.783    alu_manual/decimal_renderer/alu/adder/rca_unit/p_9_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.354    12.137 r  alu_manual/decimal_renderer/io_led[0][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.845    12.982    alu_manual/decimal_renderer/alu/adder/rca_unit/p_10_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.356    13.338 r  alu_manual/decimal_renderer/io_led[0][4]_INST_0_i_7/O
                         net (fo=2, routed)           0.825    14.163    alu_manual/decimal_renderer/alu/adder/rca_unit/p_11_in
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.374    14.537 r  alu_manual/decimal_renderer/io_led[0][5]_INST_0_i_6/O
                         net (fo=2, routed)           0.590    15.127    alu_manual/decimal_renderer/alu/adder/rca_unit/p_12_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I4_O)        0.328    15.455 r  alu_manual/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.493    15.948    alu_manual/decimal_renderer/alu/adder/rca_unit/p_13_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.150    16.098 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_8/O
                         net (fo=2, routed)           0.857    16.955    alu_manual/decimal_renderer/alu/adder/rca_unit/p_14_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.352    17.307 r  alu_manual/decimal_renderer/io_led[1][0]_INST_0_i_13/O
                         net (fo=2, routed)           0.844    18.151    alu_manual/decimal_renderer/alu/adder/rca_unit/p_15_in
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.358    18.509 r  alu_manual/decimal_renderer/io_led[1][1]_INST_0_i_14/O
                         net (fo=2, routed)           0.602    19.111    alu_manual/decimal_renderer/alu/adder/rca_unit/p_16_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.354    19.465 r  alu_manual/decimal_renderer/io_led[1][2]_INST_0_i_16/O
                         net (fo=2, routed)           0.440    19.904    alu_manual/decimal_renderer/alu/adder/rca_unit/p_17_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.321    20.225 r  alu_manual/decimal_renderer/io_led[1][3]_INST_0_i_11/O
                         net (fo=2, routed)           0.407    20.632    alu_manual/decimal_renderer/alu/adder/rca_unit/p_18_in
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.342    20.974 r  alu_manual/decimal_renderer/io_led[1][4]_INST_0_i_20/O
                         net (fo=2, routed)           0.962    21.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_19_in
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.352    22.288 r  alu_manual/decimal_renderer/io_led[1][5]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    22.845    alu_manual/decimal_renderer/alu/adder/rca_unit/p_20_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.320    23.165 r  alu_manual/decimal_renderer/io_led[1][6]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    23.722    alu_manual/decimal_renderer/alu/adder/rca_unit/p_21_in
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.320    24.042 r  alu_manual/decimal_renderer/io_led[1][7]_INST_0_i_16/O
                         net (fo=2, routed)           0.743    24.785    alu_manual/decimal_renderer/alu/adder/rca_unit/p_22_in
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.318    25.103 r  alu_manual/decimal_renderer/io_led[2][0]_INST_0_i_12/O
                         net (fo=2, routed)           0.834    25.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_23_in
    SLICE_X60Y36         LUT5 (Prop_lut5_I4_O)        0.354    26.290 r  alu_manual/decimal_renderer/io_led[2][1]_INST_0_i_16/O
                         net (fo=2, routed)           0.766    27.056    alu_manual/decimal_renderer/alu/adder/rca_unit/p_24_in
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.354    27.410 r  alu_manual/decimal_renderer/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           0.834    28.244    alu_manual/decimal_renderer/alu/adder/rca_unit/p_25_in
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.354    28.598 r  alu_manual/decimal_renderer/io_led[2][3]_INST_0_i_16/O
                         net (fo=2, routed)           0.595    29.193    alu_manual/decimal_renderer/alu/adder/rca_unit/p_26_in
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.322    29.515 r  alu_manual/decimal_renderer/io_led[2][4]_INST_0_i_12/O
                         net (fo=2, routed)           0.954    30.469    alu_manual/decimal_renderer/alu/adder/rca_unit/p_27_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.355    30.824 r  alu_manual/decimal_renderer/io_led[2][5]_INST_0_i_15/O
                         net (fo=2, routed)           0.289    31.114    alu_manual/decimal_renderer/alu/adder/rca_unit/p_28_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.331    31.445 r  alu_manual/decimal_renderer/i__carry_i_15/O
                         net (fo=2, routed)           0.805    32.250    alu_manual/decimal_renderer/alu/adder/rca_unit/p_29_in
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    32.374 f  alu_manual/decimal_renderer/i__carry_i_7/O
                         net (fo=9, routed)           0.905    33.279    alu_manual/decimal_renderer/M_alu_n
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.403 r  alu_manual/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           1.293    34.696    alu_manual/decimal_renderer/i__carry_i_11_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124    34.820 r  alu_manual/decimal_renderer/i__carry_i_2/O
                         net (fo=20, routed)          0.862    35.681    alu_manual/M_alu_z
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124    35.805 r  alu_manual/led_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           1.016    36.821    alu_manual/alu/M_compare_cmp
    SLICE_X50Y32         LUT6 (Prop_lut6_I2_O)        0.124    36.945 r  alu_manual/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.227    40.173    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    43.686 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.686    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.833ns  (logic 14.246ns (35.763%)  route 25.588ns (64.237%))
  Logic Levels:           34  (IBUF=1 LUT4=1 LUT5=26 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  i__carry_i_16__0/O
                         net (fo=1, routed)           1.955     3.441    alu_manual/decimal_renderer/led_OBUF[1]_inst_i_6_1
    SLICE_X61Y40         LUT4 (Prop_lut4_I3_O)        0.150     3.591 r  alu_manual/decimal_renderer/i__carry_i_8/O
                         net (fo=126, routed)         1.519     5.110    alu_manual/decimal_renderer/M_alu_alufn[0]
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.326     5.436 r  alu_manual/decimal_renderer/led_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.441     5.877    alu_manual/decimal_renderer/alu/adder/rca_unit/p_1_in
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.001 r  alu_manual/decimal_renderer/led_OBUF[4]_inst_i_7/O
                         net (fo=2, routed)           0.850     6.851    alu_manual/decimal_renderer/alu/adder/rca_unit/p_3_in
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.146     6.997 r  alu_manual/decimal_renderer/led_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.810     7.808    alu_manual/decimal_renderer/alu/adder/rca_unit/p_4_in
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.356     8.164 r  alu_manual/decimal_renderer/led_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.405     8.568    alu_manual/decimal_renderer/alu/adder/rca_unit/p_5_in
    SLICE_X49Y36         LUT5 (Prop_lut5_I4_O)        0.320     8.888 r  alu_manual/decimal_renderer/led_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.454     9.342    alu_manual/decimal_renderer/alu/adder/rca_unit/p_6_in
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.326     9.668 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.402    10.070    alu_manual/decimal_renderer/alu/adder/rca_unit/p_7_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.118    10.188 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.458    10.646    alu_manual/decimal_renderer/alu/adder/rca_unit/p_8_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.321    10.967 r  alu_manual/decimal_renderer/io_led[0][2]_INST_0_i_7/O
                         net (fo=2, routed)           0.816    11.783    alu_manual/decimal_renderer/alu/adder/rca_unit/p_9_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.354    12.137 r  alu_manual/decimal_renderer/io_led[0][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.845    12.982    alu_manual/decimal_renderer/alu/adder/rca_unit/p_10_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.356    13.338 r  alu_manual/decimal_renderer/io_led[0][4]_INST_0_i_7/O
                         net (fo=2, routed)           0.825    14.163    alu_manual/decimal_renderer/alu/adder/rca_unit/p_11_in
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.374    14.537 r  alu_manual/decimal_renderer/io_led[0][5]_INST_0_i_6/O
                         net (fo=2, routed)           0.590    15.127    alu_manual/decimal_renderer/alu/adder/rca_unit/p_12_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I4_O)        0.328    15.455 r  alu_manual/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.493    15.948    alu_manual/decimal_renderer/alu/adder/rca_unit/p_13_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.150    16.098 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_8/O
                         net (fo=2, routed)           0.857    16.955    alu_manual/decimal_renderer/alu/adder/rca_unit/p_14_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.352    17.307 r  alu_manual/decimal_renderer/io_led[1][0]_INST_0_i_13/O
                         net (fo=2, routed)           0.844    18.151    alu_manual/decimal_renderer/alu/adder/rca_unit/p_15_in
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.358    18.509 r  alu_manual/decimal_renderer/io_led[1][1]_INST_0_i_14/O
                         net (fo=2, routed)           0.602    19.111    alu_manual/decimal_renderer/alu/adder/rca_unit/p_16_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.354    19.465 r  alu_manual/decimal_renderer/io_led[1][2]_INST_0_i_16/O
                         net (fo=2, routed)           0.440    19.904    alu_manual/decimal_renderer/alu/adder/rca_unit/p_17_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.321    20.225 r  alu_manual/decimal_renderer/io_led[1][3]_INST_0_i_11/O
                         net (fo=2, routed)           0.407    20.632    alu_manual/decimal_renderer/alu/adder/rca_unit/p_18_in
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.342    20.974 r  alu_manual/decimal_renderer/io_led[1][4]_INST_0_i_20/O
                         net (fo=2, routed)           0.962    21.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_19_in
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.352    22.288 r  alu_manual/decimal_renderer/io_led[1][5]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    22.845    alu_manual/decimal_renderer/alu/adder/rca_unit/p_20_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.320    23.165 r  alu_manual/decimal_renderer/io_led[1][6]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    23.722    alu_manual/decimal_renderer/alu/adder/rca_unit/p_21_in
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.320    24.042 r  alu_manual/decimal_renderer/io_led[1][7]_INST_0_i_16/O
                         net (fo=2, routed)           0.743    24.785    alu_manual/decimal_renderer/alu/adder/rca_unit/p_22_in
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.318    25.103 r  alu_manual/decimal_renderer/io_led[2][0]_INST_0_i_12/O
                         net (fo=2, routed)           0.834    25.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_23_in
    SLICE_X60Y36         LUT5 (Prop_lut5_I4_O)        0.354    26.290 r  alu_manual/decimal_renderer/io_led[2][1]_INST_0_i_16/O
                         net (fo=2, routed)           0.766    27.056    alu_manual/decimal_renderer/alu/adder/rca_unit/p_24_in
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.354    27.410 r  alu_manual/decimal_renderer/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           0.834    28.244    alu_manual/decimal_renderer/alu/adder/rca_unit/p_25_in
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.354    28.598 r  alu_manual/decimal_renderer/io_led[2][3]_INST_0_i_16/O
                         net (fo=2, routed)           0.595    29.193    alu_manual/decimal_renderer/alu/adder/rca_unit/p_26_in
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.322    29.515 r  alu_manual/decimal_renderer/io_led[2][4]_INST_0_i_12/O
                         net (fo=2, routed)           0.954    30.469    alu_manual/decimal_renderer/alu/adder/rca_unit/p_27_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.355    30.824 r  alu_manual/decimal_renderer/io_led[2][5]_INST_0_i_15/O
                         net (fo=2, routed)           0.289    31.114    alu_manual/decimal_renderer/alu/adder/rca_unit/p_28_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.331    31.445 r  alu_manual/decimal_renderer/i__carry_i_15/O
                         net (fo=2, routed)           0.805    32.250    alu_manual/decimal_renderer/alu/adder/rca_unit/p_29_in
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    32.374 r  alu_manual/decimal_renderer/i__carry_i_7/O
                         net (fo=9, routed)           0.511    32.885    alu_manual/M_alu_n
    SLICE_X60Y31         LUT6 (Prop_lut6_I1_O)        0.124    33.009 r  alu_manual/io_led[2][7]_INST_0_i_5/O
                         net (fo=1, routed)           0.862    33.871    alu_manual/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.995 r  alu_manual/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.307    36.302    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.531    39.833 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    39.833    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.673ns  (logic 14.243ns (35.902%)  route 25.429ns (64.098%))
  Logic Levels:           34  (IBUF=1 LUT4=1 LUT5=27 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  i__carry_i_16__0/O
                         net (fo=1, routed)           1.955     3.441    alu_manual/decimal_renderer/led_OBUF[1]_inst_i_6_1
    SLICE_X61Y40         LUT4 (Prop_lut4_I3_O)        0.150     3.591 r  alu_manual/decimal_renderer/i__carry_i_8/O
                         net (fo=126, routed)         1.519     5.110    alu_manual/decimal_renderer/M_alu_alufn[0]
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.326     5.436 r  alu_manual/decimal_renderer/led_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.441     5.877    alu_manual/decimal_renderer/alu/adder/rca_unit/p_1_in
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.001 r  alu_manual/decimal_renderer/led_OBUF[4]_inst_i_7/O
                         net (fo=2, routed)           0.850     6.851    alu_manual/decimal_renderer/alu/adder/rca_unit/p_3_in
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.146     6.997 r  alu_manual/decimal_renderer/led_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.810     7.808    alu_manual/decimal_renderer/alu/adder/rca_unit/p_4_in
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.356     8.164 r  alu_manual/decimal_renderer/led_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.405     8.568    alu_manual/decimal_renderer/alu/adder/rca_unit/p_5_in
    SLICE_X49Y36         LUT5 (Prop_lut5_I4_O)        0.320     8.888 r  alu_manual/decimal_renderer/led_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.454     9.342    alu_manual/decimal_renderer/alu/adder/rca_unit/p_6_in
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.326     9.668 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.402    10.070    alu_manual/decimal_renderer/alu/adder/rca_unit/p_7_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.118    10.188 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.458    10.646    alu_manual/decimal_renderer/alu/adder/rca_unit/p_8_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.321    10.967 r  alu_manual/decimal_renderer/io_led[0][2]_INST_0_i_7/O
                         net (fo=2, routed)           0.816    11.783    alu_manual/decimal_renderer/alu/adder/rca_unit/p_9_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.354    12.137 r  alu_manual/decimal_renderer/io_led[0][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.845    12.982    alu_manual/decimal_renderer/alu/adder/rca_unit/p_10_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.356    13.338 r  alu_manual/decimal_renderer/io_led[0][4]_INST_0_i_7/O
                         net (fo=2, routed)           0.825    14.163    alu_manual/decimal_renderer/alu/adder/rca_unit/p_11_in
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.374    14.537 r  alu_manual/decimal_renderer/io_led[0][5]_INST_0_i_6/O
                         net (fo=2, routed)           0.590    15.127    alu_manual/decimal_renderer/alu/adder/rca_unit/p_12_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I4_O)        0.328    15.455 r  alu_manual/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.493    15.948    alu_manual/decimal_renderer/alu/adder/rca_unit/p_13_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.150    16.098 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_8/O
                         net (fo=2, routed)           0.857    16.955    alu_manual/decimal_renderer/alu/adder/rca_unit/p_14_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.352    17.307 r  alu_manual/decimal_renderer/io_led[1][0]_INST_0_i_13/O
                         net (fo=2, routed)           0.844    18.151    alu_manual/decimal_renderer/alu/adder/rca_unit/p_15_in
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.358    18.509 r  alu_manual/decimal_renderer/io_led[1][1]_INST_0_i_14/O
                         net (fo=2, routed)           0.602    19.111    alu_manual/decimal_renderer/alu/adder/rca_unit/p_16_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.354    19.465 r  alu_manual/decimal_renderer/io_led[1][2]_INST_0_i_16/O
                         net (fo=2, routed)           0.440    19.904    alu_manual/decimal_renderer/alu/adder/rca_unit/p_17_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.321    20.225 r  alu_manual/decimal_renderer/io_led[1][3]_INST_0_i_11/O
                         net (fo=2, routed)           0.407    20.632    alu_manual/decimal_renderer/alu/adder/rca_unit/p_18_in
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.342    20.974 r  alu_manual/decimal_renderer/io_led[1][4]_INST_0_i_20/O
                         net (fo=2, routed)           0.962    21.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_19_in
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.352    22.288 r  alu_manual/decimal_renderer/io_led[1][5]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    22.845    alu_manual/decimal_renderer/alu/adder/rca_unit/p_20_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.320    23.165 r  alu_manual/decimal_renderer/io_led[1][6]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    23.722    alu_manual/decimal_renderer/alu/adder/rca_unit/p_21_in
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.320    24.042 r  alu_manual/decimal_renderer/io_led[1][7]_INST_0_i_16/O
                         net (fo=2, routed)           0.743    24.785    alu_manual/decimal_renderer/alu/adder/rca_unit/p_22_in
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.318    25.103 r  alu_manual/decimal_renderer/io_led[2][0]_INST_0_i_12/O
                         net (fo=2, routed)           0.834    25.936    alu_manual/decimal_renderer/alu/adder/rca_unit/p_23_in
    SLICE_X60Y36         LUT5 (Prop_lut5_I4_O)        0.354    26.290 r  alu_manual/decimal_renderer/io_led[2][1]_INST_0_i_16/O
                         net (fo=2, routed)           0.766    27.056    alu_manual/decimal_renderer/alu/adder/rca_unit/p_24_in
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.354    27.410 r  alu_manual/decimal_renderer/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           0.834    28.244    alu_manual/decimal_renderer/alu/adder/rca_unit/p_25_in
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.354    28.598 r  alu_manual/decimal_renderer/io_led[2][3]_INST_0_i_16/O
                         net (fo=2, routed)           0.595    29.193    alu_manual/decimal_renderer/alu/adder/rca_unit/p_26_in
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.322    29.515 r  alu_manual/decimal_renderer/io_led[2][4]_INST_0_i_12/O
                         net (fo=2, routed)           0.954    30.469    alu_manual/decimal_renderer/alu/adder/rca_unit/p_27_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.355    30.824 r  alu_manual/decimal_renderer/io_led[2][5]_INST_0_i_15/O
                         net (fo=2, routed)           0.289    31.114    alu_manual/decimal_renderer/alu/adder/rca_unit/p_28_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.331    31.445 r  alu_manual/decimal_renderer/i__carry_i_15/O
                         net (fo=2, routed)           0.577    32.022    alu_manual/decimal_renderer/alu/adder/rca_unit/p_29_in
    SLICE_X60Y32         LUT5 (Prop_lut5_I4_O)        0.124    32.146 r  alu_manual/decimal_renderer/io_led[2][6]_INST_0_i_8/O
                         net (fo=2, routed)           0.723    32.869    alu_manual/alu/M_adder_s[30]
    SLICE_X61Y31         LUT6 (Prop_lut6_I1_O)        0.124    32.993 r  alu_manual/io_led[2][6]_INST_0_i_3/O
                         net (fo=1, routed)           0.433    33.426    alu_manual/io_led[2][6]_INST_0_i_3_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I5_O)        0.124    33.550 r  alu_manual/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.594    36.144    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         3.529    39.673 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000    39.673    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.217ns  (logic 1.559ns (48.446%)  route 1.659ns (51.554%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 f  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  led_OBUF[1]_inst_i_5/O
                         net (fo=28, routed)          0.817     1.060    alu_manual/led[1]_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.105 r  alu_manual/io_led[2][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.082     1.187    alu_manual/io_led[2][0]_INST_0_i_2_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.232 r  alu_manual/io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.760     1.991    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.217 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     3.217    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.259ns  (logic 1.535ns (47.085%)  route 1.725ns (52.915%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  led_OBUF[1]_inst_i_5/O
                         net (fo=28, routed)          0.986     1.229    alu_manual/led[1]_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.274 r  alu_manual/io_led[1][7]_INST_0_i_3/O
                         net (fo=1, routed)           0.219     1.493    alu_manual/io_led[1][7]_INST_0_i_3_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.538 r  alu_manual/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.520     2.058    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.259 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.259    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.377ns  (logic 1.562ns (46.268%)  route 1.814ns (53.732%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  led_OBUF[1]_inst_i_5/O
                         net (fo=28, routed)          1.048     1.291    alu_manual/led[1]_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.336 r  alu_manual/io_led[2][5]_INST_0_i_3/O
                         net (fo=1, routed)           0.106     1.442    alu_manual/io_led[2][5]_INST_0_i_3_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.487 r  alu_manual/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.660     2.147    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.377 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.377    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.473ns  (logic 1.597ns (45.990%)  route 1.876ns (54.010%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  led_OBUF[1]_inst_i_4/O
                         net (fo=28, routed)          0.725     0.965    alu_manual/led[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.010 r  alu_manual/io_led[0][6]_INST_0_i_4/O
                         net (fo=29, routed)          0.381     1.391    alu_manual/io_led[0][6]_INST_0_i_4_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.436 r  alu_manual/io_led[2][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.058     1.494    alu_manual/io_led[2][2]_INST_0_i_2_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.539 r  alu_manual/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.712     2.251    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.473 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     3.473    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.477ns  (logic 1.579ns (45.416%)  route 1.898ns (54.584%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 f  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 f  led_OBUF[7]_inst_i_14/O
                         net (fo=31, routed)          0.732     0.976    alu_manual/io_led[0][6]_INST_0_i_47_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.021 r  alu_manual/io_led[1][4]_INST_0_i_3/O
                         net (fo=1, routed)           0.218     1.239    alu_manual/io_led[1][4]_INST_0_i_3_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.284 r  alu_manual/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.948     2.232    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.477 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     3.477    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.535ns  (logic 1.583ns (44.772%)  route 1.952ns (55.228%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  led_OBUF[1]_inst_i_5/O
                         net (fo=28, routed)          0.982     1.225    alu_manual/led[1]_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.270 r  alu_manual/io_led[1][1]_INST_0_i_3/O
                         net (fo=1, routed)           0.051     1.321    alu_manual/io_led[1][1]_INST_0_i_3_n_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.366 r  alu_manual/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.919     2.285    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.535 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.535    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.556ns  (logic 1.553ns (43.678%)  route 2.003ns (56.322%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  led_OBUF[1]_inst_i_4/O
                         net (fo=28, routed)          1.045     1.285    alu_manual/led[1]
    SLICE_X61Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.330 r  alu_manual/io_led[2][3]_INST_0_i_3/O
                         net (fo=1, routed)           0.280     1.611    alu_manual/io_led[2][3]_INST_0_i_3_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.656 r  alu_manual/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.677     2.333    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.556 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     3.556    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.589ns  (logic 1.587ns (44.218%)  route 2.002ns (55.782%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  led_OBUF[1]_inst_i_5/O
                         net (fo=28, routed)          0.861     1.104    alu_manual/led[1]_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.149 r  alu_manual/io_led[1][5]_INST_0_i_3/O
                         net (fo=1, routed)           0.218     1.367    alu_manual/io_led[1][5]_INST_0_i_3_n_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.412 r  alu_manual/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.923     2.335    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.589 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     3.589    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.605ns  (logic 1.565ns (43.418%)  route 2.040ns (56.582%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  led_OBUF[1]_inst_i_5/O
                         net (fo=28, routed)          1.129     1.372    alu_manual/led[1]_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.417 r  alu_manual/io_led[2][7]_INST_0_i_5/O
                         net (fo=1, routed)           0.296     1.712    alu_manual/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.757 r  alu_manual/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.615     2.373    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.605 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     3.605    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.292ns  (logic 17.034ns (29.732%)  route 40.258ns (70.268%))
  Logic Levels:           45  (CARRY4=2 LUT2=3 LUT3=2 LUT5=29 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.221    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.699 f  alu_manual/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=646, routed)         4.252     9.952    alu_manual/decimal_renderer/D_state_q[0]
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.323    10.275 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_2/O
                         net (fo=261, routed)         2.146    12.421    alu_manual/decimal_renderer/FSM_sequential_D_state_q_reg[0]_rep__0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.326    12.747 r  alu_manual/decimal_renderer/led_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.441    13.188    alu_manual/decimal_renderer/alu/adder/rca_unit/p_1_in
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.312 r  alu_manual/decimal_renderer/led_OBUF[4]_inst_i_7/O
                         net (fo=2, routed)           0.850    14.162    alu_manual/decimal_renderer/alu/adder/rca_unit/p_3_in
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.146    14.308 r  alu_manual/decimal_renderer/led_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.810    15.119    alu_manual/decimal_renderer/alu/adder/rca_unit/p_4_in
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.356    15.475 r  alu_manual/decimal_renderer/led_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.405    15.879    alu_manual/decimal_renderer/alu/adder/rca_unit/p_5_in
    SLICE_X49Y36         LUT5 (Prop_lut5_I4_O)        0.320    16.199 r  alu_manual/decimal_renderer/led_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.454    16.653    alu_manual/decimal_renderer/alu/adder/rca_unit/p_6_in
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.326    16.979 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.402    17.381    alu_manual/decimal_renderer/alu/adder/rca_unit/p_7_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.118    17.499 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.458    17.957    alu_manual/decimal_renderer/alu/adder/rca_unit/p_8_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.321    18.278 r  alu_manual/decimal_renderer/io_led[0][2]_INST_0_i_7/O
                         net (fo=2, routed)           0.816    19.094    alu_manual/decimal_renderer/alu/adder/rca_unit/p_9_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.354    19.448 r  alu_manual/decimal_renderer/io_led[0][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.845    20.293    alu_manual/decimal_renderer/alu/adder/rca_unit/p_10_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.356    20.649 r  alu_manual/decimal_renderer/io_led[0][4]_INST_0_i_7/O
                         net (fo=2, routed)           0.825    21.474    alu_manual/decimal_renderer/alu/adder/rca_unit/p_11_in
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.374    21.848 r  alu_manual/decimal_renderer/io_led[0][5]_INST_0_i_6/O
                         net (fo=2, routed)           0.590    22.438    alu_manual/decimal_renderer/alu/adder/rca_unit/p_12_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I4_O)        0.328    22.766 r  alu_manual/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.493    23.259    alu_manual/decimal_renderer/alu/adder/rca_unit/p_13_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.150    23.409 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_8/O
                         net (fo=2, routed)           0.857    24.266    alu_manual/decimal_renderer/alu/adder/rca_unit/p_14_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.352    24.618 r  alu_manual/decimal_renderer/io_led[1][0]_INST_0_i_13/O
                         net (fo=2, routed)           0.844    25.462    alu_manual/decimal_renderer/alu/adder/rca_unit/p_15_in
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.358    25.820 r  alu_manual/decimal_renderer/io_led[1][1]_INST_0_i_14/O
                         net (fo=2, routed)           0.602    26.422    alu_manual/decimal_renderer/alu/adder/rca_unit/p_16_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.354    26.776 r  alu_manual/decimal_renderer/io_led[1][2]_INST_0_i_16/O
                         net (fo=2, routed)           0.440    27.215    alu_manual/decimal_renderer/alu/adder/rca_unit/p_17_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.321    27.536 r  alu_manual/decimal_renderer/io_led[1][3]_INST_0_i_11/O
                         net (fo=2, routed)           0.407    27.943    alu_manual/decimal_renderer/alu/adder/rca_unit/p_18_in
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.342    28.285 r  alu_manual/decimal_renderer/io_led[1][4]_INST_0_i_20/O
                         net (fo=2, routed)           0.962    29.247    alu_manual/decimal_renderer/alu/adder/rca_unit/p_19_in
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.352    29.599 r  alu_manual/decimal_renderer/io_led[1][5]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    30.156    alu_manual/decimal_renderer/alu/adder/rca_unit/p_20_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.320    30.476 r  alu_manual/decimal_renderer/io_led[1][6]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    31.033    alu_manual/decimal_renderer/alu/adder/rca_unit/p_21_in
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.320    31.353 r  alu_manual/decimal_renderer/io_led[1][7]_INST_0_i_16/O
                         net (fo=2, routed)           0.743    32.096    alu_manual/decimal_renderer/alu/adder/rca_unit/p_22_in
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.318    32.414 r  alu_manual/decimal_renderer/io_led[2][0]_INST_0_i_12/O
                         net (fo=2, routed)           0.834    33.247    alu_manual/decimal_renderer/alu/adder/rca_unit/p_23_in
    SLICE_X60Y36         LUT5 (Prop_lut5_I4_O)        0.354    33.601 r  alu_manual/decimal_renderer/io_led[2][1]_INST_0_i_16/O
                         net (fo=2, routed)           0.766    34.367    alu_manual/decimal_renderer/alu/adder/rca_unit/p_24_in
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.354    34.721 r  alu_manual/decimal_renderer/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           0.834    35.555    alu_manual/decimal_renderer/alu/adder/rca_unit/p_25_in
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.354    35.909 r  alu_manual/decimal_renderer/io_led[2][3]_INST_0_i_16/O
                         net (fo=2, routed)           0.595    36.504    alu_manual/decimal_renderer/alu/adder/rca_unit/p_26_in
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.322    36.826 r  alu_manual/decimal_renderer/io_led[2][4]_INST_0_i_12/O
                         net (fo=2, routed)           0.954    37.780    alu_manual/decimal_renderer/alu/adder/rca_unit/p_27_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.355    38.135 r  alu_manual/decimal_renderer/io_led[2][5]_INST_0_i_15/O
                         net (fo=2, routed)           0.289    38.425    alu_manual/decimal_renderer/alu/adder/rca_unit/p_28_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.331    38.756 r  alu_manual/decimal_renderer/i__carry_i_15/O
                         net (fo=2, routed)           0.805    39.561    alu_manual/decimal_renderer/alu/adder/rca_unit/p_29_in
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    39.685 f  alu_manual/decimal_renderer/i__carry_i_7/O
                         net (fo=9, routed)           0.905    40.590    alu_manual/decimal_renderer/M_alu_n
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124    40.714 r  alu_manual/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           1.293    42.007    alu_manual/decimal_renderer/i__carry_i_11_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124    42.131 r  alu_manual/decimal_renderer/i__carry_i_2/O
                         net (fo=20, routed)          1.057    43.187    alu_manual/decimal_renderer/M_alu_z
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124    43.311 r  alu_manual/decimal_renderer/i__carry_i_5/O
                         net (fo=1, routed)           0.000    43.311    alu_manual/decimal_renderer/i__carry_i_5_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    43.954 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           0.883    44.838    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry_n_4
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.335    45.173 r  alu_manual/decimal_renderer/i__carry__0_i_7/O
                         net (fo=14, routed)          1.311    46.484    alu_manual/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.348    46.832 f  alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.040    47.872    alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2_n_0
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    47.996 f  alu_manual/decimal_renderer/i__carry_i_16/O
                         net (fo=2, routed)           0.988    48.984    alu_manual/decimal_renderer/i__carry_i_16_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    49.108 r  alu_manual/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.848    49.956    alu_manual/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X50Y23         LUT2 (Prop_lut2_I1_O)        0.156    50.112 r  alu_manual/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.193    50.305    alu_manual/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.827    51.132 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.833    51.965    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry_n_4
    SLICE_X50Y24         LUT5 (Prop_lut5_I2_O)        0.306    52.271 f  alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10/O
                         net (fo=5, routed)           0.855    53.126    alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I3_O)        0.124    53.250 f  alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           0.824    54.075    alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_4_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.150    54.225 r  alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.952    55.176    alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X48Y21         LUT5 (Prop_lut5_I1_O)        0.326    55.502 r  alu_manual/decimal_renderer/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.443    58.945    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    62.513 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    62.513    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.189ns  (logic 17.035ns (29.787%)  route 40.154ns (70.214%))
  Logic Levels:           45  (CARRY4=2 LUT2=3 LUT3=2 LUT5=28 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.221    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.699 f  alu_manual/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=646, routed)         4.252     9.952    alu_manual/decimal_renderer/D_state_q[0]
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.323    10.275 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_2/O
                         net (fo=261, routed)         2.146    12.421    alu_manual/decimal_renderer/FSM_sequential_D_state_q_reg[0]_rep__0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.326    12.747 r  alu_manual/decimal_renderer/led_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.441    13.188    alu_manual/decimal_renderer/alu/adder/rca_unit/p_1_in
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.312 r  alu_manual/decimal_renderer/led_OBUF[4]_inst_i_7/O
                         net (fo=2, routed)           0.850    14.162    alu_manual/decimal_renderer/alu/adder/rca_unit/p_3_in
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.146    14.308 r  alu_manual/decimal_renderer/led_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.810    15.119    alu_manual/decimal_renderer/alu/adder/rca_unit/p_4_in
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.356    15.475 r  alu_manual/decimal_renderer/led_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.405    15.879    alu_manual/decimal_renderer/alu/adder/rca_unit/p_5_in
    SLICE_X49Y36         LUT5 (Prop_lut5_I4_O)        0.320    16.199 r  alu_manual/decimal_renderer/led_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.454    16.653    alu_manual/decimal_renderer/alu/adder/rca_unit/p_6_in
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.326    16.979 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.402    17.381    alu_manual/decimal_renderer/alu/adder/rca_unit/p_7_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.118    17.499 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.458    17.957    alu_manual/decimal_renderer/alu/adder/rca_unit/p_8_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.321    18.278 r  alu_manual/decimal_renderer/io_led[0][2]_INST_0_i_7/O
                         net (fo=2, routed)           0.816    19.094    alu_manual/decimal_renderer/alu/adder/rca_unit/p_9_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.354    19.448 r  alu_manual/decimal_renderer/io_led[0][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.845    20.293    alu_manual/decimal_renderer/alu/adder/rca_unit/p_10_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.356    20.649 r  alu_manual/decimal_renderer/io_led[0][4]_INST_0_i_7/O
                         net (fo=2, routed)           0.825    21.474    alu_manual/decimal_renderer/alu/adder/rca_unit/p_11_in
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.374    21.848 r  alu_manual/decimal_renderer/io_led[0][5]_INST_0_i_6/O
                         net (fo=2, routed)           0.590    22.438    alu_manual/decimal_renderer/alu/adder/rca_unit/p_12_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I4_O)        0.328    22.766 r  alu_manual/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.493    23.259    alu_manual/decimal_renderer/alu/adder/rca_unit/p_13_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.150    23.409 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_8/O
                         net (fo=2, routed)           0.857    24.266    alu_manual/decimal_renderer/alu/adder/rca_unit/p_14_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.352    24.618 r  alu_manual/decimal_renderer/io_led[1][0]_INST_0_i_13/O
                         net (fo=2, routed)           0.844    25.462    alu_manual/decimal_renderer/alu/adder/rca_unit/p_15_in
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.358    25.820 r  alu_manual/decimal_renderer/io_led[1][1]_INST_0_i_14/O
                         net (fo=2, routed)           0.602    26.422    alu_manual/decimal_renderer/alu/adder/rca_unit/p_16_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.354    26.776 r  alu_manual/decimal_renderer/io_led[1][2]_INST_0_i_16/O
                         net (fo=2, routed)           0.440    27.215    alu_manual/decimal_renderer/alu/adder/rca_unit/p_17_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.321    27.536 r  alu_manual/decimal_renderer/io_led[1][3]_INST_0_i_11/O
                         net (fo=2, routed)           0.407    27.943    alu_manual/decimal_renderer/alu/adder/rca_unit/p_18_in
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.342    28.285 r  alu_manual/decimal_renderer/io_led[1][4]_INST_0_i_20/O
                         net (fo=2, routed)           0.962    29.247    alu_manual/decimal_renderer/alu/adder/rca_unit/p_19_in
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.352    29.599 r  alu_manual/decimal_renderer/io_led[1][5]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    30.156    alu_manual/decimal_renderer/alu/adder/rca_unit/p_20_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.320    30.476 r  alu_manual/decimal_renderer/io_led[1][6]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    31.033    alu_manual/decimal_renderer/alu/adder/rca_unit/p_21_in
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.320    31.353 r  alu_manual/decimal_renderer/io_led[1][7]_INST_0_i_16/O
                         net (fo=2, routed)           0.743    32.096    alu_manual/decimal_renderer/alu/adder/rca_unit/p_22_in
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.318    32.414 r  alu_manual/decimal_renderer/io_led[2][0]_INST_0_i_12/O
                         net (fo=2, routed)           0.834    33.247    alu_manual/decimal_renderer/alu/adder/rca_unit/p_23_in
    SLICE_X60Y36         LUT5 (Prop_lut5_I4_O)        0.354    33.601 r  alu_manual/decimal_renderer/io_led[2][1]_INST_0_i_16/O
                         net (fo=2, routed)           0.766    34.367    alu_manual/decimal_renderer/alu/adder/rca_unit/p_24_in
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.354    34.721 r  alu_manual/decimal_renderer/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           0.834    35.555    alu_manual/decimal_renderer/alu/adder/rca_unit/p_25_in
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.354    35.909 r  alu_manual/decimal_renderer/io_led[2][3]_INST_0_i_16/O
                         net (fo=2, routed)           0.595    36.504    alu_manual/decimal_renderer/alu/adder/rca_unit/p_26_in
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.322    36.826 r  alu_manual/decimal_renderer/io_led[2][4]_INST_0_i_12/O
                         net (fo=2, routed)           0.954    37.780    alu_manual/decimal_renderer/alu/adder/rca_unit/p_27_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.355    38.135 r  alu_manual/decimal_renderer/io_led[2][5]_INST_0_i_15/O
                         net (fo=2, routed)           0.289    38.425    alu_manual/decimal_renderer/alu/adder/rca_unit/p_28_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.331    38.756 r  alu_manual/decimal_renderer/i__carry_i_15/O
                         net (fo=2, routed)           0.805    39.561    alu_manual/decimal_renderer/alu/adder/rca_unit/p_29_in
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    39.685 f  alu_manual/decimal_renderer/i__carry_i_7/O
                         net (fo=9, routed)           0.905    40.590    alu_manual/decimal_renderer/M_alu_n
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124    40.714 r  alu_manual/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           1.293    42.007    alu_manual/decimal_renderer/i__carry_i_11_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124    42.131 r  alu_manual/decimal_renderer/i__carry_i_2/O
                         net (fo=20, routed)          1.057    43.187    alu_manual/decimal_renderer/M_alu_z
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124    43.311 r  alu_manual/decimal_renderer/i__carry_i_5/O
                         net (fo=1, routed)           0.000    43.311    alu_manual/decimal_renderer/i__carry_i_5_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    43.954 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           0.883    44.838    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry_n_4
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.335    45.173 r  alu_manual/decimal_renderer/i__carry__0_i_7/O
                         net (fo=14, routed)          1.311    46.484    alu_manual/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.348    46.832 f  alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.040    47.872    alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2_n_0
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    47.996 f  alu_manual/decimal_renderer/i__carry_i_16/O
                         net (fo=2, routed)           0.988    48.984    alu_manual/decimal_renderer/i__carry_i_16_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    49.108 r  alu_manual/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.848    49.956    alu_manual/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X50Y23         LUT2 (Prop_lut2_I1_O)        0.156    50.112 r  alu_manual/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.193    50.305    alu_manual/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.827    51.132 f  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.833    51.965    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry_n_4
    SLICE_X50Y24         LUT5 (Prop_lut5_I2_O)        0.306    52.271 r  alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10/O
                         net (fo=5, routed)           0.855    53.126    alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I3_O)        0.124    53.250 r  alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           0.824    54.075    alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_4_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.150    54.225 f  alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.833    55.058    alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.326    55.384 r  alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.458    58.842    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    62.410 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    62.410    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.870ns  (logic 16.817ns (29.571%)  route 40.053ns (70.429%))
  Logic Levels:           45  (CARRY4=2 LUT2=3 LUT3=2 LUT5=27 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.221    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.699 f  alu_manual/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=646, routed)         4.252     9.952    alu_manual/decimal_renderer/D_state_q[0]
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.323    10.275 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_2/O
                         net (fo=261, routed)         2.146    12.421    alu_manual/decimal_renderer/FSM_sequential_D_state_q_reg[0]_rep__0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.326    12.747 r  alu_manual/decimal_renderer/led_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.441    13.188    alu_manual/decimal_renderer/alu/adder/rca_unit/p_1_in
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.312 r  alu_manual/decimal_renderer/led_OBUF[4]_inst_i_7/O
                         net (fo=2, routed)           0.850    14.162    alu_manual/decimal_renderer/alu/adder/rca_unit/p_3_in
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.146    14.308 r  alu_manual/decimal_renderer/led_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.810    15.119    alu_manual/decimal_renderer/alu/adder/rca_unit/p_4_in
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.356    15.475 r  alu_manual/decimal_renderer/led_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.405    15.879    alu_manual/decimal_renderer/alu/adder/rca_unit/p_5_in
    SLICE_X49Y36         LUT5 (Prop_lut5_I4_O)        0.320    16.199 r  alu_manual/decimal_renderer/led_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.454    16.653    alu_manual/decimal_renderer/alu/adder/rca_unit/p_6_in
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.326    16.979 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.402    17.381    alu_manual/decimal_renderer/alu/adder/rca_unit/p_7_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.118    17.499 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.458    17.957    alu_manual/decimal_renderer/alu/adder/rca_unit/p_8_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.321    18.278 r  alu_manual/decimal_renderer/io_led[0][2]_INST_0_i_7/O
                         net (fo=2, routed)           0.816    19.094    alu_manual/decimal_renderer/alu/adder/rca_unit/p_9_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.354    19.448 r  alu_manual/decimal_renderer/io_led[0][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.845    20.293    alu_manual/decimal_renderer/alu/adder/rca_unit/p_10_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.356    20.649 r  alu_manual/decimal_renderer/io_led[0][4]_INST_0_i_7/O
                         net (fo=2, routed)           0.825    21.474    alu_manual/decimal_renderer/alu/adder/rca_unit/p_11_in
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.374    21.848 r  alu_manual/decimal_renderer/io_led[0][5]_INST_0_i_6/O
                         net (fo=2, routed)           0.590    22.438    alu_manual/decimal_renderer/alu/adder/rca_unit/p_12_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I4_O)        0.328    22.766 r  alu_manual/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.493    23.259    alu_manual/decimal_renderer/alu/adder/rca_unit/p_13_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.150    23.409 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_8/O
                         net (fo=2, routed)           0.857    24.266    alu_manual/decimal_renderer/alu/adder/rca_unit/p_14_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.352    24.618 r  alu_manual/decimal_renderer/io_led[1][0]_INST_0_i_13/O
                         net (fo=2, routed)           0.844    25.462    alu_manual/decimal_renderer/alu/adder/rca_unit/p_15_in
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.358    25.820 r  alu_manual/decimal_renderer/io_led[1][1]_INST_0_i_14/O
                         net (fo=2, routed)           0.602    26.422    alu_manual/decimal_renderer/alu/adder/rca_unit/p_16_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.354    26.776 r  alu_manual/decimal_renderer/io_led[1][2]_INST_0_i_16/O
                         net (fo=2, routed)           0.440    27.215    alu_manual/decimal_renderer/alu/adder/rca_unit/p_17_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.321    27.536 r  alu_manual/decimal_renderer/io_led[1][3]_INST_0_i_11/O
                         net (fo=2, routed)           0.407    27.943    alu_manual/decimal_renderer/alu/adder/rca_unit/p_18_in
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.342    28.285 r  alu_manual/decimal_renderer/io_led[1][4]_INST_0_i_20/O
                         net (fo=2, routed)           0.962    29.247    alu_manual/decimal_renderer/alu/adder/rca_unit/p_19_in
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.352    29.599 r  alu_manual/decimal_renderer/io_led[1][5]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    30.156    alu_manual/decimal_renderer/alu/adder/rca_unit/p_20_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.320    30.476 r  alu_manual/decimal_renderer/io_led[1][6]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    31.033    alu_manual/decimal_renderer/alu/adder/rca_unit/p_21_in
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.320    31.353 r  alu_manual/decimal_renderer/io_led[1][7]_INST_0_i_16/O
                         net (fo=2, routed)           0.743    32.096    alu_manual/decimal_renderer/alu/adder/rca_unit/p_22_in
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.318    32.414 r  alu_manual/decimal_renderer/io_led[2][0]_INST_0_i_12/O
                         net (fo=2, routed)           0.834    33.247    alu_manual/decimal_renderer/alu/adder/rca_unit/p_23_in
    SLICE_X60Y36         LUT5 (Prop_lut5_I4_O)        0.354    33.601 r  alu_manual/decimal_renderer/io_led[2][1]_INST_0_i_16/O
                         net (fo=2, routed)           0.766    34.367    alu_manual/decimal_renderer/alu/adder/rca_unit/p_24_in
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.354    34.721 r  alu_manual/decimal_renderer/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           0.834    35.555    alu_manual/decimal_renderer/alu/adder/rca_unit/p_25_in
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.354    35.909 r  alu_manual/decimal_renderer/io_led[2][3]_INST_0_i_16/O
                         net (fo=2, routed)           0.595    36.504    alu_manual/decimal_renderer/alu/adder/rca_unit/p_26_in
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.322    36.826 r  alu_manual/decimal_renderer/io_led[2][4]_INST_0_i_12/O
                         net (fo=2, routed)           0.954    37.780    alu_manual/decimal_renderer/alu/adder/rca_unit/p_27_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.355    38.135 r  alu_manual/decimal_renderer/io_led[2][5]_INST_0_i_15/O
                         net (fo=2, routed)           0.289    38.425    alu_manual/decimal_renderer/alu/adder/rca_unit/p_28_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.331    38.756 r  alu_manual/decimal_renderer/i__carry_i_15/O
                         net (fo=2, routed)           0.805    39.561    alu_manual/decimal_renderer/alu/adder/rca_unit/p_29_in
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    39.685 f  alu_manual/decimal_renderer/i__carry_i_7/O
                         net (fo=9, routed)           0.905    40.590    alu_manual/decimal_renderer/M_alu_n
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124    40.714 r  alu_manual/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           1.293    42.007    alu_manual/decimal_renderer/i__carry_i_11_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124    42.131 r  alu_manual/decimal_renderer/i__carry_i_2/O
                         net (fo=20, routed)          1.057    43.187    alu_manual/decimal_renderer/M_alu_z
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124    43.311 r  alu_manual/decimal_renderer/i__carry_i_5/O
                         net (fo=1, routed)           0.000    43.311    alu_manual/decimal_renderer/i__carry_i_5_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    43.954 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           0.883    44.838    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry_n_4
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.335    45.173 r  alu_manual/decimal_renderer/i__carry__0_i_7/O
                         net (fo=14, routed)          1.311    46.484    alu_manual/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.348    46.832 f  alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.040    47.872    alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2_n_0
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    47.996 f  alu_manual/decimal_renderer/i__carry_i_16/O
                         net (fo=2, routed)           0.988    48.984    alu_manual/decimal_renderer/i__carry_i_16_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    49.108 r  alu_manual/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.848    49.956    alu_manual/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X50Y23         LUT2 (Prop_lut2_I1_O)        0.156    50.112 r  alu_manual/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.193    50.305    alu_manual/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.827    51.132 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.833    51.965    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry_n_4
    SLICE_X50Y24         LUT5 (Prop_lut5_I2_O)        0.306    52.271 f  alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10/O
                         net (fo=5, routed)           0.318    52.589    alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.124    52.713 r  alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           1.043    53.756    alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    53.880 r  alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.876    54.755    alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_5_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.124    54.879 r  alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.633    58.513    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    62.091 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    62.091    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.854ns  (logic 16.933ns (29.783%)  route 39.922ns (70.217%))
  Logic Levels:           46  (CARRY4=2 LUT2=3 LUT3=2 LUT5=27 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.221    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.699 f  alu_manual/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=646, routed)         4.252     9.952    alu_manual/decimal_renderer/D_state_q[0]
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.323    10.275 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_2/O
                         net (fo=261, routed)         2.146    12.421    alu_manual/decimal_renderer/FSM_sequential_D_state_q_reg[0]_rep__0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.326    12.747 r  alu_manual/decimal_renderer/led_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.441    13.188    alu_manual/decimal_renderer/alu/adder/rca_unit/p_1_in
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.312 r  alu_manual/decimal_renderer/led_OBUF[4]_inst_i_7/O
                         net (fo=2, routed)           0.850    14.162    alu_manual/decimal_renderer/alu/adder/rca_unit/p_3_in
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.146    14.308 r  alu_manual/decimal_renderer/led_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.810    15.119    alu_manual/decimal_renderer/alu/adder/rca_unit/p_4_in
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.356    15.475 r  alu_manual/decimal_renderer/led_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.405    15.879    alu_manual/decimal_renderer/alu/adder/rca_unit/p_5_in
    SLICE_X49Y36         LUT5 (Prop_lut5_I4_O)        0.320    16.199 r  alu_manual/decimal_renderer/led_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.454    16.653    alu_manual/decimal_renderer/alu/adder/rca_unit/p_6_in
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.326    16.979 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.402    17.381    alu_manual/decimal_renderer/alu/adder/rca_unit/p_7_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.118    17.499 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.458    17.957    alu_manual/decimal_renderer/alu/adder/rca_unit/p_8_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.321    18.278 r  alu_manual/decimal_renderer/io_led[0][2]_INST_0_i_7/O
                         net (fo=2, routed)           0.816    19.094    alu_manual/decimal_renderer/alu/adder/rca_unit/p_9_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.354    19.448 r  alu_manual/decimal_renderer/io_led[0][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.845    20.293    alu_manual/decimal_renderer/alu/adder/rca_unit/p_10_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.356    20.649 r  alu_manual/decimal_renderer/io_led[0][4]_INST_0_i_7/O
                         net (fo=2, routed)           0.825    21.474    alu_manual/decimal_renderer/alu/adder/rca_unit/p_11_in
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.374    21.848 r  alu_manual/decimal_renderer/io_led[0][5]_INST_0_i_6/O
                         net (fo=2, routed)           0.590    22.438    alu_manual/decimal_renderer/alu/adder/rca_unit/p_12_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I4_O)        0.328    22.766 r  alu_manual/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.493    23.259    alu_manual/decimal_renderer/alu/adder/rca_unit/p_13_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.150    23.409 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_8/O
                         net (fo=2, routed)           0.857    24.266    alu_manual/decimal_renderer/alu/adder/rca_unit/p_14_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.352    24.618 r  alu_manual/decimal_renderer/io_led[1][0]_INST_0_i_13/O
                         net (fo=2, routed)           0.844    25.462    alu_manual/decimal_renderer/alu/adder/rca_unit/p_15_in
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.358    25.820 r  alu_manual/decimal_renderer/io_led[1][1]_INST_0_i_14/O
                         net (fo=2, routed)           0.602    26.422    alu_manual/decimal_renderer/alu/adder/rca_unit/p_16_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.354    26.776 r  alu_manual/decimal_renderer/io_led[1][2]_INST_0_i_16/O
                         net (fo=2, routed)           0.440    27.215    alu_manual/decimal_renderer/alu/adder/rca_unit/p_17_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.321    27.536 r  alu_manual/decimal_renderer/io_led[1][3]_INST_0_i_11/O
                         net (fo=2, routed)           0.407    27.943    alu_manual/decimal_renderer/alu/adder/rca_unit/p_18_in
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.342    28.285 r  alu_manual/decimal_renderer/io_led[1][4]_INST_0_i_20/O
                         net (fo=2, routed)           0.962    29.247    alu_manual/decimal_renderer/alu/adder/rca_unit/p_19_in
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.352    29.599 r  alu_manual/decimal_renderer/io_led[1][5]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    30.156    alu_manual/decimal_renderer/alu/adder/rca_unit/p_20_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.320    30.476 r  alu_manual/decimal_renderer/io_led[1][6]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    31.033    alu_manual/decimal_renderer/alu/adder/rca_unit/p_21_in
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.320    31.353 r  alu_manual/decimal_renderer/io_led[1][7]_INST_0_i_16/O
                         net (fo=2, routed)           0.743    32.096    alu_manual/decimal_renderer/alu/adder/rca_unit/p_22_in
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.318    32.414 r  alu_manual/decimal_renderer/io_led[2][0]_INST_0_i_12/O
                         net (fo=2, routed)           0.834    33.247    alu_manual/decimal_renderer/alu/adder/rca_unit/p_23_in
    SLICE_X60Y36         LUT5 (Prop_lut5_I4_O)        0.354    33.601 r  alu_manual/decimal_renderer/io_led[2][1]_INST_0_i_16/O
                         net (fo=2, routed)           0.766    34.367    alu_manual/decimal_renderer/alu/adder/rca_unit/p_24_in
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.354    34.721 r  alu_manual/decimal_renderer/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           0.834    35.555    alu_manual/decimal_renderer/alu/adder/rca_unit/p_25_in
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.354    35.909 r  alu_manual/decimal_renderer/io_led[2][3]_INST_0_i_16/O
                         net (fo=2, routed)           0.595    36.504    alu_manual/decimal_renderer/alu/adder/rca_unit/p_26_in
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.322    36.826 r  alu_manual/decimal_renderer/io_led[2][4]_INST_0_i_12/O
                         net (fo=2, routed)           0.954    37.780    alu_manual/decimal_renderer/alu/adder/rca_unit/p_27_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.355    38.135 r  alu_manual/decimal_renderer/io_led[2][5]_INST_0_i_15/O
                         net (fo=2, routed)           0.289    38.425    alu_manual/decimal_renderer/alu/adder/rca_unit/p_28_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.331    38.756 r  alu_manual/decimal_renderer/i__carry_i_15/O
                         net (fo=2, routed)           0.805    39.561    alu_manual/decimal_renderer/alu/adder/rca_unit/p_29_in
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    39.685 f  alu_manual/decimal_renderer/i__carry_i_7/O
                         net (fo=9, routed)           0.905    40.590    alu_manual/decimal_renderer/M_alu_n
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124    40.714 r  alu_manual/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           1.293    42.007    alu_manual/decimal_renderer/i__carry_i_11_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124    42.131 r  alu_manual/decimal_renderer/i__carry_i_2/O
                         net (fo=20, routed)          1.057    43.187    alu_manual/decimal_renderer/M_alu_z
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124    43.311 r  alu_manual/decimal_renderer/i__carry_i_5/O
                         net (fo=1, routed)           0.000    43.311    alu_manual/decimal_renderer/i__carry_i_5_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    43.954 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           0.883    44.838    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry_n_4
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.335    45.173 r  alu_manual/decimal_renderer/i__carry__0_i_7/O
                         net (fo=14, routed)          1.311    46.484    alu_manual/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.348    46.832 f  alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.040    47.872    alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2_n_0
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    47.996 f  alu_manual/decimal_renderer/i__carry_i_16/O
                         net (fo=2, routed)           0.988    48.984    alu_manual/decimal_renderer/i__carry_i_16_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    49.108 r  alu_manual/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.848    49.956    alu_manual/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X50Y23         LUT2 (Prop_lut2_I1_O)        0.156    50.112 r  alu_manual/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.193    50.305    alu_manual/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.827    51.132 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.833    51.965    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry_n_4
    SLICE_X50Y24         LUT5 (Prop_lut5_I2_O)        0.306    52.271 f  alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10/O
                         net (fo=5, routed)           0.318    52.589    alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.124    52.713 r  alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           1.043    53.756    alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    53.880 r  alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.648    54.527    alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_5_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I2_O)        0.124    54.651 f  alu_manual/decimal_renderer/io_segment_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.302    54.954    alu_manual/decimal_renderer/io_segment_OBUF[5]_inst_i_4_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I5_O)        0.124    55.078 r  alu_manual/decimal_renderer/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.427    58.505    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    62.076 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    62.076    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.801ns  (logic 16.941ns (29.824%)  route 39.861ns (70.176%))
  Logic Levels:           46  (CARRY4=2 LUT2=4 LUT3=2 LUT5=27 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.221    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.699 f  alu_manual/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=646, routed)         4.252     9.952    alu_manual/decimal_renderer/D_state_q[0]
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.323    10.275 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_2/O
                         net (fo=261, routed)         2.146    12.421    alu_manual/decimal_renderer/FSM_sequential_D_state_q_reg[0]_rep__0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.326    12.747 r  alu_manual/decimal_renderer/led_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.441    13.188    alu_manual/decimal_renderer/alu/adder/rca_unit/p_1_in
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.312 r  alu_manual/decimal_renderer/led_OBUF[4]_inst_i_7/O
                         net (fo=2, routed)           0.850    14.162    alu_manual/decimal_renderer/alu/adder/rca_unit/p_3_in
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.146    14.308 r  alu_manual/decimal_renderer/led_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.810    15.119    alu_manual/decimal_renderer/alu/adder/rca_unit/p_4_in
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.356    15.475 r  alu_manual/decimal_renderer/led_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.405    15.879    alu_manual/decimal_renderer/alu/adder/rca_unit/p_5_in
    SLICE_X49Y36         LUT5 (Prop_lut5_I4_O)        0.320    16.199 r  alu_manual/decimal_renderer/led_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.454    16.653    alu_manual/decimal_renderer/alu/adder/rca_unit/p_6_in
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.326    16.979 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.402    17.381    alu_manual/decimal_renderer/alu/adder/rca_unit/p_7_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.118    17.499 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.458    17.957    alu_manual/decimal_renderer/alu/adder/rca_unit/p_8_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.321    18.278 r  alu_manual/decimal_renderer/io_led[0][2]_INST_0_i_7/O
                         net (fo=2, routed)           0.816    19.094    alu_manual/decimal_renderer/alu/adder/rca_unit/p_9_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.354    19.448 r  alu_manual/decimal_renderer/io_led[0][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.845    20.293    alu_manual/decimal_renderer/alu/adder/rca_unit/p_10_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.356    20.649 r  alu_manual/decimal_renderer/io_led[0][4]_INST_0_i_7/O
                         net (fo=2, routed)           0.825    21.474    alu_manual/decimal_renderer/alu/adder/rca_unit/p_11_in
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.374    21.848 r  alu_manual/decimal_renderer/io_led[0][5]_INST_0_i_6/O
                         net (fo=2, routed)           0.590    22.438    alu_manual/decimal_renderer/alu/adder/rca_unit/p_12_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I4_O)        0.328    22.766 r  alu_manual/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.493    23.259    alu_manual/decimal_renderer/alu/adder/rca_unit/p_13_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.150    23.409 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_8/O
                         net (fo=2, routed)           0.857    24.266    alu_manual/decimal_renderer/alu/adder/rca_unit/p_14_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.352    24.618 r  alu_manual/decimal_renderer/io_led[1][0]_INST_0_i_13/O
                         net (fo=2, routed)           0.844    25.462    alu_manual/decimal_renderer/alu/adder/rca_unit/p_15_in
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.358    25.820 r  alu_manual/decimal_renderer/io_led[1][1]_INST_0_i_14/O
                         net (fo=2, routed)           0.602    26.422    alu_manual/decimal_renderer/alu/adder/rca_unit/p_16_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.354    26.776 r  alu_manual/decimal_renderer/io_led[1][2]_INST_0_i_16/O
                         net (fo=2, routed)           0.440    27.215    alu_manual/decimal_renderer/alu/adder/rca_unit/p_17_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.321    27.536 r  alu_manual/decimal_renderer/io_led[1][3]_INST_0_i_11/O
                         net (fo=2, routed)           0.407    27.943    alu_manual/decimal_renderer/alu/adder/rca_unit/p_18_in
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.342    28.285 r  alu_manual/decimal_renderer/io_led[1][4]_INST_0_i_20/O
                         net (fo=2, routed)           0.962    29.247    alu_manual/decimal_renderer/alu/adder/rca_unit/p_19_in
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.352    29.599 r  alu_manual/decimal_renderer/io_led[1][5]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    30.156    alu_manual/decimal_renderer/alu/adder/rca_unit/p_20_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.320    30.476 r  alu_manual/decimal_renderer/io_led[1][6]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    31.033    alu_manual/decimal_renderer/alu/adder/rca_unit/p_21_in
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.320    31.353 r  alu_manual/decimal_renderer/io_led[1][7]_INST_0_i_16/O
                         net (fo=2, routed)           0.743    32.096    alu_manual/decimal_renderer/alu/adder/rca_unit/p_22_in
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.318    32.414 r  alu_manual/decimal_renderer/io_led[2][0]_INST_0_i_12/O
                         net (fo=2, routed)           0.834    33.247    alu_manual/decimal_renderer/alu/adder/rca_unit/p_23_in
    SLICE_X60Y36         LUT5 (Prop_lut5_I4_O)        0.354    33.601 r  alu_manual/decimal_renderer/io_led[2][1]_INST_0_i_16/O
                         net (fo=2, routed)           0.766    34.367    alu_manual/decimal_renderer/alu/adder/rca_unit/p_24_in
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.354    34.721 r  alu_manual/decimal_renderer/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           0.834    35.555    alu_manual/decimal_renderer/alu/adder/rca_unit/p_25_in
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.354    35.909 r  alu_manual/decimal_renderer/io_led[2][3]_INST_0_i_16/O
                         net (fo=2, routed)           0.595    36.504    alu_manual/decimal_renderer/alu/adder/rca_unit/p_26_in
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.322    36.826 r  alu_manual/decimal_renderer/io_led[2][4]_INST_0_i_12/O
                         net (fo=2, routed)           0.954    37.780    alu_manual/decimal_renderer/alu/adder/rca_unit/p_27_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.355    38.135 r  alu_manual/decimal_renderer/io_led[2][5]_INST_0_i_15/O
                         net (fo=2, routed)           0.289    38.425    alu_manual/decimal_renderer/alu/adder/rca_unit/p_28_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.331    38.756 r  alu_manual/decimal_renderer/i__carry_i_15/O
                         net (fo=2, routed)           0.805    39.561    alu_manual/decimal_renderer/alu/adder/rca_unit/p_29_in
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    39.685 f  alu_manual/decimal_renderer/i__carry_i_7/O
                         net (fo=9, routed)           0.905    40.590    alu_manual/decimal_renderer/M_alu_n
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124    40.714 r  alu_manual/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           1.293    42.007    alu_manual/decimal_renderer/i__carry_i_11_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124    42.131 r  alu_manual/decimal_renderer/i__carry_i_2/O
                         net (fo=20, routed)          1.057    43.187    alu_manual/decimal_renderer/M_alu_z
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124    43.311 r  alu_manual/decimal_renderer/i__carry_i_5/O
                         net (fo=1, routed)           0.000    43.311    alu_manual/decimal_renderer/i__carry_i_5_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    43.954 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           0.883    44.838    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry_n_4
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.335    45.173 r  alu_manual/decimal_renderer/i__carry__0_i_7/O
                         net (fo=14, routed)          1.311    46.484    alu_manual/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.348    46.832 f  alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.040    47.872    alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2_n_0
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    47.996 f  alu_manual/decimal_renderer/i__carry_i_16/O
                         net (fo=2, routed)           0.988    48.984    alu_manual/decimal_renderer/i__carry_i_16_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    49.108 r  alu_manual/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.848    49.956    alu_manual/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X50Y23         LUT2 (Prop_lut2_I1_O)        0.156    50.112 r  alu_manual/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.193    50.305    alu_manual/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.827    51.132 f  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.833    51.965    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry_n_4
    SLICE_X50Y24         LUT5 (Prop_lut5_I2_O)        0.306    52.271 r  alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10/O
                         net (fo=5, routed)           0.318    52.589    alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.124    52.713 f  alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           0.627    53.340    alu_manual/decimal_renderer/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.124    53.464 r  alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.415    53.879    alu_manual/decimal_renderer/io_segment_OBUF[3]_inst_i_6_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I1_O)        0.124    54.003 r  alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.851    54.853    alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_2_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124    54.977 r  alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.467    58.444    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    62.023 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    62.023    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.801ns  (logic 16.802ns (29.581%)  route 39.999ns (70.420%))
  Logic Levels:           45  (CARRY4=2 LUT2=3 LUT3=2 LUT5=27 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.221    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.699 f  alu_manual/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=646, routed)         4.252     9.952    alu_manual/decimal_renderer/D_state_q[0]
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.323    10.275 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_2/O
                         net (fo=261, routed)         2.146    12.421    alu_manual/decimal_renderer/FSM_sequential_D_state_q_reg[0]_rep__0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.326    12.747 r  alu_manual/decimal_renderer/led_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.441    13.188    alu_manual/decimal_renderer/alu/adder/rca_unit/p_1_in
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.312 r  alu_manual/decimal_renderer/led_OBUF[4]_inst_i_7/O
                         net (fo=2, routed)           0.850    14.162    alu_manual/decimal_renderer/alu/adder/rca_unit/p_3_in
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.146    14.308 r  alu_manual/decimal_renderer/led_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.810    15.119    alu_manual/decimal_renderer/alu/adder/rca_unit/p_4_in
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.356    15.475 r  alu_manual/decimal_renderer/led_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.405    15.879    alu_manual/decimal_renderer/alu/adder/rca_unit/p_5_in
    SLICE_X49Y36         LUT5 (Prop_lut5_I4_O)        0.320    16.199 r  alu_manual/decimal_renderer/led_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.454    16.653    alu_manual/decimal_renderer/alu/adder/rca_unit/p_6_in
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.326    16.979 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.402    17.381    alu_manual/decimal_renderer/alu/adder/rca_unit/p_7_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.118    17.499 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.458    17.957    alu_manual/decimal_renderer/alu/adder/rca_unit/p_8_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.321    18.278 r  alu_manual/decimal_renderer/io_led[0][2]_INST_0_i_7/O
                         net (fo=2, routed)           0.816    19.094    alu_manual/decimal_renderer/alu/adder/rca_unit/p_9_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.354    19.448 r  alu_manual/decimal_renderer/io_led[0][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.845    20.293    alu_manual/decimal_renderer/alu/adder/rca_unit/p_10_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.356    20.649 r  alu_manual/decimal_renderer/io_led[0][4]_INST_0_i_7/O
                         net (fo=2, routed)           0.825    21.474    alu_manual/decimal_renderer/alu/adder/rca_unit/p_11_in
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.374    21.848 r  alu_manual/decimal_renderer/io_led[0][5]_INST_0_i_6/O
                         net (fo=2, routed)           0.590    22.438    alu_manual/decimal_renderer/alu/adder/rca_unit/p_12_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I4_O)        0.328    22.766 r  alu_manual/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.493    23.259    alu_manual/decimal_renderer/alu/adder/rca_unit/p_13_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.150    23.409 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_8/O
                         net (fo=2, routed)           0.857    24.266    alu_manual/decimal_renderer/alu/adder/rca_unit/p_14_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.352    24.618 r  alu_manual/decimal_renderer/io_led[1][0]_INST_0_i_13/O
                         net (fo=2, routed)           0.844    25.462    alu_manual/decimal_renderer/alu/adder/rca_unit/p_15_in
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.358    25.820 r  alu_manual/decimal_renderer/io_led[1][1]_INST_0_i_14/O
                         net (fo=2, routed)           0.602    26.422    alu_manual/decimal_renderer/alu/adder/rca_unit/p_16_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.354    26.776 r  alu_manual/decimal_renderer/io_led[1][2]_INST_0_i_16/O
                         net (fo=2, routed)           0.440    27.215    alu_manual/decimal_renderer/alu/adder/rca_unit/p_17_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.321    27.536 r  alu_manual/decimal_renderer/io_led[1][3]_INST_0_i_11/O
                         net (fo=2, routed)           0.407    27.943    alu_manual/decimal_renderer/alu/adder/rca_unit/p_18_in
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.342    28.285 r  alu_manual/decimal_renderer/io_led[1][4]_INST_0_i_20/O
                         net (fo=2, routed)           0.962    29.247    alu_manual/decimal_renderer/alu/adder/rca_unit/p_19_in
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.352    29.599 r  alu_manual/decimal_renderer/io_led[1][5]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    30.156    alu_manual/decimal_renderer/alu/adder/rca_unit/p_20_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.320    30.476 r  alu_manual/decimal_renderer/io_led[1][6]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    31.033    alu_manual/decimal_renderer/alu/adder/rca_unit/p_21_in
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.320    31.353 r  alu_manual/decimal_renderer/io_led[1][7]_INST_0_i_16/O
                         net (fo=2, routed)           0.743    32.096    alu_manual/decimal_renderer/alu/adder/rca_unit/p_22_in
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.318    32.414 r  alu_manual/decimal_renderer/io_led[2][0]_INST_0_i_12/O
                         net (fo=2, routed)           0.834    33.247    alu_manual/decimal_renderer/alu/adder/rca_unit/p_23_in
    SLICE_X60Y36         LUT5 (Prop_lut5_I4_O)        0.354    33.601 r  alu_manual/decimal_renderer/io_led[2][1]_INST_0_i_16/O
                         net (fo=2, routed)           0.766    34.367    alu_manual/decimal_renderer/alu/adder/rca_unit/p_24_in
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.354    34.721 r  alu_manual/decimal_renderer/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           0.834    35.555    alu_manual/decimal_renderer/alu/adder/rca_unit/p_25_in
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.354    35.909 r  alu_manual/decimal_renderer/io_led[2][3]_INST_0_i_16/O
                         net (fo=2, routed)           0.595    36.504    alu_manual/decimal_renderer/alu/adder/rca_unit/p_26_in
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.322    36.826 r  alu_manual/decimal_renderer/io_led[2][4]_INST_0_i_12/O
                         net (fo=2, routed)           0.954    37.780    alu_manual/decimal_renderer/alu/adder/rca_unit/p_27_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.355    38.135 r  alu_manual/decimal_renderer/io_led[2][5]_INST_0_i_15/O
                         net (fo=2, routed)           0.289    38.425    alu_manual/decimal_renderer/alu/adder/rca_unit/p_28_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.331    38.756 r  alu_manual/decimal_renderer/i__carry_i_15/O
                         net (fo=2, routed)           0.805    39.561    alu_manual/decimal_renderer/alu/adder/rca_unit/p_29_in
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    39.685 f  alu_manual/decimal_renderer/i__carry_i_7/O
                         net (fo=9, routed)           0.905    40.590    alu_manual/decimal_renderer/M_alu_n
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124    40.714 r  alu_manual/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           1.293    42.007    alu_manual/decimal_renderer/i__carry_i_11_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124    42.131 r  alu_manual/decimal_renderer/i__carry_i_2/O
                         net (fo=20, routed)          1.057    43.187    alu_manual/decimal_renderer/M_alu_z
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124    43.311 r  alu_manual/decimal_renderer/i__carry_i_5/O
                         net (fo=1, routed)           0.000    43.311    alu_manual/decimal_renderer/i__carry_i_5_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    43.954 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           0.883    44.838    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry_n_4
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.335    45.173 r  alu_manual/decimal_renderer/i__carry__0_i_7/O
                         net (fo=14, routed)          1.311    46.484    alu_manual/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.348    46.832 f  alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.040    47.872    alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2_n_0
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    47.996 f  alu_manual/decimal_renderer/i__carry_i_16/O
                         net (fo=2, routed)           0.988    48.984    alu_manual/decimal_renderer/i__carry_i_16_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    49.108 r  alu_manual/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.848    49.956    alu_manual/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X50Y23         LUT2 (Prop_lut2_I1_O)        0.156    50.112 r  alu_manual/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.193    50.305    alu_manual/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.827    51.132 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.833    51.965    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry_n_4
    SLICE_X50Y24         LUT5 (Prop_lut5_I2_O)        0.306    52.271 f  alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10/O
                         net (fo=5, routed)           0.865    53.136    alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124    53.260 r  alu_manual/decimal_renderer/io_segment_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.828    54.088    alu_manual/decimal_renderer/io_segment_OBUF[1]_inst_i_5_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I2_O)        0.124    54.212 r  alu_manual/decimal_renderer/io_segment_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.650    54.863    alu_manual/decimal_renderer/io_segment_OBUF[1]_inst_i_2_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124    54.987 r  alu_manual/decimal_renderer/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.472    58.459    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    62.023 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    62.023    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.897ns  (logic 16.806ns (30.066%)  route 39.091ns (69.934%))
  Logic Levels:           45  (CARRY4=2 LUT2=3 LUT3=2 LUT5=27 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.221    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.699 f  alu_manual/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=646, routed)         4.252     9.952    alu_manual/decimal_renderer/D_state_q[0]
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.323    10.275 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_2/O
                         net (fo=261, routed)         2.146    12.421    alu_manual/decimal_renderer/FSM_sequential_D_state_q_reg[0]_rep__0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.326    12.747 r  alu_manual/decimal_renderer/led_OBUF[3]_inst_i_9/O
                         net (fo=3, routed)           0.441    13.188    alu_manual/decimal_renderer/alu/adder/rca_unit/p_1_in
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.312 r  alu_manual/decimal_renderer/led_OBUF[4]_inst_i_7/O
                         net (fo=2, routed)           0.850    14.162    alu_manual/decimal_renderer/alu/adder/rca_unit/p_3_in
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.146    14.308 r  alu_manual/decimal_renderer/led_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.810    15.119    alu_manual/decimal_renderer/alu/adder/rca_unit/p_4_in
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.356    15.475 r  alu_manual/decimal_renderer/led_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.405    15.879    alu_manual/decimal_renderer/alu/adder/rca_unit/p_5_in
    SLICE_X49Y36         LUT5 (Prop_lut5_I4_O)        0.320    16.199 r  alu_manual/decimal_renderer/led_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.454    16.653    alu_manual/decimal_renderer/alu/adder/rca_unit/p_6_in
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.326    16.979 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.402    17.381    alu_manual/decimal_renderer/alu/adder/rca_unit/p_7_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.118    17.499 r  alu_manual/decimal_renderer/io_led[0][1]_INST_0_i_7/O
                         net (fo=2, routed)           0.458    17.957    alu_manual/decimal_renderer/alu/adder/rca_unit/p_8_in
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.321    18.278 r  alu_manual/decimal_renderer/io_led[0][2]_INST_0_i_7/O
                         net (fo=2, routed)           0.816    19.094    alu_manual/decimal_renderer/alu/adder/rca_unit/p_9_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.354    19.448 r  alu_manual/decimal_renderer/io_led[0][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.845    20.293    alu_manual/decimal_renderer/alu/adder/rca_unit/p_10_in
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.356    20.649 r  alu_manual/decimal_renderer/io_led[0][4]_INST_0_i_7/O
                         net (fo=2, routed)           0.825    21.474    alu_manual/decimal_renderer/alu/adder/rca_unit/p_11_in
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.374    21.848 r  alu_manual/decimal_renderer/io_led[0][5]_INST_0_i_6/O
                         net (fo=2, routed)           0.590    22.438    alu_manual/decimal_renderer/alu/adder/rca_unit/p_12_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I4_O)        0.328    22.766 r  alu_manual/decimal_renderer/i__carry_i_18/O
                         net (fo=2, routed)           0.493    23.259    alu_manual/decimal_renderer/alu/adder/rca_unit/p_13_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.150    23.409 r  alu_manual/decimal_renderer/io_led[0][7]_INST_0_i_8/O
                         net (fo=2, routed)           0.857    24.266    alu_manual/decimal_renderer/alu/adder/rca_unit/p_14_in
    SLICE_X53Y40         LUT5 (Prop_lut5_I4_O)        0.352    24.618 r  alu_manual/decimal_renderer/io_led[1][0]_INST_0_i_13/O
                         net (fo=2, routed)           0.844    25.462    alu_manual/decimal_renderer/alu/adder/rca_unit/p_15_in
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.358    25.820 r  alu_manual/decimal_renderer/io_led[1][1]_INST_0_i_14/O
                         net (fo=2, routed)           0.602    26.422    alu_manual/decimal_renderer/alu/adder/rca_unit/p_16_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.354    26.776 r  alu_manual/decimal_renderer/io_led[1][2]_INST_0_i_16/O
                         net (fo=2, routed)           0.440    27.215    alu_manual/decimal_renderer/alu/adder/rca_unit/p_17_in
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.321    27.536 r  alu_manual/decimal_renderer/io_led[1][3]_INST_0_i_11/O
                         net (fo=2, routed)           0.407    27.943    alu_manual/decimal_renderer/alu/adder/rca_unit/p_18_in
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.342    28.285 r  alu_manual/decimal_renderer/io_led[1][4]_INST_0_i_20/O
                         net (fo=2, routed)           0.962    29.247    alu_manual/decimal_renderer/alu/adder/rca_unit/p_19_in
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.352    29.599 r  alu_manual/decimal_renderer/io_led[1][5]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    30.156    alu_manual/decimal_renderer/alu/adder/rca_unit/p_20_in
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.320    30.476 r  alu_manual/decimal_renderer/io_led[1][6]_INST_0_i_14/O
                         net (fo=2, routed)           0.557    31.033    alu_manual/decimal_renderer/alu/adder/rca_unit/p_21_in
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.320    31.353 r  alu_manual/decimal_renderer/io_led[1][7]_INST_0_i_16/O
                         net (fo=2, routed)           0.743    32.096    alu_manual/decimal_renderer/alu/adder/rca_unit/p_22_in
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.318    32.414 r  alu_manual/decimal_renderer/io_led[2][0]_INST_0_i_12/O
                         net (fo=2, routed)           0.834    33.247    alu_manual/decimal_renderer/alu/adder/rca_unit/p_23_in
    SLICE_X60Y36         LUT5 (Prop_lut5_I4_O)        0.354    33.601 r  alu_manual/decimal_renderer/io_led[2][1]_INST_0_i_16/O
                         net (fo=2, routed)           0.766    34.367    alu_manual/decimal_renderer/alu/adder/rca_unit/p_24_in
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.354    34.721 r  alu_manual/decimal_renderer/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           0.834    35.555    alu_manual/decimal_renderer/alu/adder/rca_unit/p_25_in
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.354    35.909 r  alu_manual/decimal_renderer/io_led[2][3]_INST_0_i_16/O
                         net (fo=2, routed)           0.595    36.504    alu_manual/decimal_renderer/alu/adder/rca_unit/p_26_in
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.322    36.826 r  alu_manual/decimal_renderer/io_led[2][4]_INST_0_i_12/O
                         net (fo=2, routed)           0.954    37.780    alu_manual/decimal_renderer/alu/adder/rca_unit/p_27_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.355    38.135 r  alu_manual/decimal_renderer/io_led[2][5]_INST_0_i_15/O
                         net (fo=2, routed)           0.289    38.425    alu_manual/decimal_renderer/alu/adder/rca_unit/p_28_in
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.331    38.756 r  alu_manual/decimal_renderer/i__carry_i_15/O
                         net (fo=2, routed)           0.805    39.561    alu_manual/decimal_renderer/alu/adder/rca_unit/p_29_in
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    39.685 f  alu_manual/decimal_renderer/i__carry_i_7/O
                         net (fo=9, routed)           0.905    40.590    alu_manual/decimal_renderer/M_alu_n
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124    40.714 r  alu_manual/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           1.293    42.007    alu_manual/decimal_renderer/i__carry_i_11_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124    42.131 r  alu_manual/decimal_renderer/i__carry_i_2/O
                         net (fo=20, routed)          1.057    43.187    alu_manual/decimal_renderer/M_alu_z
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124    43.311 r  alu_manual/decimal_renderer/i__carry_i_5/O
                         net (fo=1, routed)           0.000    43.311    alu_manual/decimal_renderer/i__carry_i_5_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    43.954 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry/O[3]
                         net (fo=5, routed)           0.883    44.838    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__0/i__carry_n_4
    SLICE_X52Y25         LUT2 (Prop_lut2_I1_O)        0.335    45.173 r  alu_manual/decimal_renderer/i__carry__0_i_7/O
                         net (fo=14, routed)          1.311    46.484    alu_manual/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.348    46.832 f  alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.040    47.872    alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_2_n_0
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    47.996 f  alu_manual/decimal_renderer/i__carry_i_16/O
                         net (fo=2, routed)           0.988    48.984    alu_manual/decimal_renderer/i__carry_i_16_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    49.108 r  alu_manual/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.848    49.956    alu_manual/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X50Y23         LUT2 (Prop_lut2_I1_O)        0.156    50.112 r  alu_manual/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.193    50.305    alu_manual/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.827    51.132 r  alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.833    51.965    alu_manual/decimal_renderer/L_29c76d14_remainder0_inferred__1/i__carry_n_4
    SLICE_X50Y24         LUT5 (Prop_lut5_I2_O)        0.306    52.271 f  alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10/O
                         net (fo=5, routed)           0.865    53.136    alu_manual/decimal_renderer/io_segment_OBUF[4]_inst_i_10_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124    53.260 r  alu_manual/decimal_renderer/io_segment_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.427    53.687    alu_manual/decimal_renderer/io_segment_OBUF[1]_inst_i_5_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I4_O)        0.124    53.811 f  alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.433    54.244    alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_6_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I4_O)        0.124    54.368 r  alu_manual/decimal_renderer/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.182    57.550    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    61.118 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    61.118    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.509ns  (logic 8.520ns (15.349%)  route 46.989ns (84.651%))
  Logic Levels:           36  (LUT4=1 LUT5=2 LUT6=32 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.221    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.699 f  alu_manual/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=646, routed)         6.090    11.790    alu_manual/D_state_q[2]
    SLICE_X50Y40         LUT4 (Prop_lut4_I0_O)        0.295    12.085 r  alu_manual/led_OBUF[7]_inst_i_11/O
                         net (fo=57, routed)          5.647    17.732    alu_manual/M_alu_a[7]
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.856 r  alu_manual/led_OBUF[7]_inst_i_34/O
                         net (fo=4, routed)           0.966    18.821    alu_manual/alu/multiplier/p_2192_in
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.945 r  alu_manual/io_led[0][1]_INST_0_i_29/O
                         net (fo=2, routed)           1.044    19.989    alu_manual/alu/multiplier/p_2250_in
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.113 r  alu_manual/io_led[0][3]_INST_0_i_38/O
                         net (fo=2, routed)           1.227    21.341    alu_manual/alu/multiplier/p_2246_in
    SLICE_X38Y32         LUT6 (Prop_lut6_I4_O)        0.124    21.465 r  alu_manual/io_led[0][3]_INST_0_i_30/O
                         net (fo=6, routed)           0.885    22.350    alu_manual/alu/multiplier/p_2040_in
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124    22.474 r  alu_manual/io_led[0][6]_INST_0_i_98/O
                         net (fo=4, routed)           0.669    23.142    alu_manual/alu/multiplier/p_2094_in
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    23.266 r  alu_manual/io_led[1][0]_INST_0_i_51/O
                         net (fo=4, routed)           0.831    24.098    alu_manual/alu/multiplier/p_2090_in
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124    24.222 r  alu_manual/io_led[1][2]_INST_0_i_57/O
                         net (fo=4, routed)           1.042    25.263    alu_manual/alu/multiplier/p_2086_in
    SLICE_X39Y30         LUT6 (Prop_lut6_I4_O)        0.124    25.387 r  alu_manual/io_led[1][2]_INST_0_i_53/O
                         net (fo=4, routed)           0.976    26.364    alu_manual/alu/multiplier/p_1887_in
    SLICE_X39Y32         LUT6 (Prop_lut6_I0_O)        0.124    26.488 r  alu_manual/io_led[1][2]_INST_0_i_47/O
                         net (fo=6, routed)           1.457    27.944    alu_manual/alu/multiplier/p_1753_in
    SLICE_X37Y38         LUT6 (Prop_lut6_I1_O)        0.124    28.068 r  alu_manual/io_led[1][2]_INST_0_i_44/O
                         net (fo=3, routed)           0.645    28.713    alu_manual/alu/multiplier/p_1500_in
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124    28.837 r  alu_manual/io_led[1][2]_INST_0_i_41/O
                         net (fo=4, routed)           1.553    30.390    alu_manual/alu/multiplier/p_1381_in
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124    30.514 r  alu_manual/io_led[1][4]_INST_0_i_74/O
                         net (fo=2, routed)           0.956    31.470    alu_manual/alu/multiplier/p_1427_in
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124    31.594 r  alu_manual/io_led[1][4]_INST_0_i_64/O
                         net (fo=6, routed)           1.120    32.714    alu_manual/alu/multiplier/p_1263_in
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.124    32.838 r  alu_manual/io_led[1][4]_INST_0_i_56/O
                         net (fo=3, routed)           1.133    33.971    alu_manual/alu/multiplier/p_1050_in
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124    34.095 r  alu_manual/io_led[1][4]_INST_0_i_48/O
                         net (fo=4, routed)           0.807    34.902    alu_manual/alu/multiplier/p_951_in
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    35.026 r  alu_manual/io_led[1][4]_INST_0_i_42/O
                         net (fo=6, routed)           1.344    36.370    alu_manual/alu/multiplier/p_857_in
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.124    36.494 r  alu_manual/io_led[1][5]_INST_0_i_34/O
                         net (fo=4, routed)           0.991    37.486    alu_manual/alu/multiplier/p_768_in
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    37.610 r  alu_manual/io_led[1][5]_INST_0_i_24/O
                         net (fo=6, routed)           1.210    38.820    alu_manual/alu/multiplier/p_682_in
    SLICE_X59Y46         LUT6 (Prop_lut6_I3_O)        0.124    38.944 r  alu_manual/io_led[2][1]_INST_0_i_61/O
                         net (fo=4, routed)           1.216    40.160    alu_manual/alu/multiplier/p_712_in
    SLICE_X57Y46         LUT6 (Prop_lut6_I1_O)        0.124    40.284 r  alu_manual/io_led[2][1]_INST_0_i_55/O
                         net (fo=2, routed)           1.003    41.286    alu_manual/io_led[2][1]_INST_0_i_55_n_0
    SLICE_X58Y47         LUT6 (Prop_lut6_I0_O)        0.124    41.410 r  alu_manual/io_led[2][3]_INST_0_i_47/O
                         net (fo=2, routed)           1.037    42.448    alu_manual/alu/multiplier/p_625_in
    SLICE_X57Y46         LUT6 (Prop_lut6_I4_O)        0.124    42.572 r  alu_manual/io_led[2][3]_INST_0_i_42/O
                         net (fo=3, routed)           1.196    43.768    alu_manual/alu/multiplier/p_517_in
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124    43.892 r  alu_manual/io_led[2][3]_INST_0_i_39/O
                         net (fo=4, routed)           0.817    44.709    alu_manual/alu/multiplier/p_448_in
    SLICE_X61Y45         LUT6 (Prop_lut6_I0_O)        0.124    44.833 r  alu_manual/io_led[2][3]_INST_0_i_37/O
                         net (fo=5, routed)           1.139    45.972    alu_manual/alu/multiplier/p_384_in
    SLICE_X63Y41         LUT6 (Prop_lut6_I1_O)        0.124    46.096 r  alu_manual/io_led[2][7]_INST_0_i_127/O
                         net (fo=3, routed)           0.836    46.932    alu_manual/alu/multiplier/p_323_in
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.124    47.056 r  alu_manual/io_led[2][7]_INST_0_i_110/O
                         net (fo=6, routed)           0.827    47.883    alu_manual/alu/multiplier/p_269_in
    SLICE_X63Y39         LUT6 (Prop_lut6_I1_O)        0.124    48.007 r  alu_manual/io_led[2][7]_INST_0_i_88/O
                         net (fo=2, routed)           1.268    49.275    alu_manual/alu/multiplier/p_176_in
    SLICE_X65Y36         LUT6 (Prop_lut6_I3_O)        0.124    49.399 r  alu_manual/io_led[2][7]_INST_0_i_67/O
                         net (fo=8, routed)           1.449    50.848    alu_manual/alu/multiplier/p_103_in
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.124    50.972 r  alu_manual/io_led[2][7]_INST_0_i_64/O
                         net (fo=2, routed)           0.163    51.135    alu_manual/alu/multiplier/p_58_in
    SLICE_X65Y32         LUT6 (Prop_lut6_I4_O)        0.124    51.259 r  alu_manual/io_led[2][7]_INST_0_i_32/O
                         net (fo=3, routed)           1.436    52.695    alu_manual/io_led[2][7]_INST_0_i_32_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I1_O)        0.124    52.819 r  alu_manual/io_led[2][7]_INST_0_i_21/O
                         net (fo=3, routed)           0.758    53.578    alu_manual/io_led[2][7]_INST_0_i_21_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I1_O)        0.124    53.702 r  alu_manual/io_led[2][7]_INST_0_i_12/O
                         net (fo=1, routed)           0.791    54.493    alu_manual/io_led[2][7]_INST_0_i_12_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.124    54.617 r  alu_manual/io_led[2][7]_INST_0_i_4/O
                         net (fo=1, routed)           0.151    54.768    alu_manual/io_led[2][7]_INST_0_i_4_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.124    54.892 r  alu_manual/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.307    57.199    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.531    60.731 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    60.731    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.331ns  (logic 8.518ns (15.395%)  route 46.813ns (84.605%))
  Logic Levels:           36  (LUT4=1 LUT5=3 LUT6=31 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.221    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.699 f  alu_manual/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=646, routed)         6.090    11.790    alu_manual/D_state_q[2]
    SLICE_X50Y40         LUT4 (Prop_lut4_I0_O)        0.295    12.085 r  alu_manual/led_OBUF[7]_inst_i_11/O
                         net (fo=57, routed)          5.647    17.732    alu_manual/M_alu_a[7]
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.856 r  alu_manual/led_OBUF[7]_inst_i_34/O
                         net (fo=4, routed)           0.966    18.821    alu_manual/alu/multiplier/p_2192_in
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.945 r  alu_manual/io_led[0][1]_INST_0_i_29/O
                         net (fo=2, routed)           1.044    19.989    alu_manual/alu/multiplier/p_2250_in
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.113 r  alu_manual/io_led[0][3]_INST_0_i_38/O
                         net (fo=2, routed)           1.227    21.341    alu_manual/alu/multiplier/p_2246_in
    SLICE_X38Y32         LUT6 (Prop_lut6_I4_O)        0.124    21.465 r  alu_manual/io_led[0][3]_INST_0_i_30/O
                         net (fo=6, routed)           0.885    22.350    alu_manual/alu/multiplier/p_2040_in
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124    22.474 r  alu_manual/io_led[0][6]_INST_0_i_98/O
                         net (fo=4, routed)           0.669    23.142    alu_manual/alu/multiplier/p_2094_in
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    23.266 r  alu_manual/io_led[1][0]_INST_0_i_51/O
                         net (fo=4, routed)           0.831    24.098    alu_manual/alu/multiplier/p_2090_in
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124    24.222 r  alu_manual/io_led[1][2]_INST_0_i_57/O
                         net (fo=4, routed)           1.042    25.263    alu_manual/alu/multiplier/p_2086_in
    SLICE_X39Y30         LUT6 (Prop_lut6_I4_O)        0.124    25.387 r  alu_manual/io_led[1][2]_INST_0_i_53/O
                         net (fo=4, routed)           0.976    26.364    alu_manual/alu/multiplier/p_1887_in
    SLICE_X39Y32         LUT6 (Prop_lut6_I0_O)        0.124    26.488 r  alu_manual/io_led[1][2]_INST_0_i_47/O
                         net (fo=6, routed)           1.457    27.944    alu_manual/alu/multiplier/p_1753_in
    SLICE_X37Y38         LUT6 (Prop_lut6_I1_O)        0.124    28.068 r  alu_manual/io_led[1][2]_INST_0_i_44/O
                         net (fo=3, routed)           0.645    28.713    alu_manual/alu/multiplier/p_1500_in
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124    28.837 r  alu_manual/io_led[1][2]_INST_0_i_41/O
                         net (fo=4, routed)           1.553    30.390    alu_manual/alu/multiplier/p_1381_in
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124    30.514 r  alu_manual/io_led[1][4]_INST_0_i_74/O
                         net (fo=2, routed)           0.956    31.470    alu_manual/alu/multiplier/p_1427_in
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124    31.594 r  alu_manual/io_led[1][4]_INST_0_i_64/O
                         net (fo=6, routed)           1.120    32.714    alu_manual/alu/multiplier/p_1263_in
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.124    32.838 r  alu_manual/io_led[1][4]_INST_0_i_56/O
                         net (fo=3, routed)           1.133    33.971    alu_manual/alu/multiplier/p_1050_in
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124    34.095 r  alu_manual/io_led[1][4]_INST_0_i_48/O
                         net (fo=4, routed)           0.807    34.902    alu_manual/alu/multiplier/p_951_in
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    35.026 r  alu_manual/io_led[1][4]_INST_0_i_42/O
                         net (fo=6, routed)           1.344    36.370    alu_manual/alu/multiplier/p_857_in
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.124    36.494 r  alu_manual/io_led[1][5]_INST_0_i_34/O
                         net (fo=4, routed)           0.991    37.486    alu_manual/alu/multiplier/p_768_in
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    37.610 r  alu_manual/io_led[1][5]_INST_0_i_24/O
                         net (fo=6, routed)           1.210    38.820    alu_manual/alu/multiplier/p_682_in
    SLICE_X59Y46         LUT6 (Prop_lut6_I3_O)        0.124    38.944 r  alu_manual/io_led[2][1]_INST_0_i_61/O
                         net (fo=4, routed)           1.216    40.160    alu_manual/alu/multiplier/p_712_in
    SLICE_X57Y46         LUT6 (Prop_lut6_I1_O)        0.124    40.284 r  alu_manual/io_led[2][1]_INST_0_i_55/O
                         net (fo=2, routed)           1.003    41.286    alu_manual/io_led[2][1]_INST_0_i_55_n_0
    SLICE_X58Y47         LUT6 (Prop_lut6_I0_O)        0.124    41.410 r  alu_manual/io_led[2][3]_INST_0_i_47/O
                         net (fo=2, routed)           1.037    42.448    alu_manual/alu/multiplier/p_625_in
    SLICE_X57Y46         LUT6 (Prop_lut6_I4_O)        0.124    42.572 r  alu_manual/io_led[2][3]_INST_0_i_42/O
                         net (fo=3, routed)           1.196    43.768    alu_manual/alu/multiplier/p_517_in
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124    43.892 r  alu_manual/io_led[2][3]_INST_0_i_39/O
                         net (fo=4, routed)           0.817    44.709    alu_manual/alu/multiplier/p_448_in
    SLICE_X61Y45         LUT6 (Prop_lut6_I0_O)        0.124    44.833 r  alu_manual/io_led[2][3]_INST_0_i_37/O
                         net (fo=5, routed)           1.139    45.972    alu_manual/alu/multiplier/p_384_in
    SLICE_X63Y41         LUT6 (Prop_lut6_I1_O)        0.124    46.096 r  alu_manual/io_led[2][7]_INST_0_i_127/O
                         net (fo=3, routed)           0.836    46.932    alu_manual/alu/multiplier/p_323_in
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.124    47.056 r  alu_manual/io_led[2][7]_INST_0_i_110/O
                         net (fo=6, routed)           0.827    47.883    alu_manual/alu/multiplier/p_269_in
    SLICE_X63Y39         LUT6 (Prop_lut6_I1_O)        0.124    48.007 r  alu_manual/io_led[2][7]_INST_0_i_88/O
                         net (fo=2, routed)           1.268    49.275    alu_manual/alu/multiplier/p_176_in
    SLICE_X65Y36         LUT6 (Prop_lut6_I3_O)        0.124    49.399 r  alu_manual/io_led[2][7]_INST_0_i_67/O
                         net (fo=8, routed)           1.449    50.848    alu_manual/alu/multiplier/p_103_in
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.124    50.972 r  alu_manual/io_led[2][7]_INST_0_i_64/O
                         net (fo=2, routed)           0.163    51.135    alu_manual/alu/multiplier/p_58_in
    SLICE_X65Y32         LUT6 (Prop_lut6_I4_O)        0.124    51.259 r  alu_manual/io_led[2][7]_INST_0_i_32/O
                         net (fo=3, routed)           1.436    52.695    alu_manual/io_led[2][7]_INST_0_i_32_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I1_O)        0.124    52.819 r  alu_manual/io_led[2][7]_INST_0_i_21/O
                         net (fo=3, routed)           0.680    53.500    alu_manual/io_led[2][7]_INST_0_i_21_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I1_O)        0.124    53.624 r  alu_manual/io_led[2][6]_INST_0_i_5/O
                         net (fo=1, routed)           0.263    53.886    alu_manual/io_led[2][6]_INST_0_i_5_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I2_O)        0.124    54.010 r  alu_manual/io_led[2][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.295    54.306    alu_manual/io_led[2][6]_INST_0_i_2_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.124    54.430 r  alu_manual/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.594    57.024    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         3.529    60.553 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000    60.553    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.479ns  (logic 8.394ns (15.407%)  route 46.086ns (84.593%))
  Logic Levels:           35  (LUT4=1 LUT5=1 LUT6=32 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.221    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  alu_manual/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.699 f  alu_manual/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=646, routed)         6.090    11.790    alu_manual/D_state_q[2]
    SLICE_X50Y40         LUT4 (Prop_lut4_I0_O)        0.295    12.085 r  alu_manual/led_OBUF[7]_inst_i_11/O
                         net (fo=57, routed)          5.647    17.732    alu_manual/M_alu_a[7]
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.856 r  alu_manual/led_OBUF[7]_inst_i_34/O
                         net (fo=4, routed)           0.966    18.821    alu_manual/alu/multiplier/p_2192_in
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.945 r  alu_manual/io_led[0][1]_INST_0_i_29/O
                         net (fo=2, routed)           1.044    19.989    alu_manual/alu/multiplier/p_2250_in
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.124    20.113 r  alu_manual/io_led[0][3]_INST_0_i_38/O
                         net (fo=2, routed)           1.227    21.341    alu_manual/alu/multiplier/p_2246_in
    SLICE_X38Y32         LUT6 (Prop_lut6_I4_O)        0.124    21.465 r  alu_manual/io_led[0][3]_INST_0_i_30/O
                         net (fo=6, routed)           0.885    22.350    alu_manual/alu/multiplier/p_2040_in
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124    22.474 r  alu_manual/io_led[0][6]_INST_0_i_98/O
                         net (fo=4, routed)           0.669    23.142    alu_manual/alu/multiplier/p_2094_in
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124    23.266 r  alu_manual/io_led[1][0]_INST_0_i_51/O
                         net (fo=4, routed)           0.831    24.098    alu_manual/alu/multiplier/p_2090_in
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124    24.222 r  alu_manual/io_led[1][2]_INST_0_i_57/O
                         net (fo=4, routed)           1.042    25.263    alu_manual/alu/multiplier/p_2086_in
    SLICE_X39Y30         LUT6 (Prop_lut6_I4_O)        0.124    25.387 r  alu_manual/io_led[1][2]_INST_0_i_53/O
                         net (fo=4, routed)           0.976    26.364    alu_manual/alu/multiplier/p_1887_in
    SLICE_X39Y32         LUT6 (Prop_lut6_I0_O)        0.124    26.488 r  alu_manual/io_led[1][2]_INST_0_i_47/O
                         net (fo=6, routed)           1.457    27.944    alu_manual/alu/multiplier/p_1753_in
    SLICE_X37Y38         LUT6 (Prop_lut6_I1_O)        0.124    28.068 r  alu_manual/io_led[1][2]_INST_0_i_44/O
                         net (fo=3, routed)           0.645    28.713    alu_manual/alu/multiplier/p_1500_in
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124    28.837 r  alu_manual/io_led[1][2]_INST_0_i_41/O
                         net (fo=4, routed)           1.553    30.390    alu_manual/alu/multiplier/p_1381_in
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124    30.514 r  alu_manual/io_led[1][4]_INST_0_i_74/O
                         net (fo=2, routed)           0.956    31.470    alu_manual/alu/multiplier/p_1427_in
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124    31.594 r  alu_manual/io_led[1][4]_INST_0_i_64/O
                         net (fo=6, routed)           1.120    32.714    alu_manual/alu/multiplier/p_1263_in
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.124    32.838 r  alu_manual/io_led[1][4]_INST_0_i_56/O
                         net (fo=3, routed)           1.133    33.971    alu_manual/alu/multiplier/p_1050_in
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124    34.095 r  alu_manual/io_led[1][4]_INST_0_i_48/O
                         net (fo=4, routed)           0.807    34.902    alu_manual/alu/multiplier/p_951_in
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124    35.026 r  alu_manual/io_led[1][4]_INST_0_i_42/O
                         net (fo=6, routed)           1.344    36.370    alu_manual/alu/multiplier/p_857_in
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.124    36.494 r  alu_manual/io_led[1][5]_INST_0_i_34/O
                         net (fo=4, routed)           0.991    37.486    alu_manual/alu/multiplier/p_768_in
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124    37.610 r  alu_manual/io_led[1][5]_INST_0_i_24/O
                         net (fo=6, routed)           1.210    38.820    alu_manual/alu/multiplier/p_682_in
    SLICE_X59Y46         LUT6 (Prop_lut6_I3_O)        0.124    38.944 r  alu_manual/io_led[2][1]_INST_0_i_61/O
                         net (fo=4, routed)           1.216    40.160    alu_manual/alu/multiplier/p_712_in
    SLICE_X57Y46         LUT6 (Prop_lut6_I1_O)        0.124    40.284 r  alu_manual/io_led[2][1]_INST_0_i_55/O
                         net (fo=2, routed)           1.003    41.286    alu_manual/io_led[2][1]_INST_0_i_55_n_0
    SLICE_X58Y47         LUT6 (Prop_lut6_I0_O)        0.124    41.410 r  alu_manual/io_led[2][3]_INST_0_i_47/O
                         net (fo=2, routed)           1.037    42.448    alu_manual/alu/multiplier/p_625_in
    SLICE_X57Y46         LUT6 (Prop_lut6_I4_O)        0.124    42.572 r  alu_manual/io_led[2][3]_INST_0_i_42/O
                         net (fo=3, routed)           1.196    43.768    alu_manual/alu/multiplier/p_517_in
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124    43.892 r  alu_manual/io_led[2][3]_INST_0_i_39/O
                         net (fo=4, routed)           0.817    44.709    alu_manual/alu/multiplier/p_448_in
    SLICE_X61Y45         LUT6 (Prop_lut6_I0_O)        0.124    44.833 r  alu_manual/io_led[2][3]_INST_0_i_37/O
                         net (fo=5, routed)           1.139    45.972    alu_manual/alu/multiplier/p_384_in
    SLICE_X63Y41         LUT6 (Prop_lut6_I1_O)        0.124    46.096 r  alu_manual/io_led[2][7]_INST_0_i_127/O
                         net (fo=3, routed)           0.836    46.932    alu_manual/alu/multiplier/p_323_in
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.124    47.056 r  alu_manual/io_led[2][7]_INST_0_i_110/O
                         net (fo=6, routed)           0.827    47.883    alu_manual/alu/multiplier/p_269_in
    SLICE_X63Y39         LUT6 (Prop_lut6_I1_O)        0.124    48.007 r  alu_manual/io_led[2][7]_INST_0_i_88/O
                         net (fo=2, routed)           1.268    49.275    alu_manual/alu/multiplier/p_176_in
    SLICE_X65Y36         LUT6 (Prop_lut6_I3_O)        0.124    49.399 r  alu_manual/io_led[2][7]_INST_0_i_67/O
                         net (fo=8, routed)           1.449    50.848    alu_manual/alu/multiplier/p_103_in
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.124    50.972 r  alu_manual/io_led[2][7]_INST_0_i_64/O
                         net (fo=2, routed)           0.163    51.135    alu_manual/alu/multiplier/p_58_in
    SLICE_X65Y32         LUT6 (Prop_lut6_I4_O)        0.124    51.259 r  alu_manual/io_led[2][7]_INST_0_i_32/O
                         net (fo=3, routed)           0.914    52.173    alu_manual/io_led[2][7]_INST_0_i_32_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124    52.297 r  alu_manual/io_led[2][5]_INST_0_i_5/O
                         net (fo=1, routed)           0.427    52.725    alu_manual/io_led[2][5]_INST_0_i_5_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I2_O)        0.124    52.849 r  alu_manual/io_led[2][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.750    53.598    alu_manual/io_led[2][5]_INST_0_i_2_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I4_O)        0.124    53.722 r  alu_manual/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           2.450    56.172    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         3.529    59.701 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000    59.701    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_manual/D_a_low_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.388ns (63.961%)  route 0.782ns (36.039%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.593     1.537    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  alu_manual/D_a_low_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  alu_manual/D_a_low_q_reg[7]/Q
                         net (fo=34, routed)          0.262     1.940    alu_manual/D_a_low_q_reg_n_0_[7]
    SLICE_X61Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.985 r  alu_manual/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.520     2.505    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.706 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.706    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_low_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.421ns (59.928%)  route 0.950ns (40.072%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.593     1.537    alu_manual/clk_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  alu_manual/D_a_low_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  alu_manual/D_a_low_q_reg[12]/Q
                         net (fo=30, routed)          0.288     1.966    alu_manual/in13[4]
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.011 r  alu_manual/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.662     2.673    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.907 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.907    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_low_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.409ns (59.180%)  route 0.972ns (40.820%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.593     1.537    alu_manual/clk_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  alu_manual/D_a_low_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  alu_manual/D_a_low_q_reg[11]/Q
                         net (fo=29, routed)          0.295     1.973    alu_manual/in13[3]
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.018 r  alu_manual/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.677     2.695    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.918 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     3.918    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_low_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.413ns (58.662%)  route 0.995ns (41.338%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.593     1.537    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  alu_manual/D_a_low_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  alu_manual/D_a_low_q_reg[9]/Q
                         net (fo=34, routed)          0.314     1.991    alu_manual/in13[1]
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.045     2.036 r  alu_manual/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.682     2.718    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.945 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.945    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_high_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.531ns (61.755%)  route 0.948ns (38.245%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.588     1.532    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  alu_manual/D_b_high_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     1.696 f  alu_manual/D_b_high_q_reg[15]/Q
                         net (fo=3, routed)           0.071     1.767    alu_manual/D_b_high_q[15]
    SLICE_X61Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.812 r  alu_manual/io_led[2][7]_INST_0_i_13/O
                         net (fo=1, routed)           0.211     2.023    alu_manual/io_led[2][7]_INST_0_i_13_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.068 r  alu_manual/io_led[2][7]_INST_0_i_4/O
                         net (fo=1, routed)           0.050     2.119    alu_manual/io_led[2][7]_INST_0_i_4_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.045     2.164 r  alu_manual/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.615     2.779    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     4.011 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     4.011    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_low_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.412ns (56.390%)  route 1.092ns (43.610%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.593     1.537    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  alu_manual/D_a_low_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  alu_manual/D_a_low_q_reg[8]/Q
                         net (fo=33, routed)          0.332     2.010    alu_manual/in13[0]
    SLICE_X61Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.055 r  alu_manual/io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.760     2.814    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     4.040 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     4.040    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_low_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.415ns (52.451%)  route 1.283ns (47.549%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.593     1.537    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y40         FDRE                                         r  alu_manual/D_a_low_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  alu_manual/D_a_low_q_reg[13]/Q
                         net (fo=30, routed)          0.623     2.301    alu_manual/in13[5]
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.346 r  alu_manual/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.660     3.006    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     4.235 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     4.235    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_high_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.702ns  (logic 1.498ns (55.446%)  route 1.204ns (44.553%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.591     1.535    alu_manual/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  alu_manual/D_b_high_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  alu_manual/D_b_high_q_reg[10]/Q
                         net (fo=8, routed)           0.122     1.798    alu_manual/D_b_high_q[10]
    SLICE_X63Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.843 r  alu_manual/io_led[2][2]_INST_0_i_4/O
                         net (fo=4, routed)           0.312     2.155    alu_manual/M_alu_b[26]
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.045     2.200 r  alu_manual/io_led[2][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.058     2.258    alu_manual/io_led[2][2]_INST_0_i_2_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.045     2.303 r  alu_manual/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.712     3.015    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     4.237 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     4.237    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_seg_multiplex_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.781ns  (logic 1.528ns (54.926%)  route 1.254ns (45.074%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.553     1.497    alu_manual/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  alu_manual/D_seg_multiplex_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141     1.638 f  alu_manual/D_seg_multiplex_q_reg[0]/Q
                         net (fo=17, routed)          0.319     1.957    alu_manual/D_seg_multiplex_q[0]
    SLICE_X49Y24         LUT2 (Prop_lut2_I1_O)        0.043     2.000 r  alu_manual/io_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.934     2.934    io_select_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         1.344     4.278 r  io_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.278    io_select[1]
    R8                                                                r  io_select[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_low_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.760ns  (logic 1.463ns (53.001%)  route 1.297ns (46.999%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.594     1.538    alu_manual/clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  alu_manual/D_a_low_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  alu_manual/D_a_low_q_reg[5]/Q
                         net (fo=38, routed)          0.374     2.076    alu_manual/D_a_low_q_reg_n_0_[5]
    SLICE_X58Y39         LUT6 (Prop_lut6_I0_O)        0.045     2.121 r  alu_manual/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.923     3.044    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     4.298 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     4.298    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.843ns  (logic 1.634ns (27.963%)  route 4.209ns (72.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.919     4.429    reset_cond/rst_n_IBUF
    SLICE_X44Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.553 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.290     5.843    reset_cond/M_reset_cond_in
    SLICE_X52Y34         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.446     4.851    reset_cond/CLK
    SLICE_X52Y34         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            alu_manual/D_b_high_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.775ns  (logic 1.536ns (26.596%)  route 4.239ns (73.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  D_a_low_q_reg[14]_i_1/O
                         net (fo=4, routed)           4.239     5.775    alu_manual/D[14]
    SLICE_X60Y32         FDRE                                         r  alu_manual/D_b_high_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.510     4.915    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  alu_manual/D_b_high_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            alu_manual/D_a_high_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.635ns  (logic 1.536ns (27.256%)  route 4.099ns (72.744%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  D_a_low_q_reg[14]_i_1/O
                         net (fo=4, routed)           4.099     5.635    alu_manual/D[14]
    SLICE_X58Y33         FDRE                                         r  alu_manual/D_a_high_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.511     4.916    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  alu_manual/D_a_high_q_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.626ns  (logic 1.634ns (29.042%)  route 3.992ns (70.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.919     4.429    reset_cond/rst_n_IBUF
    SLICE_X44Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.553 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.073     5.626    reset_cond/M_reset_cond_in
    SLICE_X49Y30         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.440     4.845    reset_cond/CLK
    SLICE_X49Y30         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.626ns  (logic 1.634ns (29.042%)  route 3.992ns (70.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.919     4.429    reset_cond/rst_n_IBUF
    SLICE_X44Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.553 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.073     5.626    reset_cond/M_reset_cond_in
    SLICE_X49Y30         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.440     4.845    reset_cond/CLK
    SLICE_X49Y30         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.626ns  (logic 1.634ns (29.042%)  route 3.992ns (70.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.919     4.429    reset_cond/rst_n_IBUF
    SLICE_X44Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.553 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.073     5.626    reset_cond/M_reset_cond_in
    SLICE_X49Y30         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.440     4.845    reset_cond/CLK
    SLICE_X49Y30         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            alu_manual/D_b_low_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.571ns  (logic 1.504ns (26.995%)  route 4.067ns (73.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    C3                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  D_a_low_q_reg[10]_i_1/O
                         net (fo=4, routed)           4.067     5.571    alu_manual/D[10]
    SLICE_X50Y42         FDRE                                         r  alu_manual/D_b_low_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451     4.856    alu_manual/clk_IBUF_BUFG
    SLICE_X50Y42         FDRE                                         r  alu_manual/D_b_low_q_reg[10]/C

Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            alu_manual/D_a_low_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.369ns  (logic 1.536ns (28.610%)  route 3.833ns (71.390%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  D_a_low_q_reg[14]_i_1/O
                         net (fo=4, routed)           3.833     5.369    alu_manual/D[14]
    SLICE_X58Y40         FDRE                                         r  alu_manual/D_a_low_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.516     4.921    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y40         FDRE                                         r  alu_manual/D_a_low_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            alu_manual/D_a_low_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.352ns  (logic 1.534ns (28.670%)  route 3.817ns (71.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  D_a_low_q_reg[15]_i_2/O
                         net (fo=4, routed)           3.817     5.352    alu_manual/D[15]
    SLICE_X58Y40         FDRE                                         r  alu_manual/D_a_low_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.516     4.921    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y40         FDRE                                         r  alu_manual/D_a_low_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            alu_manual/D_b_low_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 1.474ns (27.642%)  route 3.858ns (72.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  D_a_low_q_reg[0]_i_1/O
                         net (fo=4, routed)           3.858     5.332    alu_manual/D[0]
    SLICE_X52Y40         FDRE                                         r  alu_manual/D_b_low_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450     4.855    alu_manual/clk_IBUF_BUFG
    SLICE_X52Y40         FDRE                                         r  alu_manual/D_b_low_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            alu_manual/D_a_low_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.236ns (27.381%)  route 0.626ns (72.619%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  D_a_low_q_reg[4]_i_1/O
                         net (fo=4, routed)           0.626     0.862    alu_manual/D[4]
    SLICE_X64Y42         FDRE                                         r  alu_manual/D_a_low_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.865     2.055    alu_manual/clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  alu_manual/D_a_low_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            alu_manual/D_b_high_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.236ns (26.157%)  route 0.666ns (73.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  D_a_low_q_reg[4]_i_1/O
                         net (fo=4, routed)           0.666     0.902    alu_manual/D[4]
    SLICE_X63Y40         FDRE                                         r  alu_manual/D_b_high_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.865     2.055    alu_manual/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  alu_manual/D_b_high_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            alu_manual/D_b_high_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.239ns (24.544%)  route 0.734ns (75.456%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  D_a_low_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.734     0.973    alu_manual/D[1]
    SLICE_X61Y42         FDRE                                         r  alu_manual/D_b_high_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     2.053    alu_manual/clk_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  alu_manual/D_b_high_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[0][5]
                            (input port)
  Destination:            alu_manual/D_a_low_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.230ns (23.502%)  route 0.748ns (76.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[0][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  D_a_low_q_reg[5]_i_1/O
                         net (fo=4, routed)           0.748     0.978    alu_manual/D[5]
    SLICE_X64Y42         FDRE                                         r  alu_manual/D_a_low_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.865     2.055    alu_manual/clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  alu_manual/D_a_low_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            alu_manual/D_a_low_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.239ns (23.138%)  route 0.794ns (76.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  D_a_low_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.794     1.033    alu_manual/D[1]
    SLICE_X58Y41         FDRE                                         r  alu_manual/D_a_low_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     2.053    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  alu_manual/D_a_low_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[0][3]
                            (input port)
  Destination:            alu_manual/D_a_low_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.254ns (24.435%)  route 0.786ns (75.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[0][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  D_a_low_q_reg[3]_i_1/O
                         net (fo=4, routed)           0.786     1.040    alu_manual/D[3]
    SLICE_X64Y42         FDRE                                         r  alu_manual/D_a_low_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.865     2.055    alu_manual/clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  alu_manual/D_a_low_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[0][6]
                            (input port)
  Destination:            alu_manual/D_a_low_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.286ns (26.767%)  route 0.784ns (73.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[0][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  D_a_low_q_reg[6]_i_1/O
                         net (fo=4, routed)           0.784     1.070    alu_manual/D[6]
    SLICE_X64Y42         FDRE                                         r  alu_manual/D_a_low_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.865     2.055    alu_manual/clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  alu_manual/D_a_low_q_reg[6]/C

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            alu_manual/D_a_high_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.236ns (21.676%)  route 0.853ns (78.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  D_a_low_q_reg[4]_i_1/O
                         net (fo=4, routed)           0.853     1.088    alu_manual/D[4]
    SLICE_X56Y40         FDRE                                         r  alu_manual/D_a_high_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     2.026    alu_manual/clk_IBUF_BUFG
    SLICE_X56Y40         FDRE                                         r  alu_manual/D_a_high_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[0][5]
                            (input port)
  Destination:            alu_manual/D_b_high_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.230ns (21.091%)  route 0.860ns (78.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[0][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  D_a_low_q_reg[5]_i_1/O
                         net (fo=4, routed)           0.860     1.090    alu_manual/D[5]
    SLICE_X63Y40         FDRE                                         r  alu_manual/D_b_high_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.865     2.055    alu_manual/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  alu_manual/D_b_high_q_reg[5]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            alu_manual/forLoop_idx_0_989949942[1].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.099ns  (logic 0.257ns (23.348%)  route 0.843ns (76.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.843     1.099    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X64Y52         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.864     2.054    alu_manual/forLoop_idx_0_989949942[1].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  alu_manual/forLoop_idx_0_989949942[1].io_button_cond/sync/D_pipe_q_reg[0]/C





