5 18 1fda1 13 3 ffffffff TOP
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (always_latch2.vcd) 2 -o (always_latch2.cdd) 2 -v (always_latch2.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 always_latch2.verilator.v 8 20 1 
2 1 0 0 0 0 1 1 1004 0 0 1 1 b
2 2 0 0 0 0 1 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 0 0 0 0 1 1 1004 0 0 1 1 c
2 4 0 0 0 0 1 29 1008 3 0 1 18 0 1 0 0 0 0
2 5 0 0 0 0 1 2b 1008 2 4 1 18 0 1 0 0 0 0
2 6 12 12 12 b 4 50 100a 5 0 1 18 0 1 0 0 0 0
2 7 13 13 13 b000b 1 1 1004 0 0 1 1 c
2 8 13 13 13 70007 1 1 1004 0 0 1 1 b
2 9 13 13 13 7000b 1 8 1184 7 8 1 18 0 1 1 1 0 0
2 10 13 13 13 20002 0 1 1410 0 0 1 1 a
2 11 13 13 13 2000b 2 38 6 9 10
2 12 16 16 16 11001e c 1 300c 0 0 1 1 verilatorclock
2 13 16 16 16 9001e 12 27 300a 12 0 1 18 0 1 0 0 0 0
2 14 17 17 17 f0010 6 0 3008 0 0 32 48 b 0
2 15 17 17 17 6000a 6 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 16 17 17 17 60010 6 11 10303c 14 15 1 18 0 1 1 1 0 0
2 17 17 17 17 20012 6 39 10002e 16 0
2 18 0 0 0 0 1 5a 3002 0 0 1 18 0 1 0 0 0 0
1 verilatorclock 1 8 17 1 0 0 0 1 17 1 1 0 1 1 0
1 a 2 10 70004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 3 10 70007 1 0 0 0 1 17 0 1 0 0 0 0
1 c 4 10 7000a 1 0 0 0 1 17 0 1 0 0 0 0
4 18 26 13 13 13
4 6 1 11 0 6
4 11 6 6 6 6
4 13 1 17 0 13
4 17 4 18 13 13
