$date
	Sun Dec 31 00:36:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module freq_div_2_tb $end
$var wire 1 ! clk_out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module fd1 $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 ! clk_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1#
0"
0!
$end
#10
1"
#20
0"
#30
1"
#40
0"
#50
1"
#60
0"
#70
1"
#80
0"
#90
1"
#100
1!
0"
0#
#110
1"
#120
0!
0"
#130
1"
#140
1!
0"
#150
1"
#160
0!
0"
#170
1"
#180
1!
0"
#190
1"
#200
0!
0"
#210
1"
#220
1!
0"
#230
1"
#240
0!
0"
#250
1"
#260
1!
0"
#270
1"
#280
0!
0"
#290
1"
#300
1!
0"
#310
1"
#320
0!
0"
#330
1"
#340
1!
0"
#350
1"
#360
0!
0"
#370
1"
#380
1!
0"
#390
1"
#400
0!
0"
#410
1"
#420
1!
0"
#430
1"
#440
0!
0"
#450
1"
#460
1!
0"
#470
1"
#480
0!
0"
#490
1"
#500
1!
0"
#510
1"
#520
0!
0"
#530
1"
#540
1!
0"
#550
1"
#560
0!
0"
#570
1"
#580
1!
0"
#590
1"
#600
0!
0"
#610
1"
#620
1!
0"
#630
1"
#640
0!
0"
#650
1"
#660
1!
0"
#670
1"
#680
0!
0"
#690
1"
#700
1!
0"
#710
1"
#720
0!
0"
#730
1"
#740
1!
0"
#750
1"
#760
0!
0"
#770
1"
#780
1!
0"
#790
1"
#800
0!
0"
#810
1"
#820
1!
0"
#830
1"
#840
0!
0"
#850
1"
#860
1!
0"
#870
1"
#880
0!
0"
#890
1"
#900
1!
0"
#910
1"
#920
0!
0"
#930
1"
#940
1!
0"
#950
1"
#960
0!
0"
#970
1"
#980
1!
0"
#990
1"
#1000
0!
0"
#1010
1"
#1020
1!
0"
#1030
1"
#1040
0!
0"
#1050
1"
#1060
1!
0"
#1070
1"
#1080
0!
0"
#1090
1"
#1100
