MIF/HEX Update report for RV_FPGA_PLC_Potato
Thu Feb  7 02:31:57 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. MIF/HEX Update Summary
  3. MIF/HEX Update Processed Files
  4. MIF/HEX Update Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------+
; MIF/HEX Update Summary                                        ;
+-----------------------+---------------------------------------+
; MIF/HEX Update Status ; Successful - Thu Feb  7 02:31:57 2019 ;
; Revision Name         ; RV_FPGA_PLC_Potato                    ;
; Top-level Entity Name ; RV_FPGA_PLC_Potato                    ;
; Family                ; Cyclone V                             ;
; Device                ; 5CGXFC5C6F27C7                        ;
+-----------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; MIF/HEX Update Processed Files                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------+
; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/bootloader.mif                                               ;
; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/RV_FPGA_PLC_Potato.ram0_pp_fifo_64a0ced3.hdl.mif          ;
; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/RV_FPGA_PLC_Potato.ram0_pp_register_file_b60e35e6.hdl.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------+
; MIF/HEX Update Messages ;
+-------------------------+
Info: *******************************************************************
Info: Running Quartus Prime MIF/HEX Update
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Feb  7 02:31:40 2019
Info: Command: quartus_cdb RV_FPGA_PLC_Potato -c RV_FPGA_PLC_Potato --update_mif
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/bootloader.mif File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/bootloader.mif Line: 0
    Info (39025): Processed Memory Initialization File /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/RV_FPGA_PLC_Potato.ram0_pp_fifo_64a0ced3.hdl.mif File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/RV_FPGA_PLC_Potato.ram0_pp_fifo_64a0ced3.hdl.mif Line: 0
    Info (39025): Processed Memory Initialization File /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/RV_FPGA_PLC_Potato.ram0_pp_register_file_b60e35e6.hdl.mif File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/RV_FPGA_PLC_Potato.ram0_pp_register_file_b60e35e6.hdl.mif Line: 0
Info: Quartus Prime MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 1362 megabytes
    Info: Processing ended: Thu Feb  7 02:31:57 2019
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:17


