# Let the output of the past stage (exe) be listed first.
rsr1: 16
result: 16
flgs: 3

# And the signals passed from the previous buffer next.
fnc: 3

int_cal

mr
mw

ps_pp

wb
out_en

dst: 3

pc: 32
