

================================================================
== Vivado HLS Report for 'convolution_3'
================================================================
* Date:           Wed Nov  7 21:46:03 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.716|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  200043|  200043|  200043|  200043|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  200041|  200041|        47|          5|          5|  40000|    yes   |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    816|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     12|     901|   1812|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    509|
|Register         |        0|      -|    1943|    256|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     12|    2844|   3393|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|       2|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |conv1_fadd_32ns_3bkb_U40  |conv1_fadd_32ns_3bkb  |        0|      2|  205|  390|
    |conv1_fadd_32ns_3bkb_U41  |conv1_fadd_32ns_3bkb  |        0|      2|  205|  390|
    |conv1_fadd_32ns_3bkb_U42  |conv1_fadd_32ns_3bkb  |        0|      2|  205|  390|
    |conv1_fmul_32ns_3cud_U43  |conv1_fmul_32ns_3cud  |        0|      3|  143|  321|
    |conv1_fmul_32ns_3cud_U44  |conv1_fmul_32ns_3cud  |        0|      3|  143|  321|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     12|  901| 1812|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |co_3_fu_439_p2                    |     +    |      0|  0|  15|           5|           1|
    |h_3_fu_523_p2                     |     +    |      0|  0|  13|           4|           1|
    |indvar_flatten34_op_fu_671_p2     |     +    |      0|  0|  15|           9|           1|
    |indvar_flatten84_op_fu_685_p2     |     +    |      0|  0|  12|          12|           1|
    |indvar_flatten_next5_fu_433_p2    |     +    |      0|  0|  23|          16|           1|
    |indvar_flatten_op_fu_657_p2       |     +    |      0|  0|  15|           6|           1|
    |m_1_fu_733_p2                     |     +    |      0|  0|  12|           3|           1|
    |n_2_fu_962_p2                     |     +    |      0|  0|  12|           3|           1|
    |tmp_103_fu_862_p2                 |     +    |      0|  0|  13|           4|           4|
    |tmp_115_mid1_fu_758_p2            |     +    |      0|  0|  13|           4|           4|
    |tmp_165_fu_713_p2                 |     +    |      0|  0|  12|           8|           8|
    |tmp_168_fu_1089_p2                |     +    |      0|  0|  12|           9|           9|
    |tmp_171_fu_1098_p2                |     +    |      0|  0|  12|           9|           9|
    |tmp_172_fu_1124_p2                |     +    |      0|  0|  12|          12|          12|
    |tmp_174_fu_1133_p2                |     +    |      0|  0|  12|          12|          12|
    |tmp_176_fu_752_p2                 |     +    |      0|  0|  12|           8|           8|
    |tmp_177_fu_833_p2                 |     +    |      0|  0|  12|          10|          10|
    |tmp_179_fu_839_p2                 |     +    |      0|  0|  12|          12|           8|
    |tmp_180_fu_892_p2                 |     +    |      0|  0|  12|          12|           9|
    |tmp_181_fu_897_p2                 |     +    |      0|  0|  12|          12|          10|
    |tmp_182_fu_922_p2                 |     +    |      0|  0|  12|          12|          10|
    |tmp_183_fu_927_p2                 |     +    |      0|  0|  12|          12|          10|
    |tmp_184_fu_850_p2                 |     +    |      0|  0|  12|          10|          10|
    |tmp_185_fu_871_p2                 |     +    |      0|  0|  12|          12|          12|
    |tmp_186_fu_881_p2                 |     +    |      0|  0|  12|          12|          12|
    |tmp_187_fu_902_p2                 |     +    |      0|  0|  12|          12|          12|
    |tmp_188_fu_912_p2                 |     +    |      0|  0|  12|          12|          12|
    |tmp_189_fu_942_p2                 |     +    |      0|  0|  12|          12|          12|
    |tmp_190_fu_952_p2                 |     +    |      0|  0|  12|          12|          12|
    |tmp_97_fu_421_p2                  |     +    |      0|  0|  13|           4|           4|
    |w_4_fu_583_p2                     |     +    |      0|  0|  13|           4|           1|
    |tmp_178_fu_793_p2                 |     -    |      0|  0|  12|          12|          12|
    |exitcond_flatten36_m_fu_517_p2    |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_mid_2_fu_577_p2  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_mid_fu_505_p2    |    and   |      0|  0|   2|           1|           1|
    |exitcond_mid1_fu_571_p2           |    and   |      0|  0|   2|           1|           1|
    |exitcond_mid2_fu_631_p2           |    and   |      0|  0|   2|           1|           1|
    |exitcond_mid_fu_493_p2            |    and   |      0|  0|   2|           1|           1|
    |or_cond5_fu_817_p2                |    and   |      0|  0|   2|           1|           1|
    |tmp_117_mid3_fu_723_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp_117_mid4_fu_728_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp_117_mid_fu_719_p2             |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten1_fu_499_p2       |   icmp   |      0|  0|  11|           6|           5|
    |exitcond_flatten2_fu_511_p2       |   icmp   |      0|  0|  13|           9|           8|
    |exitcond_flatten5_fu_427_p2       |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_flatten_fu_445_p2        |   icmp   |      0|  0|  13|          12|          12|
    |exitcond_fu_487_p2                |   icmp   |      0|  0|   9|           3|           3|
    |tmp_101_fu_936_p2                 |   icmp   |      0|  0|   9|           3|           1|
    |tmp_117_fu_812_p2                 |   icmp   |      0|  0|   9|           3|           4|
    |tmp_117_mid1_fu_799_p2            |   icmp   |      0|  0|   9|           3|           4|
    |tmp_169_fu_481_p2                 |   icmp   |      0|  0|   9|           3|           4|
    |not_exitcond_flatten_1_fu_565_p2  |    or    |      0|  0|   2|           1|           1|
    |tmp_100_fu_932_p2                 |    or    |      0|  0|   3|           3|           3|
    |tmp_170_fu_529_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_173_fu_589_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_175_fu_637_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_95_fu_595_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_96_fu_643_p2                  |    or    |      0|  0|   2|           1|           1|
    |h_mid_fu_451_p3                   |  select  |      0|  0|   4|           1|           1|
    |indvar_flatten_next3_fu_677_p3    |  select  |      0|  0|   9|           1|           1|
    |indvar_flatten_next4_fu_691_p3    |  select  |      0|  0|  12|           1|           1|
    |indvar_flatten_next_fu_663_p3     |  select  |      0|  0|   6|           1|           1|
    |m_mid1_fu_601_p3                  |  select  |      0|  0|   3|           1|           1|
    |n_mid2_fu_649_p3                  |  select  |      0|  0|   3|           1|           1|
    |p_10_fu_1025_p3                   |  select  |      0|  0|  32|           1|           1|
    |p_11_fu_995_p3                    |  select  |      0|  0|  32|           1|           1|
    |p_12_fu_1003_p3                   |  select  |      0|  0|  32|           1|           1|
    |p_13_fu_973_p3                    |  select  |      0|  0|  32|           1|           1|
    |p_14_fu_981_p3                    |  select  |      0|  0|  32|           1|           1|
    |p_s_fu_1017_p3                    |  select  |      0|  0|  32|           1|           1|
    |tmp_100_mid2_fu_543_p3            |  select  |      0|  0|   4|           1|           4|
    |tmp_107_mid2_fu_609_p3            |  select  |      0|  0|   4|           1|           4|
    |tmp_114_mid2_fu_742_p3            |  select  |      0|  0|   3|           1|           3|
    |tmp_116_mid2_fu_763_p3            |  select  |      0|  0|   4|           1|           4|
    |tmp_116_mid3_fu_551_p3            |  select  |      0|  0|   4|           1|           4|
    |tmp_116_mid5_fu_617_p3            |  select  |      0|  0|   4|           1|           4|
    |tmp_116_mid_fu_467_p3             |  select  |      0|  0|   4|           1|           1|
    |tmp_117_mid2_fu_805_p3            |  select  |      0|  0|   2|           1|           1|
    |tmp_93_mid2_v_fu_459_p3           |  select  |      0|  0|   5|           1|           5|
    |w_mid_fu_535_p3                   |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |exitcond_flatten36_n_fu_559_p2    |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_2_fu_625_p2  |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_475_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 816|         401|         358|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9                   |   9|          2|    1|          2|
    |ap_phi_mux_co_phi_fu_313_p4               |   9|          2|    5|         10|
    |ap_phi_mux_h_phi_fu_335_p4                |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten3_phi_fu_302_p4  |   9|          2|   16|         32|
    |ap_phi_mux_indvar_flatten4_phi_fu_324_p4  |   9|          2|   12|         24|
    |ap_phi_mux_indvar_flatten5_phi_fu_346_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_368_p4   |   9|          2|    6|         12|
    |ap_phi_mux_m_phi_fu_379_p4                |   9|          2|    3|          6|
    |ap_phi_mux_n_phi_fu_390_p4                |   9|          2|    3|          6|
    |ap_phi_mux_w_phi_fu_357_p4                |   9|          2|    4|          8|
    |co_reg_309                                |   9|          2|    5|         10|
    |grp_fu_397_p0                             |  27|          5|   32|        160|
    |grp_fu_397_p1                             |  27|          5|   32|        160|
    |grp_fu_401_p0                             |  27|          5|   32|        160|
    |grp_fu_401_p1                             |  27|          5|   32|        160|
    |grp_fu_405_p0                             |  27|          5|   32|        160|
    |grp_fu_405_p1                             |  27|          5|   32|        160|
    |grp_fu_409_p0                             |  21|          4|   32|        128|
    |grp_fu_409_p1                             |  21|          4|   32|        128|
    |grp_fu_413_p0                             |  21|          4|   32|        128|
    |grp_fu_413_p1                             |  21|          4|   32|        128|
    |h_reg_331                                 |   9|          2|    4|          8|
    |indvar_flatten3_reg_298                   |   9|          2|   16|         32|
    |indvar_flatten4_reg_320                   |   9|          2|   12|         24|
    |indvar_flatten5_reg_342                   |   9|          2|    9|         18|
    |indvar_flatten_reg_364                    |   9|          2|    6|         12|
    |input_r_address0                          |  21|          4|   11|         44|
    |input_r_address1                          |  21|          4|   11|         44|
    |m_reg_375                                 |   9|          2|    3|          6|
    |n_reg_386                                 |   9|          2|    3|          6|
    |w_reg_353                                 |   9|          2|    4|          8|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 509|        102|  469|       1820|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |bias_load_reg_1577                  |  32|   0|   32|          0|
    |co_reg_309                          |   5|   0|    5|          0|
    |exitcond_flatten5_reg_1180          |   1|   0|    1|          0|
    |exitcond_mid2_reg_1244              |   1|   0|    1|          0|
    |h_reg_331                           |   4|   0|    4|          0|
    |indvar_flatten3_reg_298             |  16|   0|   16|          0|
    |indvar_flatten4_reg_320             |  12|   0|   12|          0|
    |indvar_flatten5_reg_342             |   9|   0|    9|          0|
    |indvar_flatten_next3_reg_1265       |   9|   0|    9|          0|
    |indvar_flatten_next4_reg_1270       |  12|   0|   12|          0|
    |indvar_flatten_next5_reg_1184       |  16|   0|   16|          0|
    |indvar_flatten_next_reg_1260        |   6|   0|    6|          0|
    |indvar_flatten_reg_364              |   6|   0|    6|          0|
    |input_load_16_reg_1372              |  32|   0|   32|          0|
    |input_load_17_reg_1412              |  32|   0|   32|          0|
    |input_load_18_reg_1422              |  32|   0|   32|          0|
    |input_load_19_reg_1437              |  32|   0|   32|          0|
    |input_load_20_reg_1447              |  32|   0|   32|          0|
    |input_load_reg_1362                 |  32|   0|   32|          0|
    |m_mid1_reg_1221                     |   3|   0|    3|          0|
    |m_reg_375                           |   3|   0|    3|          0|
    |n_2_reg_1427                        |   3|   0|    3|          0|
    |n_mid2_reg_1251                     |   3|   0|    3|          0|
    |n_reg_386                           |   3|   0|    3|          0|
    |not_exitcond_flatten_1_reg_1216     |   1|   0|    1|          0|
    |not_exitcond_flatten_2_reg_1239     |   1|   0|    1|          0|
    |not_exitcond_flatten_reg_1199       |   1|   0|    1|          0|
    |or_cond5_reg_1297                   |   1|   0|    1|          0|
    |output_addr_reg_1562                |  11|   0|   11|          0|
    |output_addr_reg_1562_pp0_iter8_reg  |  11|   0|   11|          0|
    |tmp_100_mid2_reg_1209               |   4|   0|    4|          0|
    |tmp_101_reg_1377                    |   1|   0|    1|          0|
    |tmp_101_reg_1377_pp0_iter1_reg      |   1|   0|    1|          0|
    |tmp_104_cast_reg_1319               |   4|   0|   12|          8|
    |tmp_105_reg_1452                    |  32|   0|   32|          0|
    |tmp_106_reg_1512                    |  32|   0|   32|          0|
    |tmp_107_mid2_reg_1227               |   4|   0|    4|          0|
    |tmp_107_reg_1457                    |  32|   0|   32|          0|
    |tmp_108_reg_1517                    |  32|   0|   32|          0|
    |tmp_109_reg_1472                    |  32|   0|   32|          0|
    |tmp_110_reg_1522                    |  32|   0|   32|          0|
    |tmp_110_reg_1522_pp0_iter3_reg      |  32|   0|   32|          0|
    |tmp_111_reg_1477                    |  32|   0|   32|          0|
    |tmp_112_reg_1527                    |  32|   0|   32|          0|
    |tmp_113_reg_1492                    |  32|   0|   32|          0|
    |tmp_114_mid2_reg_1275               |   3|   0|    3|          0|
    |tmp_114_reg_1532                    |  32|   0|   32|          0|
    |tmp_115_reg_1497                    |  32|   0|   32|          0|
    |tmp_116_mid5_reg_1234               |   4|   0|    4|          0|
    |tmp_116_reg_1537                    |  32|   0|   32|          0|
    |tmp_118_reg_1542                    |  32|   0|   32|          0|
    |tmp_119_reg_1547                    |  32|   0|   32|          0|
    |tmp_120_reg_1552                    |  32|   0|   32|          0|
    |tmp_121_reg_1557                    |  32|   0|   32|          0|
    |tmp_122_reg_1572                    |  32|   0|   32|          0|
    |tmp_123_reg_1582                    |  32|   0|   32|          0|
    |tmp_169_reg_1204                    |   1|   0|    1|          0|
    |tmp_176_reg_1281                    |   8|   0|    8|          0|
    |tmp_178_reg_1287                    |  11|   0|   12|          1|
    |tmp_230_cast_reg_1301               |  10|   0|   64|         54|
    |tmp_89_fu_130                       |  32|   0|   32|          0|
    |tmp_90_fu_126                       |  32|   0|   32|          0|
    |tmp_91_fu_122                       |  32|   0|   32|          0|
    |tmp_92_fu_118                       |  32|   0|   32|          0|
    |tmp_93_fu_114                       |  32|   0|   32|          0|
    |tmp_93_mid2_v_reg_1189              |   5|   0|    5|          0|
    |tmp_s_fu_134                        |  32|   0|   32|          0|
    |w_reg_353                           |   4|   0|    4|          0|
    |weights_0_load_reg_1347             |  32|   0|   32|          0|
    |weights_1_load_reg_1367             |  32|   0|   32|          0|
    |weights_2_load_reg_1407             |  32|   0|   32|          0|
    |weights_3_load_reg_1417             |  32|   0|   32|          0|
    |weights_4_load_reg_1432             |  32|   0|   32|          0|
    |weights_5_load_reg_1442             |  32|   0|   32|          0|
    |exitcond_flatten5_reg_1180          |  64|  32|    1|          0|
    |or_cond5_reg_1297                   |  64|  32|    1|          0|
    |tmp_100_mid2_reg_1209               |  64|  32|    4|          0|
    |tmp_107_mid2_reg_1227               |  64|  32|    4|          0|
    |tmp_112_reg_1527                    |  64|  32|   32|          0|
    |tmp_114_reg_1532                    |  64|  32|   32|          0|
    |tmp_116_reg_1537                    |  64|  32|   32|          0|
    |tmp_93_mid2_v_reg_1189              |  64|  32|    5|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1943| 256| 1605|         63|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | convolution_3 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | convolution_3 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | convolution_3 | return value |
|ap_done             | out |    1| ap_ctrl_hs | convolution_3 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | convolution_3 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | convolution_3 | return value |
|input_r_address0    | out |   11|  ap_memory |    input_r    |     array    |
|input_r_ce0         | out |    1|  ap_memory |    input_r    |     array    |
|input_r_q0          |  in |   32|  ap_memory |    input_r    |     array    |
|input_r_address1    | out |   11|  ap_memory |    input_r    |     array    |
|input_r_ce1         | out |    1|  ap_memory |    input_r    |     array    |
|input_r_q1          |  in |   32|  ap_memory |    input_r    |     array    |
|weights_0_address0  | out |    9|  ap_memory |   weights_0   |     array    |
|weights_0_ce0       | out |    1|  ap_memory |   weights_0   |     array    |
|weights_0_q0        |  in |   32|  ap_memory |   weights_0   |     array    |
|weights_1_address0  | out |    9|  ap_memory |   weights_1   |     array    |
|weights_1_ce0       | out |    1|  ap_memory |   weights_1   |     array    |
|weights_1_q0        |  in |   32|  ap_memory |   weights_1   |     array    |
|weights_2_address0  | out |    9|  ap_memory |   weights_2   |     array    |
|weights_2_ce0       | out |    1|  ap_memory |   weights_2   |     array    |
|weights_2_q0        |  in |   32|  ap_memory |   weights_2   |     array    |
|weights_3_address0  | out |    9|  ap_memory |   weights_3   |     array    |
|weights_3_ce0       | out |    1|  ap_memory |   weights_3   |     array    |
|weights_3_q0        |  in |   32|  ap_memory |   weights_3   |     array    |
|weights_4_address0  | out |    9|  ap_memory |   weights_4   |     array    |
|weights_4_ce0       | out |    1|  ap_memory |   weights_4   |     array    |
|weights_4_q0        |  in |   32|  ap_memory |   weights_4   |     array    |
|weights_5_address0  | out |    9|  ap_memory |   weights_5   |     array    |
|weights_5_ce0       | out |    1|  ap_memory |   weights_5   |     array    |
|weights_5_q0        |  in |   32|  ap_memory |   weights_5   |     array    |
|bias_address0       | out |    4|  ap_memory |      bias     |     array    |
|bias_ce0            | out |    1|  ap_memory |      bias     |     array    |
|bias_q0             |  in |   32|  ap_memory |      bias     |     array    |
|output_r_address0   | out |   11|  ap_memory |    output_r   |     array    |
|output_r_ce0        | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0        | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d0         | out |   32|  ap_memory |    output_r   |     array    |
+--------------------+-----+-----+------------+---------------+--------------+

