Info (10281): Verilog HDL Declaration information at instq.v(5): object "PC" differs only in case from object "pc" in the same scope File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v Line: 5
Warning (10268): Verilog HDL information at rs.v(89): always construct contains both blocking and non-blocking assignments File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 89
