Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 19:48:20 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_63_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 ModCount591_instance/count_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No20_instance/Y_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.313ns (8.940%)  route 3.188ns (91.060%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.453ns = ( 6.453 - 4.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.013ns (routing 0.921ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.836ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=51659, routed)       2.013     2.950    ModCount591_instance/clk_IBUF_BUFG
    SLICE_X118Y448       FDCE                                         r  ModCount591_instance/count_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y448       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.026 r  ModCount591_instance/count_reg[2]_rep/Q
                         net (fo=130, routed)         1.003     4.029    ModCount591_instance/Y_reg[26]
    SLICE_X122Y360       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     4.082 r  ModCount591_instance/Y[33]_i_7/O
                         net (fo=102, routed)         1.414     5.496    MUX_Sum10_3_impl_0_instance/count_reg[1]
    SLICE_X117Y467       MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.070     5.566 r  MUX_Sum10_3_impl_0_instance/Y_reg[30]_i_8/O
                         net (fo=1, routed)           0.730     6.296    MUX_Sum10_3_impl_0_instance/Y_reg[30]_i_8_n_0
    SLICE_X144Y462       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.346 r  MUX_Sum10_3_impl_0_instance/Y[30]_i_3/O
                         net (fo=1, routed)           0.010     6.356    MUX_Sum10_3_impl_0_instance/Y[30]_i_3_n_0
    SLICE_X144Y462       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     6.420 r  MUX_Sum10_3_impl_0_instance/Y_reg[30]_i_1/O
                         net (fo=1, routed)           0.031     6.451    Delay1No20_instance/D[30]
    SLICE_X144Y462       FDCE                                         r  Delay1No20_instance/Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=51659, routed)       1.806     6.453    Delay1No20_instance/clk_IBUF_BUFG
    SLICE_X144Y462       FDCE                                         r  Delay1No20_instance/Y_reg[30]/C
                         clock pessimism              0.433     6.886    
                         clock uncertainty           -0.035     6.850    
    SLICE_X144Y462       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.875    Delay1No20_instance/Y_reg[30]
  -------------------------------------------------------------------
                         required time                          6.875    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  0.424    




