# Reading C:/Users/lifbr/Desktop/QuartusPrime18.1/modelsim_ase/tcl/vsim/pref.tcl
# do CORDIC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Users/lifbr/Desktop/QuartusPrime18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lifbr/Desktop/New\ folder\ (2) {C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:47 on Mar 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lifbr/Desktop/New folder (2)" C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Top.v 
# -- Compiling module CORDIC_Top
# 
# Top level modules:
# 	CORDIC_Top
# End time: 11:40:47 on Mar 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lifbr/Desktop/New\ folder\ (2) {C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:47 on Mar 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lifbr/Desktop/New folder (2)" C:/Users/lifbr/Desktop/New folder (2)/CORDIC_Stage.v 
# -- Compiling module CORDIC_Stage
# 
# Top level modules:
# 	CORDIC_Stage
# End time: 11:40:47 on Mar 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Loading project bench
