Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Nov 14 10:32:49 2017
| Host         : yanxiang-W520 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.243        0.000                      0                36927        0.024        0.000                      0                36871        2.633        0.000                       0                 14592  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
  clkfbout  {0.000 25.000}     50.000          20.000          
  clkout0   {0.000 40.686}     81.373          12.289          
clk_fpga_1  {0.000 33.000}     66.000          15.152          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.243        0.000                      0                13263        0.026        0.000                      0                13263        3.000        0.000                       0                  5420  
  clkfbout                                                                                                                                                      2.633        0.000                       0                     2  
  clkout0          71.085        0.000                      0                  690        0.087        0.000                      0                  690       39.706        0.000                       0                   365  
clk_fpga_1         35.145        0.000                      0                19121        0.024        0.000                      0                19121       32.020        0.000                       0                  8805  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0       clk_fpga_0         79.806        0.000                      0                   28                                                                        
clk_fpga_0    clkout0             8.587        0.000                      0                   28                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.201        0.000                      0                  340        0.176        0.000                      0                  340  
**async_default**  clk_fpga_1         clk_fpga_1              39.081        0.000                      0                 3256        2.424        0.000                      0                 3256  
**async_default**  clkout0            clkout0                 77.301        0.000                      0                  201        0.342        0.000                      0                  201  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 2.413ns (29.524%)  route 5.760ns (70.476%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.848     3.156    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.334     5.768    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X18Y4          LUT3 (Prop_lut3_I2_O)        0.118     5.886 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.608     6.493    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X14Y4          LUT4 (Prop_lut4_I1_O)        0.320     6.813 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.588     7.402    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_1
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.326     7.728 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=14, routed)          0.830     8.558    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X8Y3           LUT6 (Prop_lut6_I4_O)        0.124     8.682 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=18, routed)          0.669     9.351    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124     9.475 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5/O
                         net (fo=72, routed)          1.102    10.577    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I2_O)        0.124    10.701 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.629    11.329    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg_4[0]
    SLICE_X13Y1          FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.508    12.700    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X13Y1          FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[32]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X13Y1          FDRE (Setup_fdre_C_CE)      -0.205    12.572    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[32]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 2.413ns (29.524%)  route 5.760ns (70.476%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.848     3.156    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.334     5.768    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X18Y4          LUT3 (Prop_lut3_I2_O)        0.118     5.886 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.608     6.493    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X14Y4          LUT4 (Prop_lut4_I1_O)        0.320     6.813 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.588     7.402    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_1
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.326     7.728 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=14, routed)          0.830     8.558    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X8Y3           LUT6 (Prop_lut6_I4_O)        0.124     8.682 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=18, routed)          0.669     9.351    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124     9.475 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5/O
                         net (fo=72, routed)          1.102    10.577    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I2_O)        0.124    10.701 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.629    11.329    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg_4[0]
    SLICE_X13Y1          FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.508    12.700    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X13Y1          FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X13Y1          FDRE (Setup_fdre_C_CE)      -0.205    12.572    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 2.413ns (29.524%)  route 5.760ns (70.476%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.848     3.156    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.334     5.768    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X18Y4          LUT3 (Prop_lut3_I2_O)        0.118     5.886 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.608     6.493    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X14Y4          LUT4 (Prop_lut4_I1_O)        0.320     6.813 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.588     7.402    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_1
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.326     7.728 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=14, routed)          0.830     8.558    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X8Y3           LUT6 (Prop_lut6_I4_O)        0.124     8.682 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=18, routed)          0.669     9.351    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124     9.475 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5/O
                         net (fo=72, routed)          1.102    10.577    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I2_O)        0.124    10.701 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.629    11.329    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg_4[0]
    SLICE_X13Y1          FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.508    12.700    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X13Y1          FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X13Y1          FDRE (Setup_fdre_C_CE)      -0.205    12.572    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 2.413ns (29.524%)  route 5.760ns (70.476%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.848     3.156    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.334     5.768    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X18Y4          LUT3 (Prop_lut3_I2_O)        0.118     5.886 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.608     6.493    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X14Y4          LUT4 (Prop_lut4_I1_O)        0.320     6.813 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.588     7.402    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_1
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.326     7.728 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=14, routed)          0.830     8.558    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X8Y3           LUT6 (Prop_lut6_I4_O)        0.124     8.682 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=18, routed)          0.669     9.351    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124     9.475 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5/O
                         net (fo=72, routed)          1.102    10.577    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I2_O)        0.124    10.701 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.629    11.329    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg_4[0]
    SLICE_X13Y1          FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.508    12.700    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X13Y1          FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[38]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X13Y1          FDRE (Setup_fdre_C_CE)      -0.205    12.572    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[38]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 2.537ns (31.182%)  route 5.599ns (68.818%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.848     3.156    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.334     5.768    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X18Y4          LUT3 (Prop_lut3_I2_O)        0.118     5.886 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.608     6.493    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X14Y4          LUT4 (Prop_lut4_I1_O)        0.320     6.813 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.588     7.402    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_1
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.326     7.728 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=14, routed)          0.694     8.422    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124     8.546 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.433     8.979    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.103 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=13, routed)          0.769     9.872    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X12Y6          LUT3 (Prop_lut3_I1_O)        0.124     9.996 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.546    10.542    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I
    SLICE_X11Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.666 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.626    11.292    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X13Y9          FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.505    12.697    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_aclk
    SLICE_X13Y9          FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X13Y9          FDRE (Setup_fdre_C_CE)      -0.205    12.569    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 2.537ns (31.182%)  route 5.599ns (68.818%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.848     3.156    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.334     5.768    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X18Y4          LUT3 (Prop_lut3_I2_O)        0.118     5.886 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.608     6.493    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X14Y4          LUT4 (Prop_lut4_I1_O)        0.320     6.813 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.588     7.402    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_1
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.326     7.728 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=14, routed)          0.694     8.422    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124     8.546 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.433     8.979    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.103 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=13, routed)          0.769     9.872    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X12Y6          LUT3 (Prop_lut3_I1_O)        0.124     9.996 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.546    10.542    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I
    SLICE_X11Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.666 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.626    11.292    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X13Y9          FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.505    12.697    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_aclk
    SLICE_X13Y9          FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X13Y9          FDRE (Setup_fdre_C_CE)      -0.205    12.569    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 2.537ns (31.182%)  route 5.599ns (68.818%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.848     3.156    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.334     5.768    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X18Y4          LUT3 (Prop_lut3_I2_O)        0.118     5.886 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.608     6.493    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X14Y4          LUT4 (Prop_lut4_I1_O)        0.320     6.813 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.588     7.402    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_1
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.326     7.728 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=14, routed)          0.694     8.422    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124     8.546 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.433     8.979    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.103 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=13, routed)          0.769     9.872    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X12Y6          LUT3 (Prop_lut3_I1_O)        0.124     9.996 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.546    10.542    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I
    SLICE_X11Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.666 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.626    11.292    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X13Y9          FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.505    12.697    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_aclk
    SLICE_X13Y9          FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X13Y9          FDRE (Setup_fdre_C_CE)      -0.205    12.569    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 2.537ns (31.182%)  route 5.599ns (68.818%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.848     3.156    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.334     5.768    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X18Y4          LUT3 (Prop_lut3_I2_O)        0.118     5.886 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.608     6.493    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X14Y4          LUT4 (Prop_lut4_I1_O)        0.320     6.813 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.588     7.402    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_1
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.326     7.728 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=14, routed)          0.694     8.422    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124     8.546 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3/O
                         net (fo=1, routed)           0.433     8.979    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_3_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.103 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=13, routed)          0.769     9.872    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X12Y6          LUT3 (Prop_lut3_I1_O)        0.124     9.996 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.546    10.542    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I
    SLICE_X11Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.666 r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.626    11.292    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X13Y9          FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.505    12.697    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_aclk
    SLICE_X13Y9          FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X13Y9          FDRE (Setup_fdre_C_CE)      -0.205    12.569    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.580ns (19.058%)  route 2.463ns (80.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.667     2.975    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y34         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=74, routed)          1.440     4.871    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ARESETN
    SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.995 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O[23]_i_1/O
                         net (fo=24, routed)          1.023     6.018    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O[23]_i_1_n_0
    SLICE_X9Y25          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.490     7.682    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ACLK
    SLICE_X9Y25          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.130     7.812    
                         clock uncertainty           -0.154     7.658    
    SLICE_X9Y25          FDRE (Setup_fdre_C_CE)      -0.202     7.456    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[14]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.580ns (19.058%)  route 2.463ns (80.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.667     2.975    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y34         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=74, routed)          1.440     4.871    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ARESETN
    SLICE_X21Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.995 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O[23]_i_1/O
                         net (fo=24, routed)          1.023     6.018    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O[23]_i_1_n_0
    SLICE_X9Y25          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.490     7.682    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/S_AXIS_MM2S_ACLK
    SLICE_X9Y25          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.130     7.812    
                         clock uncertainty           -0.154     7.658    
    SLICE_X9Y25          FDRE (Setup_fdre_C_CE)      -0.202     7.456    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O_reg[8]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                  1.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.249%)  route 0.218ns (60.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.556     0.897    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X23Y14         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[22]/Q
                         net (fo=2, routed)           0.218     1.256    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[31]_0[22]
    SLICE_X21Y15         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.824     1.194    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y15         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[22]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X21Y15         FDRE (Hold_fdre_C_D)         0.070     1.230    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.465%)  route 0.216ns (60.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.547     0.888    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X21Y24         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[7]/Q
                         net (fo=1, routed)           0.216     1.245    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_CMD_BTT_EQL_23.cmnd_data_reg[63][7]
    SLICE_X24Y22         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.815     1.185    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X24Y22         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X24Y22         FDRE (Hold_fdre_C_D)         0.063     1.214    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.561     0.901    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y11         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y11         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[10]/Q
                         net (fo=1, routed)           0.106     1.149    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_data_reg_out_reg[31][10]
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.871     1.241    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.960    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.155     1.115    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.377%)  route 0.206ns (55.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.550     0.891    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X24Y22         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]/Q
                         net (fo=1, routed)           0.206     1.260    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[41]
    SLICE_X18Y22         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.818     1.188    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X18Y22         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[16]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X18Y22         FDRE (Hold_fdre_C_D)         0.072     1.226    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.251%)  route 0.110ns (43.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.561     0.901    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X26Y11         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[15]/Q
                         net (fo=1, routed)           0.110     1.152    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_data_reg_out_reg[31][15]
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.871     1.241    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.960    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[24])
                                                      0.155     1.115    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.070%)  route 0.229ns (61.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.556     0.897    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X21Y14         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y14         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[21]/Q
                         net (fo=1, routed)           0.229     1.267    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[21]
    SLICE_X22Y17         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.820     1.190    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X22Y17         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[21]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X22Y17         FDRE (Hold_fdre_C_D)         0.070     1.226    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.703%)  route 0.214ns (60.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X19Y23         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[48]/Q
                         net (fo=1, routed)           0.214     1.247    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_CMD_BTT_EQL_23.cmnd_data_reg[63][41]
    SLICE_X24Y22         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.815     1.185    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X24Y22         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X24Y22         FDRE (Hold_fdre_C_D)         0.052     1.203    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.819%)  route 0.222ns (61.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X19Y23         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[44]/Q
                         net (fo=1, routed)           0.222     1.255    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_CMD_BTT_EQL_23.cmnd_data_reg[63][37]
    SLICE_X24Y22         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.815     1.185    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X24Y22         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X24Y22         FDRE (Hold_fdre_C_D)         0.059     1.210    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.865%)  route 0.220ns (54.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.556     0.897    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X23Y15         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[8]/Q
                         net (fo=1, routed)           0.220     1.257    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg[8]
    SLICE_X21Y12         LUT3 (Prop_lut3_I0_O)        0.045     1.302 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.302    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[8]
    SLICE_X21Y12         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.826     1.196    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y12         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[8]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X21Y12         FDRE (Hold_fdre_C_D)         0.092     1.254    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.904%)  route 0.258ns (58.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.582     0.923    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[30]/Q
                         net (fo=1, routed)           0.258     1.321    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[30]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.366 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.366    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[30]
    SLICE_X0Y49          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.852     1.222    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.121     1.314    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y13    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y13    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y13    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y13    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y13    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y13    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y13    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y13    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y12    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y12    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y12    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y12    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y12    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y12    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y12    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y12    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       71.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.706ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.085ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.637ns  (logic 2.759ns (28.630%)  route 6.878ns (71.370%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.045ns = ( 87.418 - 81.373 ) 
    Source Clock Delay      (SCD):    6.628ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.675     6.628    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X34Y0          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.478     7.106 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.832     7.938    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.295     8.233 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.233    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.766 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          0.769     9.535    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y0          LUT4 (Prop_lut4_I1_O)        0.124     9.659 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.659    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.209 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.323    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.551 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.309    11.860    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    12.173 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Lrclk[4]_i_1/O
                         net (fo=12, routed)          1.487    13.660    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Fall
    SLICE_X30Y17         LUT3 (Prop_lut3_I1_O)        0.124    13.784 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1/O
                         net (fo=32, routed)          2.481    16.265    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.575    87.418    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X36Y6          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[11]/C
                         clock pessimism              0.598    88.016    
                         clock uncertainty           -0.236    87.779    
    SLICE_X36Y6          FDRE (Setup_fdre_C_R)       -0.429    87.350    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[11]
  -------------------------------------------------------------------
                         required time                         87.350    
                         arrival time                         -16.265    
  -------------------------------------------------------------------
                         slack                                 71.085    

Slack (MET) :             71.364ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 2.759ns (29.485%)  route 6.598ns (70.515%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.044ns = ( 87.417 - 81.373 ) 
    Source Clock Delay      (SCD):    6.628ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.675     6.628    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X34Y0          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.478     7.106 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.832     7.938    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.295     8.233 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.233    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.766 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          0.769     9.535    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y0          LUT4 (Prop_lut4_I1_O)        0.124     9.659 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.659    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.209 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.323    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.551 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.309    11.860    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    12.173 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Lrclk[4]_i_1/O
                         net (fo=12, routed)          1.487    13.660    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Fall
    SLICE_X30Y17         LUT3 (Prop_lut3_I1_O)        0.124    13.784 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1/O
                         net (fo=32, routed)          2.201    15.985    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1_n_0
    SLICE_X36Y7          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.574    87.417    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X36Y7          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[12]/C
                         clock pessimism              0.598    88.015    
                         clock uncertainty           -0.236    87.778    
    SLICE_X36Y7          FDRE (Setup_fdre_C_R)       -0.429    87.349    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[12]
  -------------------------------------------------------------------
                         required time                         87.349    
                         arrival time                         -15.985    
  -------------------------------------------------------------------
                         slack                                 71.364    

Slack (MET) :             71.364ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 2.759ns (29.485%)  route 6.598ns (70.515%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.044ns = ( 87.417 - 81.373 ) 
    Source Clock Delay      (SCD):    6.628ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.675     6.628    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X34Y0          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.478     7.106 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.832     7.938    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.295     8.233 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.233    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.766 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          0.769     9.535    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y0          LUT4 (Prop_lut4_I1_O)        0.124     9.659 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.659    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.209 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.323    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.551 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.309    11.860    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    12.173 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Lrclk[4]_i_1/O
                         net (fo=12, routed)          1.487    13.660    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Fall
    SLICE_X30Y17         LUT3 (Prop_lut3_I1_O)        0.124    13.784 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1/O
                         net (fo=32, routed)          2.201    15.985    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1_n_0
    SLICE_X36Y7          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.574    87.417    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X36Y7          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[13]/C
                         clock pessimism              0.598    88.015    
                         clock uncertainty           -0.236    87.778    
    SLICE_X36Y7          FDRE (Setup_fdre_C_R)       -0.429    87.349    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[13]
  -------------------------------------------------------------------
                         required time                         87.349    
                         arrival time                         -15.985    
  -------------------------------------------------------------------
                         slack                                 71.364    

Slack (MET) :             71.364ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 2.759ns (29.485%)  route 6.598ns (70.515%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.044ns = ( 87.417 - 81.373 ) 
    Source Clock Delay      (SCD):    6.628ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.675     6.628    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X34Y0          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.478     7.106 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.832     7.938    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.295     8.233 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.233    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.766 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          0.769     9.535    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y0          LUT4 (Prop_lut4_I1_O)        0.124     9.659 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.659    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.209 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.323    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.551 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.309    11.860    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    12.173 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Lrclk[4]_i_1/O
                         net (fo=12, routed)          1.487    13.660    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Fall
    SLICE_X30Y17         LUT3 (Prop_lut3_I1_O)        0.124    13.784 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1/O
                         net (fo=32, routed)          2.201    15.985    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1_n_0
    SLICE_X36Y7          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.574    87.417    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X36Y7          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[16]/C
                         clock pessimism              0.598    88.015    
                         clock uncertainty           -0.236    87.778    
    SLICE_X36Y7          FDRE (Setup_fdre_C_R)       -0.429    87.349    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[16]
  -------------------------------------------------------------------
                         required time                         87.349    
                         arrival time                         -15.985    
  -------------------------------------------------------------------
                         slack                                 71.364    

Slack (MET) :             71.364ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 2.759ns (29.485%)  route 6.598ns (70.515%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.044ns = ( 87.417 - 81.373 ) 
    Source Clock Delay      (SCD):    6.628ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.675     6.628    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X34Y0          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.478     7.106 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.832     7.938    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.295     8.233 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.233    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.766 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          0.769     9.535    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y0          LUT4 (Prop_lut4_I1_O)        0.124     9.659 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.659    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.209 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.323    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.551 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.309    11.860    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    12.173 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Lrclk[4]_i_1/O
                         net (fo=12, routed)          1.487    13.660    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Fall
    SLICE_X30Y17         LUT3 (Prop_lut3_I1_O)        0.124    13.784 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1/O
                         net (fo=32, routed)          2.201    15.985    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1_n_0
    SLICE_X36Y7          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.574    87.417    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X36Y7          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[17]/C
                         clock pessimism              0.598    88.015    
                         clock uncertainty           -0.236    87.778    
    SLICE_X36Y7          FDRE (Setup_fdre_C_R)       -0.429    87.349    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[17]
  -------------------------------------------------------------------
                         required time                         87.349    
                         arrival time                         -15.985    
  -------------------------------------------------------------------
                         slack                                 71.364    

Slack (MET) :             71.876ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 2.759ns (31.461%)  route 6.011ns (68.539%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.968ns = ( 87.341 - 81.373 ) 
    Source Clock Delay      (SCD):    6.628ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.675     6.628    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X34Y0          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.478     7.106 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.832     7.938    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.295     8.233 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.233    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.766 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          0.769     9.535    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y0          LUT4 (Prop_lut4_I1_O)        0.124     9.659 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.659    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.209 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.323    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.551 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.309    11.860    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    12.173 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Lrclk[4]_i_1/O
                         net (fo=12, routed)          1.487    13.660    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Fall
    SLICE_X30Y17         LUT3 (Prop_lut3_I1_O)        0.124    13.784 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1/O
                         net (fo=32, routed)          1.614    15.398    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1_n_0
    SLICE_X27Y8          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.498    87.341    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X27Y8          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[18]/C
                         clock pessimism              0.598    87.939    
                         clock uncertainty           -0.236    87.702    
    SLICE_X27Y8          FDRE (Setup_fdre_C_R)       -0.429    87.273    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[18]
  -------------------------------------------------------------------
                         required time                         87.273    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                 71.876    

Slack (MET) :             71.876ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 2.759ns (31.461%)  route 6.011ns (68.539%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.968ns = ( 87.341 - 81.373 ) 
    Source Clock Delay      (SCD):    6.628ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.675     6.628    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X34Y0          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.478     7.106 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.832     7.938    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.295     8.233 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.233    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.766 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          0.769     9.535    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y0          LUT4 (Prop_lut4_I1_O)        0.124     9.659 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.659    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.209 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.323    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.551 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.309    11.860    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    12.173 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Lrclk[4]_i_1/O
                         net (fo=12, routed)          1.487    13.660    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Fall
    SLICE_X30Y17         LUT3 (Prop_lut3_I1_O)        0.124    13.784 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1/O
                         net (fo=32, routed)          1.614    15.398    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1_n_0
    SLICE_X27Y8          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.498    87.341    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X27Y8          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[19]/C
                         clock pessimism              0.598    87.939    
                         clock uncertainty           -0.236    87.702    
    SLICE_X27Y8          FDRE (Setup_fdre_C_R)       -0.429    87.273    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[19]
  -------------------------------------------------------------------
                         required time                         87.273    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                 71.876    

Slack (MET) :             71.876ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 2.759ns (31.461%)  route 6.011ns (68.539%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.968ns = ( 87.341 - 81.373 ) 
    Source Clock Delay      (SCD):    6.628ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.675     6.628    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X34Y0          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.478     7.106 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.832     7.938    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.295     8.233 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.233    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.766 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          0.769     9.535    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y0          LUT4 (Prop_lut4_I1_O)        0.124     9.659 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.659    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.209 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.323    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.551 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.309    11.860    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    12.173 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Lrclk[4]_i_1/O
                         net (fo=12, routed)          1.487    13.660    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Fall
    SLICE_X30Y17         LUT3 (Prop_lut3_I1_O)        0.124    13.784 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1/O
                         net (fo=32, routed)          1.614    15.398    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1_n_0
    SLICE_X27Y8          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.498    87.341    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X27Y8          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[20]/C
                         clock pessimism              0.598    87.939    
                         clock uncertainty           -0.236    87.702    
    SLICE_X27Y8          FDRE (Setup_fdre_C_R)       -0.429    87.273    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[20]
  -------------------------------------------------------------------
                         required time                         87.273    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                 71.876    

Slack (MET) :             71.876ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 2.759ns (31.461%)  route 6.011ns (68.539%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.968ns = ( 87.341 - 81.373 ) 
    Source Clock Delay      (SCD):    6.628ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.675     6.628    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X34Y0          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.478     7.106 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.832     7.938    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.295     8.233 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.233    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.766 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          0.769     9.535    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y0          LUT4 (Prop_lut4_I1_O)        0.124     9.659 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.659    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.209 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.323    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.551 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.309    11.860    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    12.173 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Lrclk[4]_i_1/O
                         net (fo=12, routed)          1.487    13.660    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Fall
    SLICE_X30Y17         LUT3 (Prop_lut3_I1_O)        0.124    13.784 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1/O
                         net (fo=32, routed)          1.614    15.398    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1_n_0
    SLICE_X27Y8          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.498    87.341    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X27Y8          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[23]/C
                         clock pessimism              0.598    87.939    
                         clock uncertainty           -0.236    87.702    
    SLICE_X27Y8          FDRE (Setup_fdre_C_R)       -0.429    87.273    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[23]
  -------------------------------------------------------------------
                         required time                         87.273    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                 71.876    

Slack (MET) :             71.876ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 2.759ns (31.461%)  route 6.011ns (68.539%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.968ns = ( 87.341 - 81.373 ) 
    Source Clock Delay      (SCD):    6.628ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.675     6.628    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X34Y0          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.478     7.106 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE_reg[3]/Q
                         net (fo=2, routed)           0.832     7.938    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/DIV_RATE[3]
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.295     8.233 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2/O
                         net (fo=1, routed)           0.000     8.233    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_i_2_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.766 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry/CO[3]
                         net (fo=10, routed)          0.769     9.535    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk1_carry_n_0
    SLICE_X33Y0          LUT4 (Prop_lut4_I1_O)        0.124     9.659 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.659    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/i__carry_i_3_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.209 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.323    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__0_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.551 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Bclk0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           1.309    11.860    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CO[0]
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    12.173 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Lrclk[4]_i_1/O
                         net (fo=12, routed)          1.487    13.660    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Fall
    SLICE_X30Y17         LUT3 (Prop_lut3_I1_O)        0.124    13.784 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1/O
                         net (fo=32, routed)          1.614    15.398    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1_n_0
    SLICE_X27Y8          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.498    87.341    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X27Y8          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[24]/C
                         clock pessimism              0.598    87.939    
                         clock uncertainty           -0.236    87.702    
    SLICE_X27Y8          FDRE (Setup_fdre_C_R)       -0.429    87.273    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[24]
  -------------------------------------------------------------------
                         required time                         87.273    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                 71.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.028%)  route 0.187ns (56.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.564     2.028    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y2          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDCE (Prop_fdce_C_Q)         0.141     2.169 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/Q
                         net (fo=5, routed)           0.187     2.356    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[11]
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.873     2.686    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.601     2.085    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.268    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.979%)  route 0.187ns (57.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.563     2.027    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y6          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDCE (Prop_fdce_C_Q)         0.141     2.168 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/Q
                         net (fo=5, routed)           0.187     2.355    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[10]
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.872     2.685    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.601     2.084    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.267    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.547     2.011    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X23Y25         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDCE (Prop_fdce_C_Q)         0.141     2.152 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.056     2.208    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X23Y25         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.812     2.625    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X23Y25         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.614     2.011    
    SLICE_X23Y25         FDCE (Hold_fdce_C_D)         0.078     2.089    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/D_L_O_int_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.227ns (47.885%)  route 0.247ns (52.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.562     2.026    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/CLK_12_288
    SLICE_X26Y8          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/D_L_O_int_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDRE (Prop_fdre_C_Q)         0.128     2.154 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/D_L_O_int_reg[16]/Q
                         net (fo=1, routed)           0.140     2.294    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/D_L_O_int[16]
    SLICE_X26Y8          LUT3 (Prop_lut3_I2_O)        0.099     2.393 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Inst_I2sRxFifo_i_9/O
                         net (fo=1, routed)           0.107     2.500    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[7]
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.872     2.685    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.601     2.084    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     2.380    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.561     2.025    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X23Y1          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDCE (Prop_fdce_C_Q)         0.141     2.166 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.056     2.222    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[4]
    SLICE_X23Y1          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.829     2.642    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X23Y1          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.617     2.025    
    SLICE_X23Y1          FDCE (Hold_fdce_C_D)         0.076     2.101    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.547     2.011    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X23Y25         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDCE (Prop_fdce_C_Q)         0.141     2.152 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     2.208    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X23Y25         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.812     2.625    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X23Y25         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.614     2.011    
    SLICE_X23Y25         FDCE (Hold_fdce_C_D)         0.076     2.087    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.591     2.055    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X39Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDCE (Prop_fdce_C_Q)         0.141     2.196 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     2.252    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X39Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X39Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.618     2.055    
    SLICE_X39Y0          FDCE (Hold_fdce_C_D)         0.076     2.131    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.561     2.025    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X23Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y0          FDCE (Prop_fdce_C_Q)         0.141     2.166 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     2.222    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[0]
    SLICE_X23Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.829     2.642    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X23Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.617     2.025    
    SLICE_X23Y0          FDCE (Hold_fdce_C_D)         0.075     2.100    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.561     2.025    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X23Y1          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDCE (Prop_fdce_C_Q)         0.141     2.166 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     2.222    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[2]
    SLICE_X23Y1          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.829     2.642    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X23Y1          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.617     2.025    
    SLICE_X23Y1          FDCE (Hold_fdce_C_D)         0.075     2.100    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.561     2.025    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y2          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDPE (Prop_fdpe_C_Q)         0.141     2.166 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     2.222    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X25Y2          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.829     2.642    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y2          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.617     2.025    
    SLICE_X25Y2          FDPE (Hold_fdpe_C_D)         0.075     2.100    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 40.686 }
Period(ns):         81.373
Sources:            { design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         81.373      78.797     RAMB36_X1Y0     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         81.373      78.797     RAMB36_X1Y1     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         81.373      78.797     RAMB36_X2Y1     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         81.373      78.797     RAMB36_X1Y6     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         81.373      78.797     RAMB36_X1Y5     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         81.373      78.797     RAMB36_X1Y4     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.373      78.797     RAMB18_X2Y0     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         81.373      79.217     BUFGCTRL_X0Y2   design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         81.373      79.899     OLOGIC_X0Y0     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         81.373      80.124     PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       81.373      78.627     PLLE2_ADV_X0Y0  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.686      39.706     SLICE_X30Y17    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.686      39.706     SLICE_X30Y17    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.686      39.706     SLICE_X24Y23    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Q2F_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.686      39.706     SLICE_X24Y23    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Q2F_reg_srl2/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.686      40.186     SLICE_X23Y0     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.686      40.186     SLICE_X22Y1     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.686      40.186     SLICE_X22Y1     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.686      40.186     SLICE_X23Y0     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.686      40.186     SLICE_X23Y1     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.686      40.186     SLICE_X23Y1     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.686      39.706     SLICE_X24Y23    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Q2F_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.686      39.706     SLICE_X30Y17    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.686      39.706     SLICE_X30Y17    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.686      39.706     SLICE_X24Y23    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Q2F_reg_srl2/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.686      40.186     SLICE_X23Y0     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.686      40.186     SLICE_X22Y1     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.686      40.186     SLICE_X22Y1     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.686      40.186     SLICE_X23Y0     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.686      40.186     SLICE_X23Y1     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.686      40.186     SLICE_X23Y1     design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       35.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.145ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        29.172ns  (logic 7.009ns (24.027%)  route 22.163ns (75.973%))
  Logic Levels:           29  (CARRY4=10 LUT2=3 LUT3=1 LUT4=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 68.768 - 66.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.744     3.052    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X42Y52         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/Q
                         net (fo=16, routed)          1.649     5.219    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/FP_ADDER/R_43[0]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     5.343 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___474/O
                         net (fo=1, routed)           0.000     5.343    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/S[0]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.856 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.856    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.973 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.973    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.227 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__184/CO[0]
                         net (fo=163, routed)         3.196     9.424    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.395     9.819 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131/O
                         net (fo=2, routed)           1.474    11.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.326    11.619 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117/O
                         net (fo=2, routed)           1.500    13.119    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    13.243 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144/O
                         net (fo=2, routed)           0.691    13.934    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    14.058 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__160/O
                         net (fo=2, routed)           0.574    14.633    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_161
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    14.757 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___229/O
                         net (fo=2, routed)           0.813    15.570    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_5[0]
    SLICE_X34Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.694 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    15.694    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.207 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.207    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.324 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.324    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.441 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.441    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.558 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.558    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.797 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4/O[2]
                         net (fo=1, routed)           1.015    17.812    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4_n_5
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.301    18.113 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__153/O
                         net (fo=11, routed)          1.011    19.123    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[19]_1
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124    19.247 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_5__66/O
                         net (fo=11, routed)          1.905    21.153    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[22]_2
    SLICE_X42Y45         LUT5 (Prop_lut5_I3_O)        0.150    21.303 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10/O
                         net (fo=5, routed)           0.735    22.038    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.328    22.366 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2/O
                         net (fo=2, routed)           1.309    23.675    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.799 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2/O
                         net (fo=1, routed)           0.646    24.445    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.124    24.569 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_10__2/O
                         net (fo=29, routed)          1.204    25.773    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[22]
    SLICE_X42Y49         LUT4 (Prop_lut4_I3_O)        0.124    25.897 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_6__2/O
                         net (fo=1, routed)           0.000    25.897    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.430 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185/CO[3]
                         net (fo=1, routed)           0.001    26.431    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.754 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__170/O[1]
                         net (fo=1, routed)           0.825    27.579    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_115
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.332    27.911 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___254/O
                         net (fo=1, routed)           0.452    28.364    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_3
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.328    28.692 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2/O
                         net (fo=2, routed)           0.174    28.865    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    28.989 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0/O
                         net (fo=1, routed)           0.544    29.534    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.658 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0/O
                         net (fo=2, routed)           1.064    30.721    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0_n_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.124    30.845 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0/O
                         net (fo=30, routed)          1.378    32.224    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0_n_0
    SLICE_X38Y44         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.575    68.768    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X38Y44         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[1]/C
                         clock pessimism              0.116    68.883    
                         clock uncertainty           -0.991    67.893    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    67.369    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[1]
  -------------------------------------------------------------------
                         required time                         67.369    
                         arrival time                         -32.224    
  -------------------------------------------------------------------
                         slack                                 35.145    

Slack (MET) :             35.145ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        29.172ns  (logic 7.009ns (24.027%)  route 22.163ns (75.973%))
  Logic Levels:           29  (CARRY4=10 LUT2=3 LUT3=1 LUT4=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 68.768 - 66.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.744     3.052    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X42Y52         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/Q
                         net (fo=16, routed)          1.649     5.219    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/FP_ADDER/R_43[0]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     5.343 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___474/O
                         net (fo=1, routed)           0.000     5.343    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/S[0]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.856 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.856    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.973 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.973    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.227 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__184/CO[0]
                         net (fo=163, routed)         3.196     9.424    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.395     9.819 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131/O
                         net (fo=2, routed)           1.474    11.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.326    11.619 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117/O
                         net (fo=2, routed)           1.500    13.119    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    13.243 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144/O
                         net (fo=2, routed)           0.691    13.934    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    14.058 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__160/O
                         net (fo=2, routed)           0.574    14.633    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_161
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    14.757 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___229/O
                         net (fo=2, routed)           0.813    15.570    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_5[0]
    SLICE_X34Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.694 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    15.694    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.207 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.207    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.324 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.324    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.441 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.441    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.558 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.558    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.797 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4/O[2]
                         net (fo=1, routed)           1.015    17.812    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4_n_5
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.301    18.113 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__153/O
                         net (fo=11, routed)          1.011    19.123    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[19]_1
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124    19.247 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_5__66/O
                         net (fo=11, routed)          1.905    21.153    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[22]_2
    SLICE_X42Y45         LUT5 (Prop_lut5_I3_O)        0.150    21.303 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10/O
                         net (fo=5, routed)           0.735    22.038    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.328    22.366 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2/O
                         net (fo=2, routed)           1.309    23.675    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.799 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2/O
                         net (fo=1, routed)           0.646    24.445    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.124    24.569 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_10__2/O
                         net (fo=29, routed)          1.204    25.773    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[22]
    SLICE_X42Y49         LUT4 (Prop_lut4_I3_O)        0.124    25.897 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_6__2/O
                         net (fo=1, routed)           0.000    25.897    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.430 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185/CO[3]
                         net (fo=1, routed)           0.001    26.431    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.754 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__170/O[1]
                         net (fo=1, routed)           0.825    27.579    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_115
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.332    27.911 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___254/O
                         net (fo=1, routed)           0.452    28.364    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_3
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.328    28.692 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2/O
                         net (fo=2, routed)           0.174    28.865    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    28.989 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0/O
                         net (fo=1, routed)           0.544    29.534    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.658 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0/O
                         net (fo=2, routed)           1.064    30.721    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0_n_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.124    30.845 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0/O
                         net (fo=30, routed)          1.378    32.224    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0_n_0
    SLICE_X38Y44         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.575    68.768    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X38Y44         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[3]/C
                         clock pessimism              0.116    68.883    
                         clock uncertainty           -0.991    67.893    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    67.369    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[3]
  -------------------------------------------------------------------
                         required time                         67.369    
                         arrival time                         -32.224    
  -------------------------------------------------------------------
                         slack                                 35.145    

Slack (MET) :             35.145ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        29.172ns  (logic 7.009ns (24.027%)  route 22.163ns (75.973%))
  Logic Levels:           29  (CARRY4=10 LUT2=3 LUT3=1 LUT4=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 68.768 - 66.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.744     3.052    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X42Y52         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/Q
                         net (fo=16, routed)          1.649     5.219    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/FP_ADDER/R_43[0]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     5.343 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___474/O
                         net (fo=1, routed)           0.000     5.343    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/S[0]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.856 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.856    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.973 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.973    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.227 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__184/CO[0]
                         net (fo=163, routed)         3.196     9.424    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.395     9.819 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131/O
                         net (fo=2, routed)           1.474    11.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.326    11.619 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117/O
                         net (fo=2, routed)           1.500    13.119    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    13.243 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144/O
                         net (fo=2, routed)           0.691    13.934    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    14.058 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__160/O
                         net (fo=2, routed)           0.574    14.633    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_161
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    14.757 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___229/O
                         net (fo=2, routed)           0.813    15.570    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_5[0]
    SLICE_X34Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.694 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    15.694    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.207 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.207    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.324 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.324    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.441 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.441    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.558 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.558    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.797 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4/O[2]
                         net (fo=1, routed)           1.015    17.812    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4_n_5
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.301    18.113 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__153/O
                         net (fo=11, routed)          1.011    19.123    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[19]_1
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124    19.247 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_5__66/O
                         net (fo=11, routed)          1.905    21.153    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[22]_2
    SLICE_X42Y45         LUT5 (Prop_lut5_I3_O)        0.150    21.303 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10/O
                         net (fo=5, routed)           0.735    22.038    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.328    22.366 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2/O
                         net (fo=2, routed)           1.309    23.675    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.799 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2/O
                         net (fo=1, routed)           0.646    24.445    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.124    24.569 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_10__2/O
                         net (fo=29, routed)          1.204    25.773    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[22]
    SLICE_X42Y49         LUT4 (Prop_lut4_I3_O)        0.124    25.897 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_6__2/O
                         net (fo=1, routed)           0.000    25.897    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.430 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185/CO[3]
                         net (fo=1, routed)           0.001    26.431    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.754 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__170/O[1]
                         net (fo=1, routed)           0.825    27.579    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_115
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.332    27.911 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___254/O
                         net (fo=1, routed)           0.452    28.364    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_3
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.328    28.692 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2/O
                         net (fo=2, routed)           0.174    28.865    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    28.989 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0/O
                         net (fo=1, routed)           0.544    29.534    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.658 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0/O
                         net (fo=2, routed)           1.064    30.721    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0_n_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.124    30.845 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0/O
                         net (fo=30, routed)          1.378    32.224    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0_n_0
    SLICE_X38Y44         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.575    68.768    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X38Y44         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[9]/C
                         clock pessimism              0.116    68.883    
                         clock uncertainty           -0.991    67.893    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    67.369    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[9]
  -------------------------------------------------------------------
                         required time                         67.369    
                         arrival time                         -32.224    
  -------------------------------------------------------------------
                         slack                                 35.145    

Slack (MET) :             35.275ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        29.042ns  (logic 7.009ns (24.134%)  route 22.033ns (75.866%))
  Logic Levels:           29  (CARRY4=10 LUT2=3 LUT3=1 LUT4=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 68.768 - 66.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.744     3.052    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X42Y52         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/Q
                         net (fo=16, routed)          1.649     5.219    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/FP_ADDER/R_43[0]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     5.343 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___474/O
                         net (fo=1, routed)           0.000     5.343    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/S[0]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.856 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.856    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.973 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.973    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.227 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__184/CO[0]
                         net (fo=163, routed)         3.196     9.424    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.395     9.819 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131/O
                         net (fo=2, routed)           1.474    11.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.326    11.619 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117/O
                         net (fo=2, routed)           1.500    13.119    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    13.243 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144/O
                         net (fo=2, routed)           0.691    13.934    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    14.058 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__160/O
                         net (fo=2, routed)           0.574    14.633    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_161
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    14.757 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___229/O
                         net (fo=2, routed)           0.813    15.570    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_5[0]
    SLICE_X34Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.694 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    15.694    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.207 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.207    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.324 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.324    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.441 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.441    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.558 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.558    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.797 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4/O[2]
                         net (fo=1, routed)           1.015    17.812    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4_n_5
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.301    18.113 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__153/O
                         net (fo=11, routed)          1.011    19.123    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[19]_1
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124    19.247 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_5__66/O
                         net (fo=11, routed)          1.905    21.153    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[22]_2
    SLICE_X42Y45         LUT5 (Prop_lut5_I3_O)        0.150    21.303 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10/O
                         net (fo=5, routed)           0.735    22.038    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.328    22.366 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2/O
                         net (fo=2, routed)           1.309    23.675    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.799 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2/O
                         net (fo=1, routed)           0.646    24.445    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.124    24.569 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_10__2/O
                         net (fo=29, routed)          1.204    25.773    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[22]
    SLICE_X42Y49         LUT4 (Prop_lut4_I3_O)        0.124    25.897 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_6__2/O
                         net (fo=1, routed)           0.000    25.897    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.430 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185/CO[3]
                         net (fo=1, routed)           0.001    26.431    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.754 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__170/O[1]
                         net (fo=1, routed)           0.825    27.579    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_115
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.332    27.911 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___254/O
                         net (fo=1, routed)           0.452    28.364    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_3
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.328    28.692 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2/O
                         net (fo=2, routed)           0.174    28.865    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    28.989 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0/O
                         net (fo=1, routed)           0.544    29.534    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.658 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0/O
                         net (fo=2, routed)           1.064    30.721    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0_n_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.124    30.845 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0/O
                         net (fo=30, routed)          1.249    32.094    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0_n_0
    SLICE_X38Y46         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.575    68.768    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X38Y46         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[16]/C
                         clock pessimism              0.116    68.883    
                         clock uncertainty           -0.991    67.893    
    SLICE_X38Y46         FDRE (Setup_fdre_C_R)       -0.524    67.369    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[16]
  -------------------------------------------------------------------
                         required time                         67.369    
                         arrival time                         -32.094    
  -------------------------------------------------------------------
                         slack                                 35.275    

Slack (MET) :             35.275ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        29.042ns  (logic 7.009ns (24.134%)  route 22.033ns (75.866%))
  Logic Levels:           29  (CARRY4=10 LUT2=3 LUT3=1 LUT4=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 68.768 - 66.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.744     3.052    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X42Y52         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/Q
                         net (fo=16, routed)          1.649     5.219    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/FP_ADDER/R_43[0]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     5.343 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___474/O
                         net (fo=1, routed)           0.000     5.343    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/S[0]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.856 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.856    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.973 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.973    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.227 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__184/CO[0]
                         net (fo=163, routed)         3.196     9.424    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.395     9.819 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131/O
                         net (fo=2, routed)           1.474    11.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.326    11.619 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117/O
                         net (fo=2, routed)           1.500    13.119    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    13.243 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144/O
                         net (fo=2, routed)           0.691    13.934    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    14.058 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__160/O
                         net (fo=2, routed)           0.574    14.633    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_161
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    14.757 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___229/O
                         net (fo=2, routed)           0.813    15.570    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_5[0]
    SLICE_X34Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.694 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    15.694    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.207 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.207    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.324 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.324    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.441 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.441    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.558 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.558    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.797 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4/O[2]
                         net (fo=1, routed)           1.015    17.812    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4_n_5
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.301    18.113 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__153/O
                         net (fo=11, routed)          1.011    19.123    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[19]_1
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124    19.247 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_5__66/O
                         net (fo=11, routed)          1.905    21.153    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[22]_2
    SLICE_X42Y45         LUT5 (Prop_lut5_I3_O)        0.150    21.303 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10/O
                         net (fo=5, routed)           0.735    22.038    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.328    22.366 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2/O
                         net (fo=2, routed)           1.309    23.675    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.799 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2/O
                         net (fo=1, routed)           0.646    24.445    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.124    24.569 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_10__2/O
                         net (fo=29, routed)          1.204    25.773    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[22]
    SLICE_X42Y49         LUT4 (Prop_lut4_I3_O)        0.124    25.897 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_6__2/O
                         net (fo=1, routed)           0.000    25.897    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.430 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185/CO[3]
                         net (fo=1, routed)           0.001    26.431    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.754 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__170/O[1]
                         net (fo=1, routed)           0.825    27.579    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_115
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.332    27.911 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___254/O
                         net (fo=1, routed)           0.452    28.364    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_3
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.328    28.692 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2/O
                         net (fo=2, routed)           0.174    28.865    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    28.989 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0/O
                         net (fo=1, routed)           0.544    29.534    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.658 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0/O
                         net (fo=2, routed)           1.064    30.721    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0_n_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.124    30.845 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0/O
                         net (fo=30, routed)          1.249    32.094    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0_n_0
    SLICE_X38Y46         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.575    68.768    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X38Y46         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[2]/C
                         clock pessimism              0.116    68.883    
                         clock uncertainty           -0.991    67.893    
    SLICE_X38Y46         FDRE (Setup_fdre_C_R)       -0.524    67.369    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[2]
  -------------------------------------------------------------------
                         required time                         67.369    
                         arrival time                         -32.094    
  -------------------------------------------------------------------
                         slack                                 35.275    

Slack (MET) :             35.275ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        29.042ns  (logic 7.009ns (24.134%)  route 22.033ns (75.866%))
  Logic Levels:           29  (CARRY4=10 LUT2=3 LUT3=1 LUT4=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 68.768 - 66.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.744     3.052    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X42Y52         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/Q
                         net (fo=16, routed)          1.649     5.219    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/FP_ADDER/R_43[0]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     5.343 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___474/O
                         net (fo=1, routed)           0.000     5.343    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/S[0]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.856 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.856    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.973 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.973    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.227 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__184/CO[0]
                         net (fo=163, routed)         3.196     9.424    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.395     9.819 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131/O
                         net (fo=2, routed)           1.474    11.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.326    11.619 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117/O
                         net (fo=2, routed)           1.500    13.119    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    13.243 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144/O
                         net (fo=2, routed)           0.691    13.934    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    14.058 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__160/O
                         net (fo=2, routed)           0.574    14.633    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_161
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    14.757 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___229/O
                         net (fo=2, routed)           0.813    15.570    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_5[0]
    SLICE_X34Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.694 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    15.694    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.207 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.207    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.324 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.324    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.441 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.441    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.558 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.558    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.797 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4/O[2]
                         net (fo=1, routed)           1.015    17.812    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4_n_5
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.301    18.113 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__153/O
                         net (fo=11, routed)          1.011    19.123    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[19]_1
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124    19.247 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_5__66/O
                         net (fo=11, routed)          1.905    21.153    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[22]_2
    SLICE_X42Y45         LUT5 (Prop_lut5_I3_O)        0.150    21.303 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10/O
                         net (fo=5, routed)           0.735    22.038    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.328    22.366 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2/O
                         net (fo=2, routed)           1.309    23.675    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.799 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2/O
                         net (fo=1, routed)           0.646    24.445    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.124    24.569 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_10__2/O
                         net (fo=29, routed)          1.204    25.773    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[22]
    SLICE_X42Y49         LUT4 (Prop_lut4_I3_O)        0.124    25.897 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_6__2/O
                         net (fo=1, routed)           0.000    25.897    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.430 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185/CO[3]
                         net (fo=1, routed)           0.001    26.431    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.754 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__170/O[1]
                         net (fo=1, routed)           0.825    27.579    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_115
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.332    27.911 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___254/O
                         net (fo=1, routed)           0.452    28.364    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_3
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.328    28.692 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2/O
                         net (fo=2, routed)           0.174    28.865    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    28.989 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0/O
                         net (fo=1, routed)           0.544    29.534    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.658 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0/O
                         net (fo=2, routed)           1.064    30.721    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0_n_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.124    30.845 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0/O
                         net (fo=30, routed)          1.249    32.094    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0_n_0
    SLICE_X38Y46         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.575    68.768    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X38Y46         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[4]/C
                         clock pessimism              0.116    68.883    
                         clock uncertainty           -0.991    67.893    
    SLICE_X38Y46         FDRE (Setup_fdre_C_R)       -0.524    67.369    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[4]
  -------------------------------------------------------------------
                         required time                         67.369    
                         arrival time                         -32.094    
  -------------------------------------------------------------------
                         slack                                 35.275    

Slack (MET) :             35.275ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        29.042ns  (logic 7.009ns (24.134%)  route 22.033ns (75.866%))
  Logic Levels:           29  (CARRY4=10 LUT2=3 LUT3=1 LUT4=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 68.768 - 66.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.744     3.052    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X42Y52         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/Q
                         net (fo=16, routed)          1.649     5.219    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/FP_ADDER/R_43[0]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     5.343 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___474/O
                         net (fo=1, routed)           0.000     5.343    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/S[0]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.856 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.856    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.973 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.973    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.227 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__184/CO[0]
                         net (fo=163, routed)         3.196     9.424    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.395     9.819 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131/O
                         net (fo=2, routed)           1.474    11.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.326    11.619 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117/O
                         net (fo=2, routed)           1.500    13.119    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    13.243 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144/O
                         net (fo=2, routed)           0.691    13.934    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    14.058 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__160/O
                         net (fo=2, routed)           0.574    14.633    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_161
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    14.757 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___229/O
                         net (fo=2, routed)           0.813    15.570    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_5[0]
    SLICE_X34Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.694 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    15.694    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.207 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.207    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.324 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.324    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.441 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.441    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.558 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.558    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.797 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4/O[2]
                         net (fo=1, routed)           1.015    17.812    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4_n_5
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.301    18.113 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__153/O
                         net (fo=11, routed)          1.011    19.123    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[19]_1
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124    19.247 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_5__66/O
                         net (fo=11, routed)          1.905    21.153    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[22]_2
    SLICE_X42Y45         LUT5 (Prop_lut5_I3_O)        0.150    21.303 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10/O
                         net (fo=5, routed)           0.735    22.038    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.328    22.366 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2/O
                         net (fo=2, routed)           1.309    23.675    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.799 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2/O
                         net (fo=1, routed)           0.646    24.445    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.124    24.569 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_10__2/O
                         net (fo=29, routed)          1.204    25.773    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[22]
    SLICE_X42Y49         LUT4 (Prop_lut4_I3_O)        0.124    25.897 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_6__2/O
                         net (fo=1, routed)           0.000    25.897    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.430 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185/CO[3]
                         net (fo=1, routed)           0.001    26.431    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.754 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__170/O[1]
                         net (fo=1, routed)           0.825    27.579    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_115
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.332    27.911 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___254/O
                         net (fo=1, routed)           0.452    28.364    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_3
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.328    28.692 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2/O
                         net (fo=2, routed)           0.174    28.865    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    28.989 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0/O
                         net (fo=1, routed)           0.544    29.534    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.658 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0/O
                         net (fo=2, routed)           1.064    30.721    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0_n_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.124    30.845 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0/O
                         net (fo=30, routed)          1.249    32.094    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0_n_0
    SLICE_X38Y46         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.575    68.768    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X38Y46         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[5]/C
                         clock pessimism              0.116    68.883    
                         clock uncertainty           -0.991    67.893    
    SLICE_X38Y46         FDRE (Setup_fdre_C_R)       -0.524    67.369    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[5]
  -------------------------------------------------------------------
                         required time                         67.369    
                         arrival time                         -32.094    
  -------------------------------------------------------------------
                         slack                                 35.275    

Slack (MET) :             35.294ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        29.120ns  (logic 7.009ns (24.069%)  route 22.111ns (75.931%))
  Logic Levels:           29  (CARRY4=10 LUT2=3 LUT3=1 LUT4=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 68.770 - 66.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.744     3.052    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X42Y52         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/Q
                         net (fo=16, routed)          1.649     5.219    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/FP_ADDER/R_43[0]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     5.343 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___474/O
                         net (fo=1, routed)           0.000     5.343    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/S[0]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.856 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.856    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.973 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.973    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.227 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__184/CO[0]
                         net (fo=163, routed)         3.196     9.424    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.395     9.819 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131/O
                         net (fo=2, routed)           1.474    11.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.326    11.619 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117/O
                         net (fo=2, routed)           1.500    13.119    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    13.243 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144/O
                         net (fo=2, routed)           0.691    13.934    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    14.058 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__160/O
                         net (fo=2, routed)           0.574    14.633    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_161
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    14.757 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___229/O
                         net (fo=2, routed)           0.813    15.570    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_5[0]
    SLICE_X34Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.694 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    15.694    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.207 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.207    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.324 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.324    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.441 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.441    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.558 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.558    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.797 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4/O[2]
                         net (fo=1, routed)           1.015    17.812    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4_n_5
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.301    18.113 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__153/O
                         net (fo=11, routed)          1.011    19.123    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[19]_1
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124    19.247 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_5__66/O
                         net (fo=11, routed)          1.905    21.153    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[22]_2
    SLICE_X42Y45         LUT5 (Prop_lut5_I3_O)        0.150    21.303 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10/O
                         net (fo=5, routed)           0.735    22.038    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.328    22.366 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2/O
                         net (fo=2, routed)           1.309    23.675    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.799 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2/O
                         net (fo=1, routed)           0.646    24.445    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.124    24.569 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_10__2/O
                         net (fo=29, routed)          1.204    25.773    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[22]
    SLICE_X42Y49         LUT4 (Prop_lut4_I3_O)        0.124    25.897 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_6__2/O
                         net (fo=1, routed)           0.000    25.897    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.430 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185/CO[3]
                         net (fo=1, routed)           0.001    26.431    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.754 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__170/O[1]
                         net (fo=1, routed)           0.825    27.579    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_115
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.332    27.911 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___254/O
                         net (fo=1, routed)           0.452    28.364    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_3
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.328    28.692 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2/O
                         net (fo=2, routed)           0.174    28.865    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    28.989 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0/O
                         net (fo=1, routed)           0.544    29.534    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.658 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0/O
                         net (fo=2, routed)           1.064    30.721    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0_n_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.124    30.845 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0/O
                         net (fo=30, routed)          1.327    32.172    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0_n_0
    SLICE_X40Y47         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.577    68.770    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X40Y47         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[19]/C
                         clock pessimism              0.116    68.885    
                         clock uncertainty           -0.991    67.895    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    67.466    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[19]
  -------------------------------------------------------------------
                         required time                         67.466    
                         arrival time                         -32.172    
  -------------------------------------------------------------------
                         slack                                 35.294    

Slack (MET) :             35.294ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        29.120ns  (logic 7.009ns (24.069%)  route 22.111ns (75.931%))
  Logic Levels:           29  (CARRY4=10 LUT2=3 LUT3=1 LUT4=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 68.770 - 66.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.744     3.052    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X42Y52         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/Q
                         net (fo=16, routed)          1.649     5.219    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/FP_ADDER/R_43[0]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     5.343 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___474/O
                         net (fo=1, routed)           0.000     5.343    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/S[0]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.856 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.856    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.973 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.973    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.227 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__184/CO[0]
                         net (fo=163, routed)         3.196     9.424    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.395     9.819 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131/O
                         net (fo=2, routed)           1.474    11.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.326    11.619 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117/O
                         net (fo=2, routed)           1.500    13.119    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    13.243 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144/O
                         net (fo=2, routed)           0.691    13.934    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    14.058 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__160/O
                         net (fo=2, routed)           0.574    14.633    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_161
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    14.757 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___229/O
                         net (fo=2, routed)           0.813    15.570    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_5[0]
    SLICE_X34Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.694 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    15.694    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.207 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.207    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.324 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.324    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.441 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.441    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.558 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.558    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.797 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4/O[2]
                         net (fo=1, routed)           1.015    17.812    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4_n_5
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.301    18.113 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__153/O
                         net (fo=11, routed)          1.011    19.123    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[19]_1
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124    19.247 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_5__66/O
                         net (fo=11, routed)          1.905    21.153    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[22]_2
    SLICE_X42Y45         LUT5 (Prop_lut5_I3_O)        0.150    21.303 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10/O
                         net (fo=5, routed)           0.735    22.038    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.328    22.366 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2/O
                         net (fo=2, routed)           1.309    23.675    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.799 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2/O
                         net (fo=1, routed)           0.646    24.445    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.124    24.569 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_10__2/O
                         net (fo=29, routed)          1.204    25.773    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[22]
    SLICE_X42Y49         LUT4 (Prop_lut4_I3_O)        0.124    25.897 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_6__2/O
                         net (fo=1, routed)           0.000    25.897    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.430 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185/CO[3]
                         net (fo=1, routed)           0.001    26.431    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.754 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__170/O[1]
                         net (fo=1, routed)           0.825    27.579    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_115
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.332    27.911 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___254/O
                         net (fo=1, routed)           0.452    28.364    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_3
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.328    28.692 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2/O
                         net (fo=2, routed)           0.174    28.865    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    28.989 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0/O
                         net (fo=1, routed)           0.544    29.534    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.658 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0/O
                         net (fo=2, routed)           1.064    30.721    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0_n_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.124    30.845 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0/O
                         net (fo=30, routed)          1.327    32.172    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0_n_0
    SLICE_X40Y47         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.577    68.770    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X40Y47         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[20]/C
                         clock pessimism              0.116    68.885    
                         clock uncertainty           -0.991    67.895    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    67.466    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[20]
  -------------------------------------------------------------------
                         required time                         67.466    
                         arrival time                         -32.172    
  -------------------------------------------------------------------
                         slack                                 35.294    

Slack (MET) :             35.370ns  (required time - arrival time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        29.042ns  (logic 7.009ns (24.134%)  route 22.033ns (75.866%))
  Logic Levels:           29  (CARRY4=10 LUT2=3 LUT3=1 LUT4=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 68.768 - 66.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.744     3.052    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X42Y52         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[23]/Q
                         net (fo=16, routed)          1.649     5.219    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/FP_ADDER/R_43[0]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     5.343 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___474/O
                         net (fo=1, routed)           0.000     5.343    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/S[0]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.856 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.856    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.973 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.973    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/minusOp_carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.227 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__184/CO[0]
                         net (fo=163, routed)         3.196     9.424    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/CO[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.395     9.819 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131/O
                         net (fo=2, routed)           1.474    11.293    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__131_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.326    11.619 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117/O
                         net (fo=2, routed)           1.500    13.119    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_3__117_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    13.243 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144/O
                         net (fo=2, routed)           0.691    13.934    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__144_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124    14.058 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__160/O
                         net (fo=2, routed)           0.574    14.633    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_161
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    14.757 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___229/O
                         net (fo=2, routed)           0.813    15.570    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_5[0]
    SLICE_X34Y42         LUT4 (Prop_lut4_I0_O)        0.124    15.694 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    15.694    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_i_4__2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.207 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.207    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.324 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.324    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.441 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.441    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.558 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.558    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__3_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.797 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4/O[2]
                         net (fo=1, routed)           1.015    17.812    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/frac0__25_carry__4_n_5
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.301    18.113 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__153/O
                         net (fo=11, routed)          1.011    19.123    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[19]_1
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124    19.247 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_5__66/O
                         net (fo=11, routed)          1.905    21.153    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[22]_2
    SLICE_X42Y45         LUT5 (Prop_lut5_I3_O)        0.150    21.303 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10/O
                         net (fo=5, routed)           0.735    22.038    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_24__10_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.328    22.366 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2/O
                         net (fo=2, routed)           1.309    23.675    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_31__2_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.799 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2/O
                         net (fo=1, routed)           0.646    24.445    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_18__2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.124    24.569 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/gtOp_carry_i_10__2/O
                         net (fo=29, routed)          1.204    25.773    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/B_int_reg[22]
    SLICE_X42Y49         LUT4 (Prop_lut4_I3_O)        0.124    25.897 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm/i__i_6__2/O
                         net (fo=1, routed)           0.000    25.897    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/subtraction_norm_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.430 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185/CO[3]
                         net (fo=1, routed)           0.001    26.431    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_1__185_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.754 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/i__i_2__170/O[1]
                         net (fo=1, routed)           0.825    27.579    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4_n_115
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.332    27.911 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___254/O
                         net (fo=1, routed)           0.452    28.364    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/B_int_reg[31]_3
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.328    28.692 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2/O
                         net (fo=2, routed)           0.174    28.865    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[28]_i_2__2_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124    28.989 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0/O
                         net (fo=1, routed)           0.544    29.534    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_6__0_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.658 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0/O
                         net (fo=2, routed)           1.064    30.721    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_2__0_n_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.124    30.845 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0/O
                         net (fo=30, routed)          1.249    32.094    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0_n_0
    SLICE_X39Y46         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.575    68.768    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/s00_axi_aclk
    SLICE_X39Y46         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[13]/C
                         clock pessimism              0.116    68.883    
                         clock uncertainty           -0.991    67.893    
    SLICE_X39Y46         FDRE (Setup_fdre_C_R)       -0.429    67.464    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result_reg[13]
  -------------------------------------------------------------------
                         required time                         67.464    
                         arrival time                         -32.094    
  -------------------------------------------------------------------
                         slack                                 35.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/y0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/y1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.411%)  route 0.217ns (60.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.548     0.889    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/s00_axi_aclk
    SLICE_X21Y72         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/y0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/y0_reg[0]/Q
                         net (fo=2, routed)           0.217     1.246    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/y0_reg_n_0_[0]
    SLICE_X22Y70         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/y1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.816     1.186    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/s00_axi_aclk
    SLICE_X22Y70         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/y1_reg[0]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X22Y70         FDCE (Hold_fdce_C_D)         0.070     1.222    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/y1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y0_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.625%)  route 0.224ns (61.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.549     0.890    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/s00_axi_aclk
    SLICE_X22Y79         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y0_reg[21]/Q
                         net (fo=2, routed)           0.224     1.255    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y0_reg_n_0_[21]
    SLICE_X21Y77         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.816     1.186    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/s00_axi_aclk
    SLICE_X21Y77         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y1_reg[21]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X21Y77         FDCE (Hold_fdce_C_D)         0.072     1.224    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/y1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_ADDER/result_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.854%)  route 0.203ns (52.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.559     0.900    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_ADDER/s00_axi_aclk
    SLICE_X25Y52         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_ADDER/result_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_ADDER/result_reg[17]/Q
                         net (fo=2, routed)           0.203     1.243    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_ADDER/sample_out_reg[31][17]
    SLICE_X21Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.288 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_ADDER/y0[17]_i_1__1/O
                         net (fo=1, routed)           0.000     1.288    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0[17]
    SLICE_X21Y53         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.829     1.199    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/s00_axi_aclk
    SLICE_X21Y53         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[17]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y53         FDCE (Hold_fdce_C_D)         0.092     1.257    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/y0_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/y1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/y2_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.876%)  route 0.222ns (61.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.554     0.895    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/s00_axi_aclk
    SLICE_X23Y65         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/y1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/y1_reg[27]/Q
                         net (fo=2, routed)           0.222     1.257    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/y1[27]
    SLICE_X21Y63         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/y2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.824     1.194    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/s00_axi_aclk
    SLICE_X21Y63         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/y2_reg[27]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X21Y63         FDCE (Hold_fdce_C_D)         0.066     1.226    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/y2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/numB_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_MULTPLIER/Bop_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.199%)  route 0.207ns (55.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.553     0.894    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/s00_axi_aclk
    SLICE_X20Y83         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/numB_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y83         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/numB_reg[31]/Q
                         net (fo=2, routed)           0.207     1.265    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_MULTPLIER/numB_reg[31][31]
    SLICE_X25Y81         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_MULTPLIER/Bop_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.818     1.188    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_MULTPLIER/s00_axi_aclk
    SLICE_X25Y81         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_MULTPLIER/Bop_reg[31]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X25Y81         FDRE (Hold_fdre_C_D)         0.075     1.229    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_MULTPLIER/Bop_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/y0_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/numA_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.657%)  route 0.204ns (52.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.556     0.897    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/s00_axi_aclk
    SLICE_X21Y61         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/y0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/y0_reg[24]/Q
                         net (fo=2, routed)           0.204     1.242    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/y0_reg_n_0_[24]
    SLICE_X22Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.287 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/numA[24]_i_1__0/O
                         net (fo=1, routed)           0.000     1.287    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/numA[24]
    SLICE_X22Y63         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/numA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.822     1.192    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/s00_axi_aclk
    SLICE_X22Y63         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/numA_reg[24]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X22Y63         FDRE (Hold_fdre_C_D)         0.092     1.250    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/numA_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/numA_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_ADDER/A_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.366%)  route 0.227ns (61.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.562     0.903    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/s00_axi_aclk
    SLICE_X19Y50         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/numA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/numA_reg[11]/Q
                         net (fo=3, routed)           0.227     1.270    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_ADDER/numA_reg[31][11]
    SLICE_X16Y47         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_ADDER/A_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.832     1.202    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_ADDER/s00_axi_aclk
    SLICE_X16Y47         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_ADDER/A_int_reg[11]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X16Y47         FDRE (Hold_fdre_C_D)         0.059     1.232    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_ADDER/A_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/numA_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_ADDER/A_int_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.810%)  route 0.232ns (62.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.554     0.895    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/s00_axi_aclk
    SLICE_X21Y85         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/numA_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y85         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/numA_reg[30]/Q
                         net (fo=2, routed)           0.232     1.268    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_ADDER/Q[30]
    SLICE_X22Y87         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_ADDER/A_int_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.823     1.193    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_ADDER/s00_axi_aclk
    SLICE_X22Y87         FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_ADDER/A_int_reg[30]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X22Y87         FDRE (Hold_fdre_C_D)         0.070     1.229    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_ADDER/A_int_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.564     0.905    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y56          FDRE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.117     1.162    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X8Y56          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y56          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.263     0.940    
    SLICE_X8Y56          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.247ns (60.994%)  route 0.158ns (39.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X0Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.148     1.071 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[45]/Q
                         net (fo=7, routed)           0.158     1.229    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/Q[40]
    SLICE_X1Y49          LUT6 (Prop_lut6_I3_O)        0.099     1.328 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/wrap_boundary_axaddr_r[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.328    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[6][3]
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 33.000 }
Period(ns):         66.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         66.000      63.845     BUFGCTRL_X0Y0  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/I
Min Period        n/a     FDRE/C       n/a            1.000         66.000      65.000     SLICE_X42Y49   design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/Aop_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         66.000      65.000     SLICE_X17Y50   design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/Aop_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         66.000      65.000     SLICE_X12Y49   design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/Aop_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         66.000      65.000     SLICE_X17Y50   design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/Aop_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         66.000      65.000     SLICE_X17Y50   design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/Aop_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         66.000      65.000     SLICE_X17Y50   design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/Aop_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         66.000      65.000     SLICE_X17Y50   design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/Aop_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         66.000      65.000     SLICE_X16Y43   design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/Aop_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         66.000      65.000     SLICE_X18Y46   design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/Aop_reg[17]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X10Y54   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X10Y54   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X8Y56    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X10Y54   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X8Y55    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X8Y55    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X8Y55    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X8Y56    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X8Y57    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X8Y56    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         33.000      32.020     SLICE_X0Y60    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         33.000      32.020     SLICE_X0Y60    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X10Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X10Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X10Y51   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X10Y51   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X10Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X10Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X10Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         33.000      32.020     SLICE_X10Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       79.806ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.806ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        1.292ns  (logic 0.419ns (32.427%)  route 0.873ns (67.573%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.873     1.292    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X25Y28         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X25Y28         FDCE (Setup_fdce_C_D)       -0.275    81.098    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.098    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                 79.806    

Slack (MET) :             80.020ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        1.086ns  (logic 0.419ns (38.585%)  route 0.667ns (61.415%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X26Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.667     1.086    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X25Y27         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X25Y27         FDCE (Setup_fdce_C_D)       -0.267    81.106    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.106    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 80.020    

Slack (MET) :             80.095ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.355%)  route 0.594ns (58.645%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3                                       0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X23Y3          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.594     1.013    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X23Y4          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X23Y4          FDCE (Setup_fdce_C_D)       -0.265    81.108    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         81.108    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 80.095    

Slack (MET) :             80.101ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.725%)  route 0.585ns (58.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3                                       0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
    SLICE_X23Y3          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.585     1.004    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X22Y3          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X22Y3          FDCE (Setup_fdce_C_D)       -0.268    81.105    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         81.105    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 80.101    

Slack (MET) :             80.110ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        1.170ns  (logic 0.518ns (44.278%)  route 0.652ns (55.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0                                       0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.652     1.170    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X40Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X40Y0          FDCE (Setup_fdce_C_D)       -0.093    81.280    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.280    
                         arrival time                          -1.170    
  -------------------------------------------------------------------
                         slack                                 80.110    

Slack (MET) :             80.117ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        1.163ns  (logic 0.518ns (44.531%)  route 0.645ns (55.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0                                       0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.645     1.163    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X40Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X40Y0          FDCE (Setup_fdce_C_D)       -0.093    81.280    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.280    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                 80.117    

Slack (MET) :             80.148ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        0.957ns  (logic 0.419ns (43.771%)  route 0.538ns (56.229%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.538     0.957    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X25Y28         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X25Y28         FDCE (Setup_fdce_C_D)       -0.268    81.105    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         81.105    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                 80.148    

Slack (MET) :             80.150ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        1.130ns  (logic 0.456ns (40.353%)  route 0.674ns (59.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.674     1.130    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X25Y27         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X25Y27         FDCE (Setup_fdce_C_D)       -0.093    81.280    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.280    
                         arrival time                          -1.130    
  -------------------------------------------------------------------
                         slack                                 80.150    

Slack (MET) :             80.150ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        1.130ns  (logic 0.456ns (40.368%)  route 0.674ns (59.632%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.674     1.130    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X25Y27         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X25Y27         FDCE (Setup_fdce_C_D)       -0.093    81.280    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.280    
                         arrival time                          -1.130    
  -------------------------------------------------------------------
                         slack                                 80.150    

Slack (MET) :             80.151ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (MaxDelay Path 81.373ns)
  Data Path Delay:        0.952ns  (logic 0.419ns (43.997%)  route 0.533ns (56.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.373ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.533     0.952    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X25Y30         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.373    81.373    
    SLICE_X25Y30         FDCE (Setup_fdce_C_D)       -0.270    81.103    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         81.103    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                 80.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        8.587ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.587ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.195ns  (logic 0.419ns (35.066%)  route 0.776ns (64.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
    SLICE_X25Y27         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.776     1.195    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X24Y27         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y27         FDCE (Setup_fdce_C_D)       -0.218     9.782    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  8.587    

Slack (MET) :             8.633ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.099ns  (logic 0.419ns (38.113%)  route 0.680ns (61.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
    SLICE_X23Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.680     1.099    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X22Y26         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y26         FDCE (Setup_fdce_C_D)       -0.268     9.732    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                  8.633    

Slack (MET) :             8.646ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.249ns  (logic 0.456ns (36.509%)  route 0.793ns (63.491%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1                                       0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X40Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.793     1.249    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X43Y1          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y1          FDCE (Setup_fdce_C_D)       -0.105     9.895    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                  8.646    

Slack (MET) :             8.686ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.221ns  (logic 0.456ns (37.341%)  route 0.765ns (62.659%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X25Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.765     1.221    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X22Y25         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y25         FDCE (Setup_fdce_C_D)       -0.093     9.907    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                  8.686    

Slack (MET) :             8.695ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.039ns  (logic 0.419ns (40.319%)  route 0.620ns (59.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X25Y24         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.620     1.039    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X23Y25         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y25         FDCE (Setup_fdce_C_D)       -0.266     9.734    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                  8.695    

Slack (MET) :             8.704ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.072ns  (logic 0.478ns (44.593%)  route 0.594ns (55.407%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2                                       0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X24Y2          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.594     1.072    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X24Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y0          FDCE (Setup_fdce_C_D)       -0.224     9.776    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.776    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                  8.704    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.234ns  (logic 0.456ns (36.952%)  route 0.778ns (63.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
    SLICE_X25Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.778     1.234    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X24Y27         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y27         FDCE (Setup_fdce_C_D)       -0.047     9.953    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.723ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.519%)  route 0.590ns (58.481%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26                                      0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X23Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.590     1.009    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X22Y26         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y26         FDCE (Setup_fdce_C_D)       -0.268     9.732    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  8.723    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.156ns  (logic 0.518ns (44.791%)  route 0.638ns (55.209%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2                                       0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
    SLICE_X24Y2          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.638     1.156    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X22Y1          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y1          FDCE (Setup_fdce_C_D)       -0.093     9.907    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.766ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.969ns  (logic 0.478ns (49.305%)  route 0.491ns (50.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y3                                       0.000     0.000 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X24Y3          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.491     0.969    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X23Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y0          FDCE (Setup_fdce_C_D)       -0.265     9.735    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                  8.766    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.605ns (15.668%)  route 3.256ns (84.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.728     3.036    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y4           FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.456     3.492 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           2.180     5.672    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X23Y6          LUT2 (Prop_lut2_I0_O)        0.149     5.821 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.076     6.897    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X28Y3          FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.499    12.691    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y3          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.130    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X28Y3          FDPE (Recov_fdpe_C_PRE)     -0.569    12.098    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.605ns (16.251%)  route 3.118ns (83.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.728     3.036    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y4           FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.456     3.492 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           2.180     5.672    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X23Y6          LUT2 (Prop_lut2_I0_O)        0.149     5.821 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.938     6.759    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X28Y2          FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.500    12.692    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y2          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X28Y2          FDPE (Recov_fdpe_C_PRE)     -0.569    12.099    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.099    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.605ns (16.251%)  route 3.118ns (83.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.728     3.036    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y4           FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.456     3.492 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           2.180     5.672    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X23Y6          LUT2 (Prop_lut2_I0_O)        0.149     5.821 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.938     6.759    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X28Y2          FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.500    12.692    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y2          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X28Y2          FDPE (Recov_fdpe_C_PRE)     -0.569    12.099    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.099    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.403%)  route 3.047ns (82.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.676     2.984    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y35          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     3.502 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          1.826     5.328    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.452 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=250, routed)         1.221     6.673    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X20Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.500    12.692    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X20Y0          FDPE (Recov_fdpe_C_PRE)     -0.361    12.408    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.403%)  route 3.047ns (82.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.676     2.984    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y35          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     3.502 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          1.826     5.328    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.452 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=250, routed)         1.221     6.673    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X20Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.500    12.692    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X20Y0          FDPE (Recov_fdpe_C_PRE)     -0.361    12.408    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.403%)  route 3.047ns (82.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.676     2.984    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y35          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     3.502 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          1.826     5.328    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.452 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=250, routed)         1.221     6.673    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X20Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.500    12.692    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X20Y0          FDPE (Recov_fdpe_C_PRE)     -0.361    12.408    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.403%)  route 3.047ns (82.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.676     2.984    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y35          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     3.502 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          1.826     5.328    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.452 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=250, routed)         1.221     6.673    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X20Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.500    12.692    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X20Y0          FDPE (Recov_fdpe_C_PRE)     -0.361    12.408    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.403%)  route 3.047ns (82.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.676     2.984    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y35          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     3.502 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          1.826     5.328    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.452 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=250, routed)         1.221     6.673    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X20Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.500    12.692    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X20Y0          FDPE (Recov_fdpe_C_PRE)     -0.319    12.450    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.403%)  route 3.047ns (82.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.676     2.984    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y35          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     3.502 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          1.826     5.328    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.452 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=250, routed)         1.221     6.673    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X20Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.500    12.692    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X20Y0          FDPE (Recov_fdpe_C_PRE)     -0.319    12.450    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.403%)  route 3.047ns (82.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.676     2.984    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y35          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     3.502 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=12, routed)          1.826     5.328    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.452 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=250, routed)         1.221     6.673    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X20Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.500    12.692    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X20Y0          FDPE (Recov_fdpe_C_PRE)     -0.319    12.450    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                  5.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.677%)  route 0.233ns (62.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.560     0.901    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y5          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.233     1.275    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X20Y5          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.830     1.200    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y5          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y5          FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.677%)  route 0.233ns (62.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.560     0.901    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y5          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.233     1.275    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X20Y5          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.830     1.200    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y5          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y5          FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.677%)  route 0.233ns (62.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.560     0.901    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y5          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.233     1.275    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X20Y5          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.830     1.200    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y5          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y5          FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.677%)  route 0.233ns (62.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.560     0.901    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y5          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.233     1.275    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X20Y5          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.830     1.200    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y5          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y5          FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.677%)  route 0.233ns (62.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.560     0.901    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y5          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.233     1.275    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X21Y5          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.830     1.200    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y5          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.677%)  route 0.233ns (62.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.560     0.901    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y5          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.233     1.275    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X21Y5          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.830     1.200    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y5          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.677%)  route 0.233ns (62.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.560     0.901    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y5          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.233     1.275    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X21Y5          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.830     1.200    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y5          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.677%)  route 0.233ns (62.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.560     0.901    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y5          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.233     1.275    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X21Y5          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.830     1.200    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y5          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.677%)  route 0.233ns (62.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.560     0.901    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y5          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.233     1.275    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X21Y5          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.830     1.200    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y5          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.677%)  route 0.233ns (62.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.560     0.901    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y5          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.233     1.275    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X21Y5          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.830     1.200    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y5          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.071    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       39.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.081ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x0_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        25.394ns  (logic 0.580ns (2.284%)  route 24.814ns (97.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 68.732 - 66.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.669     2.977    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         4.316     7.749    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     7.873 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       20.497    28.371    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/AR[0]
    SLICE_X5Y92          FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x0_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.540    68.732    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/s00_axi_aclk
    SLICE_X5Y92          FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x0_reg[20]/C
                         clock pessimism              0.116    68.848    
                         clock uncertainty           -0.991    67.857    
    SLICE_X5Y92          FDCE (Recov_fdce_C_CLR)     -0.405    67.452    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x0_reg[20]
  -------------------------------------------------------------------
                         required time                         67.452    
                         arrival time                         -28.371    
  -------------------------------------------------------------------
                         slack                                 39.081    

Slack (MET) :             39.081ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x0_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        25.394ns  (logic 0.580ns (2.284%)  route 24.814ns (97.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 68.732 - 66.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.669     2.977    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         4.316     7.749    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     7.873 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       20.497    28.371    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/AR[0]
    SLICE_X5Y92          FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x0_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.540    68.732    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/s00_axi_aclk
    SLICE_X5Y92          FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x0_reg[29]/C
                         clock pessimism              0.116    68.848    
                         clock uncertainty           -0.991    67.857    
    SLICE_X5Y92          FDCE (Recov_fdce_C_CLR)     -0.405    67.452    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x0_reg[29]
  -------------------------------------------------------------------
                         required time                         67.452    
                         arrival time                         -28.371    
  -------------------------------------------------------------------
                         slack                                 39.081    

Slack (MET) :             39.081ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x1_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        25.394ns  (logic 0.580ns (2.284%)  route 24.814ns (97.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 68.732 - 66.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.669     2.977    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         4.316     7.749    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     7.873 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       20.497    28.371    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/AR[0]
    SLICE_X5Y92          FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.540    68.732    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/s00_axi_aclk
    SLICE_X5Y92          FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x1_reg[12]/C
                         clock pessimism              0.116    68.848    
                         clock uncertainty           -0.991    67.857    
    SLICE_X5Y92          FDCE (Recov_fdce_C_CLR)     -0.405    67.452    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x1_reg[12]
  -------------------------------------------------------------------
                         required time                         67.452    
                         arrival time                         -28.371    
  -------------------------------------------------------------------
                         slack                                 39.081    

Slack (MET) :             39.081ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/y2_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        25.394ns  (logic 0.580ns (2.284%)  route 24.814ns (97.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 68.732 - 66.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.669     2.977    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         4.316     7.749    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     7.873 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       20.497    28.371    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/AR[0]
    SLICE_X5Y92          FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/y2_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.540    68.732    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/s00_axi_aclk
    SLICE_X5Y92          FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/y2_reg[28]/C
                         clock pessimism              0.116    68.848    
                         clock uncertainty           -0.991    67.857    
    SLICE_X5Y92          FDCE (Recov_fdce_C_CLR)     -0.405    67.452    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/y2_reg[28]
  -------------------------------------------------------------------
                         required time                         67.452    
                         arrival time                         -28.371    
  -------------------------------------------------------------------
                         slack                                 39.081    

Slack (MET) :             39.091ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/y1_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        25.428ns  (logic 0.580ns (2.281%)  route 24.848ns (97.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 68.690 - 66.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.669     2.977    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         4.316     7.749    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     7.873 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       20.532    28.405    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/AR[0]
    SLICE_X8Y99          FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/y1_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.498    68.690    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/s00_axi_aclk
    SLICE_X8Y99          FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/y1_reg[31]/C
                         clock pessimism              0.116    68.806    
                         clock uncertainty           -0.991    67.815    
    SLICE_X8Y99          FDCE (Recov_fdce_C_CLR)     -0.319    67.496    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/y1_reg[31]
  -------------------------------------------------------------------
                         required time                         67.496    
                         arrival time                         -28.405    
  -------------------------------------------------------------------
                         slack                                 39.091    

Slack (MET) :             39.091ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/y2_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        25.428ns  (logic 0.580ns (2.281%)  route 24.848ns (97.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 68.690 - 66.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.669     2.977    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         4.316     7.749    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     7.873 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       20.532    28.405    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/AR[0]
    SLICE_X8Y99          FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/y2_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.498    68.690    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/s00_axi_aclk
    SLICE_X8Y99          FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/y2_reg[31]/C
                         clock pessimism              0.116    68.806    
                         clock uncertainty           -0.991    67.815    
    SLICE_X8Y99          FDCE (Recov_fdce_C_CLR)     -0.319    67.496    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/y2_reg[31]
  -------------------------------------------------------------------
                         required time                         67.496    
                         arrival time                         -28.405    
  -------------------------------------------------------------------
                         slack                                 39.091    

Slack (MET) :             39.167ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/y1_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        25.394ns  (logic 0.580ns (2.284%)  route 24.814ns (97.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 68.732 - 66.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.669     2.977    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         4.316     7.749    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     7.873 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       20.497    28.371    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/AR[0]
    SLICE_X4Y92          FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/y1_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.540    68.732    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/s00_axi_aclk
    SLICE_X4Y92          FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/y1_reg[28]/C
                         clock pessimism              0.116    68.848    
                         clock uncertainty           -0.991    67.857    
    SLICE_X4Y92          FDCE (Recov_fdce_C_CLR)     -0.319    67.538    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/y1_reg[28]
  -------------------------------------------------------------------
                         required time                         67.538    
                         arrival time                         -28.371    
  -------------------------------------------------------------------
                         slack                                 39.167    

Slack (MET) :             39.297ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x0_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        25.134ns  (logic 0.580ns (2.308%)  route 24.554ns (97.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 68.688 - 66.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.669     2.977    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         4.316     7.749    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     7.873 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       20.237    28.111    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/AR[0]
    SLICE_X7Y94          FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x0_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.496    68.688    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/s00_axi_aclk
    SLICE_X7Y94          FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x0_reg[23]/C
                         clock pessimism              0.116    68.804    
                         clock uncertainty           -0.991    67.813    
    SLICE_X7Y94          FDCE (Recov_fdce_C_CLR)     -0.405    67.408    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x0_reg[23]
  -------------------------------------------------------------------
                         required time                         67.408    
                         arrival time                         -28.111    
  -------------------------------------------------------------------
                         slack                                 39.297    

Slack (MET) :             39.297ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x0_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        25.134ns  (logic 0.580ns (2.308%)  route 24.554ns (97.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 68.688 - 66.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.669     2.977    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         4.316     7.749    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     7.873 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       20.237    28.111    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/AR[0]
    SLICE_X7Y94          FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x0_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.496    68.688    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/s00_axi_aclk
    SLICE_X7Y94          FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x0_reg[26]/C
                         clock pessimism              0.116    68.804    
                         clock uncertainty           -0.991    67.813    
    SLICE_X7Y94          FDCE (Recov_fdce_C_CLR)     -0.405    67.408    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x0_reg[26]
  -------------------------------------------------------------------
                         required time                         67.408    
                         arrival time                         -28.111    
  -------------------------------------------------------------------
                         slack                                 39.297    

Slack (MET) :             39.297ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.000ns  (clk_fpga_1 rise@66.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        25.134ns  (logic 0.580ns (2.308%)  route 24.554ns (97.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 68.688 - 66.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.991ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.980ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.669     2.977    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         4.316     7.749    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     7.873 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)       20.237    28.111    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/AR[0]
    SLICE_X7Y94          FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     66.000    66.000 r  
    PS7_X0Y0             PS7                          0.000    66.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    67.101    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.192 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        1.496    68.688    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/s00_axi_aclk
    SLICE_X7Y94          FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x1_reg[1]/C
                         clock pessimism              0.116    68.804    
                         clock uncertainty           -0.991    67.813    
    SLICE_X7Y94          FDCE (Recov_fdce_C_CLR)     -0.405    67.408    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x1_reg[1]
  -------------------------------------------------------------------
                         required time                         67.408    
                         arrival time                         -28.111    
  -------------------------------------------------------------------
                         slack                                 39.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.424ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.186ns (7.782%)  route 2.204ns (92.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.560     0.901    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.001     3.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.045     3.088 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.203     3.291    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/SR[0]
    SLICE_X40Y30         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.851     1.221    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/s00_axi_aclk
    SLICE_X40Y30         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[15]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X40Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.867    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.505ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.186ns (7.536%)  route 2.282ns (92.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.560     0.901    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.001     3.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.045     3.088 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.281     3.369    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/SR[0]
    SLICE_X43Y27         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.848     1.218    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/s00_axi_aclk
    SLICE_X43Y27         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[23]/C
                         clock pessimism             -0.262     0.956    
    SLICE_X43Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.505ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.186ns (7.536%)  route 2.282ns (92.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.560     0.901    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.001     3.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.045     3.088 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.281     3.369    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/SR[0]
    SLICE_X43Y27         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.848     1.218    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/s00_axi_aclk
    SLICE_X43Y27         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[26]/C
                         clock pessimism             -0.262     0.956    
    SLICE_X43Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.505ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.186ns (7.536%)  route 2.282ns (92.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.560     0.901    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.001     3.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.045     3.088 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.281     3.369    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/SR[0]
    SLICE_X43Y27         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.848     1.218    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/s00_axi_aclk
    SLICE_X43Y27         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[27]/C
                         clock pessimism             -0.262     0.956    
    SLICE_X43Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.505ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.186ns (7.536%)  route 2.282ns (92.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.560     0.901    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.001     3.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.045     3.088 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.281     3.369    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/SR[0]
    SLICE_X43Y27         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.848     1.218    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/s00_axi_aclk
    SLICE_X43Y27         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[28]/C
                         clock pessimism             -0.262     0.956    
    SLICE_X43Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.563ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/full_exp_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.186ns (7.297%)  route 2.363ns (92.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.560     0.901    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.001     3.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.045     3.088 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.362     3.450    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/SR[0]
    SLICE_X42Y26         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/full_exp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.846     1.216    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/s00_axi_aclk
    SLICE_X42Y26         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/full_exp_reg[2]/C
                         clock pessimism             -0.262     0.954    
    SLICE_X42Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.887    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/full_exp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.563ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/full_exp_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.186ns (7.297%)  route 2.363ns (92.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.560     0.901    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.001     3.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.045     3.088 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.362     3.450    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/SR[0]
    SLICE_X42Y26         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/full_exp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.846     1.216    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/s00_axi_aclk
    SLICE_X42Y26         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/full_exp_reg[3]/C
                         clock pessimism             -0.262     0.954    
    SLICE_X42Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.887    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/full_exp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.563ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/full_exp_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.186ns (7.297%)  route 2.363ns (92.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.560     0.901    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.001     3.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.045     3.088 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.362     3.450    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/SR[0]
    SLICE_X42Y26         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/full_exp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.846     1.216    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/s00_axi_aclk
    SLICE_X42Y26         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/full_exp_reg[4]/C
                         clock pessimism             -0.262     0.954    
    SLICE_X42Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.887    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/full_exp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.563ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/full_exp_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.186ns (7.297%)  route 2.363ns (92.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.560     0.901    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.001     3.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.045     3.088 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.362     3.450    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/SR[0]
    SLICE_X42Y26         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/full_exp_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.846     1.216    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/s00_axi_aclk
    SLICE_X42Y26         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/full_exp_reg[5]/C
                         clock pessimism             -0.262     0.954    
    SLICE_X42Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.887    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/full_exp_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.588ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Destination:            design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@33.000ns period=66.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.186ns (7.297%)  route 2.363ns (92.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.560     0.901    design_1_i/rst_ps7_0_15M/U0/slowest_sync_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/rst_ps7_0_15M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.001     3.043    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/s00_axi_aresetn
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.045     3.088 f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/axi_awready_i_1/O
                         net (fo=3406, routed)        0.362     3.450    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/SR[0]
    SLICE_X43Y26         FDCE                                         f  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/util_ds_buf_0/U0/BUFG_I[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=8821, routed)        0.846     1.216    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/s00_axi_aclk
    SLICE_X43Y26         FDCE                                         r  design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[25]/C
                         clock pessimism             -0.262     0.954    
    SLICE_X43Y26         FDCE (Remov_fdce_C_CLR)     -0.092     0.862    design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/y0_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  2.588    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       77.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.301ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.580ns (17.737%)  route 2.690ns (82.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.962ns = ( 87.335 - 81.373 ) 
    Source Clock Delay      (SCD):    6.663ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.710     6.663    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y26          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDPE (Prop_fdpe_C_Q)         0.456     7.119 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.220     8.339    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.124     8.463 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.470     9.933    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X28Y33         FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.492    87.335    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y33         FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.497    87.832    
                         clock uncertainty           -0.236    87.595    
    SLICE_X28Y33         FDPE (Recov_fdpe_C_PRE)     -0.361    87.234    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         87.234    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 77.301    

Slack (MET) :             77.301ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.580ns (17.737%)  route 2.690ns (82.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.962ns = ( 87.335 - 81.373 ) 
    Source Clock Delay      (SCD):    6.663ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.710     6.663    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y26          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDPE (Prop_fdpe_C_Q)         0.456     7.119 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.220     8.339    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.124     8.463 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.470     9.933    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X28Y33         FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.492    87.335    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y33         FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.497    87.832    
                         clock uncertainty           -0.236    87.595    
    SLICE_X28Y33         FDPE (Recov_fdpe_C_PRE)     -0.361    87.234    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.234    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 77.301    

Slack (MET) :             77.344ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.580ns (18.000%)  route 2.642ns (82.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 87.328 - 81.373 ) 
    Source Clock Delay      (SCD):    6.663ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.710     6.663    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y26          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDPE (Prop_fdpe_C_Q)         0.456     7.119 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.220     8.339    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.124     8.463 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.422     9.885    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X29Y27         FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.485    87.328    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y27         FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.497    87.825    
                         clock uncertainty           -0.236    87.588    
    SLICE_X29Y27         FDPE (Recov_fdpe_C_PRE)     -0.359    87.229    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         87.229    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                 77.344    

Slack (MET) :             77.650ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.675ns (23.761%)  route 2.166ns (76.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 87.342 - 81.373 ) 
    Source Clock Delay      (SCD):    6.622ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.669     6.622    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDPE (Prop_fdpe_C_Q)         0.518     7.140 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.406     8.546    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.157     8.703 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.760     9.463    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X31Y6          FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.499    87.342    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y6          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.598    87.940    
                         clock uncertainty           -0.236    87.703    
    SLICE_X31Y6          FDPE (Recov_fdpe_C_PRE)     -0.590    87.113    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.113    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                 77.650    

Slack (MET) :             77.723ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.675ns (24.389%)  route 2.093ns (75.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 87.342 - 81.373 ) 
    Source Clock Delay      (SCD):    6.622ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.669     6.622    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDPE (Prop_fdpe_C_Q)         0.518     7.140 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.406     8.546    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.157     8.703 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.687     9.390    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X27Y4          FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.499    87.342    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y4          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.598    87.940    
                         clock uncertainty           -0.236    87.703    
    SLICE_X27Y4          FDPE (Recov_fdpe_C_PRE)     -0.590    87.113    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         87.113    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                 77.723    

Slack (MET) :             77.723ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.675ns (24.389%)  route 2.093ns (75.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 87.342 - 81.373 ) 
    Source Clock Delay      (SCD):    6.622ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.669     6.622    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDPE (Prop_fdpe_C_Q)         0.518     7.140 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.406     8.546    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.157     8.703 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.687     9.390    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X27Y4          FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.499    87.342    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y4          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.598    87.940    
                         clock uncertainty           -0.236    87.703    
    SLICE_X27Y4          FDPE (Recov_fdpe_C_PRE)     -0.590    87.113    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         87.113    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                 77.723    

Slack (MET) :             78.022ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.773ns  (logic 0.718ns (25.894%)  route 2.055ns (74.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 87.420 - 81.373 ) 
    Source Clock Delay      (SCD):    6.627ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.674     6.627    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X26Y0          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.419     7.046 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     7.895    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X26Y0          LUT2 (Prop_lut2_I1_O)        0.299     8.194 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.206     9.400    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X41Y2          FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.577    87.420    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.598    88.018    
                         clock uncertainty           -0.236    87.781    
    SLICE_X41Y2          FDPE (Recov_fdpe_C_PRE)     -0.359    87.422    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         87.422    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                 78.022    

Slack (MET) :             78.022ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.773ns  (logic 0.718ns (25.894%)  route 2.055ns (74.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 87.420 - 81.373 ) 
    Source Clock Delay      (SCD):    6.627ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.674     6.627    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X26Y0          FDRE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.419     7.046 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     7.895    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X26Y0          LUT2 (Prop_lut2_I1_O)        0.299     8.194 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.206     9.400    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X41Y2          FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.577    87.420    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.598    88.018    
                         clock uncertainty           -0.236    87.781    
    SLICE_X41Y2          FDPE (Recov_fdpe_C_PRE)     -0.359    87.422    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.422    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                 78.022    

Slack (MET) :             78.026ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.456ns (17.249%)  route 2.188ns (82.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 87.324 - 81.373 ) 
    Source Clock Delay      (SCD):    6.610ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.657     6.610    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y27         FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDPE (Prop_fdpe_C_Q)         0.456     7.066 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          2.188     9.254    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X23Y27         FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.481    87.324    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X23Y27         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.598    87.922    
                         clock uncertainty           -0.236    87.685    
    SLICE_X23Y27         FDCE (Recov_fdce_C_CLR)     -0.405    87.280    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         87.280    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                 78.026    

Slack (MET) :             78.098ns  (required time - arrival time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.373ns  (clkout0 rise@81.373ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.456ns (17.705%)  route 2.120ns (82.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 87.328 - 81.373 ) 
    Source Clock Delay      (SCD):    6.610ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.468ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.702     3.010    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.953 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.657     6.610    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y27         FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDPE (Prop_fdpe_C_Q)         0.456     7.066 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          2.120     9.186    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X26Y27         FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   81.373    81.373 r  
    PS7_X0Y0             PS7                          0.000    81.373 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    82.474    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.565 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        1.509    84.074    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.157 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    85.751    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.842 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         1.485    87.328    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X26Y27         FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]/C
                         clock pessimism              0.598    87.926    
                         clock uncertainty           -0.236    87.689    
    SLICE_X26Y27         FDCE (Recov_fdce_C_CLR)     -0.405    87.284    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         87.284    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                 78.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.661%)  route 0.143ns (50.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.593     2.057    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.141     2.198 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.143     2.341    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X39Y2          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X39Y2          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.582     2.091    
    SLICE_X39Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.999    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.649%)  route 0.175ns (55.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.593     2.057    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.141     2.198 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.175     2.373    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X42Y1          FDPE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.862     2.675    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y1          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.602     2.073    
    SLICE_X42Y1          FDPE (Remov_fdpe_C_PRE)     -0.071     2.002    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.142%)  route 0.171ns (54.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.593     2.057    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.141     2.198 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.171     2.369    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X43Y1          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.862     2.675    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X43Y1          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.602     2.073    
    SLICE_X43Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.981    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.142%)  route 0.171ns (54.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.593     2.057    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.141     2.198 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.171     2.369    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X43Y1          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.862     2.675    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X43Y1          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.602     2.073    
    SLICE_X43Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.981    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.552%)  route 0.256ns (64.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.593     2.057    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.141     2.198 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.256     2.454    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y0          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.582     2.091    
    SLICE_X38Y0          FDCE (Remov_fdce_C_CLR)     -0.067     2.024    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.552%)  route 0.256ns (64.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.593     2.057    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.141     2.198 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.256     2.454    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y0          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.582     2.091    
    SLICE_X38Y0          FDCE (Remov_fdce_C_CLR)     -0.067     2.024    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.552%)  route 0.256ns (64.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.593     2.057    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.141     2.198 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.256     2.454    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y0          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.582     2.091    
    SLICE_X38Y0          FDCE (Remov_fdce_C_CLR)     -0.067     2.024    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.552%)  route 0.256ns (64.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.593     2.057    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.141     2.198 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.256     2.454    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y0          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.582     2.091    
    SLICE_X38Y0          FDCE (Remov_fdce_C_CLR)     -0.067     2.024    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.552%)  route 0.256ns (64.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.593     2.057    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.141     2.198 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.256     2.454    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y0          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.582     2.091    
    SLICE_X38Y0          FDCE (Remov_fdce_C_CLR)     -0.067     2.024    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.552%)  route 0.256ns (64.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.551     0.891    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.464 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.593     2.057    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.141     2.198 f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.256     2.454    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y0          FDCE                                         f  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5421, routed)        0.817     1.187    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_100MHZ_I
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.813 r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout1_buf/O
                         net (fo=363, routed)         0.860     2.673    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y0          FDCE                                         r  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.582     2.091    
    SLICE_X38Y0          FDCE (Remov_fdce_C_CLR)     -0.067     2.024    design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.430    





