============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 11:25:08 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : undeclared symbol 'isp_out_dataen', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(803)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : port 'CODENSEQ' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'CODEHINTDE' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'SPECHTRANS' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'TDO' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'nTDOEN' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'DBGRESTARTED' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'HALTED' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'TXEV' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'LOCKUP' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'GATEHCLK' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'SLEEPING' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'SLEEPDEEP' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'WAKEUP' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'WICSENSE' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'SLEEPHOLDACKn' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'WICENACK' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_r0_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_r1_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_r2_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_r3_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_r4_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_r5_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_r6_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_r7_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_r8_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_r9_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_r10_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_r11_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_r12_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_r14_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_msp_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_psp_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_pc_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_apsr_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_tbit_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_ipsr_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_control_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'vis_primask_o' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(170)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(474)
HDL-1007 : port 'full_flag' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(474)
HDL-1007 : port 'empty_flag' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(474)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(474)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(474)
HDL-1007 : port 'card_stat' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(754)
HDL-1007 : port 'card_type' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(754)
HDL-1007 : port 'rdone' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(754)
HDL-1007 : port 'outen' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(754)
HDL-1007 : port 'outaddr' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(754)
HDL-1007 : port 'outbyte' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(754)
HDL-1007 : port 'done' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(754)
HDL-1007 : elaborate module CortexM0_SoC in ../../../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: using initial value of 'key_interrupt' since it is never assigned in ../../../rtl/CortexM0_SoC.v(109)
HDL-1007 : elaborate module clk_gen in ../../../rtl/al_ip/clk_gen.v(26)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",FBCLK_DIV=50,CLKC0_DIV=48,CLKC1_DIV=8,CLKC2_DIV=12,CLKC3_DIV=8,CLKC4_DIV=6,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=47,CLKC1_CPHASE=7,CLKC2_CPHASE=11,CLKC3_CPHASE=7,CLKC4_CPHASE=5,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/eg4s20/TD 5.6.2/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../../../rtl/cortexm0ds_logic.v(27)
HDL-1007 : port 'P4_HSEL' remains unconnected for this instance in ../../../rtl/ahb/AHBlite_Interconnect.v(142)
HDL-1007 : elaborate module AHBlite_Interconnect in ../../../rtl/ahb/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../../../rtl/ahb/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../../../rtl/ahb/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../../../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../../../rtl/CortexM0_SoC.v(394)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../../../rtl/CortexM0_SoC.v(395)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../../../rtl/CortexM0_SoC.v(396)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../../../rtl/CortexM0_SoC.v(427)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../../../rtl/CortexM0_SoC.v(428)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../../../rtl/CortexM0_SoC.v(429)
HDL-1007 : elaborate module AHBISP in ../../../rtl/AHBISPSYS/AHBISPSYS.v(1)
HDL-1007 : elaborate module bypass in ../../../rtl/AHBISPSYS/bypass.v(1)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(152)
HDL-1007 : port 'full_flag' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(152)
HDL-1007 : port 'empty_flag' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(152)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(152)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(152)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(165)
HDL-1007 : port 'full_flag' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(165)
HDL-1007 : port 'empty_flag' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(165)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(165)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(165)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(180)
HDL-1007 : port 'full_flag' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(180)
HDL-1007 : port 'empty_flag' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(180)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(180)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(180)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(194)
HDL-1007 : port 'full_flag' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(194)
HDL-1007 : port 'empty_flag' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(194)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(194)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(194)
HDL-1007 : elaborate module slidingWindow_5X5 in ../../../rtl/AHBISPSYS/slidingWindow_5X5.v(3)
HDL-1007 : port 'doa' remains unconnected for this instance in ../../al_ip/fifo_buf.v(239)
HDL-1007 : port 'dib' remains unconnected for this instance in ../../al_ip/fifo_buf.v(239)
HDL-1007 : elaborate module fifo_buf in ../../al_ip/fifo_buf.v(26)
HDL-1007 : elaborate module ram_infer_fifo_buf(DATAWIDTH_A=8,ADDRWIDTH_A=11,DATAWIDTH_B=8,REGMODE_B="OUTREG",ADDRWIDTH_B=11) in ../../al_ip/fifo_buf.v(270)
HDL-1007 : extracting RAM for identifier 'memory' in ../../al_ip/fifo_buf.v(335)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'cea' in ../../al_ip/fifo_buf.v(248)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'ocea' in ../../al_ip/fifo_buf.v(250)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'web' in ../../al_ip/fifo_buf.v(256)
HDL-5007 WARNING: input port 'dib[7]' is not connected on this instance in ../../al_ip/fifo_buf.v(246)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 11 for port 'h_active_in' in ../../../rtl/AHBISPSYS/AHBISPSYS.v(206)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 11 for port 'v_active_in' in ../../../rtl/AHBISPSYS/AHBISPSYS.v(207)
HDL-1007 : elaborate module demosaic in ../../../rtl/AHBISPSYS/demosaic.v(1)
HDL-1007 : elaborate module conv_mask4 in ../../../rtl/AHBISPSYS/conv_mask4.v(1)
HDL-1007 : elaborate module conv_mask5 in ../../../rtl/AHBISPSYS/conv_mask5.v(1)
HDL-1007 : elaborate module conv_mask6 in ../../../rtl/AHBISPSYS/conv_mask6.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'out_en' in ../../../rtl/AHBISPSYS/demosaic.v(124)
HDL-1007 : elaborate module gamma in ../../../rtl/AHBISPSYS/gamma.v(1)
HDL-1007 : elaborate module gamma_rom in ../../../rtl/AHBISPSYS/gamma_rom.v(1)
HDL-1007 : port 'doa' remains unconnected for this instance in ../../al_ip/sd2isp_fifo.v(261)
HDL-1007 : port 'dib' remains unconnected for this instance in ../../al_ip/sd2isp_fifo.v(261)
HDL-1007 : elaborate module sd2isp_fifo in ../../al_ip/sd2isp_fifo.v(26)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_sd2isp_fifo(ADDR_WIDTH=10) in ../../al_ip/sd2isp_fifo.v(290)
HDL-1007 : elaborate module ram_infer_sd2isp_fifo(DATAWIDTH_A=16,ADDRWIDTH_A=10,DATAWIDTH_B=16,REGMODE_B="OUTREG",ADDRWIDTH_B=10) in ../../al_ip/sd2isp_fifo.v(378)
HDL-1007 : extracting RAM for identifier 'memory' in ../../al_ip/sd2isp_fifo.v(443)
HDL-5007 WARNING: input port 'dib[15]' is not connected on this instance in ../../al_ip/sd2isp_fifo.v(266)
HDL-1007 : elaborate module cmsdk_ahb_to_apb(REGISTER_RDATA=0) in ../../../rtl/apb/cmsdk_ahb_to_apb.v(31)
HDL-1007 : elaborate module cmsdk_apb_slave_mux(PORT3_ENABLE=0,PORT4_ENABLE=0,PORT5_ENABLE=0,PORT6_ENABLE=0,PORT7_ENABLE=0,PORT8_ENABLE=0,PORT9_ENABLE=0,PORT10_ENABLE=0,PORT11_ENABLE=0,PORT12_ENABLE=0,PORT13_ENABLE=0,PORT14_ENABLE=0,PORT15_ENABLE=0) in ../../../rtl/apb/cmsdk_apb_slave_mux.v(26)
HDL-1007 : elaborate module Block_RAM in ../../../rtl/Block_RAM.v(1)
HDL-1007 : extracting RAM for identifier 'mem' in ../../../rtl/Block_RAM.v(12)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../../../rtl/CortexM0_SoC.v(672)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../../../rtl/CortexM0_SoC.v(673)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../../../rtl/CortexM0_SoC.v(681)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../../../rtl/CortexM0_SoC.v(682)
HDL-1007 : elaborate module APB_VGA_CONTROL in ../../../rtl/apb_vga/apb_sdcard.v(1)
HDL-1007 : elaborate module vga_ctrl in ../../../rtl/apb_vga/vga_ctrl.v(1)
HDL-1007 : elaborate module APB_SDCARD_CONTROL in ../../../rtl/apb_sdcard/apb_sdcard.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'sdcard_rd_en' in ../../../rtl/CortexM0_SoC.v(745)
HDL-1007 : elaborate module sd_reader(CLK_DIV=0) in ../../../rtl/apb_sdcard/sd_reader.v(10)
HDL-1007 : elaborate module sdcmd_ctrl in ../../../rtl/apb_sdcard/sdcmd_ctrl.v(10)
HDL-1007 : elaborate module APB_GPIO in ../../../rtl/apb_gpio/apb_sdcard.v(1)
HDL-1007 : elaborate module sdram_top in ../../../rtl/sdram/sdram_top.v(1)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(138)
HDL-1007 : port 'full_flag' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(138)
HDL-1007 : port 'empty_flag' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(138)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(138)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(138)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(155)
HDL-1007 : port 'full_flag' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(155)
HDL-1007 : port 'empty_flag' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(155)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(155)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../../rtl/sdram/fifo_ctrl.v(155)
HDL-1007 : elaborate module fifo_ctrl in ../../../rtl/sdram/fifo_ctrl.v(1)
HDL-1007 : port 'doa' remains unconnected for this instance in ../../../rtl/al_ip/fifo_data.v(261)
HDL-1007 : port 'dib' remains unconnected for this instance in ../../../rtl/al_ip/fifo_data.v(261)
HDL-1007 : elaborate module fifo_data in ../../../rtl/al_ip/fifo_data.v(26)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_fifo_data(ADDR_WIDTH=10) in ../../../rtl/al_ip/fifo_data.v(290)
HDL-1007 : elaborate module ram_infer_fifo_data(ADDRWIDTH_A=10,DATAWIDTH_B=32,REGMODE_B="OUTREG",ADDRWIDTH_B=10) in ../../../rtl/al_ip/fifo_data.v(378)
HDL-1007 : extracting RAM for identifier 'memory' in ../../../rtl/al_ip/fifo_data.v(443)
HDL-5007 WARNING: input port 'dib[31]' is not connected on this instance in ../../../rtl/al_ip/fifo_data.v(266)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 10 for port 'rdusedw' in ../../../rtl/sdram/fifo_ctrl.v(148)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 10 for port 'wrusedw' in ../../../rtl/sdram/fifo_ctrl.v(166)
HDL-1007 : elaborate module sdram_ctrl in ../../../rtl/sdram/ctrl/sdram_ctrl.v(1)
HDL-1007 : elaborate module sdram_init in ../../../rtl/sdram/ctrl/sdram_init.v(1)
HDL-1007 : elaborate module sdram_arbit in ../../../rtl/sdram/ctrl/sdram_arbit.v(1)
HDL-1007 : elaborate module sdram_a_ref in ../../../rtl/sdram/ctrl/sdram_a_ref.v(1)
HDL-1007 : elaborate module sdram_write in ../../../rtl/sdram/ctrl/sdram_write.v(1)
HDL-1007 : elaborate module sdram_read in ../../../rtl/sdram/ctrl/sdram_read.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'wr_fifo_wr_data' in ../../../rtl/CortexM0_SoC.v(804)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 21 for port 'sdram_wr_e_addr' in ../../../rtl/CortexM0_SoC.v(806)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'rd_fifo_rd_data' in ../../../rtl/CortexM0_SoC.v(812)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 21 for port 'sdram_rd_e_addr' in ../../../rtl/CortexM0_SoC.v(814)
HDL-1007 : elaborate module SDRAM in ../../../rtl/al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in D:/eg4s20/TD 5.6.2/arch/eagle_macro.v(721)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'dm0' in ../../../rtl/CortexM0_SoC.v(845)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'dm1' in ../../../rtl/CortexM0_SoC.v(846)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'dm2' in ../../../rtl/CortexM0_SoC.v(847)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'dm3' in ../../../rtl/CortexM0_SoC.v(848)
HDL-5007 WARNING: net 'HRESP_P2' does not have a driver in ../../../rtl/CortexM0_SoC.v(277)
HDL-5007 WARNING: net 'isp_out_dataen' does not have a driver in ../../../rtl/CortexM0_SoC.v(803)
HDL-5007 WARNING: input port 'ECOREVNUM[3]' is not connected on this instance in ../../../rtl/CortexM0_SoC.v(694)
HDL-5007 WARNING: input port 'ECOREVNUM[3]' is not connected on this instance in ../../../rtl/CortexM0_SoC.v(731)
HDL-5007 WARNING: input port 'ECOREVNUM[3]' is not connected on this instance in ../../../rtl/CortexM0_SoC.v(776)
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 4 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  1.278037s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (69.7%)

RUN-1004 : used memory is 221 MB, reserved memory is 195 MB, peak memory is 403 MB
RUN-1002 : start command "export_db m0soc_elaborate.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "read_adc ../../../rtl/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk      location = K14 ;"
RUN-1002 : start command "set_pin_assignment RSTn   location = G11  ;"
RUN-1002 : start command "set_pin_assignment clk_148m_vga  location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment rgb_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment rgb_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment rgb_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment rgb_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment rgb_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment rgb_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment rgb_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment rgb_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment rgb_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment rgb_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment rgb_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment rgb_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment rgb_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment rgb_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment rgb_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment rgb_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment rgb_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment rgb_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment rgb_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment rgb_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment rgb_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment rgb_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment rgb_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment rgb_b[7]   location = C1  ;"
RUN-1002 : start command "set_pin_assignment  sdclk    LOCATION = M9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  sdcmd   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  sddat0    LOCATION = P1; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  sddat1    LOCATION = N1; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  sddat2    LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  sddat3    LOCATION = R1; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment sd_en   location = T4  ;"
RUN-1002 : start command "set_pin_assignment LED[0]  location = M3  ;"
RUN-1002 : start command "set_pin_assignment LED[1]  location = M4  ;"
RUN-1002 : start command "set_pin_assignment LED[2]  location = N3  ;"
RUN-1002 : start command "set_pin_assignment LED[3]  location = N4  ;"
RUN-1002 : start command "set_pin_assignment LED[4]  location = M5  ;"
RUN-1002 : start command "set_pin_assignment LED[5]  location = P4  ;"
RUN-1002 : start command "set_pin_assignment LED[6]  location = N5  ;"
RUN-1002 : start command "set_pin_assignment LED[7]  location = P5  ;"
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO vref setups legality check.
USR-6010 WARNING: ADC constraints: top model pin SWCLK has no constraint.
USR-6010 WARNING: ADC constraints: top model pin SWDIO has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBISP"
SYN-1012 : SanityCheck: Model "slidingWindow_5X5"
SYN-1012 : SanityCheck: Model "fifo_buf"
SYN-1012 : SanityCheck: Model "ram_infer_fifo_buf(DATAWIDTH_A=8,ADDRWIDTH_A=11,DATAWIDTH_B=8,REGMODE_B="OUTREG",ADDRWIDTH_B=11)"
SYN-1012 : SanityCheck: Model "bypass"
SYN-1012 : SanityCheck: Model "demosaic"
SYN-1012 : SanityCheck: Model "conv_mask5"
SYN-1012 : SanityCheck: Model "conv_mask4"
SYN-1012 : SanityCheck: Model "conv_mask6"
SYN-1012 : SanityCheck: Model "gamma"
SYN-1012 : SanityCheck: Model "gamma_rom"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "APB_GPIO"
SYN-1012 : SanityCheck: Model "APB_SDCARD_CONTROL"
SYN-1012 : SanityCheck: Model "APB_VGA_CONTROL"
SYN-1012 : SanityCheck: Model "SDRAM"
SYN-1012 : SanityCheck: Model "cmsdk_ahb_to_apb(REGISTER_RDATA=0)"
SYN-1012 : SanityCheck: Model "clk_gen"
SYN-1012 : SanityCheck: Model "cmsdk_apb_slave_mux(PORT3_ENABLE=0,PORT4_ENABLE=0,PORT5_ENABLE=0,PORT6_ENABLE=0,PORT7_ENABLE=0,PORT8_ENABLE=0,PORT9_ENABLE=0,PORT10_ENABLE=0,PORT11_ENABLE=0,PORT12_ENABLE=0,PORT13_ENABLE=0,PORT14_ENABLE=0,PORT15_ENABLE=0)"
SYN-1012 : SanityCheck: Model "sd2isp_fifo"
SYN-1012 : SanityCheck: Model "ram_infer_sd2isp_fifo(DATAWIDTH_A=16,ADDRWIDTH_A=10,DATAWIDTH_B=16,REGMODE_B="OUTREG",ADDRWIDTH_B=10)"
SYN-1012 : SanityCheck: Model "fifo_cross_domain_addr_process_al_sd2isp_fifo(ADDR_WIDTH=10)"
SYN-1012 : SanityCheck: Model "sd_reader(CLK_DIV=0)"
SYN-1012 : SanityCheck: Model "sdcmd_ctrl"
SYN-1012 : SanityCheck: Model "sdram_top"
SYN-1012 : SanityCheck: Model "fifo_ctrl"
SYN-1012 : SanityCheck: Model "fifo_data"
SYN-1012 : SanityCheck: Model "ram_infer_fifo_data(ADDRWIDTH_A=10,DATAWIDTH_B=32,REGMODE_B="OUTREG",ADDRWIDTH_B=10)"
SYN-1012 : SanityCheck: Model "fifo_cross_domain_addr_process_al_fifo_data(ADDR_WIDTH=10)"
SYN-1012 : SanityCheck: Model "sdram_ctrl"
SYN-1012 : SanityCheck: Model "sdram_a_ref"
SYN-1012 : SanityCheck: Model "sdram_arbit"
SYN-1012 : SanityCheck: Model "sdram_init"
SYN-1012 : SanityCheck: Model "sdram_read"
SYN-1012 : SanityCheck: Model "sdram_write"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1012 : SanityCheck: Model "vga_ctrl"
SYN-1043 : Mark sdram_arbit as IO macro for instance sdram_dq_i
SYN-1043 : Mark sdram_ctrl as IO macro for instance sdram_arbit_inst
SYN-1043 : Mark sdram_top as IO macro for instance sdram_ctrl_inst
SYN-1043 : Mark sdcmd_ctrl as IO macro for instance sdcmd_i
SYN-1043 : Mark sd_reader(CLK_DIV=0) as IO macro for instance u_sdcmd_ctrl
SYN-1043 : Mark clk_gen as IO macro for instance pll_inst
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 34554/6247 useful/useless nets, 27349/1058 useful/useless insts
SYN-1016 : Merged 3712 instances.
SYN-1025 : Merged 5 RAM ports.
SYN-1026 : Infer Logic BRAM(ISP/u_5X5Window/u_fifo_1/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 2048 x 8	 write mode: NORMAL
	 port b size: 2048 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ISP/u_5X5Window/u_fifo_2/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 2048 x 8	 write mode: NORMAL
	 port b size: 2048 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ISP/u_5X5Window/u_fifo_3/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 2048 x 8	 write mode: NORMAL
	 port b size: 2048 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ISP/u_5X5Window/u_fifo_4/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 2048 x 8	 write mode: NORMAL
	 port b size: 2048 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(fifo/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 1024 x 16	 write mode: NORMAL
	 port b size: 1024 x 16	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 1024 x 32	 write mode: NORMAL
	 port b size: 1024 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 1024 x 32	 write mode: NORMAL
	 port b size: 1024 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_CODE/ramread0_syn_15)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_CODE/ramread0_syn_20)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_CODE/ramread0_syn_25)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_CODE/ramread0_syn_30)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_DATA/ramread0_syn_15)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_DATA/ramread0_syn_20)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_DATA/ramread0_syn_25)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_DATA/ramread0_syn_30)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 15 Logic BRAMs.
SYN-1032 : 28619/3270 useful/useless nets, 22794/1457 useful/useless insts
SYN-1016 : Merged 920 instances.
SYN-1001 : Optimize 1 decoder instances
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_132" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(161) / pin "i0"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_132" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(161) / pin "i1"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_149" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(161) / pin "i1"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_178" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(161) / pin "i0"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_178" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(161) / pin "i1"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_180" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(161) / pin "i0"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_188" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(161) / pin "i0"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_188" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(161) / pin "i1"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_196" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(161) / pin "i1"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/u_demosaic/u1_conv_mask5/reg2_syn_13" in ../../../rtl/AHBISPSYS/conv_mask5.v(54) / pin "d"
SYN-5011 Similar messages will be suppressed.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRESP_P2" in ../../../rtl/ahb/AHBlite_Interconnect.v(63)
SYN-5014 WARNING: the net's pin: pin "i0" in ../../../rtl/ahb/AHBlite_SlaveMUX.v(64)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "sdram_top_inst/wr_fifo_wr_req" in ../../../rtl/sdram/sdram_top.v(8)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../../../rtl/al_ip/fifo_data.v(122)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1032 : 27379/317 useful/useless nets, 26241/468 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 18 inv instances.
SYN-1032 : 27343/36 useful/useless nets, 26216/7 useful/useless insts
SYN-1017 : Remove 7 const input seq instances
SYN-1002 :     ISP/reg10_syn_11
SYN-1002 :     ISP/reg10_syn_14
SYN-1002 :     ISP/u_gamma/u_blue_gamma_rom/reg0_syn_2
SYN-1002 :     sd_reader/reg7_syn_12
SYN-1002 :     sdram_top_inst/sdram_ctrl_inst/sdram_a_ref_inst/reg0_syn_10
SYN-1002 :     sdram_top_inst/sdram_ctrl_inst/sdram_a_ref_inst/reg2_syn_5
SYN-1002 :     ISP/u_demosaic/u_conv_mask4/reg7_syn_12
SYN-1019 : Optimized 32 mux instances.
SYN-1021 : Optimized 70 onehot mux instances.
SYN-1020 : Optimized 411 distributor mux.
SYN-1001 : Optimize 25 less-than instances
SYN-1019 : Optimized 47 mux instances.
SYN-1016 : Merged 1252 instances.
SYN-1015 : Optimize round 1, 6504 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 4 inv instances.
SYN-1032 : 25250/26 useful/useless nets, 24144/799 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     sd_reader/reg11_syn_10
SYN-1002 :     sd_reader/reg3_syn_10
SYN-1002 :     sdram_top_inst/fifo_ctrl_inst/reg0_syn_2
SYN-1002 :     sdram_top_inst/fifo_ctrl_inst/reg1_syn_2
SYN-1019 : Optimized 17 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 17 instances.
SYN-1015 : Optimize round 2, 889 better
SYN-1032 : 25195/25 useful/useless nets, 24104/9 useful/useless insts
SYN-3008 : Optimized 1 const1 DFF(s)
SYN-3008 : Optimized 1 const1 DFF(s)
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3004 : Optimized 9 const0 DFF(s)
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3008 : Optimized 1 const1 DFF(s)
SYN-3004 : Optimized 2 const0 DFF(s)
SYN-1032 : 25136/59 useful/useless nets, 24048/36 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 25124/2 useful/useless nets, 24036/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 25118/2 useful/useless nets, 24030/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 18 distributor mux.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 57 better
SYN-1014 : Optimize round 3
SYN-1044 : Optimized 3 inv instances.
SYN-1032 : 25033/46 useful/useless nets, 23945/66 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_logic/A3ipw6_reg
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 3, 130 better
SYN-1014 : Optimize round 4
SYN-1032 : 25026/0 useful/useless nets, 23938/1 useful/useless insts
SYN-1015 : Optimize round 4, 4 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  9.013916s wall, 6.500000s user + 0.515625s system = 7.015625s CPU (77.8%)

RUN-1004 : used memory is 247 MB, reserved memory is 218 MB, peak memory is 403 MB
RUN-1002 : start command "report_area -file m0soc_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Gate Statistics
#Basic gates            22288
  #and                   9880
  #nand                     0
  #or                    2052
  #nor                      0
  #xor                    165
  #xnor                     0
  #buf                      0
  #not                   6548
  #bufif1                  34
  #MX21                   699
  #FADD                     0
  #DFF                   2910
  #LATCH                    0
#MACRO_ADD                149
#MACRO_EQ                 115
#MACRO_MULT                 1
#MACRO_MUX               1018
#MACRO_OTHERS              15

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |gates  |seq    |macros |
+---------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |19378  |2910   |280    |
|  ISP                       |AHBISP                                        |176    |754    |112    |
|    u_5X5Window             |slidingWindow_5X5                             |41     |349    |54     |
|      u_fifo_1              |fifo_buf                                      |4      |44     |8      |
|        ram_inst            |ram_infer_fifo_buf                            |0      |8      |1      |
|      u_fifo_2              |fifo_buf                                      |4      |42     |8      |
|        ram_inst            |ram_infer_fifo_buf                            |0      |8      |1      |
|      u_fifo_3              |fifo_buf                                      |4      |42     |8      |
|        ram_inst            |ram_infer_fifo_buf                            |0      |8      |1      |
|      u_fifo_4              |fifo_buf                                      |4      |42     |8      |
|        ram_inst            |ram_infer_fifo_buf                            |0      |8      |1      |
|    u_bypass                |bypass                                        |20     |35     |16     |
|    u_demosaic              |demosaic                                      |9      |276    |34     |
|      u1_conv_mask5         |conv_mask5                                    |0      |72     |11     |
|      u2_conv_mask5         |conv_mask5                                    |0      |53     |6      |
|      u_conv_mask4          |conv_mask4                                    |0      |46     |8      |
|      u_conv_mask6          |conv_mask6                                    |0      |68     |9      |
|    u_gamma                 |gamma                                         |0      |17     |0      |
|      u_blue_gamma_rom      |gamma_rom                                     |0      |5      |0      |
|      u_green_gamma_rom     |gamma_rom                                     |0      |6      |0      |
|      u_red_gamma_rom       |gamma_rom                                     |0      |5      |0      |
|  Interconncet              |AHBlite_Interconnect                          |211    |3      |4      |
|    Decoder                 |AHBlite_Decoder                               |0      |0      |4      |
|    SlaveMUX                |AHBlite_SlaveMUX                              |211    |3      |0      |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |18     |17     |0      |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |5      |17     |0      |
|  RAM_CODE                  |Block_RAM                                     |0      |0      |4      |
|  RAM_DATA                  |Block_RAM                                     |0      |0      |4      |
|  U_APB_GPIO                |APB_GPIO                                      |3      |10     |0      |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |3      |3      |0      |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |3      |3      |0      |
|  U_sdram                   |SDRAM                                         |0      |0      |0      |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |3      |8      |2      |
|  clk_gen_inst              |clk_gen                                       |0      |0      |0      |
|  cmsdk_apb_slave_mux       |cmsdk_apb_slave_mux                           |3      |0      |3      |
|  fifo                      |sd2isp_fifo                                   |40     |121    |8      |
|    ram_inst                |ram_infer_sd2isp_fifo                         |0      |16     |1      |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |18     |40     |0      |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |18     |40     |0      |
|  sd_reader                 |sd_reader                                     |287    |254    |41     |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |111    |138    |24     |
|  sdram_top_inst            |sdram_top                                     |228    |395    |75     |
|    fifo_ctrl_inst          |fifo_ctrl                                     |68     |245    |18     |
|      rd_fifo_data          |fifo_data                                     |40     |121    |8      |
|        ram_inst            |ram_infer_fifo_data                           |0      |16     |1      |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |18     |40     |0      |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |18     |40     |0      |
|      wr_fifo_data          |fifo_data                                     |21     |94     |5      |
|        ram_inst            |ram_infer_fifo_data                           |0      |32     |1      |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |9      |20     |0      |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |9      |30     |0      |
|    sdram_ctrl_inst         |sdram_ctrl                                    |160    |150    |57     |
|      sdram_a_ref_inst      |sdram_a_ref                                   |14     |22     |14     |
|      sdram_arbit_inst      |sdram_arbit                                   |100    |8      |1      |
|      sdram_init_inst       |sdram_init                                    |7      |29     |15     |
|      sdram_read_inst       |sdram_read                                    |20     |62     |15     |
|      sdram_write_inst      |sdram_write                                   |19     |29     |12     |
|  u_logic                   |cortexm0ds_logic                              |18385  |1295   |14     |
|  vga_ctrl_inst             |vga_ctrl                                      |6      |26     |12     |
+---------------------------------------------------------------------------------------------------+

RUN-1002 : start command "export_db m0soc_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93776315940864"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93776315940864"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83167746719744"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "optimize_gate -maparea m0soc_gate.area"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2002 : EG_PHY_SDRAM_2M_32 instance U_sdram/sdram.
SYN-2001 : Map 101 IOs to PADs
SYN-1032 : 25030/42 useful/useless nets, 23958/80 useful/useless insts
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2595 : bram inst: ISP/u_5X5Window/u_fifo_1/ram_inst/ramread0_syn_6 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: ISP/u_5X5Window/u_fifo_2/ram_inst/ramread0_syn_6 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: ISP/u_5X5Window/u_fifo_3/ram_inst/ramread0_syn_6 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: ISP/u_5X5Window/u_fifo_4/ram_inst/ramread0_syn_6 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ramread0_syn_15 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ramread0_syn_20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ramread0_syn_25 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ramread0_syn_30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ramread0_syn_15 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ramread0_syn_20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ramread0_syn_25 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ramread0_syn_30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: fifo/ram_inst/ramread0_syn_6 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_6 is set to PDPW/SP from DP for resource saving
SYN-2593 : bram inst: sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_8 will be optimized to a new one with A-width 16 due to unused data out
SYN-2512 : LOGIC BRAM "ISP/u_5X5Window/u_fifo_1/ram_inst/ramread0_syn_8"
SYN-2512 : LOGIC BRAM "ISP/u_5X5Window/u_fifo_2/ram_inst/ramread0_syn_8"
SYN-2512 : LOGIC BRAM "ISP/u_5X5Window/u_fifo_3/ram_inst/ramread0_syn_8"
SYN-2512 : LOGIC BRAM "ISP/u_5X5Window/u_fifo_4/ram_inst/ramread0_syn_8"
SYN-2512 : LOGIC BRAM "RAM_CODE/ramread0_syn_32"
SYN-2512 : LOGIC BRAM "RAM_CODE/ramread0_syn_34"
SYN-2512 : LOGIC BRAM "RAM_CODE/ramread0_syn_36"
SYN-2512 : LOGIC BRAM "RAM_CODE/ramread0_syn_38"
SYN-2512 : LOGIC BRAM "RAM_DATA/ramread0_syn_32"
SYN-2512 : LOGIC BRAM "RAM_DATA/ramread0_syn_34"
SYN-2512 : LOGIC BRAM "RAM_DATA/ramread0_syn_36"
SYN-2512 : LOGIC BRAM "RAM_DATA/ramread0_syn_38"
SYN-2512 : LOGIC BRAM "fifo/ram_inst/ramread0_syn_8"
SYN-2512 : LOGIC BRAM "sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_10"
SYN-2512 : LOGIC BRAM "sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_6"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 25106/100 useful/useless nets, 23972/17 useful/useless insts
SYN-1016 : Merged 15 instances.
SYN-2571 : Optimize after map_dsp, round 1, 132 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 156 control mux instances
SYN-2501 : Optimize round 1
SYN-1032 : 26334/5 useful/useless nets, 25275/0 useful/useless insts
SYN-1016 : Merged 165 instances.
SYN-2501 : Optimize round 1, 818 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 148 macro adder
SYN-3001 : Mapper mapped 31 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 31 instances into 3 LUTs, name keeping = 66%.
SYN-3001 : Mapper mapped 31 instances into 3 LUTs, name keeping = 66%.
SYN-3001 : Mapper mapped 31 instances into 3 LUTs, name keeping = 66%.
SYN-3001 : Mapper mapped 31 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 7 LUTs, name keeping = 71%.
SYN-3001 : Mapper mapped 63 instances into 7 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 7 LUTs, name keeping = 85%.
SYN-3001 : Mapper mapped 63 instances into 6 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 4 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 31 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 31 instances into 3 LUTs, name keeping = 66%.
SYN-3001 : Mapper mapped 31 instances into 3 LUTs, name keeping = 66%.
SYN-3001 : Mapper mapped 31 instances into 3 LUTs, name keeping = 66%.
SYN-3001 : Mapper mapped 31 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 25 ROM instances
SYN-1019 : Optimized 412 mux instances.
SYN-1016 : Merged 458 instances.
SYN-1032 : 28333/210 useful/useless nets, 27286/51 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81550, tnet num: 28333, tinst num: 27285, tnode num: 89463, tedge num: 108464.
TMR-2508 : Levelizing timing graph completed, there are 273 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 28333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 6010 (3.69), #lev = 34 (7.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5938 (3.69), #lev = 34 (7.62)
SYN-3001 : Logic optimization runtime opt =   1.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 22204 instances into 5947 LUTs, name keeping = 41%.
SYN-3001 : Mapper removed 3 lut buffers
RUN-1002 : start command "report_area -file m0soc_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

LUT Statistics
#Total_luts              7686
  #lut4                  4863
  #lut5                  1102
  #lut6                     4
  #lut5_mx41                0
  #lut4_alu1b            1717

Utilization Statistics
#lut                     7690   out of  19600   39.23%
#reg                     2864   out of  19600   14.61%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |5973    |1717    |2880    |24      |3       |
|  ISP                       |AHBISP                                        |274     |871     |754     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |76      |421     |349     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |6       |60      |44      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |0       |0       |8       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |6       |60      |42      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |0       |0       |8       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |6       |60      |42      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |0       |0       |8       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |6       |60      |42      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |0       |0       |8       |2       |0       |
|    u_bypass                |bypass                                        |52      |98      |35      |0       |0       |
|    u_demosaic              |demosaic                                      |26      |328     |276     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |0       |84      |72      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |0       |45      |53      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |0       |73      |46      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |0       |70      |68      |0       |0       |
|    u_gamma                 |gamma                                         |16      |0       |17      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |4       |0       |5       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |8       |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |4       |0       |5       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |4       |0       |3       |0       |0       |
|    Decoder                 |AHBlite_Decoder                               |4       |0       |0       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |0       |0       |3       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |7       |0       |17      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |28      |0       |17      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |4       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |4       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |4       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |4       |0       |3       |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |3       |0       |3       |0       |0       |
|  U_sdram                   |SDRAM                                         |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |15      |0       |8       |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |41      |55      |121     |2       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |0       |0       |16      |2       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |18      |0       |40      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |18      |0       |40      |0       |0       |
|  sd_reader                 |sd_reader                                     |360     |240     |249     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |202     |81      |137     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |398     |232     |363     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |120     |135     |245     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |46      |55      |121     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |0       |0       |16      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |20      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |19      |0       |40      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |26      |22      |94      |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |0       |0       |32      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |9       |0       |20      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |11      |0       |30      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |278     |97      |118     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |31      |23      |22      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |78      |0       |8       |0       |0       |
|      sdram_init_inst       |sdram_init                                    |32      |16      |29      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |81      |35      |30      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |56      |23      |29      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |4787    |173     |1294    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |19      |134     |26      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2864 DFF/LATCH to SEQ ...
SYN-4009 : Pack 62 carry chain into lslice
SYN-4007 : Packing 857 adder to BLE ...
SYN-4008 : Packed 857 adder and 119 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea m0soc_gate.area" in  10.753910s wall, 8.718750s user + 0.109375s system = 8.828125s CPU (82.1%)

RUN-1004 : used memory is 283 MB, reserved memory is 254 MB, peak memory is 463 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "export_db m0soc_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "backup_run_log run.log ../.logs/syn_1/td_20240513_112508.log"
