Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Oct 13 20:12:25 2019
| Host         : DESKTOP-PRBRFBN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Breathing_LED_timing_summary_routed.rpt -pb Breathing_LED_timing_summary_routed.pb -rpx Breathing_LED_timing_summary_routed.rpx -warn_on_violation
| Design       : Breathing_LED
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.865        0.000                      0                   49        0.207        0.000                      0                   49        3.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.865        0.000                      0                   49        0.207        0.000                      0                   49        3.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 time_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_time_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 2.029ns (48.502%)  route 2.154ns (51.498%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X111Y110       FDCE                                         r  time_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  time_counter_reg[3]/Q
                         net (fo=2, routed)           0.961     7.509    time_counter_reg_n_0_[3]
    SLICE_X111Y109       LUT4 (Prop_lut4_I2_O)        0.324     7.833 r  B_time_in[7]_i_4/O
                         net (fo=1, routed)           0.298     8.130    B_time_in[7]_i_4_n_0
    SLICE_X111Y110       LUT6 (Prop_lut6_I5_O)        0.326     8.456 r  B_time_in[7]_i_1/O
                         net (fo=22, routed)          0.896     9.352    B_time_in[7]_i_1_n_0
    SLICE_X112Y109       LUT3 (Prop_lut3_I2_O)        0.124     9.476 r  B_time_in[4]_i_6/O
                         net (fo=1, routed)           0.000     9.476    B_time_in[4]_i_6_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.989 r  B_time_in_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.989    B_time_in_reg[4]_i_1_n_0
    SLICE_X112Y110       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.312 r  B_time_in_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000    10.312    B_time_in_reg[7]_i_2_n_6
    SLICE_X112Y110       FDCE                                         r  B_time_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X112Y110       FDCE                                         r  B_time_in_reg[6]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X112Y110       FDCE (Setup_fdce_C_D)        0.109    14.177    B_time_in_reg[6]
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 time_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_time_in_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.945ns (47.447%)  route 2.154ns (52.553%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X111Y110       FDCE                                         r  time_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  time_counter_reg[3]/Q
                         net (fo=2, routed)           0.961     7.509    time_counter_reg_n_0_[3]
    SLICE_X111Y109       LUT4 (Prop_lut4_I2_O)        0.324     7.833 r  B_time_in[7]_i_4/O
                         net (fo=1, routed)           0.298     8.130    B_time_in[7]_i_4_n_0
    SLICE_X111Y110       LUT6 (Prop_lut6_I5_O)        0.326     8.456 r  B_time_in[7]_i_1/O
                         net (fo=22, routed)          0.896     9.352    B_time_in[7]_i_1_n_0
    SLICE_X112Y109       LUT3 (Prop_lut3_I2_O)        0.124     9.476 r  B_time_in[4]_i_6/O
                         net (fo=1, routed)           0.000     9.476    B_time_in[4]_i_6_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.989 r  B_time_in_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.989    B_time_in_reg[4]_i_1_n_0
    SLICE_X112Y110       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.228 r  B_time_in_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.000    10.228    B_time_in_reg[7]_i_2_n_5
    SLICE_X112Y110       FDCE                                         r  B_time_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X112Y110       FDCE                                         r  B_time_in_reg[7]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X112Y110       FDCE (Setup_fdce_C_D)        0.109    14.177    B_time_in_reg[7]
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 time_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_time_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 1.925ns (47.189%)  route 2.154ns (52.811%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X111Y110       FDCE                                         r  time_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  time_counter_reg[3]/Q
                         net (fo=2, routed)           0.961     7.509    time_counter_reg_n_0_[3]
    SLICE_X111Y109       LUT4 (Prop_lut4_I2_O)        0.324     7.833 r  B_time_in[7]_i_4/O
                         net (fo=1, routed)           0.298     8.130    B_time_in[7]_i_4_n_0
    SLICE_X111Y110       LUT6 (Prop_lut6_I5_O)        0.326     8.456 r  B_time_in[7]_i_1/O
                         net (fo=22, routed)          0.896     9.352    B_time_in[7]_i_1_n_0
    SLICE_X112Y109       LUT3 (Prop_lut3_I2_O)        0.124     9.476 r  B_time_in[4]_i_6/O
                         net (fo=1, routed)           0.000     9.476    B_time_in[4]_i_6_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.989 r  B_time_in_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.989    B_time_in_reg[4]_i_1_n_0
    SLICE_X112Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.208 r  B_time_in_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000    10.208    B_time_in_reg[7]_i_2_n_7
    SLICE_X112Y110       FDCE                                         r  B_time_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X112Y110       FDCE                                         r  B_time_in_reg[5]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X112Y110       FDCE (Setup_fdce_C_D)        0.109    14.177    B_time_in_reg[5]
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 time_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_time_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 1.801ns (45.534%)  route 2.154ns (54.466%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X111Y110       FDCE                                         r  time_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  time_counter_reg[3]/Q
                         net (fo=2, routed)           0.961     7.509    time_counter_reg_n_0_[3]
    SLICE_X111Y109       LUT4 (Prop_lut4_I2_O)        0.324     7.833 r  B_time_in[7]_i_4/O
                         net (fo=1, routed)           0.298     8.130    B_time_in[7]_i_4_n_0
    SLICE_X111Y110       LUT6 (Prop_lut6_I5_O)        0.326     8.456 r  B_time_in[7]_i_1/O
                         net (fo=22, routed)          0.896     9.352    B_time_in[7]_i_1_n_0
    SLICE_X112Y109       LUT3 (Prop_lut3_I2_O)        0.124     9.476 r  B_time_in[4]_i_6/O
                         net (fo=1, routed)           0.000     9.476    B_time_in[4]_i_6_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.084 r  B_time_in_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.084    B_time_in_reg[4]_i_1_n_4
    SLICE_X112Y109       FDCE                                         r  B_time_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  B_time_in_reg[4]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X112Y109       FDCE (Setup_fdce_C_D)        0.109    14.177    B_time_in_reg[4]
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                         -10.084    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 time_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.193ns (32.850%)  route 2.439ns (67.150%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X111Y110       FDCE                                         r  time_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  time_counter_reg[3]/Q
                         net (fo=2, routed)           0.961     7.509    time_counter_reg_n_0_[3]
    SLICE_X111Y109       LUT4 (Prop_lut4_I2_O)        0.324     7.833 r  B_time_in[7]_i_4/O
                         net (fo=1, routed)           0.298     8.130    B_time_in[7]_i_4_n_0
    SLICE_X111Y110       LUT6 (Prop_lut6_I5_O)        0.326     8.456 r  B_time_in[7]_i_1/O
                         net (fo=22, routed)          0.504     8.960    B_time_in[7]_i_1_n_0
    SLICE_X112Y111       LUT4 (Prop_lut4_I3_O)        0.124     9.084 r  time_counter[11]_i_1/O
                         net (fo=12, routed)          0.676     9.760    time_counter[11]_i_1_n_0
    SLICE_X111Y109       FDCE                                         r  time_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X111Y109       FDCE                                         r  time_counter_reg[1]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X111Y109       FDCE (Setup_fdce_C_CE)      -0.205    13.863    time_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 time_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.193ns (32.850%)  route 2.439ns (67.150%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X111Y110       FDCE                                         r  time_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  time_counter_reg[3]/Q
                         net (fo=2, routed)           0.961     7.509    time_counter_reg_n_0_[3]
    SLICE_X111Y109       LUT4 (Prop_lut4_I2_O)        0.324     7.833 r  B_time_in[7]_i_4/O
                         net (fo=1, routed)           0.298     8.130    B_time_in[7]_i_4_n_0
    SLICE_X111Y110       LUT6 (Prop_lut6_I5_O)        0.326     8.456 r  B_time_in[7]_i_1/O
                         net (fo=22, routed)          0.504     8.960    B_time_in[7]_i_1_n_0
    SLICE_X112Y111       LUT4 (Prop_lut4_I3_O)        0.124     9.084 r  time_counter[11]_i_1/O
                         net (fo=12, routed)          0.676     9.760    time_counter[11]_i_1_n_0
    SLICE_X111Y109       FDCE                                         r  time_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X111Y109       FDCE                                         r  time_counter_reg[4]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X111Y109       FDCE (Setup_fdce_C_CE)      -0.205    13.863    time_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 time_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.193ns (32.850%)  route 2.439ns (67.150%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X111Y110       FDCE                                         r  time_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  time_counter_reg[3]/Q
                         net (fo=2, routed)           0.961     7.509    time_counter_reg_n_0_[3]
    SLICE_X111Y109       LUT4 (Prop_lut4_I2_O)        0.324     7.833 r  B_time_in[7]_i_4/O
                         net (fo=1, routed)           0.298     8.130    B_time_in[7]_i_4_n_0
    SLICE_X111Y110       LUT6 (Prop_lut6_I5_O)        0.326     8.456 r  B_time_in[7]_i_1/O
                         net (fo=22, routed)          0.504     8.960    B_time_in[7]_i_1_n_0
    SLICE_X112Y111       LUT4 (Prop_lut4_I3_O)        0.124     9.084 r  time_counter[11]_i_1/O
                         net (fo=12, routed)          0.676     9.760    time_counter[11]_i_1_n_0
    SLICE_X111Y109       FDCE                                         r  time_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X111Y109       FDCE                                         r  time_counter_reg[5]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X111Y109       FDCE (Setup_fdce_C_CE)      -0.205    13.863    time_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 time_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.193ns (32.850%)  route 2.439ns (67.150%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X111Y110       FDCE                                         r  time_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  time_counter_reg[3]/Q
                         net (fo=2, routed)           0.961     7.509    time_counter_reg_n_0_[3]
    SLICE_X111Y109       LUT4 (Prop_lut4_I2_O)        0.324     7.833 r  B_time_in[7]_i_4/O
                         net (fo=1, routed)           0.298     8.130    B_time_in[7]_i_4_n_0
    SLICE_X111Y110       LUT6 (Prop_lut6_I5_O)        0.326     8.456 r  B_time_in[7]_i_1/O
                         net (fo=22, routed)          0.504     8.960    B_time_in[7]_i_1_n_0
    SLICE_X112Y111       LUT4 (Prop_lut4_I3_O)        0.124     9.084 r  time_counter[11]_i_1/O
                         net (fo=12, routed)          0.676     9.760    time_counter[11]_i_1_n_0
    SLICE_X111Y109       FDCE                                         r  time_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X111Y109       FDCE                                         r  time_counter_reg[6]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X111Y109       FDCE (Setup_fdce_C_CE)      -0.205    13.863    time_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 time_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.193ns (32.850%)  route 2.439ns (67.150%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X111Y110       FDCE                                         r  time_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  time_counter_reg[3]/Q
                         net (fo=2, routed)           0.961     7.509    time_counter_reg_n_0_[3]
    SLICE_X111Y109       LUT4 (Prop_lut4_I2_O)        0.324     7.833 r  B_time_in[7]_i_4/O
                         net (fo=1, routed)           0.298     8.130    B_time_in[7]_i_4_n_0
    SLICE_X111Y110       LUT6 (Prop_lut6_I5_O)        0.326     8.456 r  B_time_in[7]_i_1/O
                         net (fo=22, routed)          0.504     8.960    B_time_in[7]_i_1_n_0
    SLICE_X112Y111       LUT4 (Prop_lut4_I3_O)        0.124     9.084 r  time_counter[11]_i_1/O
                         net (fo=12, routed)          0.676     9.760    time_counter[11]_i_1_n_0
    SLICE_X111Y109       FDCE                                         r  time_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X111Y109       FDCE                                         r  time_counter_reg[7]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X111Y109       FDCE (Setup_fdce_C_CE)      -0.205    13.863    time_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 time_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_time_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.737ns (44.638%)  route 2.154ns (55.362%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X111Y110       FDCE                                         r  time_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  time_counter_reg[3]/Q
                         net (fo=2, routed)           0.961     7.509    time_counter_reg_n_0_[3]
    SLICE_X111Y109       LUT4 (Prop_lut4_I2_O)        0.324     7.833 r  B_time_in[7]_i_4/O
                         net (fo=1, routed)           0.298     8.130    B_time_in[7]_i_4_n_0
    SLICE_X111Y110       LUT6 (Prop_lut6_I5_O)        0.326     8.456 r  B_time_in[7]_i_1/O
                         net (fo=22, routed)          0.896     9.352    B_time_in[7]_i_1_n_0
    SLICE_X112Y109       LUT3 (Prop_lut3_I2_O)        0.124     9.476 r  B_time_in[4]_i_6/O
                         net (fo=1, routed)           0.000     9.476    B_time_in[4]_i_6_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.020 r  B_time_in_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.020    B_time_in_reg[4]_i_1_n_5
    SLICE_X112Y109       FDCE                                         r  B_time_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  B_time_in_reg[3]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X112Y109       FDCE (Setup_fdce_C_D)        0.109    14.177    B_time_in_reg[3]
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  4.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 cur_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_time_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.274%)  route 0.098ns (27.726%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X113Y109       FDCE                                         r  cur_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDCE (Prop_fdce_C_Q)         0.141     1.945 r  cur_state_reg/Q
                         net (fo=2, routed)           0.098     2.043    cur_state
    SLICE_X112Y109       LUT3 (Prop_lut3_I1_O)        0.045     2.088 r  B_time_in[4]_i_6/O
                         net (fo=1, routed)           0.000     2.088    B_time_in[4]_i_6_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.158 r  B_time_in_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.158    B_time_in_reg[4]_i_1_n_7
    SLICE_X112Y109       FDCE                                         r  B_time_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  B_time_in_reg[1]/C
                         clock pessimism             -0.519     1.817    
    SLICE_X112Y109       FDCE (Hold_fdce_C_D)         0.134     1.951    B_time_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 counter_256_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_256_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.422%)  route 0.106ns (33.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.803    clk_IBUF_BUFG
    SLICE_X112Y111       FDCE                                         r  counter_256_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDCE (Prop_fdce_C_Q)         0.164     1.967 r  counter_256_reg[0]/Q
                         net (fo=9, routed)           0.106     2.072    counter_256[0]
    SLICE_X113Y111       LUT6 (Prop_lut6_I2_O)        0.045     2.117 r  counter_256[5]_i_1/O
                         net (fo=1, routed)           0.000     2.117    next_counter_256[5]
    SLICE_X113Y111       FDCE                                         r  counter_256_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X113Y111       FDCE                                         r  counter_256_reg[5]/C
                         clock pessimism             -0.519     1.816    
    SLICE_X113Y111       FDCE (Hold_fdce_C_D)         0.092     1.908    counter_256_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 counter_256_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_256_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.803    clk_IBUF_BUFG
    SLICE_X112Y111       FDCE                                         r  counter_256_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDCE (Prop_fdce_C_Q)         0.164     1.967 r  counter_256_reg[1]/Q
                         net (fo=8, routed)           0.128     2.094    counter_256[1]
    SLICE_X113Y111       LUT5 (Prop_lut5_I4_O)        0.048     2.142 r  counter_256[4]_i_1/O
                         net (fo=1, routed)           0.000     2.142    next_counter_256[4]
    SLICE_X113Y111       FDCE                                         r  counter_256_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X113Y111       FDCE                                         r  counter_256_reg[4]/C
                         clock pessimism             -0.519     1.816    
    SLICE_X113Y111       FDCE (Hold_fdce_C_D)         0.107     1.923    counter_256_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 counter_256_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_256_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.803    clk_IBUF_BUFG
    SLICE_X112Y111       FDCE                                         r  counter_256_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDCE (Prop_fdce_C_Q)         0.164     1.967 r  counter_256_reg[1]/Q
                         net (fo=8, routed)           0.128     2.094    counter_256[1]
    SLICE_X113Y111       LUT4 (Prop_lut4_I2_O)        0.045     2.139 r  counter_256[3]_i_1/O
                         net (fo=1, routed)           0.000     2.139    next_counter_256[3]
    SLICE_X113Y111       FDCE                                         r  counter_256_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X113Y111       FDCE                                         r  counter_256_reg[3]/C
                         clock pessimism             -0.519     1.816    
    SLICE_X113Y111       FDCE (Hold_fdce_C_D)         0.091     1.907    counter_256_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 B_time_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cur_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  B_time_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.164     1.968 r  B_time_in_reg[1]/Q
                         net (fo=8, routed)           0.129     2.096    B_time_in_reg__0[1]
    SLICE_X113Y109       LUT6 (Prop_lut6_I2_O)        0.045     2.141 r  cur_state_i_1/O
                         net (fo=1, routed)           0.000     2.141    cur_state0
    SLICE_X113Y109       FDCE                                         r  cur_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X113Y109       FDCE                                         r  cur_state_reg/C
                         clock pessimism             -0.519     1.817    
    SLICE_X113Y109       FDCE (Hold_fdce_C_D)         0.091     1.908    cur_state_reg
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 cur_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_time_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.291ns (74.767%)  route 0.098ns (25.233%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X113Y109       FDCE                                         r  cur_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDCE (Prop_fdce_C_Q)         0.141     1.945 r  cur_state_reg/Q
                         net (fo=2, routed)           0.098     2.043    cur_state
    SLICE_X112Y109       LUT3 (Prop_lut3_I1_O)        0.045     2.088 r  B_time_in[4]_i_6/O
                         net (fo=1, routed)           0.000     2.088    B_time_in[4]_i_6_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.193 r  B_time_in_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.193    B_time_in_reg[4]_i_1_n_6
    SLICE_X112Y109       FDCE                                         r  B_time_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  B_time_in_reg[2]/C
                         clock pessimism             -0.519     1.817    
    SLICE_X112Y109       FDCE (Hold_fdce_C_D)         0.134     1.951    B_time_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 cur_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_time_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.331ns (77.119%)  route 0.098ns (22.881%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X113Y109       FDCE                                         r  cur_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDCE (Prop_fdce_C_Q)         0.141     1.945 r  cur_state_reg/Q
                         net (fo=2, routed)           0.098     2.043    cur_state
    SLICE_X112Y109       LUT3 (Prop_lut3_I1_O)        0.045     2.088 r  B_time_in[4]_i_6/O
                         net (fo=1, routed)           0.000     2.088    B_time_in[4]_i_6_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     2.233 r  B_time_in_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.233    B_time_in_reg[4]_i_1_n_5
    SLICE_X112Y109       FDCE                                         r  B_time_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  B_time_in_reg[3]/C
                         clock pessimism             -0.519     1.817    
    SLICE_X112Y109       FDCE (Hold_fdce_C_D)         0.134     1.951    B_time_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 counter_256_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_256_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.803    clk_IBUF_BUFG
    SLICE_X112Y111       FDCE                                         r  counter_256_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDCE (Prop_fdce_C_Q)         0.164     1.967 r  counter_256_reg[1]/Q
                         net (fo=8, routed)           0.209     2.175    counter_256[1]
    SLICE_X112Y111       LUT3 (Prop_lut3_I1_O)        0.043     2.218 r  counter_256[2]_i_1/O
                         net (fo=1, routed)           0.000     2.218    next_counter_256[2]
    SLICE_X112Y111       FDCE                                         r  counter_256_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X112Y111       FDCE                                         r  counter_256_reg[2]/C
                         clock pessimism             -0.532     1.803    
    SLICE_X112Y111       FDCE (Hold_fdce_C_D)         0.131     1.934    counter_256_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 B_time_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_time_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  B_time_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.164     1.968 r  B_time_in_reg[4]/Q
                         net (fo=7, routed)           0.149     2.117    B_time_in_reg__0[4]
    SLICE_X112Y109       LUT2 (Prop_lut2_I1_O)        0.045     2.162 r  B_time_in[4]_i_3/O
                         net (fo=1, routed)           0.000     2.162    B_time_in[4]_i_3_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.226 r  B_time_in_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.226    B_time_in_reg[4]_i_1_n_4
    SLICE_X112Y109       FDCE                                         r  B_time_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  B_time_in_reg[4]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X112Y109       FDCE (Hold_fdce_C_D)         0.134     1.938    B_time_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 counter_256_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_256_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.054%)  route 0.209ns (49.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.803    clk_IBUF_BUFG
    SLICE_X112Y111       FDCE                                         r  counter_256_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDCE (Prop_fdce_C_Q)         0.164     1.967 r  counter_256_reg[1]/Q
                         net (fo=8, routed)           0.209     2.175    counter_256[1]
    SLICE_X112Y111       LUT2 (Prop_lut2_I1_O)        0.045     2.220 r  counter_256[1]_i_1/O
                         net (fo=1, routed)           0.000     2.220    next_counter_256[1]
    SLICE_X112Y111       FDCE                                         r  counter_256_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X112Y111       FDCE                                         r  counter_256_reg[1]/C
                         clock pessimism             -0.532     1.803    
    SLICE_X112Y111       FDCE (Hold_fdce_C_D)         0.120     1.923    counter_256_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y109  B_time_in_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y109  B_time_in_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y109  B_time_in_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y109  B_time_in_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y109  B_time_in_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y110  B_time_in_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y110  B_time_in_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y110  B_time_in_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y111  counter_256_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  B_time_in_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  B_time_in_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  B_time_in_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  B_time_in_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  B_time_in_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  B_time_in_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  B_time_in_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  B_time_in_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  B_time_in_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  B_time_in_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  B_time_in_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  B_time_in_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  B_time_in_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  B_time_in_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  B_time_in_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y109  cur_state_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y109  time_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y109  time_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y109  time_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y109  time_counter_reg[5]/C



